DECL|A1|member|__IO uint8_t A1; /**< I2C Address Register 1, offset: 0x0 */
DECL|A2|member|__IO uint8_t A2; /**< I2C Address Register 2, offset: 0x9 */
DECL|AADSZ|member|__IO uint32_t AADSZ; /**< LTC AAD Size Register, offset: 0x58 */
DECL|ACKDELAY|member|__IO uint32_t ACKDELAY; /**< ACK DELAY, offset: 0x7C */
DECL|ACTIVE_DELAY|member|__IO uint32_t ACTIVE_DELAY; /**< RSIM BLE Active Delay, offset: 0x4 */
DECL|ADC0_BASE_PTR|macro|ADC0_BASE_PTR
DECL|ADC0_BASE|macro|ADC0_BASE
DECL|ADC0_CFG1|macro|ADC0_CFG1
DECL|ADC0_CFG2|macro|ADC0_CFG2
DECL|ADC0_CLM0|macro|ADC0_CLM0
DECL|ADC0_CLM1|macro|ADC0_CLM1
DECL|ADC0_CLM2|macro|ADC0_CLM2
DECL|ADC0_CLM3|macro|ADC0_CLM3
DECL|ADC0_CLM4|macro|ADC0_CLM4
DECL|ADC0_CLMD|macro|ADC0_CLMD
DECL|ADC0_CLMS|macro|ADC0_CLMS
DECL|ADC0_CLP0|macro|ADC0_CLP0
DECL|ADC0_CLP1|macro|ADC0_CLP1
DECL|ADC0_CLP2|macro|ADC0_CLP2
DECL|ADC0_CLP3|macro|ADC0_CLP3
DECL|ADC0_CLP4|macro|ADC0_CLP4
DECL|ADC0_CLPD|macro|ADC0_CLPD
DECL|ADC0_CLPS|macro|ADC0_CLPS
DECL|ADC0_CV1|macro|ADC0_CV1
DECL|ADC0_CV2|macro|ADC0_CV2
DECL|ADC0_IRQn|enumerator|ADC0_IRQn = 15, /**< ADC0 interrupt */
DECL|ADC0_MG|macro|ADC0_MG
DECL|ADC0_OFS|macro|ADC0_OFS
DECL|ADC0_PG|macro|ADC0_PG
DECL|ADC0_RA|macro|ADC0_RA
DECL|ADC0_RB|macro|ADC0_RB
DECL|ADC0_R|macro|ADC0_R
DECL|ADC0_SC1A|macro|ADC0_SC1A
DECL|ADC0_SC1B|macro|ADC0_SC1B
DECL|ADC0_SC1|macro|ADC0_SC1
DECL|ADC0_SC2|macro|ADC0_SC2
DECL|ADC0_SC3|macro|ADC0_SC3
DECL|ADC0|macro|ADC0
DECL|ADC_ADJ|member|__IO uint32_t ADC_ADJ; /**< ADC Adjustment, offset: 0x408 */
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CFG1_ADICLK_MASK|macro|ADC_CFG1_ADICLK_MASK
DECL|ADC_CFG1_ADICLK_SHIFT|macro|ADC_CFG1_ADICLK_SHIFT
DECL|ADC_CFG1_ADICLK_WIDTH|macro|ADC_CFG1_ADICLK_WIDTH
DECL|ADC_CFG1_ADICLK|macro|ADC_CFG1_ADICLK
DECL|ADC_CFG1_ADIV_MASK|macro|ADC_CFG1_ADIV_MASK
DECL|ADC_CFG1_ADIV_SHIFT|macro|ADC_CFG1_ADIV_SHIFT
DECL|ADC_CFG1_ADIV_WIDTH|macro|ADC_CFG1_ADIV_WIDTH
DECL|ADC_CFG1_ADIV|macro|ADC_CFG1_ADIV
DECL|ADC_CFG1_ADLPC_MASK|macro|ADC_CFG1_ADLPC_MASK
DECL|ADC_CFG1_ADLPC_SHIFT|macro|ADC_CFG1_ADLPC_SHIFT
DECL|ADC_CFG1_ADLPC_WIDTH|macro|ADC_CFG1_ADLPC_WIDTH
DECL|ADC_CFG1_ADLPC|macro|ADC_CFG1_ADLPC
DECL|ADC_CFG1_ADLSMP_MASK|macro|ADC_CFG1_ADLSMP_MASK
DECL|ADC_CFG1_ADLSMP_SHIFT|macro|ADC_CFG1_ADLSMP_SHIFT
DECL|ADC_CFG1_ADLSMP_WIDTH|macro|ADC_CFG1_ADLSMP_WIDTH
DECL|ADC_CFG1_ADLSMP|macro|ADC_CFG1_ADLSMP
DECL|ADC_CFG1_MODE_MASK|macro|ADC_CFG1_MODE_MASK
DECL|ADC_CFG1_MODE_SHIFT|macro|ADC_CFG1_MODE_SHIFT
DECL|ADC_CFG1_MODE_WIDTH|macro|ADC_CFG1_MODE_WIDTH
DECL|ADC_CFG1_MODE|macro|ADC_CFG1_MODE
DECL|ADC_CFG1_REG|macro|ADC_CFG1_REG
DECL|ADC_CFG2_ADACKEN_MASK|macro|ADC_CFG2_ADACKEN_MASK
DECL|ADC_CFG2_ADACKEN_SHIFT|macro|ADC_CFG2_ADACKEN_SHIFT
DECL|ADC_CFG2_ADACKEN_WIDTH|macro|ADC_CFG2_ADACKEN_WIDTH
DECL|ADC_CFG2_ADACKEN|macro|ADC_CFG2_ADACKEN
DECL|ADC_CFG2_ADHSC_MASK|macro|ADC_CFG2_ADHSC_MASK
DECL|ADC_CFG2_ADHSC_SHIFT|macro|ADC_CFG2_ADHSC_SHIFT
DECL|ADC_CFG2_ADHSC_WIDTH|macro|ADC_CFG2_ADHSC_WIDTH
DECL|ADC_CFG2_ADHSC|macro|ADC_CFG2_ADHSC
DECL|ADC_CFG2_ADLSTS_MASK|macro|ADC_CFG2_ADLSTS_MASK
DECL|ADC_CFG2_ADLSTS_SHIFT|macro|ADC_CFG2_ADLSTS_SHIFT
DECL|ADC_CFG2_ADLSTS_WIDTH|macro|ADC_CFG2_ADLSTS_WIDTH
DECL|ADC_CFG2_ADLSTS|macro|ADC_CFG2_ADLSTS
DECL|ADC_CFG2_MUXSEL_MASK|macro|ADC_CFG2_MUXSEL_MASK
DECL|ADC_CFG2_MUXSEL_SHIFT|macro|ADC_CFG2_MUXSEL_SHIFT
DECL|ADC_CFG2_MUXSEL_WIDTH|macro|ADC_CFG2_MUXSEL_WIDTH
DECL|ADC_CFG2_MUXSEL|macro|ADC_CFG2_MUXSEL
DECL|ADC_CFG2_REG|macro|ADC_CFG2_REG
DECL|ADC_CLM0_CLM0_MASK|macro|ADC_CLM0_CLM0_MASK
DECL|ADC_CLM0_CLM0_SHIFT|macro|ADC_CLM0_CLM0_SHIFT
DECL|ADC_CLM0_CLM0_WIDTH|macro|ADC_CLM0_CLM0_WIDTH
DECL|ADC_CLM0_CLM0|macro|ADC_CLM0_CLM0
DECL|ADC_CLM0_REG|macro|ADC_CLM0_REG
DECL|ADC_CLM1_CLM1_MASK|macro|ADC_CLM1_CLM1_MASK
DECL|ADC_CLM1_CLM1_SHIFT|macro|ADC_CLM1_CLM1_SHIFT
DECL|ADC_CLM1_CLM1_WIDTH|macro|ADC_CLM1_CLM1_WIDTH
DECL|ADC_CLM1_CLM1|macro|ADC_CLM1_CLM1
DECL|ADC_CLM1_REG|macro|ADC_CLM1_REG
DECL|ADC_CLM2_CLM2_MASK|macro|ADC_CLM2_CLM2_MASK
DECL|ADC_CLM2_CLM2_SHIFT|macro|ADC_CLM2_CLM2_SHIFT
DECL|ADC_CLM2_CLM2_WIDTH|macro|ADC_CLM2_CLM2_WIDTH
DECL|ADC_CLM2_CLM2|macro|ADC_CLM2_CLM2
DECL|ADC_CLM2_REG|macro|ADC_CLM2_REG
DECL|ADC_CLM3_CLM3_MASK|macro|ADC_CLM3_CLM3_MASK
DECL|ADC_CLM3_CLM3_SHIFT|macro|ADC_CLM3_CLM3_SHIFT
DECL|ADC_CLM3_CLM3_WIDTH|macro|ADC_CLM3_CLM3_WIDTH
DECL|ADC_CLM3_CLM3|macro|ADC_CLM3_CLM3
DECL|ADC_CLM3_REG|macro|ADC_CLM3_REG
DECL|ADC_CLM4_CLM4_MASK|macro|ADC_CLM4_CLM4_MASK
DECL|ADC_CLM4_CLM4_SHIFT|macro|ADC_CLM4_CLM4_SHIFT
DECL|ADC_CLM4_CLM4_WIDTH|macro|ADC_CLM4_CLM4_WIDTH
DECL|ADC_CLM4_CLM4|macro|ADC_CLM4_CLM4
DECL|ADC_CLM4_REG|macro|ADC_CLM4_REG
DECL|ADC_CLMD_CLMD_MASK|macro|ADC_CLMD_CLMD_MASK
DECL|ADC_CLMD_CLMD_SHIFT|macro|ADC_CLMD_CLMD_SHIFT
DECL|ADC_CLMD_CLMD_WIDTH|macro|ADC_CLMD_CLMD_WIDTH
DECL|ADC_CLMD_CLMD|macro|ADC_CLMD_CLMD
DECL|ADC_CLMD_REG|macro|ADC_CLMD_REG
DECL|ADC_CLMS_CLMS_MASK|macro|ADC_CLMS_CLMS_MASK
DECL|ADC_CLMS_CLMS_SHIFT|macro|ADC_CLMS_CLMS_SHIFT
DECL|ADC_CLMS_CLMS_WIDTH|macro|ADC_CLMS_CLMS_WIDTH
DECL|ADC_CLMS_CLMS|macro|ADC_CLMS_CLMS
DECL|ADC_CLMS_REG|macro|ADC_CLMS_REG
DECL|ADC_CLP0_CLP0_MASK|macro|ADC_CLP0_CLP0_MASK
DECL|ADC_CLP0_CLP0_SHIFT|macro|ADC_CLP0_CLP0_SHIFT
DECL|ADC_CLP0_CLP0_WIDTH|macro|ADC_CLP0_CLP0_WIDTH
DECL|ADC_CLP0_CLP0|macro|ADC_CLP0_CLP0
DECL|ADC_CLP0_REG|macro|ADC_CLP0_REG
DECL|ADC_CLP1_CLP1_MASK|macro|ADC_CLP1_CLP1_MASK
DECL|ADC_CLP1_CLP1_SHIFT|macro|ADC_CLP1_CLP1_SHIFT
DECL|ADC_CLP1_CLP1_WIDTH|macro|ADC_CLP1_CLP1_WIDTH
DECL|ADC_CLP1_CLP1|macro|ADC_CLP1_CLP1
DECL|ADC_CLP1_REG|macro|ADC_CLP1_REG
DECL|ADC_CLP2_CLP2_MASK|macro|ADC_CLP2_CLP2_MASK
DECL|ADC_CLP2_CLP2_SHIFT|macro|ADC_CLP2_CLP2_SHIFT
DECL|ADC_CLP2_CLP2_WIDTH|macro|ADC_CLP2_CLP2_WIDTH
DECL|ADC_CLP2_CLP2|macro|ADC_CLP2_CLP2
DECL|ADC_CLP2_REG|macro|ADC_CLP2_REG
DECL|ADC_CLP3_CLP3_MASK|macro|ADC_CLP3_CLP3_MASK
DECL|ADC_CLP3_CLP3_SHIFT|macro|ADC_CLP3_CLP3_SHIFT
DECL|ADC_CLP3_CLP3_WIDTH|macro|ADC_CLP3_CLP3_WIDTH
DECL|ADC_CLP3_CLP3|macro|ADC_CLP3_CLP3
DECL|ADC_CLP3_REG|macro|ADC_CLP3_REG
DECL|ADC_CLP4_CLP4_MASK|macro|ADC_CLP4_CLP4_MASK
DECL|ADC_CLP4_CLP4_SHIFT|macro|ADC_CLP4_CLP4_SHIFT
DECL|ADC_CLP4_CLP4_WIDTH|macro|ADC_CLP4_CLP4_WIDTH
DECL|ADC_CLP4_CLP4|macro|ADC_CLP4_CLP4
DECL|ADC_CLP4_REG|macro|ADC_CLP4_REG
DECL|ADC_CLPD_CLPD_MASK|macro|ADC_CLPD_CLPD_MASK
DECL|ADC_CLPD_CLPD_SHIFT|macro|ADC_CLPD_CLPD_SHIFT
DECL|ADC_CLPD_CLPD_WIDTH|macro|ADC_CLPD_CLPD_WIDTH
DECL|ADC_CLPD_CLPD|macro|ADC_CLPD_CLPD
DECL|ADC_CLPD_REG|macro|ADC_CLPD_REG
DECL|ADC_CLPS_CLPS_MASK|macro|ADC_CLPS_CLPS_MASK
DECL|ADC_CLPS_CLPS_SHIFT|macro|ADC_CLPS_CLPS_SHIFT
DECL|ADC_CLPS_CLPS_WIDTH|macro|ADC_CLPS_CLPS_WIDTH
DECL|ADC_CLPS_CLPS|macro|ADC_CLPS_CLPS
DECL|ADC_CLPS_REG|macro|ADC_CLPS_REG
DECL|ADC_CTRL|member|__IO uint32_t ADC_CTRL; /**< ADC Control, offset: 0x400 */
DECL|ADC_CV1_CV_MASK|macro|ADC_CV1_CV_MASK
DECL|ADC_CV1_CV_SHIFT|macro|ADC_CV1_CV_SHIFT
DECL|ADC_CV1_CV_WIDTH|macro|ADC_CV1_CV_WIDTH
DECL|ADC_CV1_CV|macro|ADC_CV1_CV
DECL|ADC_CV1_REG|macro|ADC_CV1_REG
DECL|ADC_CV2_CV_MASK|macro|ADC_CV2_CV_MASK
DECL|ADC_CV2_CV_SHIFT|macro|ADC_CV2_CV_SHIFT
DECL|ADC_CV2_CV_WIDTH|macro|ADC_CV2_CV_WIDTH
DECL|ADC_CV2_CV|macro|ADC_CV2_CV
DECL|ADC_CV2_REG|macro|ADC_CV2_REG
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_MG_MG_MASK|macro|ADC_MG_MG_MASK
DECL|ADC_MG_MG_SHIFT|macro|ADC_MG_MG_SHIFT
DECL|ADC_MG_MG_WIDTH|macro|ADC_MG_MG_WIDTH
DECL|ADC_MG_MG|macro|ADC_MG_MG
DECL|ADC_MG_REG|macro|ADC_MG_REG
DECL|ADC_MemMapPtr|typedef|} ADC_Type, *ADC_MemMapPtr;
DECL|ADC_OFS_OFS_MASK|macro|ADC_OFS_OFS_MASK
DECL|ADC_OFS_OFS_SHIFT|macro|ADC_OFS_OFS_SHIFT
DECL|ADC_OFS_OFS_WIDTH|macro|ADC_OFS_OFS_WIDTH
DECL|ADC_OFS_OFS|macro|ADC_OFS_OFS
DECL|ADC_OFS_REG|macro|ADC_OFS_REG
DECL|ADC_PG_PG_MASK|macro|ADC_PG_PG_MASK
DECL|ADC_PG_PG_SHIFT|macro|ADC_PG_PG_SHIFT
DECL|ADC_PG_PG_WIDTH|macro|ADC_PG_PG_WIDTH
DECL|ADC_PG_PG|macro|ADC_PG_PG
DECL|ADC_PG_REG|macro|ADC_PG_REG
DECL|ADC_REGS|member|__IO uint32_t ADC_REGS; /**< ADC Regulators, offset: 0x40C */
DECL|ADC_R_COUNT|macro|ADC_R_COUNT
DECL|ADC_R_D_MASK|macro|ADC_R_D_MASK
DECL|ADC_R_D_SHIFT|macro|ADC_R_D_SHIFT
DECL|ADC_R_D_WIDTH|macro|ADC_R_D_WIDTH
DECL|ADC_R_D|macro|ADC_R_D
DECL|ADC_R_REG|macro|ADC_R_REG
DECL|ADC_SC1_ADCH_MASK|macro|ADC_SC1_ADCH_MASK
DECL|ADC_SC1_ADCH_SHIFT|macro|ADC_SC1_ADCH_SHIFT
DECL|ADC_SC1_ADCH_WIDTH|macro|ADC_SC1_ADCH_WIDTH
DECL|ADC_SC1_ADCH|macro|ADC_SC1_ADCH
DECL|ADC_SC1_AIEN_MASK|macro|ADC_SC1_AIEN_MASK
DECL|ADC_SC1_AIEN_SHIFT|macro|ADC_SC1_AIEN_SHIFT
DECL|ADC_SC1_AIEN_WIDTH|macro|ADC_SC1_AIEN_WIDTH
DECL|ADC_SC1_AIEN|macro|ADC_SC1_AIEN
DECL|ADC_SC1_COCO_MASK|macro|ADC_SC1_COCO_MASK
DECL|ADC_SC1_COCO_SHIFT|macro|ADC_SC1_COCO_SHIFT
DECL|ADC_SC1_COCO_WIDTH|macro|ADC_SC1_COCO_WIDTH
DECL|ADC_SC1_COCO|macro|ADC_SC1_COCO
DECL|ADC_SC1_COUNT|macro|ADC_SC1_COUNT
DECL|ADC_SC1_DIFF_MASK|macro|ADC_SC1_DIFF_MASK
DECL|ADC_SC1_DIFF_SHIFT|macro|ADC_SC1_DIFF_SHIFT
DECL|ADC_SC1_DIFF_WIDTH|macro|ADC_SC1_DIFF_WIDTH
DECL|ADC_SC1_DIFF|macro|ADC_SC1_DIFF
DECL|ADC_SC1_REG|macro|ADC_SC1_REG
DECL|ADC_SC2_ACFE_MASK|macro|ADC_SC2_ACFE_MASK
DECL|ADC_SC2_ACFE_SHIFT|macro|ADC_SC2_ACFE_SHIFT
DECL|ADC_SC2_ACFE_WIDTH|macro|ADC_SC2_ACFE_WIDTH
DECL|ADC_SC2_ACFE|macro|ADC_SC2_ACFE
DECL|ADC_SC2_ACFGT_MASK|macro|ADC_SC2_ACFGT_MASK
DECL|ADC_SC2_ACFGT_SHIFT|macro|ADC_SC2_ACFGT_SHIFT
DECL|ADC_SC2_ACFGT_WIDTH|macro|ADC_SC2_ACFGT_WIDTH
DECL|ADC_SC2_ACFGT|macro|ADC_SC2_ACFGT
DECL|ADC_SC2_ACREN_MASK|macro|ADC_SC2_ACREN_MASK
DECL|ADC_SC2_ACREN_SHIFT|macro|ADC_SC2_ACREN_SHIFT
DECL|ADC_SC2_ACREN_WIDTH|macro|ADC_SC2_ACREN_WIDTH
DECL|ADC_SC2_ACREN|macro|ADC_SC2_ACREN
DECL|ADC_SC2_ADACT_MASK|macro|ADC_SC2_ADACT_MASK
DECL|ADC_SC2_ADACT_SHIFT|macro|ADC_SC2_ADACT_SHIFT
DECL|ADC_SC2_ADACT_WIDTH|macro|ADC_SC2_ADACT_WIDTH
DECL|ADC_SC2_ADACT|macro|ADC_SC2_ADACT
DECL|ADC_SC2_ADTRG_MASK|macro|ADC_SC2_ADTRG_MASK
DECL|ADC_SC2_ADTRG_SHIFT|macro|ADC_SC2_ADTRG_SHIFT
DECL|ADC_SC2_ADTRG_WIDTH|macro|ADC_SC2_ADTRG_WIDTH
DECL|ADC_SC2_ADTRG|macro|ADC_SC2_ADTRG
DECL|ADC_SC2_DMAEN_MASK|macro|ADC_SC2_DMAEN_MASK
DECL|ADC_SC2_DMAEN_SHIFT|macro|ADC_SC2_DMAEN_SHIFT
DECL|ADC_SC2_DMAEN_WIDTH|macro|ADC_SC2_DMAEN_WIDTH
DECL|ADC_SC2_DMAEN|macro|ADC_SC2_DMAEN
DECL|ADC_SC2_REFSEL_MASK|macro|ADC_SC2_REFSEL_MASK
DECL|ADC_SC2_REFSEL_SHIFT|macro|ADC_SC2_REFSEL_SHIFT
DECL|ADC_SC2_REFSEL_WIDTH|macro|ADC_SC2_REFSEL_WIDTH
DECL|ADC_SC2_REFSEL|macro|ADC_SC2_REFSEL
DECL|ADC_SC2_REG|macro|ADC_SC2_REG
DECL|ADC_SC3_ADCO_MASK|macro|ADC_SC3_ADCO_MASK
DECL|ADC_SC3_ADCO_SHIFT|macro|ADC_SC3_ADCO_SHIFT
DECL|ADC_SC3_ADCO_WIDTH|macro|ADC_SC3_ADCO_WIDTH
DECL|ADC_SC3_ADCO|macro|ADC_SC3_ADCO
DECL|ADC_SC3_AVGE_MASK|macro|ADC_SC3_AVGE_MASK
DECL|ADC_SC3_AVGE_SHIFT|macro|ADC_SC3_AVGE_SHIFT
DECL|ADC_SC3_AVGE_WIDTH|macro|ADC_SC3_AVGE_WIDTH
DECL|ADC_SC3_AVGE|macro|ADC_SC3_AVGE
DECL|ADC_SC3_AVGS_MASK|macro|ADC_SC3_AVGS_MASK
DECL|ADC_SC3_AVGS_SHIFT|macro|ADC_SC3_AVGS_SHIFT
DECL|ADC_SC3_AVGS_WIDTH|macro|ADC_SC3_AVGS_WIDTH
DECL|ADC_SC3_AVGS|macro|ADC_SC3_AVGS
DECL|ADC_SC3_CALF_MASK|macro|ADC_SC3_CALF_MASK
DECL|ADC_SC3_CALF_SHIFT|macro|ADC_SC3_CALF_SHIFT
DECL|ADC_SC3_CALF_WIDTH|macro|ADC_SC3_CALF_WIDTH
DECL|ADC_SC3_CALF|macro|ADC_SC3_CALF
DECL|ADC_SC3_CAL_MASK|macro|ADC_SC3_CAL_MASK
DECL|ADC_SC3_CAL_SHIFT|macro|ADC_SC3_CAL_SHIFT
DECL|ADC_SC3_CAL_WIDTH|macro|ADC_SC3_CAL_WIDTH
DECL|ADC_SC3_CAL|macro|ADC_SC3_CAL
DECL|ADC_SC3_REG|macro|ADC_SC3_REG
DECL|ADC_TEST_CTRL|member|__IO uint32_t ADC_TEST_CTRL; /**< ADC Test Control, offset: 0x414 */
DECL|ADC_TRIMS|member|__IO uint32_t ADC_TRIMS; /**< ADC Regulator Trims, offset: 0x410 */
DECL|ADC_TUNE|member|__IO uint32_t ADC_TUNE; /**< ADC Tuning, offset: 0x404 */
DECL|ADC_Type|typedef|} ADC_Type, *ADC_MemMapPtr;
DECL|AGC_CTRL_0|member|__IO uint32_t AGC_CTRL_0; /**< AGC Control 0, offset: 0x4 */
DECL|AGC_CTRL_1|member|__IO uint32_t AGC_CTRL_1; /**< AGC Control 1, offset: 0x8 */
DECL|AGC_CTRL_2|member|__IO uint32_t AGC_CTRL_2; /**< AGC Control 2, offset: 0xC */
DECL|AGC_CTRL_3|member|__IO uint32_t AGC_CTRL_3; /**< AGC Control 3, offset: 0x10 */
DECL|AGC_GAIN_TBL_03_00|member|__IO uint32_t AGC_GAIN_TBL_03_00; /**< AGC Gain Tables Step 03..00, offset: 0x80 */
DECL|AGC_GAIN_TBL_07_04|member|__IO uint32_t AGC_GAIN_TBL_07_04; /**< AGC Gain Tables Step 07..04, offset: 0x84 */
DECL|AGC_GAIN_TBL_11_08|member|__IO uint32_t AGC_GAIN_TBL_11_08; /**< AGC Gain Tables Step 11..08, offset: 0x88 */
DECL|AGC_GAIN_TBL_15_12|member|__IO uint32_t AGC_GAIN_TBL_15_12; /**< AGC Gain Tables Step 15..12, offset: 0x8C */
DECL|AGC_GAIN_TBL_19_16|member|__IO uint32_t AGC_GAIN_TBL_19_16; /**< AGC Gain Tables Step 19..16, offset: 0x90 */
DECL|AGC_GAIN_TBL_23_20|member|__IO uint32_t AGC_GAIN_TBL_23_20; /**< AGC Gain Tables Step 23..20, offset: 0x94 */
DECL|AGC_GAIN_TBL_26_24|member|__IO uint32_t AGC_GAIN_TBL_26_24; /**< AGC Gain Tables Step 26..24, offset: 0x98 */
DECL|AGC_STAT|member|__I uint32_t AGC_STAT; /**< AGC Status, offset: 0x14 */
DECL|ANA_SPARE|member|__IO uint32_t ANA_SPARE; /**< Analog Spare, offset: 0x47C */
DECL|ANA_TEST|member|__IO uint32_t ANA_TEST; /**< RSIM Analog Test, offset: 0x10 */
DECL|ATCVH|member|__IO uint8_t ATCVH; /**< MCG Auto Trim Compare Value High Register, offset: 0xA */
DECL|ATCVL|member|__IO uint8_t ATCVL; /**< MCG Auto Trim Compare Value Low Register, offset: 0xB */
DECL|AUTHSTAT|member|__I uint32_t AUTHSTAT; /**< Authentication Status Register, offset: 0xFB8 */
DECL|BACKKEY0|member|__I uint8_t BACKKEY0; /**< Backdoor Comparison Key 0., offset: 0x3 */
DECL|BACKKEY1|member|__I uint8_t BACKKEY1; /**< Backdoor Comparison Key 1., offset: 0x2 */
DECL|BACKKEY2|member|__I uint8_t BACKKEY2; /**< Backdoor Comparison Key 2., offset: 0x1 */
DECL|BACKKEY3|member|__I uint8_t BACKKEY3; /**< Backdoor Comparison Key 3., offset: 0x0 */
DECL|BACKKEY4|member|__I uint8_t BACKKEY4; /**< Backdoor Comparison Key 4., offset: 0x7 */
DECL|BACKKEY5|member|__I uint8_t BACKKEY5; /**< Backdoor Comparison Key 5., offset: 0x6 */
DECL|BACKKEY6|member|__I uint8_t BACKKEY6; /**< Backdoor Comparison Key 6., offset: 0x5 */
DECL|BACKKEY7|member|__I uint8_t BACKKEY7; /**< Backdoor Comparison Key 7., offset: 0x4 */
DECL|BASE|member|__I uint32_t BASE; /**< MTB Base Register, offset: 0xC */
DECL|BAUD|member|__IO uint32_t BAUD; /**< LPUART Baud Rate Register, offset: 0x0 */
DECL|BBF_CTRL|member|__IO uint32_t BBF_CTRL; /**< Baseband Filter Control, offset: 0x420 */
DECL|BBF_RES_TUNE_LIN_VAL_10_8|member|__IO uint32_t BBF_RES_TUNE_LIN_VAL_10_8; /**< BBF Resistor Tune Values 10..8, offset: 0x7C */
DECL|BBF_RES_TUNE_LIN_VAL_3_0|member|__IO uint32_t BBF_RES_TUNE_LIN_VAL_3_0; /**< BBF Resistor Tune Values 3..0, offset: 0x74 */
DECL|BBF_RES_TUNE_LIN_VAL_7_4|member|__IO uint32_t BBF_RES_TUNE_LIN_VAL_7_4; /**< BBF Resistor Tune Values 7..4, offset: 0x78 */
DECL|BBF_RES_TUNE_VAL_10_8|member|__IO uint32_t BBF_RES_TUNE_VAL_10_8; /**< BBF Resistor Tune Values 10..8, offset: 0x64 */
DECL|BBF_RES_TUNE_VAL_7_0|member|__IO uint32_t BBF_RES_TUNE_VAL_7_0; /**< BBF Resistor Tune Values 7..0, offset: 0x60 */
DECL|BGAP_CTRL|member|__IO uint32_t BGAP_CTRL; /**< Bandgap Control, offset: 0x43C */
DECL|BLE_AFC|member|__IO uint16_t BLE_AFC; /**< Bluetooth Low Energy AFC, offset: 0xD08 */
DECL|BLE_BSM|member|__IO uint16_t BLE_BSM; /**< Bluetooth Low Energy BSM, offset: 0xD0C */
DECL|BLE_PART_ID|member|__I uint16_t BLE_PART_ID; /**< Bluetooth Low Energy Part ID, offset: 0xD00 */
DECL|BLE_RF_REGS_BASE_ADDRS|macro|BLE_RF_REGS_BASE_ADDRS
DECL|BLE_RF_REGS_BASE_PTRS|macro|BLE_RF_REGS_BASE_PTRS
DECL|BLE_RF_REGS_BASE_PTR|macro|BLE_RF_REGS_BASE_PTR
DECL|BLE_RF_REGS_BASE|macro|BLE_RF_REGS_BASE
DECL|BLE_RF_REGS_BLE_AFC_BLE_AFC_MASK|macro|BLE_RF_REGS_BLE_AFC_BLE_AFC_MASK
DECL|BLE_RF_REGS_BLE_AFC_BLE_AFC_SHIFT|macro|BLE_RF_REGS_BLE_AFC_BLE_AFC_SHIFT
DECL|BLE_RF_REGS_BLE_AFC_BLE_AFC_WIDTH|macro|BLE_RF_REGS_BLE_AFC_BLE_AFC_WIDTH
DECL|BLE_RF_REGS_BLE_AFC_BLE_AFC|macro|BLE_RF_REGS_BLE_AFC_BLE_AFC
DECL|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH_MASK|macro|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH_MASK
DECL|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH_SHIFT|macro|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH_SHIFT
DECL|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH_WIDTH|macro|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH_WIDTH
DECL|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH|macro|BLE_RF_REGS_BLE_AFC_LATCH_AFC_ON_ACCESS_MATCH
DECL|BLE_RF_REGS_BLE_AFC_REG|macro|BLE_RF_REGS_BLE_AFC_REG
DECL|BLE_RF_REGS_BLE_AFC|macro|BLE_RF_REGS_BLE_AFC
DECL|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE_MASK|macro|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE_MASK
DECL|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE_SHIFT|macro|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE_SHIFT
DECL|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE_WIDTH|macro|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE_WIDTH
DECL|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE|macro|BLE_RF_REGS_BLE_BSM_BSM_EN_BLE
DECL|BLE_RF_REGS_BLE_BSM_REG|macro|BLE_RF_REGS_BLE_BSM_REG
DECL|BLE_RF_REGS_BLE_BSM|macro|BLE_RF_REGS_BLE_BSM
DECL|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID_MASK|macro|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID_MASK
DECL|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID_SHIFT|macro|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID_SHIFT
DECL|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID_WIDTH|macro|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID_WIDTH
DECL|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID|macro|BLE_RF_REGS_BLE_PART_ID_BLE_PART_ID
DECL|BLE_RF_REGS_BLE_PART_ID_REG|macro|BLE_RF_REGS_BLE_PART_ID_REG
DECL|BLE_RF_REGS_BLE_PART_ID|macro|BLE_RF_REGS_BLE_PART_ID
DECL|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ_MASK|macro|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ_MASK
DECL|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ_SHIFT|macro|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ_SHIFT
DECL|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ_WIDTH|macro|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ_WIDTH
DECL|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ|macro|BLE_RF_REGS_DSM_STATUS_ORF_SYSCLK_REQ
DECL|BLE_RF_REGS_DSM_STATUS_REG|macro|BLE_RF_REGS_DSM_STATUS_REG
DECL|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE_MASK|macro|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE_MASK
DECL|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE_SHIFT|macro|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE_SHIFT
DECL|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE_WIDTH|macro|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE_WIDTH
DECL|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE|macro|BLE_RF_REGS_DSM_STATUS_RIF_LL_ACTIVE
DECL|BLE_RF_REGS_DSM_STATUS|macro|BLE_RF_REGS_DSM_STATUS
DECL|BLE_RF_REGS_MemMapPtr|typedef|} BLE_RF_REGS_Type, *BLE_RF_REGS_MemMapPtr;
DECL|BLE_RF_REGS_Type|typedef|} BLE_RF_REGS_Type, *BLE_RF_REGS_MemMapPtr;
DECL|BLE_RF_REGS|macro|BLE_RF_REGS
DECL|BSM_CTRL|member|__IO uint32_t BSM_CTRL; /**< BSM CONTROL, offset: 0x50 */
DECL|BTLL_RSIM_IRQn|enumerator|BTLL_RSIM_IRQn = 24, /**< BTLL and RSIM interrupt */
DECL|C0|member|__IO uint8_t C0; /**< DAC Control Register, offset: 0x21 */
DECL|C1|member|__IO uint8_t C1; /**< DAC Control Register 1, offset: 0x22 */
DECL|C1|member|__IO uint8_t C1; /**< I2C Control Register 1, offset: 0x2 */
DECL|C1|member|__IO uint8_t C1; /**< MCG Control 1 Register, offset: 0x0 */
DECL|C2|member|__IO uint8_t C2; /**< DAC Control Register 2, offset: 0x23 */
DECL|C2|member|__IO uint8_t C2; /**< I2C Control Register 2, offset: 0x5 */
DECL|C2|member|__IO uint8_t C2; /**< MCG Control 2 Register, offset: 0x1 */
DECL|C3|member|__IO uint8_t C3; /**< MCG Control 3 Register, offset: 0x2 */
DECL|C4|member|__IO uint8_t C4; /**< MCG Control 4 Register, offset: 0x3 */
DECL|C5|member|__I uint8_t C5; /**< MCG Control 5 Register, offset: 0x4 */
DECL|C6|member|__IO uint8_t C6; /**< MCG Control 6 Register, offset: 0x5 */
DECL|C7|member|__IO uint8_t C7; /**< MCG Control 7 Register, offset: 0xC */
DECL|C8|member|__IO uint8_t C8; /**< MCG Control 8 Register, offset: 0xD */
DECL|CCA2_CTRL|member|__IO uint32_t CCA2_CTRL; /**< CCA2 CONTROL, offset: 0x44 */
DECL|CCA_LQI_CTRL|member|__IO uint32_t CCA_LQI_CTRL; /**< CCA AND LQI CONTROL, offset: 0x40 */
DECL|CFG1|member|__IO uint32_t CFG1; /**< ADC Configuration Register 1, offset: 0x8 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< ADC Configuration Register 2, offset: 0xC */
DECL|CGH1|member|__IO uint8_t CGH1; /**< CMT Carrier Generator High Data Register 1, offset: 0x0 */
DECL|CGH2|member|__IO uint8_t CGH2; /**< CMT Carrier Generator High Data Register 2, offset: 0x2 */
DECL|CGL1|member|__IO uint8_t CGL1; /**< CMT Carrier Generator Low Data Register 1, offset: 0x1 */
DECL|CGL2|member|__IO uint8_t CGL2; /**< CMT Carrier Generator Low Data Register 2, offset: 0x3 */
DECL|CHANNEL_NUM0|member|__IO uint32_t CHANNEL_NUM0; /**< CHANNEL NUMBER 0, offset: 0x28 */
DECL|CHANNEL_NUM1|member|__IO uint32_t CHANNEL_NUM1; /**< CHANNEL NUMBER 1, offset: 0x64 */
DECL|CHANNEL|member|} CHANNEL[2];
DECL|CHAVID|member|__I uint32_t CHAVID; /**< LTC CHA Version ID Register, offset: 0x8F8 */
DECL|CHCFG|member|__IO uint8_t CHCFG[4]; /**< Channel Configuration register, array offset: 0x0, array step: 0x1 */
DECL|CLKDIV1|member|__IO uint32_t CLKDIV1; /**< System Clock Divider Register 1, offset: 0x1044 */
DECL|CLM0|member|__IO uint32_t CLM0; /**< ADC Minus-Side General Calibration Value Register, offset: 0x6C */
DECL|CLM1|member|__IO uint32_t CLM1; /**< ADC Minus-Side General Calibration Value Register, offset: 0x68 */
DECL|CLM2|member|__IO uint32_t CLM2; /**< ADC Minus-Side General Calibration Value Register, offset: 0x64 */
DECL|CLM3|member|__IO uint32_t CLM3; /**< ADC Minus-Side General Calibration Value Register, offset: 0x60 */
DECL|CLM4|member|__IO uint32_t CLM4; /**< ADC Minus-Side General Calibration Value Register, offset: 0x5C */
DECL|CLMD|member|__IO uint32_t CLMD; /**< ADC Minus-Side General Calibration Value Register, offset: 0x54 */
DECL|CLMS|member|__IO uint32_t CLMS; /**< ADC Minus-Side General Calibration Value Register, offset: 0x58 */
DECL|CLP0|member|__IO uint32_t CLP0; /**< ADC Plus-Side General Calibration Value Register, offset: 0x4C */
DECL|CLP1|member|__IO uint32_t CLP1; /**< ADC Plus-Side General Calibration Value Register, offset: 0x48 */
DECL|CLP2|member|__IO uint32_t CLP2; /**< ADC Plus-Side General Calibration Value Register, offset: 0x44 */
DECL|CLP3|member|__IO uint32_t CLP3; /**< ADC Plus-Side General Calibration Value Register, offset: 0x40 */
DECL|CLP4|member|__IO uint32_t CLP4; /**< ADC Plus-Side General Calibration Value Register, offset: 0x3C */
DECL|CLPD|member|__IO uint32_t CLPD; /**< ADC Plus-Side General Calibration Value Register, offset: 0x34 */
DECL|CLPS|member|__IO uint32_t CLPS; /**< ADC Plus-Side General Calibration Value Register, offset: 0x38 */
DECL|CMD1|member|__IO uint8_t CMD1; /**< CMT Modulator Data Register Mark High, offset: 0x6 */
DECL|CMD2|member|__IO uint8_t CMD2; /**< CMT Modulator Data Register Mark Low, offset: 0x7 */
DECL|CMD3|member|__IO uint8_t CMD3; /**< CMT Modulator Data Register Space High, offset: 0x8 */
DECL|CMD4|member|__IO uint8_t CMD4; /**< CMT Modulator Data Register Space Low, offset: 0x9 */
DECL|CMP0_BASE_PTR|macro|CMP0_BASE_PTR
DECL|CMP0_BASE|macro|CMP0_BASE
DECL|CMP0_CR0|macro|CMP0_CR0
DECL|CMP0_CR1|macro|CMP0_CR1
DECL|CMP0_DACCR|macro|CMP0_DACCR
DECL|CMP0_FPR|macro|CMP0_FPR
DECL|CMP0_IRQn|enumerator|CMP0_IRQn = 16, /**< CMP0 interrupt */
DECL|CMP0_MUXCR|macro|CMP0_MUXCR
DECL|CMP0_SCR|macro|CMP0_SCR
DECL|CMP0|macro|CMP0
DECL|CMP_BASE_ADDRS|macro|CMP_BASE_ADDRS
DECL|CMP_BASE_PTRS|macro|CMP_BASE_PTRS
DECL|CMP_CR0_FILTER_CNT_MASK|macro|CMP_CR0_FILTER_CNT_MASK
DECL|CMP_CR0_FILTER_CNT_SHIFT|macro|CMP_CR0_FILTER_CNT_SHIFT
DECL|CMP_CR0_FILTER_CNT_WIDTH|macro|CMP_CR0_FILTER_CNT_WIDTH
DECL|CMP_CR0_FILTER_CNT|macro|CMP_CR0_FILTER_CNT
DECL|CMP_CR0_HYSTCTR_MASK|macro|CMP_CR0_HYSTCTR_MASK
DECL|CMP_CR0_HYSTCTR_SHIFT|macro|CMP_CR0_HYSTCTR_SHIFT
DECL|CMP_CR0_HYSTCTR_WIDTH|macro|CMP_CR0_HYSTCTR_WIDTH
DECL|CMP_CR0_HYSTCTR|macro|CMP_CR0_HYSTCTR
DECL|CMP_CR0_REG|macro|CMP_CR0_REG
DECL|CMP_CR1_COS_MASK|macro|CMP_CR1_COS_MASK
DECL|CMP_CR1_COS_SHIFT|macro|CMP_CR1_COS_SHIFT
DECL|CMP_CR1_COS_WIDTH|macro|CMP_CR1_COS_WIDTH
DECL|CMP_CR1_COS|macro|CMP_CR1_COS
DECL|CMP_CR1_EN_MASK|macro|CMP_CR1_EN_MASK
DECL|CMP_CR1_EN_SHIFT|macro|CMP_CR1_EN_SHIFT
DECL|CMP_CR1_EN_WIDTH|macro|CMP_CR1_EN_WIDTH
DECL|CMP_CR1_EN|macro|CMP_CR1_EN
DECL|CMP_CR1_INV_MASK|macro|CMP_CR1_INV_MASK
DECL|CMP_CR1_INV_SHIFT|macro|CMP_CR1_INV_SHIFT
DECL|CMP_CR1_INV_WIDTH|macro|CMP_CR1_INV_WIDTH
DECL|CMP_CR1_INV|macro|CMP_CR1_INV
DECL|CMP_CR1_OPE_MASK|macro|CMP_CR1_OPE_MASK
DECL|CMP_CR1_OPE_SHIFT|macro|CMP_CR1_OPE_SHIFT
DECL|CMP_CR1_OPE_WIDTH|macro|CMP_CR1_OPE_WIDTH
DECL|CMP_CR1_OPE|macro|CMP_CR1_OPE
DECL|CMP_CR1_PMODE_MASK|macro|CMP_CR1_PMODE_MASK
DECL|CMP_CR1_PMODE_SHIFT|macro|CMP_CR1_PMODE_SHIFT
DECL|CMP_CR1_PMODE_WIDTH|macro|CMP_CR1_PMODE_WIDTH
DECL|CMP_CR1_PMODE|macro|CMP_CR1_PMODE
DECL|CMP_CR1_REG|macro|CMP_CR1_REG
DECL|CMP_CR1_SE_MASK|macro|CMP_CR1_SE_MASK
DECL|CMP_CR1_SE_SHIFT|macro|CMP_CR1_SE_SHIFT
DECL|CMP_CR1_SE_WIDTH|macro|CMP_CR1_SE_WIDTH
DECL|CMP_CR1_SE|macro|CMP_CR1_SE
DECL|CMP_CR1_TRIGM_MASK|macro|CMP_CR1_TRIGM_MASK
DECL|CMP_CR1_TRIGM_SHIFT|macro|CMP_CR1_TRIGM_SHIFT
DECL|CMP_CR1_TRIGM_WIDTH|macro|CMP_CR1_TRIGM_WIDTH
DECL|CMP_CR1_TRIGM|macro|CMP_CR1_TRIGM
DECL|CMP_CR1_WE_MASK|macro|CMP_CR1_WE_MASK
DECL|CMP_CR1_WE_SHIFT|macro|CMP_CR1_WE_SHIFT
DECL|CMP_CR1_WE_WIDTH|macro|CMP_CR1_WE_WIDTH
DECL|CMP_CR1_WE|macro|CMP_CR1_WE
DECL|CMP_DACCR_DACEN_MASK|macro|CMP_DACCR_DACEN_MASK
DECL|CMP_DACCR_DACEN_SHIFT|macro|CMP_DACCR_DACEN_SHIFT
DECL|CMP_DACCR_DACEN_WIDTH|macro|CMP_DACCR_DACEN_WIDTH
DECL|CMP_DACCR_DACEN|macro|CMP_DACCR_DACEN
DECL|CMP_DACCR_REG|macro|CMP_DACCR_REG
DECL|CMP_DACCR_VOSEL_MASK|macro|CMP_DACCR_VOSEL_MASK
DECL|CMP_DACCR_VOSEL_SHIFT|macro|CMP_DACCR_VOSEL_SHIFT
DECL|CMP_DACCR_VOSEL_WIDTH|macro|CMP_DACCR_VOSEL_WIDTH
DECL|CMP_DACCR_VOSEL|macro|CMP_DACCR_VOSEL
DECL|CMP_DACCR_VRSEL_MASK|macro|CMP_DACCR_VRSEL_MASK
DECL|CMP_DACCR_VRSEL_SHIFT|macro|CMP_DACCR_VRSEL_SHIFT
DECL|CMP_DACCR_VRSEL_WIDTH|macro|CMP_DACCR_VRSEL_WIDTH
DECL|CMP_DACCR_VRSEL|macro|CMP_DACCR_VRSEL
DECL|CMP_FPR_FILT_PER_MASK|macro|CMP_FPR_FILT_PER_MASK
DECL|CMP_FPR_FILT_PER_SHIFT|macro|CMP_FPR_FILT_PER_SHIFT
DECL|CMP_FPR_FILT_PER_WIDTH|macro|CMP_FPR_FILT_PER_WIDTH
DECL|CMP_FPR_FILT_PER|macro|CMP_FPR_FILT_PER
DECL|CMP_FPR_REG|macro|CMP_FPR_REG
DECL|CMP_IRQS|macro|CMP_IRQS
DECL|CMP_MUXCR_MSEL_MASK|macro|CMP_MUXCR_MSEL_MASK
DECL|CMP_MUXCR_MSEL_SHIFT|macro|CMP_MUXCR_MSEL_SHIFT
DECL|CMP_MUXCR_MSEL_WIDTH|macro|CMP_MUXCR_MSEL_WIDTH
DECL|CMP_MUXCR_MSEL|macro|CMP_MUXCR_MSEL
DECL|CMP_MUXCR_PSEL_MASK|macro|CMP_MUXCR_PSEL_MASK
DECL|CMP_MUXCR_PSEL_SHIFT|macro|CMP_MUXCR_PSEL_SHIFT
DECL|CMP_MUXCR_PSEL_WIDTH|macro|CMP_MUXCR_PSEL_WIDTH
DECL|CMP_MUXCR_PSEL|macro|CMP_MUXCR_PSEL
DECL|CMP_MUXCR_PSTM_MASK|macro|CMP_MUXCR_PSTM_MASK
DECL|CMP_MUXCR_PSTM_SHIFT|macro|CMP_MUXCR_PSTM_SHIFT
DECL|CMP_MUXCR_PSTM_WIDTH|macro|CMP_MUXCR_PSTM_WIDTH
DECL|CMP_MUXCR_PSTM|macro|CMP_MUXCR_PSTM
DECL|CMP_MUXCR_REG|macro|CMP_MUXCR_REG
DECL|CMP_MemMapPtr|typedef|} CMP_Type, *CMP_MemMapPtr;
DECL|CMP_SCR_CFF_MASK|macro|CMP_SCR_CFF_MASK
DECL|CMP_SCR_CFF_SHIFT|macro|CMP_SCR_CFF_SHIFT
DECL|CMP_SCR_CFF_WIDTH|macro|CMP_SCR_CFF_WIDTH
DECL|CMP_SCR_CFF|macro|CMP_SCR_CFF
DECL|CMP_SCR_CFR_MASK|macro|CMP_SCR_CFR_MASK
DECL|CMP_SCR_CFR_SHIFT|macro|CMP_SCR_CFR_SHIFT
DECL|CMP_SCR_CFR_WIDTH|macro|CMP_SCR_CFR_WIDTH
DECL|CMP_SCR_CFR|macro|CMP_SCR_CFR
DECL|CMP_SCR_COUT_MASK|macro|CMP_SCR_COUT_MASK
DECL|CMP_SCR_COUT_SHIFT|macro|CMP_SCR_COUT_SHIFT
DECL|CMP_SCR_COUT_WIDTH|macro|CMP_SCR_COUT_WIDTH
DECL|CMP_SCR_COUT|macro|CMP_SCR_COUT
DECL|CMP_SCR_DMAEN_MASK|macro|CMP_SCR_DMAEN_MASK
DECL|CMP_SCR_DMAEN_SHIFT|macro|CMP_SCR_DMAEN_SHIFT
DECL|CMP_SCR_DMAEN_WIDTH|macro|CMP_SCR_DMAEN_WIDTH
DECL|CMP_SCR_DMAEN|macro|CMP_SCR_DMAEN
DECL|CMP_SCR_IEF_MASK|macro|CMP_SCR_IEF_MASK
DECL|CMP_SCR_IEF_SHIFT|macro|CMP_SCR_IEF_SHIFT
DECL|CMP_SCR_IEF_WIDTH|macro|CMP_SCR_IEF_WIDTH
DECL|CMP_SCR_IEF|macro|CMP_SCR_IEF
DECL|CMP_SCR_IER_MASK|macro|CMP_SCR_IER_MASK
DECL|CMP_SCR_IER_SHIFT|macro|CMP_SCR_IER_SHIFT
DECL|CMP_SCR_IER_WIDTH|macro|CMP_SCR_IER_WIDTH
DECL|CMP_SCR_IER|macro|CMP_SCR_IER
DECL|CMP_SCR_REG|macro|CMP_SCR_REG
DECL|CMP_Type|typedef|} CMP_Type, *CMP_MemMapPtr;
DECL|CMR|member|__IO uint32_t CMR; /**< Low Power Timer Compare Register, offset: 0x8 */
DECL|CMT_BASE_ADDRS|macro|CMT_BASE_ADDRS
DECL|CMT_BASE_PTRS|macro|CMT_BASE_PTRS
DECL|CMT_BASE_PTR|macro|CMT_BASE_PTR
DECL|CMT_BASE|macro|CMT_BASE
DECL|CMT_CGH1_PH_MASK|macro|CMT_CGH1_PH_MASK
DECL|CMT_CGH1_PH_SHIFT|macro|CMT_CGH1_PH_SHIFT
DECL|CMT_CGH1_PH_WIDTH|macro|CMT_CGH1_PH_WIDTH
DECL|CMT_CGH1_PH|macro|CMT_CGH1_PH
DECL|CMT_CGH1_REG|macro|CMT_CGH1_REG
DECL|CMT_CGH1|macro|CMT_CGH1
DECL|CMT_CGH2_REG|macro|CMT_CGH2_REG
DECL|CMT_CGH2_SH_MASK|macro|CMT_CGH2_SH_MASK
DECL|CMT_CGH2_SH_SHIFT|macro|CMT_CGH2_SH_SHIFT
DECL|CMT_CGH2_SH_WIDTH|macro|CMT_CGH2_SH_WIDTH
DECL|CMT_CGH2_SH|macro|CMT_CGH2_SH
DECL|CMT_CGH2|macro|CMT_CGH2
DECL|CMT_CGL1_PL_MASK|macro|CMT_CGL1_PL_MASK
DECL|CMT_CGL1_PL_SHIFT|macro|CMT_CGL1_PL_SHIFT
DECL|CMT_CGL1_PL_WIDTH|macro|CMT_CGL1_PL_WIDTH
DECL|CMT_CGL1_PL|macro|CMT_CGL1_PL
DECL|CMT_CGL1_REG|macro|CMT_CGL1_REG
DECL|CMT_CGL1|macro|CMT_CGL1
DECL|CMT_CGL2_REG|macro|CMT_CGL2_REG
DECL|CMT_CGL2_SL_MASK|macro|CMT_CGL2_SL_MASK
DECL|CMT_CGL2_SL_SHIFT|macro|CMT_CGL2_SL_SHIFT
DECL|CMT_CGL2_SL_WIDTH|macro|CMT_CGL2_SL_WIDTH
DECL|CMT_CGL2_SL|macro|CMT_CGL2_SL
DECL|CMT_CGL2|macro|CMT_CGL2
DECL|CMT_CMD1_MB_MASK|macro|CMT_CMD1_MB_MASK
DECL|CMT_CMD1_MB_SHIFT|macro|CMT_CMD1_MB_SHIFT
DECL|CMT_CMD1_MB_WIDTH|macro|CMT_CMD1_MB_WIDTH
DECL|CMT_CMD1_MB|macro|CMT_CMD1_MB
DECL|CMT_CMD1_REG|macro|CMT_CMD1_REG
DECL|CMT_CMD1|macro|CMT_CMD1
DECL|CMT_CMD2_MB_MASK|macro|CMT_CMD2_MB_MASK
DECL|CMT_CMD2_MB_SHIFT|macro|CMT_CMD2_MB_SHIFT
DECL|CMT_CMD2_MB_WIDTH|macro|CMT_CMD2_MB_WIDTH
DECL|CMT_CMD2_MB|macro|CMT_CMD2_MB
DECL|CMT_CMD2_REG|macro|CMT_CMD2_REG
DECL|CMT_CMD2|macro|CMT_CMD2
DECL|CMT_CMD3_REG|macro|CMT_CMD3_REG
DECL|CMT_CMD3_SB_MASK|macro|CMT_CMD3_SB_MASK
DECL|CMT_CMD3_SB_SHIFT|macro|CMT_CMD3_SB_SHIFT
DECL|CMT_CMD3_SB_WIDTH|macro|CMT_CMD3_SB_WIDTH
DECL|CMT_CMD3_SB|macro|CMT_CMD3_SB
DECL|CMT_CMD3|macro|CMT_CMD3
DECL|CMT_CMD4_REG|macro|CMT_CMD4_REG
DECL|CMT_CMD4_SB_MASK|macro|CMT_CMD4_SB_MASK
DECL|CMT_CMD4_SB_SHIFT|macro|CMT_CMD4_SB_SHIFT
DECL|CMT_CMD4_SB_WIDTH|macro|CMT_CMD4_SB_WIDTH
DECL|CMT_CMD4_SB|macro|CMT_CMD4_SB
DECL|CMT_CMD4|macro|CMT_CMD4
DECL|CMT_DMA_DMA_MASK|macro|CMT_DMA_DMA_MASK
DECL|CMT_DMA_DMA_SHIFT|macro|CMT_DMA_DMA_SHIFT
DECL|CMT_DMA_DMA_WIDTH|macro|CMT_DMA_DMA_WIDTH
DECL|CMT_DMA_DMA|macro|CMT_DMA_DMA
DECL|CMT_DMA_REG|macro|CMT_DMA_REG
DECL|CMT_DMA|macro|CMT_DMA
DECL|CMT_IRQS|macro|CMT_IRQS
DECL|CMT_IRQn|enumerator|CMT_IRQn = 14, /**< CMT interrupt */
DECL|CMT_MSC_BASE_MASK|macro|CMT_MSC_BASE_MASK
DECL|CMT_MSC_BASE_SHIFT|macro|CMT_MSC_BASE_SHIFT
DECL|CMT_MSC_BASE_WIDTH|macro|CMT_MSC_BASE_WIDTH
DECL|CMT_MSC_BASE|macro|CMT_MSC_BASE
DECL|CMT_MSC_CMTDIV_MASK|macro|CMT_MSC_CMTDIV_MASK
DECL|CMT_MSC_CMTDIV_SHIFT|macro|CMT_MSC_CMTDIV_SHIFT
DECL|CMT_MSC_CMTDIV_WIDTH|macro|CMT_MSC_CMTDIV_WIDTH
DECL|CMT_MSC_CMTDIV|macro|CMT_MSC_CMTDIV
DECL|CMT_MSC_EOCF_MASK|macro|CMT_MSC_EOCF_MASK
DECL|CMT_MSC_EOCF_SHIFT|macro|CMT_MSC_EOCF_SHIFT
DECL|CMT_MSC_EOCF_WIDTH|macro|CMT_MSC_EOCF_WIDTH
DECL|CMT_MSC_EOCF|macro|CMT_MSC_EOCF
DECL|CMT_MSC_EOCIE_MASK|macro|CMT_MSC_EOCIE_MASK
DECL|CMT_MSC_EOCIE_SHIFT|macro|CMT_MSC_EOCIE_SHIFT
DECL|CMT_MSC_EOCIE_WIDTH|macro|CMT_MSC_EOCIE_WIDTH
DECL|CMT_MSC_EOCIE|macro|CMT_MSC_EOCIE
DECL|CMT_MSC_EXSPC_MASK|macro|CMT_MSC_EXSPC_MASK
DECL|CMT_MSC_EXSPC_SHIFT|macro|CMT_MSC_EXSPC_SHIFT
DECL|CMT_MSC_EXSPC_WIDTH|macro|CMT_MSC_EXSPC_WIDTH
DECL|CMT_MSC_EXSPC|macro|CMT_MSC_EXSPC
DECL|CMT_MSC_FSK_MASK|macro|CMT_MSC_FSK_MASK
DECL|CMT_MSC_FSK_SHIFT|macro|CMT_MSC_FSK_SHIFT
DECL|CMT_MSC_FSK_WIDTH|macro|CMT_MSC_FSK_WIDTH
DECL|CMT_MSC_FSK|macro|CMT_MSC_FSK
DECL|CMT_MSC_MCGEN_MASK|macro|CMT_MSC_MCGEN_MASK
DECL|CMT_MSC_MCGEN_SHIFT|macro|CMT_MSC_MCGEN_SHIFT
DECL|CMT_MSC_MCGEN_WIDTH|macro|CMT_MSC_MCGEN_WIDTH
DECL|CMT_MSC_MCGEN|macro|CMT_MSC_MCGEN
DECL|CMT_MSC_REG|macro|CMT_MSC_REG
DECL|CMT_MSC|macro|CMT_MSC
DECL|CMT_MemMapPtr|typedef|} CMT_Type, *CMT_MemMapPtr;
DECL|CMT_OC_CMTPOL_MASK|macro|CMT_OC_CMTPOL_MASK
DECL|CMT_OC_CMTPOL_SHIFT|macro|CMT_OC_CMTPOL_SHIFT
DECL|CMT_OC_CMTPOL_WIDTH|macro|CMT_OC_CMTPOL_WIDTH
DECL|CMT_OC_CMTPOL|macro|CMT_OC_CMTPOL
DECL|CMT_OC_IROL_MASK|macro|CMT_OC_IROL_MASK
DECL|CMT_OC_IROL_SHIFT|macro|CMT_OC_IROL_SHIFT
DECL|CMT_OC_IROL_WIDTH|macro|CMT_OC_IROL_WIDTH
DECL|CMT_OC_IROL|macro|CMT_OC_IROL
DECL|CMT_OC_IROPEN_MASK|macro|CMT_OC_IROPEN_MASK
DECL|CMT_OC_IROPEN_SHIFT|macro|CMT_OC_IROPEN_SHIFT
DECL|CMT_OC_IROPEN_WIDTH|macro|CMT_OC_IROPEN_WIDTH
DECL|CMT_OC_IROPEN|macro|CMT_OC_IROPEN
DECL|CMT_OC_REG|macro|CMT_OC_REG
DECL|CMT_OC|macro|CMT_OC
DECL|CMT_PPS_PPSDIV_MASK|macro|CMT_PPS_PPSDIV_MASK
DECL|CMT_PPS_PPSDIV_SHIFT|macro|CMT_PPS_PPSDIV_SHIFT
DECL|CMT_PPS_PPSDIV_WIDTH|macro|CMT_PPS_PPSDIV_WIDTH
DECL|CMT_PPS_PPSDIV|macro|CMT_PPS_PPSDIV
DECL|CMT_PPS_REG|macro|CMT_PPS_REG
DECL|CMT_PPS|macro|CMT_PPS
DECL|CMT_Type|typedef|} CMT_Type, *CMT_MemMapPtr;
DECL|CMT|macro|CMT
DECL|CNR|member|__IO uint32_t CNR; /**< Low Power Timer Counter Register, offset: 0xC */
DECL|CNT|member|__IO uint32_t CNT; /**< Counter, offset: 0x4 */
DECL|COMBINE|member|__IO uint32_t COMBINE; /**< Combine Channel Register, offset: 0x64 */
DECL|COMPARATOR|member|} COMPARATOR[2];
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMPID|member|__I uint32_t COMPID[4]; /**< Component ID Register, array offset: 0xFF0, array step: 0x4 */
DECL|COMP|member|__IO uint32_t COMP; /**< MTB_DWT Comparator Register, array offset: 0x20, array step: 0x10 */
DECL|COM|member|__IO uint32_t COM; /**< LTC Command Register, offset: 0x30 */
DECL|CONF|member|__IO uint32_t CONF; /**< Configuration, offset: 0x84 */
DECL|CONTROLS|member|} CONTROLS[4];
DECL|CONTROL|member|__IO uint32_t CONTROL; /**< RSIM Control, offset: 0x0 */
DECL|COPC|member|__IO uint32_t COPC; /**< COP Control Register, offset: 0x1100 */
DECL|CORR_CTRL|member|__IO uint32_t CORR_CTRL; /**< CORR_CTRL, offset: 0x3C0 */
DECL|CPO|member|__IO uint32_t CPO; /**< Compute Operation Control Register, offset: 0x40 */
DECL|CR0|member|__IO uint8_t CR0; /**< CMP Control Register 0, offset: 0x0 */
DECL|CR1|member|__IO uint8_t CR1; /**< CMP Control Register 1, offset: 0x1 */
DECL|CR|member|__IO uint32_t CR; /**< RTC Control Register, offset: 0x10 */
DECL|CSR|member|__IO uint32_t CSR; /**< Low Power Timer Control Status Register, offset: 0x0 */
DECL|CTAR_SLAVE|member|__IO uint32_t CTAR_SLAVE[1]; /**< Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 */
DECL|CTAR|member|__IO uint32_t CTAR[2]; /**< Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 */
DECL|CTL|member|__IO uint32_t CTL; /**< LTC Control Register, offset: 0x34 */
DECL|CTRL|member|__I uint32_t CTRL; /**< MTB DWT Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< LPUART Control Register, offset: 0x8 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< Transceiver Control, offset: 0x280 */
DECL|CTX|member|__IO uint32_t CTX[16]; /**< LTC Context Register, array offset: 0x100, array step: 0x4 */
DECL|CV1|member|__IO uint32_t CV1; /**< Compare Value Registers, offset: 0x18 */
DECL|CV2|member|__IO uint32_t CV2; /**< Compare Value Registers, offset: 0x1C */
DECL|CVAL|member|__I uint32_t CVAL; /**< Current Timer Value Register, array offset: 0x104, array step: 0x10 */
DECL|CW|member|__IO uint32_t CW; /**< LTC Clear Written Register, offset: 0x40 */
DECL|CnSC|member|__IO uint32_t CnSC; /**< Channel (n) Status and Control, array offset: 0xC, array step: 0x8 */
DECL|CnV|member|__IO uint32_t CnV; /**< Channel (n) Value, array offset: 0x10, array step: 0x8 */
DECL|DAC0_BASE_PTR|macro|DAC0_BASE_PTR
DECL|DAC0_BASE|macro|DAC0_BASE
DECL|DAC0_C0|macro|DAC0_C0
DECL|DAC0_C1|macro|DAC0_C1
DECL|DAC0_C2|macro|DAC0_C2
DECL|DAC0_DAT0H|macro|DAC0_DAT0H
DECL|DAC0_DAT0L|macro|DAC0_DAT0L
DECL|DAC0_DAT1H|macro|DAC0_DAT1H
DECL|DAC0_DAT1L|macro|DAC0_DAT1L
DECL|DAC0_DATH|macro|DAC0_DATH
DECL|DAC0_DATL|macro|DAC0_DATL
DECL|DAC0_IRQn|enumerator|DAC0_IRQn = 25, /**< DAC0 interrupt */
DECL|DAC0_SR|macro|DAC0_SR
DECL|DAC0|macro|DAC0
DECL|DACCR|member|__IO uint8_t DACCR; /**< DAC Control Register, offset: 0x4 */
DECL|DAC_BASE_ADDRS|macro|DAC_BASE_ADDRS
DECL|DAC_BASE_PTRS|macro|DAC_BASE_PTRS
DECL|DAC_C0_DACBBIEN_MASK|macro|DAC_C0_DACBBIEN_MASK
DECL|DAC_C0_DACBBIEN_SHIFT|macro|DAC_C0_DACBBIEN_SHIFT
DECL|DAC_C0_DACBBIEN_WIDTH|macro|DAC_C0_DACBBIEN_WIDTH
DECL|DAC_C0_DACBBIEN|macro|DAC_C0_DACBBIEN
DECL|DAC_C0_DACBTIEN_MASK|macro|DAC_C0_DACBTIEN_MASK
DECL|DAC_C0_DACBTIEN_SHIFT|macro|DAC_C0_DACBTIEN_SHIFT
DECL|DAC_C0_DACBTIEN_WIDTH|macro|DAC_C0_DACBTIEN_WIDTH
DECL|DAC_C0_DACBTIEN|macro|DAC_C0_DACBTIEN
DECL|DAC_C0_DACEN_MASK|macro|DAC_C0_DACEN_MASK
DECL|DAC_C0_DACEN_SHIFT|macro|DAC_C0_DACEN_SHIFT
DECL|DAC_C0_DACEN_WIDTH|macro|DAC_C0_DACEN_WIDTH
DECL|DAC_C0_DACEN|macro|DAC_C0_DACEN
DECL|DAC_C0_DACRFS_MASK|macro|DAC_C0_DACRFS_MASK
DECL|DAC_C0_DACRFS_SHIFT|macro|DAC_C0_DACRFS_SHIFT
DECL|DAC_C0_DACRFS_WIDTH|macro|DAC_C0_DACRFS_WIDTH
DECL|DAC_C0_DACRFS|macro|DAC_C0_DACRFS
DECL|DAC_C0_DACSWTRG_MASK|macro|DAC_C0_DACSWTRG_MASK
DECL|DAC_C0_DACSWTRG_SHIFT|macro|DAC_C0_DACSWTRG_SHIFT
DECL|DAC_C0_DACSWTRG_WIDTH|macro|DAC_C0_DACSWTRG_WIDTH
DECL|DAC_C0_DACSWTRG|macro|DAC_C0_DACSWTRG
DECL|DAC_C0_DACTRGSEL_MASK|macro|DAC_C0_DACTRGSEL_MASK
DECL|DAC_C0_DACTRGSEL_SHIFT|macro|DAC_C0_DACTRGSEL_SHIFT
DECL|DAC_C0_DACTRGSEL_WIDTH|macro|DAC_C0_DACTRGSEL_WIDTH
DECL|DAC_C0_DACTRGSEL|macro|DAC_C0_DACTRGSEL
DECL|DAC_C0_LPEN_MASK|macro|DAC_C0_LPEN_MASK
DECL|DAC_C0_LPEN_SHIFT|macro|DAC_C0_LPEN_SHIFT
DECL|DAC_C0_LPEN_WIDTH|macro|DAC_C0_LPEN_WIDTH
DECL|DAC_C0_LPEN|macro|DAC_C0_LPEN
DECL|DAC_C0_REG|macro|DAC_C0_REG
DECL|DAC_C1_DACBFEN_MASK|macro|DAC_C1_DACBFEN_MASK
DECL|DAC_C1_DACBFEN_SHIFT|macro|DAC_C1_DACBFEN_SHIFT
DECL|DAC_C1_DACBFEN_WIDTH|macro|DAC_C1_DACBFEN_WIDTH
DECL|DAC_C1_DACBFEN|macro|DAC_C1_DACBFEN
DECL|DAC_C1_DACBFMD_MASK|macro|DAC_C1_DACBFMD_MASK
DECL|DAC_C1_DACBFMD_SHIFT|macro|DAC_C1_DACBFMD_SHIFT
DECL|DAC_C1_DACBFMD_WIDTH|macro|DAC_C1_DACBFMD_WIDTH
DECL|DAC_C1_DACBFMD|macro|DAC_C1_DACBFMD
DECL|DAC_C1_DMAEN_MASK|macro|DAC_C1_DMAEN_MASK
DECL|DAC_C1_DMAEN_SHIFT|macro|DAC_C1_DMAEN_SHIFT
DECL|DAC_C1_DMAEN_WIDTH|macro|DAC_C1_DMAEN_WIDTH
DECL|DAC_C1_DMAEN|macro|DAC_C1_DMAEN
DECL|DAC_C1_REG|macro|DAC_C1_REG
DECL|DAC_C2_DACBFRP_MASK|macro|DAC_C2_DACBFRP_MASK
DECL|DAC_C2_DACBFRP_SHIFT|macro|DAC_C2_DACBFRP_SHIFT
DECL|DAC_C2_DACBFRP_WIDTH|macro|DAC_C2_DACBFRP_WIDTH
DECL|DAC_C2_DACBFRP|macro|DAC_C2_DACBFRP
DECL|DAC_C2_DACBFUP_MASK|macro|DAC_C2_DACBFUP_MASK
DECL|DAC_C2_DACBFUP_SHIFT|macro|DAC_C2_DACBFUP_SHIFT
DECL|DAC_C2_DACBFUP_WIDTH|macro|DAC_C2_DACBFUP_WIDTH
DECL|DAC_C2_DACBFUP|macro|DAC_C2_DACBFUP
DECL|DAC_C2_REG|macro|DAC_C2_REG
DECL|DAC_DATH_COUNT|macro|DAC_DATH_COUNT
DECL|DAC_DATH_DATA1_MASK|macro|DAC_DATH_DATA1_MASK
DECL|DAC_DATH_DATA1_SHIFT|macro|DAC_DATH_DATA1_SHIFT
DECL|DAC_DATH_DATA1_WIDTH|macro|DAC_DATH_DATA1_WIDTH
DECL|DAC_DATH_DATA1|macro|DAC_DATH_DATA1
DECL|DAC_DATH_REG|macro|DAC_DATH_REG
DECL|DAC_DATL_COUNT|macro|DAC_DATL_COUNT
DECL|DAC_DATL_DATA0_MASK|macro|DAC_DATL_DATA0_MASK
DECL|DAC_DATL_DATA0_SHIFT|macro|DAC_DATL_DATA0_SHIFT
DECL|DAC_DATL_DATA0_WIDTH|macro|DAC_DATL_DATA0_WIDTH
DECL|DAC_DATL_DATA0|macro|DAC_DATL_DATA0
DECL|DAC_DATL_REG|macro|DAC_DATL_REG
DECL|DAC_IRQS|macro|DAC_IRQS
DECL|DAC_MemMapPtr|typedef|} DAC_Type, *DAC_MemMapPtr;
DECL|DAC_SR_DACBFRPBF_MASK|macro|DAC_SR_DACBFRPBF_MASK
DECL|DAC_SR_DACBFRPBF_SHIFT|macro|DAC_SR_DACBFRPBF_SHIFT
DECL|DAC_SR_DACBFRPBF_WIDTH|macro|DAC_SR_DACBFRPBF_WIDTH
DECL|DAC_SR_DACBFRPBF|macro|DAC_SR_DACBFRPBF
DECL|DAC_SR_DACBFRPTF_MASK|macro|DAC_SR_DACBFRPTF_MASK
DECL|DAC_SR_DACBFRPTF_SHIFT|macro|DAC_SR_DACBFRPTF_SHIFT
DECL|DAC_SR_DACBFRPTF_WIDTH|macro|DAC_SR_DACBFRPTF_WIDTH
DECL|DAC_SR_DACBFRPTF|macro|DAC_SR_DACBFRPTF
DECL|DAC_SR_REG|macro|DAC_SR_REG
DECL|DAC_Type|typedef|} DAC_Type, *DAC_MemMapPtr;
DECL|DAR|member|__IO uint32_t DAR; /**< Destination Address Register, array offset: 0x104, array step: 0x10 */
DECL|DATA|member|__IO uint32_t DATA; /**< LPUART Data Register, offset: 0xC */
DECL|DATA|member|__IO uint32_t DATA; /**< TSI DATA Register, offset: 0x4 */
DECL|DATH|member|__IO uint8_t DATH; /**< DAC Data High Register, array offset: 0x1, array step: 0x2 */
DECL|DATL|member|__IO uint8_t DATL; /**< DAC Data Low Register, array offset: 0x0, array step: 0x2 */
DECL|DAT|member|} DAT[2];
DECL|DCDC_BASE_ADDRS|macro|DCDC_BASE_ADDRS
DECL|DCDC_BASE_PTRS|macro|DCDC_BASE_PTRS
DECL|DCDC_BASE_PTR|macro|DCDC_BASE_PTR
DECL|DCDC_BASE|macro|DCDC_BASE
DECL|DCDC_MemMapPtr|typedef|} DCDC_Type, *DCDC_MemMapPtr;
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_MASK|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_MASK
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_SHIFT|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_SHIFT
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_WIDTH|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH_WIDTH
DECL|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH|macro|DCDC_REG0_DCDC_DISABLE_AUTO_CLK_SWITCH
DECL|DCDC_REG0_DCDC_LESS_I_MASK|macro|DCDC_REG0_DCDC_LESS_I_MASK
DECL|DCDC_REG0_DCDC_LESS_I_SHIFT|macro|DCDC_REG0_DCDC_LESS_I_SHIFT
DECL|DCDC_REG0_DCDC_LESS_I_WIDTH|macro|DCDC_REG0_DCDC_LESS_I_WIDTH
DECL|DCDC_REG0_DCDC_LESS_I|macro|DCDC_REG0_DCDC_LESS_I
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_MASK|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_MASK
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_SHIFT|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_SHIFT
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_WIDTH|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE_WIDTH
DECL|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE|macro|DCDC_REG0_DCDC_LP_DF_CMP_ENABLE
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H_MASK|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H_MASK
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H_SHIFT|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H_SHIFT
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H_WIDTH|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H_WIDTH
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_H|macro|DCDC_REG0_DCDC_LP_STATE_HYS_H
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L_MASK|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L_MASK
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L_SHIFT|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L_SHIFT
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L_WIDTH|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L_WIDTH
DECL|DCDC_REG0_DCDC_LP_STATE_HYS_L|macro|DCDC_REG0_DCDC_LP_STATE_HYS_L
DECL|DCDC_REG0_DCDC_PWD_OSC_INT_MASK|macro|DCDC_REG0_DCDC_PWD_OSC_INT_MASK
DECL|DCDC_REG0_DCDC_PWD_OSC_INT_SHIFT|macro|DCDC_REG0_DCDC_PWD_OSC_INT_SHIFT
DECL|DCDC_REG0_DCDC_PWD_OSC_INT_WIDTH|macro|DCDC_REG0_DCDC_PWD_OSC_INT_WIDTH
DECL|DCDC_REG0_DCDC_PWD_OSC_INT|macro|DCDC_REG0_DCDC_PWD_OSC_INT
DECL|DCDC_REG0_DCDC_SEL_CLK_MASK|macro|DCDC_REG0_DCDC_SEL_CLK_MASK
DECL|DCDC_REG0_DCDC_SEL_CLK_SHIFT|macro|DCDC_REG0_DCDC_SEL_CLK_SHIFT
DECL|DCDC_REG0_DCDC_SEL_CLK_WIDTH|macro|DCDC_REG0_DCDC_SEL_CLK_WIDTH
DECL|DCDC_REG0_DCDC_SEL_CLK|macro|DCDC_REG0_DCDC_SEL_CLK
DECL|DCDC_REG0_DCDC_STS_DC_OK_MASK|macro|DCDC_REG0_DCDC_STS_DC_OK_MASK
DECL|DCDC_REG0_DCDC_STS_DC_OK_SHIFT|macro|DCDC_REG0_DCDC_STS_DC_OK_SHIFT
DECL|DCDC_REG0_DCDC_STS_DC_OK_WIDTH|macro|DCDC_REG0_DCDC_STS_DC_OK_WIDTH
DECL|DCDC_REG0_DCDC_STS_DC_OK|macro|DCDC_REG0_DCDC_STS_DC_OK
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL_MASK|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL_MASK
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL_SHIFT|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL_SHIFT
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL_WIDTH|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL_WIDTH
DECL|DCDC_REG0_DCDC_VBAT_DIV_CTRL|macro|DCDC_REG0_DCDC_VBAT_DIV_CTRL
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE_MASK|macro|DCDC_REG0_DCDC_XTALOK_DISABLE_MASK
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE_SHIFT|macro|DCDC_REG0_DCDC_XTALOK_DISABLE_SHIFT
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE_WIDTH|macro|DCDC_REG0_DCDC_XTALOK_DISABLE_WIDTH
DECL|DCDC_REG0_DCDC_XTALOK_DISABLE|macro|DCDC_REG0_DCDC_XTALOK_DISABLE
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE_MASK|macro|DCDC_REG0_HYST_LP_CMP_DISABLE_MASK
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE_SHIFT|macro|DCDC_REG0_HYST_LP_CMP_DISABLE_SHIFT
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE_WIDTH|macro|DCDC_REG0_HYST_LP_CMP_DISABLE_WIDTH
DECL|DCDC_REG0_HYST_LP_CMP_DISABLE|macro|DCDC_REG0_HYST_LP_CMP_DISABLE
DECL|DCDC_REG0_HYST_LP_COMP_ADJ_MASK|macro|DCDC_REG0_HYST_LP_COMP_ADJ_MASK
DECL|DCDC_REG0_HYST_LP_COMP_ADJ_SHIFT|macro|DCDC_REG0_HYST_LP_COMP_ADJ_SHIFT
DECL|DCDC_REG0_HYST_LP_COMP_ADJ_WIDTH|macro|DCDC_REG0_HYST_LP_COMP_ADJ_WIDTH
DECL|DCDC_REG0_HYST_LP_COMP_ADJ|macro|DCDC_REG0_HYST_LP_COMP_ADJ
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ_MASK|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ_MASK
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ_SHIFT|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ_SHIFT
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ_WIDTH|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ_WIDTH
DECL|DCDC_REG0_OFFSET_RSNS_LP_ADJ|macro|DCDC_REG0_OFFSET_RSNS_LP_ADJ
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_MASK|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_MASK
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_SHIFT|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_SHIFT
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_WIDTH|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE_WIDTH
DECL|DCDC_REG0_OFFSET_RSNS_LP_DISABLE|macro|DCDC_REG0_OFFSET_RSNS_LP_DISABLE
DECL|DCDC_REG0_PSWITCH_STATUS_MASK|macro|DCDC_REG0_PSWITCH_STATUS_MASK
DECL|DCDC_REG0_PSWITCH_STATUS_SHIFT|macro|DCDC_REG0_PSWITCH_STATUS_SHIFT
DECL|DCDC_REG0_PSWITCH_STATUS_WIDTH|macro|DCDC_REG0_PSWITCH_STATUS_WIDTH
DECL|DCDC_REG0_PSWITCH_STATUS|macro|DCDC_REG0_PSWITCH_STATUS
DECL|DCDC_REG0_PWD_CMP_OFFSET_MASK|macro|DCDC_REG0_PWD_CMP_OFFSET_MASK
DECL|DCDC_REG0_PWD_CMP_OFFSET_SHIFT|macro|DCDC_REG0_PWD_CMP_OFFSET_SHIFT
DECL|DCDC_REG0_PWD_CMP_OFFSET_WIDTH|macro|DCDC_REG0_PWD_CMP_OFFSET_WIDTH
DECL|DCDC_REG0_PWD_CMP_OFFSET|macro|DCDC_REG0_PWD_CMP_OFFSET
DECL|DCDC_REG0_REG|macro|DCDC_REG0_REG
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_MASK|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_MASK
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_SHIFT|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_SHIFT
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_WIDTH|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP_WIDTH
DECL|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP|macro|DCDC_REG0_VLPR_VLPW_CONFIG_DCDC_HP
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP_MASK|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP_MASK
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP_SHIFT|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP_SHIFT
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP_WIDTH|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP_WIDTH
DECL|DCDC_REG0_VLPS_CONFIG_DCDC_HP|macro|DCDC_REG0_VLPS_CONFIG_DCDC_HP
DECL|DCDC_REG0|macro|DCDC_REG0
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_WIDTH|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH_WIDTH
DECL|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH|macro|DCDC_REG1_DCDC_LOOPCTRL_CM_HST_THRESH
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_WIDTH|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH_WIDTH
DECL|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH|macro|DCDC_REG1_DCDC_LOOPCTRL_DF_HST_THRESH
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_WIDTH|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST_WIDTH
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_CM_HYST
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_MASK|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_MASK
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_SHIFT|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_SHIFT
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_WIDTH|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST_WIDTH
DECL|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST|macro|DCDC_REG1_DCDC_LOOPCTRL_EN_DF_HYST
DECL|DCDC_REG1_POSLIMIT_BOOST_IN_MASK|macro|DCDC_REG1_POSLIMIT_BOOST_IN_MASK
DECL|DCDC_REG1_POSLIMIT_BOOST_IN_SHIFT|macro|DCDC_REG1_POSLIMIT_BOOST_IN_SHIFT
DECL|DCDC_REG1_POSLIMIT_BOOST_IN_WIDTH|macro|DCDC_REG1_POSLIMIT_BOOST_IN_WIDTH
DECL|DCDC_REG1_POSLIMIT_BOOST_IN|macro|DCDC_REG1_POSLIMIT_BOOST_IN
DECL|DCDC_REG1_POSLIMIT_BUCK_IN_MASK|macro|DCDC_REG1_POSLIMIT_BUCK_IN_MASK
DECL|DCDC_REG1_POSLIMIT_BUCK_IN_SHIFT|macro|DCDC_REG1_POSLIMIT_BUCK_IN_SHIFT
DECL|DCDC_REG1_POSLIMIT_BUCK_IN_WIDTH|macro|DCDC_REG1_POSLIMIT_BUCK_IN_WIDTH
DECL|DCDC_REG1_POSLIMIT_BUCK_IN|macro|DCDC_REG1_POSLIMIT_BUCK_IN
DECL|DCDC_REG1_REG|macro|DCDC_REG1_REG
DECL|DCDC_REG1|macro|DCDC_REG1
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_MASK|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_MASK
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_SHIFT|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_SHIFT
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_WIDTH|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL_WIDTH
DECL|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL|macro|DCDC_REG2_DCDC_BATTMONITOR_BATT_VAL
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_MASK|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_MASK
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_SHIFT|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_SHIFT
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_WIDTH|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ_WIDTH
DECL|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ|macro|DCDC_REG2_DCDC_BATTMONITOR_EN_BATADJ
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_C_MASK|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_C_MASK
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_C_SHIFT|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_C_SHIFT
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_C_WIDTH|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_C_WIDTH
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_C|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_C
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_FF_MASK|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_FF_MASK
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_FF_SHIFT|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_FF_SHIFT
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_FF_WIDTH|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_FF_WIDTH
DECL|DCDC_REG2_DCDC_LOOPCTRL_DC_FF|macro|DCDC_REG2_DCDC_LOOPCTRL_DC_FF
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_MASK|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_MASK
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_SHIFT|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_SHIFT
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_WIDTH|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN_WIDTH
DECL|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN|macro|DCDC_REG2_DCDC_LOOPCTRL_HYST_SIGN
DECL|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF_MASK|macro|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF_MASK
DECL|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF_SHIFT|macro|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF_SHIFT
DECL|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF_WIDTH|macro|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF_WIDTH
DECL|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF|macro|DCDC_REG2_DCDC_LOOPCTRL_TOGGLE_DIF
DECL|DCDC_REG2_REG|macro|DCDC_REG2_REG
DECL|DCDC_REG2|macro|DCDC_REG2
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP_MASK|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP_WIDTH|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP_WIDTH
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_LIMP
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_MASK|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_WIDTH|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK_WIDTH
DECL|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK|macro|DCDC_REG3_DCDC_MINPWR_DC_HALFCLK
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP_MASK|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP_WIDTH|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP_WIDTH
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_LIMP
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_MASK|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_MASK
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_WIDTH|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS_WIDTH
DECL|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS|macro|DCDC_REG3_DCDC_MINPWR_DOUBLE_FETS
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP_MASK|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP_MASK
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP_WIDTH|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP_WIDTH
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_LIMP
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_MASK|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_MASK
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_SHIFT|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_SHIFT
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS_WIDTH|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS_WIDTH
DECL|DCDC_REG3_DCDC_MINPWR_HALF_FETS|macro|DCDC_REG3_DCDC_MINPWR_HALF_FETS
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN_MASK|macro|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN_MASK
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN_SHIFT|macro|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN_WIDTH|macro|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN_WIDTH
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN|macro|DCDC_REG3_DCDC_VDD1P45CTRL_ADJTN
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP_MASK|macro|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP_MASK
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP_SHIFT|macro|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP_WIDTH|macro|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP_WIDTH
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP|macro|DCDC_REG3_DCDC_VDD1P45CTRL_DISABLE_STEP
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST_MASK|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST_MASK
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST_SHIFT|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST_WIDTH|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST_WIDTH
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BOOST
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK_MASK|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK_MASK
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK_SHIFT|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK_WIDTH|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK_WIDTH
DECL|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK|macro|DCDC_REG3_DCDC_VDD1P45CTRL_TRG_BUCK
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_MASK|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_MASK
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_SHIFT|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_WIDTH|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP_WIDTH
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP|macro|DCDC_REG3_DCDC_VDD1P8CTRL_DISABLE_STEP
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_MASK|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_MASK
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_SHIFT|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_SHIFT
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_WIDTH|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG_WIDTH
DECL|DCDC_REG3_DCDC_VDD1P8CTRL_TRG|macro|DCDC_REG3_DCDC_VDD1P8CTRL_TRG
DECL|DCDC_REG3_REG|macro|DCDC_REG3_REG
DECL|DCDC_REG3|macro|DCDC_REG3
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN_MASK|macro|DCDC_REG4_DCDC_SW_SHUTDOWN_MASK
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN_SHIFT|macro|DCDC_REG4_DCDC_SW_SHUTDOWN_SHIFT
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN_WIDTH|macro|DCDC_REG4_DCDC_SW_SHUTDOWN_WIDTH
DECL|DCDC_REG4_DCDC_SW_SHUTDOWN|macro|DCDC_REG4_DCDC_SW_SHUTDOWN
DECL|DCDC_REG4_REG|macro|DCDC_REG4_REG
DECL|DCDC_REG4_UNLOCK_MASK|macro|DCDC_REG4_UNLOCK_MASK
DECL|DCDC_REG4_UNLOCK_SHIFT|macro|DCDC_REG4_UNLOCK_SHIFT
DECL|DCDC_REG4_UNLOCK_WIDTH|macro|DCDC_REG4_UNLOCK_WIDTH
DECL|DCDC_REG4_UNLOCK|macro|DCDC_REG4_UNLOCK
DECL|DCDC_REG4|macro|DCDC_REG4
DECL|DCDC_REG6_PSWITCH_INT_CLEAR_MASK|macro|DCDC_REG6_PSWITCH_INT_CLEAR_MASK
DECL|DCDC_REG6_PSWITCH_INT_CLEAR_SHIFT|macro|DCDC_REG6_PSWITCH_INT_CLEAR_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_CLEAR_WIDTH|macro|DCDC_REG6_PSWITCH_INT_CLEAR_WIDTH
DECL|DCDC_REG6_PSWITCH_INT_CLEAR|macro|DCDC_REG6_PSWITCH_INT_CLEAR
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN_MASK|macro|DCDC_REG6_PSWITCH_INT_FALL_EN_MASK
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN_SHIFT|macro|DCDC_REG6_PSWITCH_INT_FALL_EN_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN_WIDTH|macro|DCDC_REG6_PSWITCH_INT_FALL_EN_WIDTH
DECL|DCDC_REG6_PSWITCH_INT_FALL_EN|macro|DCDC_REG6_PSWITCH_INT_FALL_EN
DECL|DCDC_REG6_PSWITCH_INT_MUTE_MASK|macro|DCDC_REG6_PSWITCH_INT_MUTE_MASK
DECL|DCDC_REG6_PSWITCH_INT_MUTE_SHIFT|macro|DCDC_REG6_PSWITCH_INT_MUTE_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_MUTE_WIDTH|macro|DCDC_REG6_PSWITCH_INT_MUTE_WIDTH
DECL|DCDC_REG6_PSWITCH_INT_MUTE|macro|DCDC_REG6_PSWITCH_INT_MUTE
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN_MASK|macro|DCDC_REG6_PSWITCH_INT_RISE_EN_MASK
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN_SHIFT|macro|DCDC_REG6_PSWITCH_INT_RISE_EN_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN_WIDTH|macro|DCDC_REG6_PSWITCH_INT_RISE_EN_WIDTH
DECL|DCDC_REG6_PSWITCH_INT_RISE_EN|macro|DCDC_REG6_PSWITCH_INT_RISE_EN
DECL|DCDC_REG6_PSWITCH_INT_STS_MASK|macro|DCDC_REG6_PSWITCH_INT_STS_MASK
DECL|DCDC_REG6_PSWITCH_INT_STS_SHIFT|macro|DCDC_REG6_PSWITCH_INT_STS_SHIFT
DECL|DCDC_REG6_PSWITCH_INT_STS_WIDTH|macro|DCDC_REG6_PSWITCH_INT_STS_WIDTH
DECL|DCDC_REG6_PSWITCH_INT_STS|macro|DCDC_REG6_PSWITCH_INT_STS
DECL|DCDC_REG6_REG|macro|DCDC_REG6_REG
DECL|DCDC_REG6|macro|DCDC_REG6
DECL|DCDC_REG7_INTEGRATOR_VALUE_MASK|macro|DCDC_REG7_INTEGRATOR_VALUE_MASK
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL_MASK|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL_MASK
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL_SHIFT|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL_SHIFT
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL_WIDTH|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL_WIDTH
DECL|DCDC_REG7_INTEGRATOR_VALUE_SEL|macro|DCDC_REG7_INTEGRATOR_VALUE_SEL
DECL|DCDC_REG7_INTEGRATOR_VALUE_SHIFT|macro|DCDC_REG7_INTEGRATOR_VALUE_SHIFT
DECL|DCDC_REG7_INTEGRATOR_VALUE_WIDTH|macro|DCDC_REG7_INTEGRATOR_VALUE_WIDTH
DECL|DCDC_REG7_INTEGRATOR_VALUE|macro|DCDC_REG7_INTEGRATOR_VALUE
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP_MASK|macro|DCDC_REG7_PULSE_RUN_SPEEDUP_MASK
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP_SHIFT|macro|DCDC_REG7_PULSE_RUN_SPEEDUP_SHIFT
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP_WIDTH|macro|DCDC_REG7_PULSE_RUN_SPEEDUP_WIDTH
DECL|DCDC_REG7_PULSE_RUN_SPEEDUP|macro|DCDC_REG7_PULSE_RUN_SPEEDUP
DECL|DCDC_REG7_REG|macro|DCDC_REG7_REG
DECL|DCDC_REG7|macro|DCDC_REG7
DECL|DCDC_Type|typedef|} DCDC_Type, *DCDC_MemMapPtr;
DECL|DCDC|macro|DCDC
DECL|DCOC_CAL_ALPHA|member|__I uint32_t DCOC_CAL_ALPHA; /**< DCOC Calibration Alpha, offset: 0x16C */
DECL|DCOC_CAL_BETA|member|__I uint32_t DCOC_CAL_BETA; /**< DCOC Calibration Beta, offset: 0x170 */
DECL|DCOC_CAL_GAIN|member|__IO uint32_t DCOC_CAL_GAIN; /**< DCOC Calibration Gain, offset: 0x34 */
DECL|DCOC_CAL_GAMMA|member|__I uint32_t DCOC_CAL_GAMMA; /**< DCOC Calibration Gamma, offset: 0x174 */
DECL|DCOC_CAL_IIR|member|__IO uint32_t DCOC_CAL_IIR; /**< DCOC Calibration IIR, offset: 0x178 */
DECL|DCOC_CAL_RCP|member|__IO uint32_t DCOC_CAL_RCP; /**< DCOC Calibration Reciprocals, offset: 0x40 */
DECL|DCOC_CAL|member|__I uint32_t DCOC_CAL[3]; /**< DCOC Calibration Result, array offset: 0x180, array step: 0x4 */
DECL|DCOC_CTRL_0|member|__IO uint32_t DCOC_CTRL_0; /**< DCOC Control 0, offset: 0x20 */
DECL|DCOC_CTRL_1|member|__IO uint32_t DCOC_CTRL_1; /**< DCOC Control 1, offset: 0x24 */
DECL|DCOC_CTRL_2|member|__IO uint32_t DCOC_CTRL_2; /**< DCOC Control 2, offset: 0x28 */
DECL|DCOC_CTRL_3|member|__IO uint32_t DCOC_CTRL_3; /**< DCOC Control 3, offset: 0x2C */
DECL|DCOC_CTRL_4|member|__IO uint32_t DCOC_CTRL_4; /**< DCOC Control 4, offset: 0x30 */
DECL|DCOC_DC_EST|member|__I uint32_t DCOC_DC_EST; /**< DCOC DC Estimate, offset: 0x3C */
DECL|DCOC_OFFSET_|member|__IO uint32_t DCOC_OFFSET_[27]; /**< DCOC Offset, array offset: 0xA0, array step: 0x4 */
DECL|DCOC_STAT|member|__I uint32_t DCOC_STAT; /**< DCOC Status, offset: 0x38 */
DECL|DCOC_TZA_STEP_|member|__IO uint32_t DCOC_TZA_STEP_[11]; /**< DCOC TZA DC step, array offset: 0x110, array step: 0x4 */
DECL|DCR|member|__IO uint32_t DCR; /**< DMA Control Register, array offset: 0x10C, array step: 0x10 */
DECL|DEVICEARCH|member|__I uint32_t DEVICEARCH; /**< Device Architecture Register, offset: 0xFBC */
DECL|DEVICECFG|member|__I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
DECL|DEVICECFG|member|__I uint32_t DEVICECFG; /**< Device Configuration Register, offset: 0xFC8 */
DECL|DEVICETYPID|member|__I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
DECL|DEVICETYPID|member|__I uint32_t DEVICETYPID; /**< Device Type Identifier Register, offset: 0xFCC */
DECL|DMA0_IRQn|enumerator|DMA0_IRQn = 0, /**< DMA channel 0 transfer complete */
DECL|DMA0|macro|DMA0
DECL|DMA1_IRQn|enumerator|DMA1_IRQn = 1, /**< DMA channel 1 transfer complete */
DECL|DMA2_IRQn|enumerator|DMA2_IRQn = 2, /**< DMA channel 2 transfer complete */
DECL|DMA3_IRQn|enumerator|DMA3_IRQn = 3, /**< DMA channel 3 transfer complete */
DECL|DMAMUX0_BASE_PTR|macro|DMAMUX0_BASE_PTR
DECL|DMAMUX0_BASE|macro|DMAMUX0_BASE
DECL|DMAMUX0_CHCFG0|macro|DMAMUX0_CHCFG0
DECL|DMAMUX0_CHCFG1|macro|DMAMUX0_CHCFG1
DECL|DMAMUX0_CHCFG2|macro|DMAMUX0_CHCFG2
DECL|DMAMUX0_CHCFG3|macro|DMAMUX0_CHCFG3
DECL|DMAMUX0_CHCFG|macro|DMAMUX0_CHCFG
DECL|DMAMUX0|macro|DMAMUX0
DECL|DMAMUX_BASE_ADDRS|macro|DMAMUX_BASE_ADDRS
DECL|DMAMUX_BASE_PTRS|macro|DMAMUX_BASE_PTRS
DECL|DMAMUX_CHCFG_COUNT|macro|DMAMUX_CHCFG_COUNT
DECL|DMAMUX_CHCFG_ENBL_MASK|macro|DMAMUX_CHCFG_ENBL_MASK
DECL|DMAMUX_CHCFG_ENBL_SHIFT|macro|DMAMUX_CHCFG_ENBL_SHIFT
DECL|DMAMUX_CHCFG_ENBL_WIDTH|macro|DMAMUX_CHCFG_ENBL_WIDTH
DECL|DMAMUX_CHCFG_ENBL|macro|DMAMUX_CHCFG_ENBL
DECL|DMAMUX_CHCFG_REG|macro|DMAMUX_CHCFG_REG
DECL|DMAMUX_CHCFG_SOURCE_MASK|macro|DMAMUX_CHCFG_SOURCE_MASK
DECL|DMAMUX_CHCFG_SOURCE_SHIFT|macro|DMAMUX_CHCFG_SOURCE_SHIFT
DECL|DMAMUX_CHCFG_SOURCE_WIDTH|macro|DMAMUX_CHCFG_SOURCE_WIDTH
DECL|DMAMUX_CHCFG_SOURCE|macro|DMAMUX_CHCFG_SOURCE
DECL|DMAMUX_CHCFG_TRIG_MASK|macro|DMAMUX_CHCFG_TRIG_MASK
DECL|DMAMUX_CHCFG_TRIG_SHIFT|macro|DMAMUX_CHCFG_TRIG_SHIFT
DECL|DMAMUX_CHCFG_TRIG_WIDTH|macro|DMAMUX_CHCFG_TRIG_WIDTH
DECL|DMAMUX_CHCFG_TRIG|macro|DMAMUX_CHCFG_TRIG
DECL|DMAMUX_MemMapPtr|typedef|} DMAMUX_Type, *DMAMUX_MemMapPtr;
DECL|DMAMUX_Type|typedef|} DMAMUX_Type, *DMAMUX_MemMapPtr;
DECL|DMA_BASE_ADDRS|macro|DMA_BASE_ADDRS
DECL|DMA_BASE_PTRS|macro|DMA_BASE_PTRS
DECL|DMA_BASE_PTR|macro|DMA_BASE_PTR
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_CHN_IRQS|macro|DMA_CHN_IRQS
DECL|DMA_CTRL|member|__IO uint32_t DMA_CTRL; /**< DMA Control, offset: 0x294 */
DECL|DMA_DAR0|macro|DMA_DAR0
DECL|DMA_DAR1|macro|DMA_DAR1
DECL|DMA_DAR2|macro|DMA_DAR2
DECL|DMA_DAR3|macro|DMA_DAR3
DECL|DMA_DAR_COUNT|macro|DMA_DAR_COUNT
DECL|DMA_DAR_DAR_MASK|macro|DMA_DAR_DAR_MASK
DECL|DMA_DAR_DAR_SHIFT|macro|DMA_DAR_DAR_SHIFT
DECL|DMA_DAR_DAR_WIDTH|macro|DMA_DAR_DAR_WIDTH
DECL|DMA_DAR_DAR|macro|DMA_DAR_DAR
DECL|DMA_DAR_REG|macro|DMA_DAR_REG
DECL|DMA_DAR|macro|DMA_DAR
DECL|DMA_DATA|member|__I uint32_t DMA_DATA; /**< DMA Data, offset: 0x298 */
DECL|DMA_DCR0|macro|DMA_DCR0
DECL|DMA_DCR1|macro|DMA_DCR1
DECL|DMA_DCR2|macro|DMA_DCR2
DECL|DMA_DCR3|macro|DMA_DCR3
DECL|DMA_DCR_AA_MASK|macro|DMA_DCR_AA_MASK
DECL|DMA_DCR_AA_SHIFT|macro|DMA_DCR_AA_SHIFT
DECL|DMA_DCR_AA_WIDTH|macro|DMA_DCR_AA_WIDTH
DECL|DMA_DCR_AA|macro|DMA_DCR_AA
DECL|DMA_DCR_COUNT|macro|DMA_DCR_COUNT
DECL|DMA_DCR_CS_MASK|macro|DMA_DCR_CS_MASK
DECL|DMA_DCR_CS_SHIFT|macro|DMA_DCR_CS_SHIFT
DECL|DMA_DCR_CS_WIDTH|macro|DMA_DCR_CS_WIDTH
DECL|DMA_DCR_CS|macro|DMA_DCR_CS
DECL|DMA_DCR_DINC_MASK|macro|DMA_DCR_DINC_MASK
DECL|DMA_DCR_DINC_SHIFT|macro|DMA_DCR_DINC_SHIFT
DECL|DMA_DCR_DINC_WIDTH|macro|DMA_DCR_DINC_WIDTH
DECL|DMA_DCR_DINC|macro|DMA_DCR_DINC
DECL|DMA_DCR_DMOD_MASK|macro|DMA_DCR_DMOD_MASK
DECL|DMA_DCR_DMOD_SHIFT|macro|DMA_DCR_DMOD_SHIFT
DECL|DMA_DCR_DMOD_WIDTH|macro|DMA_DCR_DMOD_WIDTH
DECL|DMA_DCR_DMOD|macro|DMA_DCR_DMOD
DECL|DMA_DCR_DSIZE_MASK|macro|DMA_DCR_DSIZE_MASK
DECL|DMA_DCR_DSIZE_SHIFT|macro|DMA_DCR_DSIZE_SHIFT
DECL|DMA_DCR_DSIZE_WIDTH|macro|DMA_DCR_DSIZE_WIDTH
DECL|DMA_DCR_DSIZE|macro|DMA_DCR_DSIZE
DECL|DMA_DCR_D_REQ_MASK|macro|DMA_DCR_D_REQ_MASK
DECL|DMA_DCR_D_REQ_SHIFT|macro|DMA_DCR_D_REQ_SHIFT
DECL|DMA_DCR_D_REQ_WIDTH|macro|DMA_DCR_D_REQ_WIDTH
DECL|DMA_DCR_D_REQ|macro|DMA_DCR_D_REQ
DECL|DMA_DCR_EADREQ_MASK|macro|DMA_DCR_EADREQ_MASK
DECL|DMA_DCR_EADREQ_SHIFT|macro|DMA_DCR_EADREQ_SHIFT
DECL|DMA_DCR_EADREQ_WIDTH|macro|DMA_DCR_EADREQ_WIDTH
DECL|DMA_DCR_EADREQ|macro|DMA_DCR_EADREQ
DECL|DMA_DCR_EINT_MASK|macro|DMA_DCR_EINT_MASK
DECL|DMA_DCR_EINT_SHIFT|macro|DMA_DCR_EINT_SHIFT
DECL|DMA_DCR_EINT_WIDTH|macro|DMA_DCR_EINT_WIDTH
DECL|DMA_DCR_EINT|macro|DMA_DCR_EINT
DECL|DMA_DCR_ERQ_MASK|macro|DMA_DCR_ERQ_MASK
DECL|DMA_DCR_ERQ_SHIFT|macro|DMA_DCR_ERQ_SHIFT
DECL|DMA_DCR_ERQ_WIDTH|macro|DMA_DCR_ERQ_WIDTH
DECL|DMA_DCR_ERQ|macro|DMA_DCR_ERQ
DECL|DMA_DCR_LCH1_MASK|macro|DMA_DCR_LCH1_MASK
DECL|DMA_DCR_LCH1_SHIFT|macro|DMA_DCR_LCH1_SHIFT
DECL|DMA_DCR_LCH1_WIDTH|macro|DMA_DCR_LCH1_WIDTH
DECL|DMA_DCR_LCH1|macro|DMA_DCR_LCH1
DECL|DMA_DCR_LCH2_MASK|macro|DMA_DCR_LCH2_MASK
DECL|DMA_DCR_LCH2_SHIFT|macro|DMA_DCR_LCH2_SHIFT
DECL|DMA_DCR_LCH2_WIDTH|macro|DMA_DCR_LCH2_WIDTH
DECL|DMA_DCR_LCH2|macro|DMA_DCR_LCH2
DECL|DMA_DCR_LINKCC_MASK|macro|DMA_DCR_LINKCC_MASK
DECL|DMA_DCR_LINKCC_SHIFT|macro|DMA_DCR_LINKCC_SHIFT
DECL|DMA_DCR_LINKCC_WIDTH|macro|DMA_DCR_LINKCC_WIDTH
DECL|DMA_DCR_LINKCC|macro|DMA_DCR_LINKCC
DECL|DMA_DCR_REG|macro|DMA_DCR_REG
DECL|DMA_DCR_SINC_MASK|macro|DMA_DCR_SINC_MASK
DECL|DMA_DCR_SINC_SHIFT|macro|DMA_DCR_SINC_SHIFT
DECL|DMA_DCR_SINC_WIDTH|macro|DMA_DCR_SINC_WIDTH
DECL|DMA_DCR_SINC|macro|DMA_DCR_SINC
DECL|DMA_DCR_SMOD_MASK|macro|DMA_DCR_SMOD_MASK
DECL|DMA_DCR_SMOD_SHIFT|macro|DMA_DCR_SMOD_SHIFT
DECL|DMA_DCR_SMOD_WIDTH|macro|DMA_DCR_SMOD_WIDTH
DECL|DMA_DCR_SMOD|macro|DMA_DCR_SMOD
DECL|DMA_DCR_SSIZE_MASK|macro|DMA_DCR_SSIZE_MASK
DECL|DMA_DCR_SSIZE_SHIFT|macro|DMA_DCR_SSIZE_SHIFT
DECL|DMA_DCR_SSIZE_WIDTH|macro|DMA_DCR_SSIZE_WIDTH
DECL|DMA_DCR_SSIZE|macro|DMA_DCR_SSIZE
DECL|DMA_DCR_START_MASK|macro|DMA_DCR_START_MASK
DECL|DMA_DCR_START_SHIFT|macro|DMA_DCR_START_SHIFT
DECL|DMA_DCR_START_WIDTH|macro|DMA_DCR_START_WIDTH
DECL|DMA_DCR_START|macro|DMA_DCR_START
DECL|DMA_DCR|macro|DMA_DCR
DECL|DMA_DSR0|macro|DMA_DSR0
DECL|DMA_DSR1|macro|DMA_DSR1
DECL|DMA_DSR2|macro|DMA_DSR2
DECL|DMA_DSR3|macro|DMA_DSR3
DECL|DMA_DSR_ACCESS8BIT|member|} DMA_DSR_ACCESS8BIT;
DECL|DMA_DSR_BCR0|macro|DMA_DSR_BCR0
DECL|DMA_DSR_BCR1|macro|DMA_DSR_BCR1
DECL|DMA_DSR_BCR2|macro|DMA_DSR_BCR2
DECL|DMA_DSR_BCR3|macro|DMA_DSR_BCR3
DECL|DMA_DSR_BCR_BCR_MASK|macro|DMA_DSR_BCR_BCR_MASK
DECL|DMA_DSR_BCR_BCR_SHIFT|macro|DMA_DSR_BCR_BCR_SHIFT
DECL|DMA_DSR_BCR_BCR_WIDTH|macro|DMA_DSR_BCR_BCR_WIDTH
DECL|DMA_DSR_BCR_BCR|macro|DMA_DSR_BCR_BCR
DECL|DMA_DSR_BCR_BED_MASK|macro|DMA_DSR_BCR_BED_MASK
DECL|DMA_DSR_BCR_BED_SHIFT|macro|DMA_DSR_BCR_BED_SHIFT
DECL|DMA_DSR_BCR_BED_WIDTH|macro|DMA_DSR_BCR_BED_WIDTH
DECL|DMA_DSR_BCR_BED|macro|DMA_DSR_BCR_BED
DECL|DMA_DSR_BCR_BES_MASK|macro|DMA_DSR_BCR_BES_MASK
DECL|DMA_DSR_BCR_BES_SHIFT|macro|DMA_DSR_BCR_BES_SHIFT
DECL|DMA_DSR_BCR_BES_WIDTH|macro|DMA_DSR_BCR_BES_WIDTH
DECL|DMA_DSR_BCR_BES|macro|DMA_DSR_BCR_BES
DECL|DMA_DSR_BCR_BSY_MASK|macro|DMA_DSR_BCR_BSY_MASK
DECL|DMA_DSR_BCR_BSY_SHIFT|macro|DMA_DSR_BCR_BSY_SHIFT
DECL|DMA_DSR_BCR_BSY_WIDTH|macro|DMA_DSR_BCR_BSY_WIDTH
DECL|DMA_DSR_BCR_BSY|macro|DMA_DSR_BCR_BSY
DECL|DMA_DSR_BCR_CE_MASK|macro|DMA_DSR_BCR_CE_MASK
DECL|DMA_DSR_BCR_CE_SHIFT|macro|DMA_DSR_BCR_CE_SHIFT
DECL|DMA_DSR_BCR_CE_WIDTH|macro|DMA_DSR_BCR_CE_WIDTH
DECL|DMA_DSR_BCR_CE|macro|DMA_DSR_BCR_CE
DECL|DMA_DSR_BCR_COUNT|macro|DMA_DSR_BCR_COUNT
DECL|DMA_DSR_BCR_DONE_MASK|macro|DMA_DSR_BCR_DONE_MASK
DECL|DMA_DSR_BCR_DONE_SHIFT|macro|DMA_DSR_BCR_DONE_SHIFT
DECL|DMA_DSR_BCR_DONE_WIDTH|macro|DMA_DSR_BCR_DONE_WIDTH
DECL|DMA_DSR_BCR_DONE|macro|DMA_DSR_BCR_DONE
DECL|DMA_DSR_BCR_REG|macro|DMA_DSR_BCR_REG
DECL|DMA_DSR_BCR_REQ_MASK|macro|DMA_DSR_BCR_REQ_MASK
DECL|DMA_DSR_BCR_REQ_SHIFT|macro|DMA_DSR_BCR_REQ_SHIFT
DECL|DMA_DSR_BCR_REQ_WIDTH|macro|DMA_DSR_BCR_REQ_WIDTH
DECL|DMA_DSR_BCR_REQ|macro|DMA_DSR_BCR_REQ
DECL|DMA_DSR_BCR|macro|DMA_DSR_BCR
DECL|DMA_DSR_COUNT|macro|DMA_DSR_COUNT
DECL|DMA_DSR_REG|macro|DMA_DSR_REG
DECL|DMA_DSR|macro|DMA_DSR
DECL|DMA_MemMapPtr|typedef|} DMA_Type, *DMA_MemMapPtr;
DECL|DMA_SAR0|macro|DMA_SAR0
DECL|DMA_SAR1|macro|DMA_SAR1
DECL|DMA_SAR2|macro|DMA_SAR2
DECL|DMA_SAR3|macro|DMA_SAR3
DECL|DMA_SAR_COUNT|macro|DMA_SAR_COUNT
DECL|DMA_SAR_REG|macro|DMA_SAR_REG
DECL|DMA_SAR_SAR_MASK|macro|DMA_SAR_SAR_MASK
DECL|DMA_SAR_SAR_SHIFT|macro|DMA_SAR_SAR_SHIFT
DECL|DMA_SAR_SAR_WIDTH|macro|DMA_SAR_SAR_WIDTH
DECL|DMA_SAR_SAR|macro|DMA_SAR_SAR
DECL|DMA_SAR|macro|DMA_SAR
DECL|DMA_Type|typedef|} DMA_Type, *DMA_MemMapPtr;
DECL|DMA|member|__IO uint8_t DMA; /**< CMT Direct Memory Access Register, offset: 0xB */
DECL|DMA|member|} DMA[4];
DECL|DSM_STATUS|member|__I uint16_t DSM_STATUS; /**< DSM Status, offset: 0xD04 */
DECL|DSR_BCR|member|__IO uint32_t DSR_BCR; /**< DMA Status Register / Byte Count Register, array offset: 0x108, array step: 0x10 */
DECL|DSR|member|__IO uint8_t DSR; /**< DMA_DSR0 register...DMA_DSR3 register., array offset: 0x10B, array step: 0x10 */
DECL|DS|member|__IO uint32_t DS; /**< LTC Data Size Register, offset: 0x10 */
DECL|DTEST_CTRL|member|__IO uint32_t DTEST_CTRL; /**< Digital Test Control, offset: 0x29C */
DECL|DUAL_PAN_CTRL|member|__IO uint32_t DUAL_PAN_CTRL; /**< DUAL PAN CONTROL, offset: 0x60 */
DECL|D|member|__IO uint8_t D; /**< I2C Data I/O register, offset: 0x4 */
DECL|END_OF_SEQ|member|__IO uint32_t END_OF_SEQ; /**< End of Sequence Control, offset: 0x2C4 */
DECL|ENTRY|member|__I uint32_t ENTRY[3]; /**< Entry, array offset: 0x0, array step: 0x4 */
DECL|ENT|member|__I uint32_t ENT[16]; /**< RNG TRNG Entropy Read Register, array offset: 0x40, array step: 0x4 */
DECL|ESTA|member|__I uint32_t ESTA; /**< LTC Error Status Register, offset: 0x4C */
DECL|EVENT_TMR|member|__I uint32_t EVENT_TMR; /**< EVENT TIMER, offset: 0x8 */
DECL|F1|member|__IO uint8_t F1; /**< LLWU Flag 1 register, offset: 0x5 */
DECL|F2|member|__IO uint8_t F2; /**< LLWU Flag 2 register, offset: 0x6 */
DECL|F3|member|__I uint8_t F3; /**< LLWU Flag 3 register, offset: 0x7 */
DECL|FACSN|member|__I uint8_t FACSN; /**< Flash Access Segment Number Register, offset: 0x2B */
DECL|FACSS|member|__I uint8_t FACSS; /**< Flash Access Segment Size Register, offset: 0x28 */
DECL|FAD_CTRL|member|__IO uint32_t FAD_CTRL; /**< FAD CONTROL, offset: 0x48 */
DECL|FAD_THR|member|__IO uint32_t FAD_THR; /**< FAD_THR, offset: 0x3D4 */
DECL|FCCOB0|member|__IO uint8_t FCCOB0; /**< Flash Common Command Object Registers, offset: 0x7 */
DECL|FCCOB1|member|__IO uint8_t FCCOB1; /**< Flash Common Command Object Registers, offset: 0x6 */
DECL|FCCOB2|member|__IO uint8_t FCCOB2; /**< Flash Common Command Object Registers, offset: 0x5 */
DECL|FCCOB3|member|__IO uint8_t FCCOB3; /**< Flash Common Command Object Registers, offset: 0x4 */
DECL|FCCOB4|member|__IO uint8_t FCCOB4; /**< Flash Common Command Object Registers, offset: 0xB */
DECL|FCCOB5|member|__IO uint8_t FCCOB5; /**< Flash Common Command Object Registers, offset: 0xA */
DECL|FCCOB6|member|__IO uint8_t FCCOB6; /**< Flash Common Command Object Registers, offset: 0x9 */
DECL|FCCOB7|member|__IO uint8_t FCCOB7; /**< Flash Common Command Object Registers, offset: 0x8 */
DECL|FCCOB8|member|__IO uint8_t FCCOB8; /**< Flash Common Command Object Registers, offset: 0xF */
DECL|FCCOB9|member|__IO uint8_t FCCOB9; /**< Flash Common Command Object Registers, offset: 0xE */
DECL|FCCOBA|member|__IO uint8_t FCCOBA; /**< Flash Common Command Object Registers, offset: 0xD */
DECL|FCCOBB|member|__IO uint8_t FCCOBB; /**< Flash Common Command Object Registers, offset: 0xC */
DECL|FCFG1|member|__IO uint32_t FCFG1; /**< Flash Configuration Register 1, offset: 0x104C */
DECL|FCFG2|member|__I uint32_t FCFG2; /**< Flash Configuration Register 2, offset: 0x1050 */
DECL|FCNFG|member|__IO uint8_t FCNFG; /**< Flash Configuration Register, offset: 0x1 */
DECL|FCT|member|__IO uint32_t FCT; /**< MTB_DWT Comparator Function Register 0..MTB_DWT Comparator Function Register 1, array offset: 0x28, array step: 0x10 */
DECL|FGPIOA_BASE_PTR|macro|FGPIOA_BASE_PTR
DECL|FGPIOA_BASE|macro|FGPIOA_BASE
DECL|FGPIOA_PCOR|macro|FGPIOA_PCOR
DECL|FGPIOA_PDDR|macro|FGPIOA_PDDR
DECL|FGPIOA_PDIR|macro|FGPIOA_PDIR
DECL|FGPIOA_PDOR|macro|FGPIOA_PDOR
DECL|FGPIOA_PSOR|macro|FGPIOA_PSOR
DECL|FGPIOA_PTOR|macro|FGPIOA_PTOR
DECL|FGPIOA|macro|FGPIOA
DECL|FGPIOB_BASE_PTR|macro|FGPIOB_BASE_PTR
DECL|FGPIOB_BASE|macro|FGPIOB_BASE
DECL|FGPIOB_PCOR|macro|FGPIOB_PCOR
DECL|FGPIOB_PDDR|macro|FGPIOB_PDDR
DECL|FGPIOB_PDIR|macro|FGPIOB_PDIR
DECL|FGPIOB_PDOR|macro|FGPIOB_PDOR
DECL|FGPIOB_PSOR|macro|FGPIOB_PSOR
DECL|FGPIOB_PTOR|macro|FGPIOB_PTOR
DECL|FGPIOB|macro|FGPIOB
DECL|FGPIOC_BASE_PTR|macro|FGPIOC_BASE_PTR
DECL|FGPIOC_BASE|macro|FGPIOC_BASE
DECL|FGPIOC_PCOR|macro|FGPIOC_PCOR
DECL|FGPIOC_PDDR|macro|FGPIOC_PDDR
DECL|FGPIOC_PDIR|macro|FGPIOC_PDIR
DECL|FGPIOC_PDOR|macro|FGPIOC_PDOR
DECL|FGPIOC_PSOR|macro|FGPIOC_PSOR
DECL|FGPIOC_PTOR|macro|FGPIOC_PTOR
DECL|FGPIOC|macro|FGPIOC
DECL|FGPIO_BASE_ADDRS|macro|FGPIO_BASE_ADDRS
DECL|FGPIO_BASE_PTRS|macro|FGPIO_BASE_PTRS
DECL|FGPIO_MemMapPtr|typedef|} FGPIO_Type, *FGPIO_MemMapPtr;
DECL|FGPIO_PCOR_PTCO_MASK|macro|FGPIO_PCOR_PTCO_MASK
DECL|FGPIO_PCOR_PTCO_SHIFT|macro|FGPIO_PCOR_PTCO_SHIFT
DECL|FGPIO_PCOR_PTCO_WIDTH|macro|FGPIO_PCOR_PTCO_WIDTH
DECL|FGPIO_PCOR_PTCO|macro|FGPIO_PCOR_PTCO
DECL|FGPIO_PCOR_REG|macro|FGPIO_PCOR_REG
DECL|FGPIO_PDDR_PDD_MASK|macro|FGPIO_PDDR_PDD_MASK
DECL|FGPIO_PDDR_PDD_SHIFT|macro|FGPIO_PDDR_PDD_SHIFT
DECL|FGPIO_PDDR_PDD_WIDTH|macro|FGPIO_PDDR_PDD_WIDTH
DECL|FGPIO_PDDR_PDD|macro|FGPIO_PDDR_PDD
DECL|FGPIO_PDDR_REG|macro|FGPIO_PDDR_REG
DECL|FGPIO_PDIR_PDI_MASK|macro|FGPIO_PDIR_PDI_MASK
DECL|FGPIO_PDIR_PDI_SHIFT|macro|FGPIO_PDIR_PDI_SHIFT
DECL|FGPIO_PDIR_PDI_WIDTH|macro|FGPIO_PDIR_PDI_WIDTH
DECL|FGPIO_PDIR_PDI|macro|FGPIO_PDIR_PDI
DECL|FGPIO_PDIR_REG|macro|FGPIO_PDIR_REG
DECL|FGPIO_PDOR_PDO_MASK|macro|FGPIO_PDOR_PDO_MASK
DECL|FGPIO_PDOR_PDO_SHIFT|macro|FGPIO_PDOR_PDO_SHIFT
DECL|FGPIO_PDOR_PDO_WIDTH|macro|FGPIO_PDOR_PDO_WIDTH
DECL|FGPIO_PDOR_PDO|macro|FGPIO_PDOR_PDO
DECL|FGPIO_PDOR_REG|macro|FGPIO_PDOR_REG
DECL|FGPIO_PSOR_PTSO_MASK|macro|FGPIO_PSOR_PTSO_MASK
DECL|FGPIO_PSOR_PTSO_SHIFT|macro|FGPIO_PSOR_PTSO_SHIFT
DECL|FGPIO_PSOR_PTSO_WIDTH|macro|FGPIO_PSOR_PTSO_WIDTH
DECL|FGPIO_PSOR_PTSO|macro|FGPIO_PSOR_PTSO
DECL|FGPIO_PSOR_REG|macro|FGPIO_PSOR_REG
DECL|FGPIO_PTOR_PTTO_MASK|macro|FGPIO_PTOR_PTTO_MASK
DECL|FGPIO_PTOR_PTTO_SHIFT|macro|FGPIO_PTOR_PTTO_SHIFT
DECL|FGPIO_PTOR_PTTO_WIDTH|macro|FGPIO_PTOR_PTTO_WIDTH
DECL|FGPIO_PTOR_PTTO|macro|FGPIO_PTOR_PTTO
DECL|FGPIO_PTOR_REG|macro|FGPIO_PTOR_REG
DECL|FGPIO_Type|typedef|} FGPIO_Type, *FGPIO_MemMapPtr;
DECL|FIFOSTA|member|__I uint32_t FIFOSTA; /**< LTC FIFO Status Register, offset: 0x7C0 */
DECL|FILT1|member|__IO uint8_t FILT1; /**< LLWU Pin Filter 1 register, offset: 0x8 */
DECL|FILT2|member|__IO uint8_t FILT2; /**< LLWU Pin Filter 2 register, offset: 0x9 */
DECL|FILTERFAIL_CODE|member|__IO uint32_t FILTERFAIL_CODE; /**< FILTER FAIL CODE, offset: 0x80 */
DECL|FILTER|member|__IO uint32_t FILTER; /**< Filter Control, offset: 0x78 */
DECL|FLOW|member|__IO uint32_t FLOW; /**< MTB Flow Register, offset: 0x8 */
DECL|FLT|member|__IO uint8_t FLT; /**< I2C Programmable Input Glitch Filter Register, offset: 0x6 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Flash Option Register, offset: 0x3 */
DECL|FOPT|member|__I uint8_t FOPT; /**< Non-volatile Flash Option Register, offset: 0xD */
DECL|FPROT0|member|__I uint8_t FPROT0; /**< Non-volatile P-Flash Protection 0 - High Register, offset: 0xB */
DECL|FPROT0|member|__IO uint8_t FPROT0; /**< Program Flash Protection Registers, offset: 0x13 */
DECL|FPROT1|member|__I uint8_t FPROT1; /**< Non-volatile P-Flash Protection 0 - Low Register, offset: 0xA */
DECL|FPROT1|member|__IO uint8_t FPROT1; /**< Program Flash Protection Registers, offset: 0x12 */
DECL|FPROT2|member|__I uint8_t FPROT2; /**< Non-volatile P-Flash Protection 1 - High Register, offset: 0x9 */
DECL|FPROT2|member|__IO uint8_t FPROT2; /**< Program Flash Protection Registers, offset: 0x11 */
DECL|FPROT3|member|__I uint8_t FPROT3; /**< Non-volatile P-Flash Protection 1 - Low Register, offset: 0x8 */
DECL|FPROT3|member|__IO uint8_t FPROT3; /**< Program Flash Protection Registers, offset: 0x10 */
DECL|FPR|member|__IO uint8_t FPR; /**< CMP Filter Period Register, offset: 0x2 */
DECL|FRQCNT|member|__I uint32_t FRQCNT; /**< RNG Frequency Count Register, offset: 0x1C */
DECL|FRQMAX|member|__IO uint32_t FRQMAX; /**< RNG Frequency Count Maximum Limit Register, offset: 0x1C */
DECL|FRQMIN|member|__IO uint32_t FRQMIN; /**< RNG Frequency Count Minimum Limit Register, offset: 0x18 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Flash Security Register, offset: 0x2 */
DECL|FSEC|member|__I uint8_t FSEC; /**< Non-volatile Flash Security Register, offset: 0xC */
DECL|FSTAT|member|__IO uint8_t FSTAT; /**< Flash Status Register, offset: 0x0 */
DECL|FTFA_BASE_ADDRS|macro|FTFA_BASE_ADDRS
DECL|FTFA_BASE_PTRS|macro|FTFA_BASE_PTRS
DECL|FTFA_BASE_PTR|macro|FTFA_BASE_PTR
DECL|FTFA_BASE|macro|FTFA_BASE
DECL|FTFA_COMMAND_COMPLETE_IRQS|macro|FTFA_COMMAND_COMPLETE_IRQS
DECL|FTFA_FACSN_NUMSG_MASK|macro|FTFA_FACSN_NUMSG_MASK
DECL|FTFA_FACSN_NUMSG_SHIFT|macro|FTFA_FACSN_NUMSG_SHIFT
DECL|FTFA_FACSN_NUMSG_WIDTH|macro|FTFA_FACSN_NUMSG_WIDTH
DECL|FTFA_FACSN_NUMSG|macro|FTFA_FACSN_NUMSG
DECL|FTFA_FACSN_REG|macro|FTFA_FACSN_REG
DECL|FTFA_FACSN|macro|FTFA_FACSN
DECL|FTFA_FACSS_REG|macro|FTFA_FACSS_REG
DECL|FTFA_FACSS_SGSIZE_MASK|macro|FTFA_FACSS_SGSIZE_MASK
DECL|FTFA_FACSS_SGSIZE_SHIFT|macro|FTFA_FACSS_SGSIZE_SHIFT
DECL|FTFA_FACSS_SGSIZE_WIDTH|macro|FTFA_FACSS_SGSIZE_WIDTH
DECL|FTFA_FACSS_SGSIZE|macro|FTFA_FACSS_SGSIZE
DECL|FTFA_FACSS|macro|FTFA_FACSS
DECL|FTFA_FCCOB0_CCOBn_MASK|macro|FTFA_FCCOB0_CCOBn_MASK
DECL|FTFA_FCCOB0_CCOBn_SHIFT|macro|FTFA_FCCOB0_CCOBn_SHIFT
DECL|FTFA_FCCOB0_CCOBn_WIDTH|macro|FTFA_FCCOB0_CCOBn_WIDTH
DECL|FTFA_FCCOB0_CCOBn|macro|FTFA_FCCOB0_CCOBn
DECL|FTFA_FCCOB0_REG|macro|FTFA_FCCOB0_REG
DECL|FTFA_FCCOB0|macro|FTFA_FCCOB0
DECL|FTFA_FCCOB1_CCOBn_MASK|macro|FTFA_FCCOB1_CCOBn_MASK
DECL|FTFA_FCCOB1_CCOBn_SHIFT|macro|FTFA_FCCOB1_CCOBn_SHIFT
DECL|FTFA_FCCOB1_CCOBn_WIDTH|macro|FTFA_FCCOB1_CCOBn_WIDTH
DECL|FTFA_FCCOB1_CCOBn|macro|FTFA_FCCOB1_CCOBn
DECL|FTFA_FCCOB1_REG|macro|FTFA_FCCOB1_REG
DECL|FTFA_FCCOB1|macro|FTFA_FCCOB1
DECL|FTFA_FCCOB2_CCOBn_MASK|macro|FTFA_FCCOB2_CCOBn_MASK
DECL|FTFA_FCCOB2_CCOBn_SHIFT|macro|FTFA_FCCOB2_CCOBn_SHIFT
DECL|FTFA_FCCOB2_CCOBn_WIDTH|macro|FTFA_FCCOB2_CCOBn_WIDTH
DECL|FTFA_FCCOB2_CCOBn|macro|FTFA_FCCOB2_CCOBn
DECL|FTFA_FCCOB2_REG|macro|FTFA_FCCOB2_REG
DECL|FTFA_FCCOB2|macro|FTFA_FCCOB2
DECL|FTFA_FCCOB3_CCOBn_MASK|macro|FTFA_FCCOB3_CCOBn_MASK
DECL|FTFA_FCCOB3_CCOBn_SHIFT|macro|FTFA_FCCOB3_CCOBn_SHIFT
DECL|FTFA_FCCOB3_CCOBn_WIDTH|macro|FTFA_FCCOB3_CCOBn_WIDTH
DECL|FTFA_FCCOB3_CCOBn|macro|FTFA_FCCOB3_CCOBn
DECL|FTFA_FCCOB3_REG|macro|FTFA_FCCOB3_REG
DECL|FTFA_FCCOB3|macro|FTFA_FCCOB3
DECL|FTFA_FCCOB4_CCOBn_MASK|macro|FTFA_FCCOB4_CCOBn_MASK
DECL|FTFA_FCCOB4_CCOBn_SHIFT|macro|FTFA_FCCOB4_CCOBn_SHIFT
DECL|FTFA_FCCOB4_CCOBn_WIDTH|macro|FTFA_FCCOB4_CCOBn_WIDTH
DECL|FTFA_FCCOB4_CCOBn|macro|FTFA_FCCOB4_CCOBn
DECL|FTFA_FCCOB4_REG|macro|FTFA_FCCOB4_REG
DECL|FTFA_FCCOB4|macro|FTFA_FCCOB4
DECL|FTFA_FCCOB5_CCOBn_MASK|macro|FTFA_FCCOB5_CCOBn_MASK
DECL|FTFA_FCCOB5_CCOBn_SHIFT|macro|FTFA_FCCOB5_CCOBn_SHIFT
DECL|FTFA_FCCOB5_CCOBn_WIDTH|macro|FTFA_FCCOB5_CCOBn_WIDTH
DECL|FTFA_FCCOB5_CCOBn|macro|FTFA_FCCOB5_CCOBn
DECL|FTFA_FCCOB5_REG|macro|FTFA_FCCOB5_REG
DECL|FTFA_FCCOB5|macro|FTFA_FCCOB5
DECL|FTFA_FCCOB6_CCOBn_MASK|macro|FTFA_FCCOB6_CCOBn_MASK
DECL|FTFA_FCCOB6_CCOBn_SHIFT|macro|FTFA_FCCOB6_CCOBn_SHIFT
DECL|FTFA_FCCOB6_CCOBn_WIDTH|macro|FTFA_FCCOB6_CCOBn_WIDTH
DECL|FTFA_FCCOB6_CCOBn|macro|FTFA_FCCOB6_CCOBn
DECL|FTFA_FCCOB6_REG|macro|FTFA_FCCOB6_REG
DECL|FTFA_FCCOB6|macro|FTFA_FCCOB6
DECL|FTFA_FCCOB7_CCOBn_MASK|macro|FTFA_FCCOB7_CCOBn_MASK
DECL|FTFA_FCCOB7_CCOBn_SHIFT|macro|FTFA_FCCOB7_CCOBn_SHIFT
DECL|FTFA_FCCOB7_CCOBn_WIDTH|macro|FTFA_FCCOB7_CCOBn_WIDTH
DECL|FTFA_FCCOB7_CCOBn|macro|FTFA_FCCOB7_CCOBn
DECL|FTFA_FCCOB7_REG|macro|FTFA_FCCOB7_REG
DECL|FTFA_FCCOB7|macro|FTFA_FCCOB7
DECL|FTFA_FCCOB8_CCOBn_MASK|macro|FTFA_FCCOB8_CCOBn_MASK
DECL|FTFA_FCCOB8_CCOBn_SHIFT|macro|FTFA_FCCOB8_CCOBn_SHIFT
DECL|FTFA_FCCOB8_CCOBn_WIDTH|macro|FTFA_FCCOB8_CCOBn_WIDTH
DECL|FTFA_FCCOB8_CCOBn|macro|FTFA_FCCOB8_CCOBn
DECL|FTFA_FCCOB8_REG|macro|FTFA_FCCOB8_REG
DECL|FTFA_FCCOB8|macro|FTFA_FCCOB8
DECL|FTFA_FCCOB9_CCOBn_MASK|macro|FTFA_FCCOB9_CCOBn_MASK
DECL|FTFA_FCCOB9_CCOBn_SHIFT|macro|FTFA_FCCOB9_CCOBn_SHIFT
DECL|FTFA_FCCOB9_CCOBn_WIDTH|macro|FTFA_FCCOB9_CCOBn_WIDTH
DECL|FTFA_FCCOB9_CCOBn|macro|FTFA_FCCOB9_CCOBn
DECL|FTFA_FCCOB9_REG|macro|FTFA_FCCOB9_REG
DECL|FTFA_FCCOB9|macro|FTFA_FCCOB9
DECL|FTFA_FCCOBA_CCOBn_MASK|macro|FTFA_FCCOBA_CCOBn_MASK
DECL|FTFA_FCCOBA_CCOBn_SHIFT|macro|FTFA_FCCOBA_CCOBn_SHIFT
DECL|FTFA_FCCOBA_CCOBn_WIDTH|macro|FTFA_FCCOBA_CCOBn_WIDTH
DECL|FTFA_FCCOBA_CCOBn|macro|FTFA_FCCOBA_CCOBn
DECL|FTFA_FCCOBA_REG|macro|FTFA_FCCOBA_REG
DECL|FTFA_FCCOBA|macro|FTFA_FCCOBA
DECL|FTFA_FCCOBB_CCOBn_MASK|macro|FTFA_FCCOBB_CCOBn_MASK
DECL|FTFA_FCCOBB_CCOBn_SHIFT|macro|FTFA_FCCOBB_CCOBn_SHIFT
DECL|FTFA_FCCOBB_CCOBn_WIDTH|macro|FTFA_FCCOBB_CCOBn_WIDTH
DECL|FTFA_FCCOBB_CCOBn|macro|FTFA_FCCOBB_CCOBn
DECL|FTFA_FCCOBB_REG|macro|FTFA_FCCOBB_REG
DECL|FTFA_FCCOBB|macro|FTFA_FCCOBB
DECL|FTFA_FCNFG_CCIE_MASK|macro|FTFA_FCNFG_CCIE_MASK
DECL|FTFA_FCNFG_CCIE_SHIFT|macro|FTFA_FCNFG_CCIE_SHIFT
DECL|FTFA_FCNFG_CCIE_WIDTH|macro|FTFA_FCNFG_CCIE_WIDTH
DECL|FTFA_FCNFG_CCIE|macro|FTFA_FCNFG_CCIE
DECL|FTFA_FCNFG_ERSAREQ_MASK|macro|FTFA_FCNFG_ERSAREQ_MASK
DECL|FTFA_FCNFG_ERSAREQ_SHIFT|macro|FTFA_FCNFG_ERSAREQ_SHIFT
DECL|FTFA_FCNFG_ERSAREQ_WIDTH|macro|FTFA_FCNFG_ERSAREQ_WIDTH
DECL|FTFA_FCNFG_ERSAREQ|macro|FTFA_FCNFG_ERSAREQ
DECL|FTFA_FCNFG_ERSSUSP_MASK|macro|FTFA_FCNFG_ERSSUSP_MASK
DECL|FTFA_FCNFG_ERSSUSP_SHIFT|macro|FTFA_FCNFG_ERSSUSP_SHIFT
DECL|FTFA_FCNFG_ERSSUSP_WIDTH|macro|FTFA_FCNFG_ERSSUSP_WIDTH
DECL|FTFA_FCNFG_ERSSUSP|macro|FTFA_FCNFG_ERSSUSP
DECL|FTFA_FCNFG_RDCOLLIE_MASK|macro|FTFA_FCNFG_RDCOLLIE_MASK
DECL|FTFA_FCNFG_RDCOLLIE_SHIFT|macro|FTFA_FCNFG_RDCOLLIE_SHIFT
DECL|FTFA_FCNFG_RDCOLLIE_WIDTH|macro|FTFA_FCNFG_RDCOLLIE_WIDTH
DECL|FTFA_FCNFG_RDCOLLIE|macro|FTFA_FCNFG_RDCOLLIE
DECL|FTFA_FCNFG_REG|macro|FTFA_FCNFG_REG
DECL|FTFA_FCNFG|macro|FTFA_FCNFG
DECL|FTFA_FOPT_OPT_MASK|macro|FTFA_FOPT_OPT_MASK
DECL|FTFA_FOPT_OPT_SHIFT|macro|FTFA_FOPT_OPT_SHIFT
DECL|FTFA_FOPT_OPT_WIDTH|macro|FTFA_FOPT_OPT_WIDTH
DECL|FTFA_FOPT_OPT|macro|FTFA_FOPT_OPT
DECL|FTFA_FOPT_REG|macro|FTFA_FOPT_REG
DECL|FTFA_FOPT|macro|FTFA_FOPT
DECL|FTFA_FPROT0_PROT_MASK|macro|FTFA_FPROT0_PROT_MASK
DECL|FTFA_FPROT0_PROT_SHIFT|macro|FTFA_FPROT0_PROT_SHIFT
DECL|FTFA_FPROT0_PROT_WIDTH|macro|FTFA_FPROT0_PROT_WIDTH
DECL|FTFA_FPROT0_PROT|macro|FTFA_FPROT0_PROT
DECL|FTFA_FPROT0_REG|macro|FTFA_FPROT0_REG
DECL|FTFA_FPROT0|macro|FTFA_FPROT0
DECL|FTFA_FPROT1_PROT_MASK|macro|FTFA_FPROT1_PROT_MASK
DECL|FTFA_FPROT1_PROT_SHIFT|macro|FTFA_FPROT1_PROT_SHIFT
DECL|FTFA_FPROT1_PROT_WIDTH|macro|FTFA_FPROT1_PROT_WIDTH
DECL|FTFA_FPROT1_PROT|macro|FTFA_FPROT1_PROT
DECL|FTFA_FPROT1_REG|macro|FTFA_FPROT1_REG
DECL|FTFA_FPROT1|macro|FTFA_FPROT1
DECL|FTFA_FPROT2_PROT_MASK|macro|FTFA_FPROT2_PROT_MASK
DECL|FTFA_FPROT2_PROT_SHIFT|macro|FTFA_FPROT2_PROT_SHIFT
DECL|FTFA_FPROT2_PROT_WIDTH|macro|FTFA_FPROT2_PROT_WIDTH
DECL|FTFA_FPROT2_PROT|macro|FTFA_FPROT2_PROT
DECL|FTFA_FPROT2_REG|macro|FTFA_FPROT2_REG
DECL|FTFA_FPROT2|macro|FTFA_FPROT2
DECL|FTFA_FPROT3_PROT_MASK|macro|FTFA_FPROT3_PROT_MASK
DECL|FTFA_FPROT3_PROT_SHIFT|macro|FTFA_FPROT3_PROT_SHIFT
DECL|FTFA_FPROT3_PROT_WIDTH|macro|FTFA_FPROT3_PROT_WIDTH
DECL|FTFA_FPROT3_PROT|macro|FTFA_FPROT3_PROT
DECL|FTFA_FPROT3_REG|macro|FTFA_FPROT3_REG
DECL|FTFA_FPROT3|macro|FTFA_FPROT3
DECL|FTFA_FSEC_FSLACC_MASK|macro|FTFA_FSEC_FSLACC_MASK
DECL|FTFA_FSEC_FSLACC_SHIFT|macro|FTFA_FSEC_FSLACC_SHIFT
DECL|FTFA_FSEC_FSLACC_WIDTH|macro|FTFA_FSEC_FSLACC_WIDTH
DECL|FTFA_FSEC_FSLACC|macro|FTFA_FSEC_FSLACC
DECL|FTFA_FSEC_KEYEN_MASK|macro|FTFA_FSEC_KEYEN_MASK
DECL|FTFA_FSEC_KEYEN_SHIFT|macro|FTFA_FSEC_KEYEN_SHIFT
DECL|FTFA_FSEC_KEYEN_WIDTH|macro|FTFA_FSEC_KEYEN_WIDTH
DECL|FTFA_FSEC_KEYEN|macro|FTFA_FSEC_KEYEN
DECL|FTFA_FSEC_MEEN_MASK|macro|FTFA_FSEC_MEEN_MASK
DECL|FTFA_FSEC_MEEN_SHIFT|macro|FTFA_FSEC_MEEN_SHIFT
DECL|FTFA_FSEC_MEEN_WIDTH|macro|FTFA_FSEC_MEEN_WIDTH
DECL|FTFA_FSEC_MEEN|macro|FTFA_FSEC_MEEN
DECL|FTFA_FSEC_REG|macro|FTFA_FSEC_REG
DECL|FTFA_FSEC_SEC_MASK|macro|FTFA_FSEC_SEC_MASK
DECL|FTFA_FSEC_SEC_SHIFT|macro|FTFA_FSEC_SEC_SHIFT
DECL|FTFA_FSEC_SEC_WIDTH|macro|FTFA_FSEC_SEC_WIDTH
DECL|FTFA_FSEC_SEC|macro|FTFA_FSEC_SEC
DECL|FTFA_FSEC|macro|FTFA_FSEC
DECL|FTFA_FSTAT_ACCERR_MASK|macro|FTFA_FSTAT_ACCERR_MASK
DECL|FTFA_FSTAT_ACCERR_SHIFT|macro|FTFA_FSTAT_ACCERR_SHIFT
DECL|FTFA_FSTAT_ACCERR_WIDTH|macro|FTFA_FSTAT_ACCERR_WIDTH
DECL|FTFA_FSTAT_ACCERR|macro|FTFA_FSTAT_ACCERR
DECL|FTFA_FSTAT_CCIF_MASK|macro|FTFA_FSTAT_CCIF_MASK
DECL|FTFA_FSTAT_CCIF_SHIFT|macro|FTFA_FSTAT_CCIF_SHIFT
DECL|FTFA_FSTAT_CCIF_WIDTH|macro|FTFA_FSTAT_CCIF_WIDTH
DECL|FTFA_FSTAT_CCIF|macro|FTFA_FSTAT_CCIF
DECL|FTFA_FSTAT_FPVIOL_MASK|macro|FTFA_FSTAT_FPVIOL_MASK
DECL|FTFA_FSTAT_FPVIOL_SHIFT|macro|FTFA_FSTAT_FPVIOL_SHIFT
DECL|FTFA_FSTAT_FPVIOL_WIDTH|macro|FTFA_FSTAT_FPVIOL_WIDTH
DECL|FTFA_FSTAT_FPVIOL|macro|FTFA_FSTAT_FPVIOL
DECL|FTFA_FSTAT_MGSTAT0_MASK|macro|FTFA_FSTAT_MGSTAT0_MASK
DECL|FTFA_FSTAT_MGSTAT0_SHIFT|macro|FTFA_FSTAT_MGSTAT0_SHIFT
DECL|FTFA_FSTAT_MGSTAT0_WIDTH|macro|FTFA_FSTAT_MGSTAT0_WIDTH
DECL|FTFA_FSTAT_MGSTAT0|macro|FTFA_FSTAT_MGSTAT0
DECL|FTFA_FSTAT_RDCOLERR_MASK|macro|FTFA_FSTAT_RDCOLERR_MASK
DECL|FTFA_FSTAT_RDCOLERR_SHIFT|macro|FTFA_FSTAT_RDCOLERR_SHIFT
DECL|FTFA_FSTAT_RDCOLERR_WIDTH|macro|FTFA_FSTAT_RDCOLERR_WIDTH
DECL|FTFA_FSTAT_RDCOLERR|macro|FTFA_FSTAT_RDCOLERR
DECL|FTFA_FSTAT_REG|macro|FTFA_FSTAT_REG
DECL|FTFA_FSTAT|macro|FTFA_FSTAT
DECL|FTFA_FlashConfig_BASE_PTR|macro|FTFA_FlashConfig_BASE_PTR
DECL|FTFA_FlashConfig_BASE|macro|FTFA_FlashConfig_BASE
DECL|FTFA_FlashConfig|macro|FTFA_FlashConfig
DECL|FTFA_IRQn|enumerator|FTFA_IRQn = 5, /**< Command complete and read collision */
DECL|FTFA_MemMapPtr|typedef|} FTFA_Type, *FTFA_MemMapPtr;
DECL|FTFA_SACCH0_REG|macro|FTFA_SACCH0_REG
DECL|FTFA_SACCH0_SA_MASK|macro|FTFA_SACCH0_SA_MASK
DECL|FTFA_SACCH0_SA_SHIFT|macro|FTFA_SACCH0_SA_SHIFT
DECL|FTFA_SACCH0_SA_WIDTH|macro|FTFA_SACCH0_SA_WIDTH
DECL|FTFA_SACCH0_SA|macro|FTFA_SACCH0_SA
DECL|FTFA_SACCH0|macro|FTFA_SACCH0
DECL|FTFA_SACCH1_REG|macro|FTFA_SACCH1_REG
DECL|FTFA_SACCH1_SA_MASK|macro|FTFA_SACCH1_SA_MASK
DECL|FTFA_SACCH1_SA_SHIFT|macro|FTFA_SACCH1_SA_SHIFT
DECL|FTFA_SACCH1_SA_WIDTH|macro|FTFA_SACCH1_SA_WIDTH
DECL|FTFA_SACCH1_SA|macro|FTFA_SACCH1_SA
DECL|FTFA_SACCH1|macro|FTFA_SACCH1
DECL|FTFA_SACCH2_REG|macro|FTFA_SACCH2_REG
DECL|FTFA_SACCH2_SA_MASK|macro|FTFA_SACCH2_SA_MASK
DECL|FTFA_SACCH2_SA_SHIFT|macro|FTFA_SACCH2_SA_SHIFT
DECL|FTFA_SACCH2_SA_WIDTH|macro|FTFA_SACCH2_SA_WIDTH
DECL|FTFA_SACCH2_SA|macro|FTFA_SACCH2_SA
DECL|FTFA_SACCH2|macro|FTFA_SACCH2
DECL|FTFA_SACCH3_REG|macro|FTFA_SACCH3_REG
DECL|FTFA_SACCH3_SA_MASK|macro|FTFA_SACCH3_SA_MASK
DECL|FTFA_SACCH3_SA_SHIFT|macro|FTFA_SACCH3_SA_SHIFT
DECL|FTFA_SACCH3_SA_WIDTH|macro|FTFA_SACCH3_SA_WIDTH
DECL|FTFA_SACCH3_SA|macro|FTFA_SACCH3_SA
DECL|FTFA_SACCH3|macro|FTFA_SACCH3
DECL|FTFA_SACCL0_REG|macro|FTFA_SACCL0_REG
DECL|FTFA_SACCL0_SA_MASK|macro|FTFA_SACCL0_SA_MASK
DECL|FTFA_SACCL0_SA_SHIFT|macro|FTFA_SACCL0_SA_SHIFT
DECL|FTFA_SACCL0_SA_WIDTH|macro|FTFA_SACCL0_SA_WIDTH
DECL|FTFA_SACCL0_SA|macro|FTFA_SACCL0_SA
DECL|FTFA_SACCL0|macro|FTFA_SACCL0
DECL|FTFA_SACCL1_REG|macro|FTFA_SACCL1_REG
DECL|FTFA_SACCL1_SA_MASK|macro|FTFA_SACCL1_SA_MASK
DECL|FTFA_SACCL1_SA_SHIFT|macro|FTFA_SACCL1_SA_SHIFT
DECL|FTFA_SACCL1_SA_WIDTH|macro|FTFA_SACCL1_SA_WIDTH
DECL|FTFA_SACCL1_SA|macro|FTFA_SACCL1_SA
DECL|FTFA_SACCL1|macro|FTFA_SACCL1
DECL|FTFA_SACCL2_REG|macro|FTFA_SACCL2_REG
DECL|FTFA_SACCL2_SA_MASK|macro|FTFA_SACCL2_SA_MASK
DECL|FTFA_SACCL2_SA_SHIFT|macro|FTFA_SACCL2_SA_SHIFT
DECL|FTFA_SACCL2_SA_WIDTH|macro|FTFA_SACCL2_SA_WIDTH
DECL|FTFA_SACCL2_SA|macro|FTFA_SACCL2_SA
DECL|FTFA_SACCL2|macro|FTFA_SACCL2
DECL|FTFA_SACCL3_REG|macro|FTFA_SACCL3_REG
DECL|FTFA_SACCL3_SA_MASK|macro|FTFA_SACCL3_SA_MASK
DECL|FTFA_SACCL3_SA_SHIFT|macro|FTFA_SACCL3_SA_SHIFT
DECL|FTFA_SACCL3_SA_WIDTH|macro|FTFA_SACCL3_SA_WIDTH
DECL|FTFA_SACCL3_SA|macro|FTFA_SACCL3_SA
DECL|FTFA_SACCL3|macro|FTFA_SACCL3
DECL|FTFA_Type|typedef|} FTFA_Type, *FTFA_MemMapPtr;
DECL|FTFA_XACCH0_REG|macro|FTFA_XACCH0_REG
DECL|FTFA_XACCH0_XA_MASK|macro|FTFA_XACCH0_XA_MASK
DECL|FTFA_XACCH0_XA_SHIFT|macro|FTFA_XACCH0_XA_SHIFT
DECL|FTFA_XACCH0_XA_WIDTH|macro|FTFA_XACCH0_XA_WIDTH
DECL|FTFA_XACCH0_XA|macro|FTFA_XACCH0_XA
DECL|FTFA_XACCH0|macro|FTFA_XACCH0
DECL|FTFA_XACCH1_REG|macro|FTFA_XACCH1_REG
DECL|FTFA_XACCH1_XA_MASK|macro|FTFA_XACCH1_XA_MASK
DECL|FTFA_XACCH1_XA_SHIFT|macro|FTFA_XACCH1_XA_SHIFT
DECL|FTFA_XACCH1_XA_WIDTH|macro|FTFA_XACCH1_XA_WIDTH
DECL|FTFA_XACCH1_XA|macro|FTFA_XACCH1_XA
DECL|FTFA_XACCH1|macro|FTFA_XACCH1
DECL|FTFA_XACCH2_REG|macro|FTFA_XACCH2_REG
DECL|FTFA_XACCH2_XA_MASK|macro|FTFA_XACCH2_XA_MASK
DECL|FTFA_XACCH2_XA_SHIFT|macro|FTFA_XACCH2_XA_SHIFT
DECL|FTFA_XACCH2_XA_WIDTH|macro|FTFA_XACCH2_XA_WIDTH
DECL|FTFA_XACCH2_XA|macro|FTFA_XACCH2_XA
DECL|FTFA_XACCH2|macro|FTFA_XACCH2
DECL|FTFA_XACCH3_REG|macro|FTFA_XACCH3_REG
DECL|FTFA_XACCH3_XA_MASK|macro|FTFA_XACCH3_XA_MASK
DECL|FTFA_XACCH3_XA_SHIFT|macro|FTFA_XACCH3_XA_SHIFT
DECL|FTFA_XACCH3_XA_WIDTH|macro|FTFA_XACCH3_XA_WIDTH
DECL|FTFA_XACCH3_XA|macro|FTFA_XACCH3_XA
DECL|FTFA_XACCH3|macro|FTFA_XACCH3
DECL|FTFA_XACCL0_REG|macro|FTFA_XACCL0_REG
DECL|FTFA_XACCL0_XA_MASK|macro|FTFA_XACCL0_XA_MASK
DECL|FTFA_XACCL0_XA_SHIFT|macro|FTFA_XACCL0_XA_SHIFT
DECL|FTFA_XACCL0_XA_WIDTH|macro|FTFA_XACCL0_XA_WIDTH
DECL|FTFA_XACCL0_XA|macro|FTFA_XACCL0_XA
DECL|FTFA_XACCL0|macro|FTFA_XACCL0
DECL|FTFA_XACCL1_REG|macro|FTFA_XACCL1_REG
DECL|FTFA_XACCL1_XA_MASK|macro|FTFA_XACCL1_XA_MASK
DECL|FTFA_XACCL1_XA_SHIFT|macro|FTFA_XACCL1_XA_SHIFT
DECL|FTFA_XACCL1_XA_WIDTH|macro|FTFA_XACCL1_XA_WIDTH
DECL|FTFA_XACCL1_XA|macro|FTFA_XACCL1_XA
DECL|FTFA_XACCL1|macro|FTFA_XACCL1
DECL|FTFA_XACCL2_REG|macro|FTFA_XACCL2_REG
DECL|FTFA_XACCL2_XA_MASK|macro|FTFA_XACCL2_XA_MASK
DECL|FTFA_XACCL2_XA_SHIFT|macro|FTFA_XACCL2_XA_SHIFT
DECL|FTFA_XACCL2_XA_WIDTH|macro|FTFA_XACCL2_XA_WIDTH
DECL|FTFA_XACCL2_XA|macro|FTFA_XACCL2_XA
DECL|FTFA_XACCL2|macro|FTFA_XACCL2
DECL|FTFA_XACCL3_REG|macro|FTFA_XACCL3_REG
DECL|FTFA_XACCL3_XA_MASK|macro|FTFA_XACCL3_XA_MASK
DECL|FTFA_XACCL3_XA_SHIFT|macro|FTFA_XACCL3_XA_SHIFT
DECL|FTFA_XACCL3_XA_WIDTH|macro|FTFA_XACCL3_XA_WIDTH
DECL|FTFA_XACCL3_XA|macro|FTFA_XACCL3_XA
DECL|FTFA_XACCL3|macro|FTFA_XACCL3
DECL|FTFA|macro|FTFA
DECL|F|member|__IO uint8_t F; /**< I2C Frequency Divider register, offset: 0x1 */
DECL|GENCS|member|__IO uint32_t GENCS; /**< TSI General Control and Status Register, offset: 0x0 */
DECL|GPCHR|member|__O uint32_t GPCHR; /**< Global Pin Control High Register, offset: 0x84 */
DECL|GPCLR|member|__O uint32_t GPCLR; /**< Global Pin Control Low Register, offset: 0x80 */
DECL|GPIOA_BASE_PTR|macro|GPIOA_BASE_PTR
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA_PCOR|macro|GPIOA_PCOR
DECL|GPIOA_PDDR|macro|GPIOA_PDDR
DECL|GPIOA_PDIR|macro|GPIOA_PDIR
DECL|GPIOA_PDOR|macro|GPIOA_PDOR
DECL|GPIOA_PSOR|macro|GPIOA_PSOR
DECL|GPIOA_PTOR|macro|GPIOA_PTOR
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE_PTR|macro|GPIOB_BASE_PTR
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB_PCOR|macro|GPIOB_PCOR
DECL|GPIOB_PDDR|macro|GPIOB_PDDR
DECL|GPIOB_PDIR|macro|GPIOB_PDIR
DECL|GPIOB_PDOR|macro|GPIOB_PDOR
DECL|GPIOB_PSOR|macro|GPIOB_PSOR
DECL|GPIOB_PTOR|macro|GPIOB_PTOR
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE_PTR|macro|GPIOC_BASE_PTR
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC_PCOR|macro|GPIOC_PCOR
DECL|GPIOC_PDDR|macro|GPIOC_PDDR
DECL|GPIOC_PDIR|macro|GPIOC_PDIR
DECL|GPIOC_PDOR|macro|GPIOC_PDOR
DECL|GPIOC_PSOR|macro|GPIOC_PSOR
DECL|GPIOC_PTOR|macro|GPIOC_PTOR
DECL|GPIOC|macro|GPIOC
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_MemMapPtr|typedef|} GPIO_Type, *GPIO_MemMapPtr;
DECL|GPIO_PCOR_PTCO_MASK|macro|GPIO_PCOR_PTCO_MASK
DECL|GPIO_PCOR_PTCO_SHIFT|macro|GPIO_PCOR_PTCO_SHIFT
DECL|GPIO_PCOR_PTCO_WIDTH|macro|GPIO_PCOR_PTCO_WIDTH
DECL|GPIO_PCOR_PTCO|macro|GPIO_PCOR_PTCO
DECL|GPIO_PCOR_REG|macro|GPIO_PCOR_REG
DECL|GPIO_PDDR_PDD_MASK|macro|GPIO_PDDR_PDD_MASK
DECL|GPIO_PDDR_PDD_SHIFT|macro|GPIO_PDDR_PDD_SHIFT
DECL|GPIO_PDDR_PDD_WIDTH|macro|GPIO_PDDR_PDD_WIDTH
DECL|GPIO_PDDR_PDD|macro|GPIO_PDDR_PDD
DECL|GPIO_PDDR_REG|macro|GPIO_PDDR_REG
DECL|GPIO_PDIR_PDI_MASK|macro|GPIO_PDIR_PDI_MASK
DECL|GPIO_PDIR_PDI_SHIFT|macro|GPIO_PDIR_PDI_SHIFT
DECL|GPIO_PDIR_PDI_WIDTH|macro|GPIO_PDIR_PDI_WIDTH
DECL|GPIO_PDIR_PDI|macro|GPIO_PDIR_PDI
DECL|GPIO_PDIR_REG|macro|GPIO_PDIR_REG
DECL|GPIO_PDOR_PDO_MASK|macro|GPIO_PDOR_PDO_MASK
DECL|GPIO_PDOR_PDO_SHIFT|macro|GPIO_PDOR_PDO_SHIFT
DECL|GPIO_PDOR_PDO_WIDTH|macro|GPIO_PDOR_PDO_WIDTH
DECL|GPIO_PDOR_PDO|macro|GPIO_PDOR_PDO
DECL|GPIO_PDOR_REG|macro|GPIO_PDOR_REG
DECL|GPIO_PSOR_PTSO_MASK|macro|GPIO_PSOR_PTSO_MASK
DECL|GPIO_PSOR_PTSO_SHIFT|macro|GPIO_PSOR_PTSO_SHIFT
DECL|GPIO_PSOR_PTSO_WIDTH|macro|GPIO_PSOR_PTSO_WIDTH
DECL|GPIO_PSOR_PTSO|macro|GPIO_PSOR_PTSO
DECL|GPIO_PSOR_REG|macro|GPIO_PSOR_REG
DECL|GPIO_PTOR_PTTO_MASK|macro|GPIO_PTOR_PTTO_MASK
DECL|GPIO_PTOR_PTTO_SHIFT|macro|GPIO_PTOR_PTTO_SHIFT
DECL|GPIO_PTOR_PTTO_WIDTH|macro|GPIO_PTOR_PTTO_WIDTH
DECL|GPIO_PTOR_PTTO|macro|GPIO_PTOR_PTTO
DECL|GPIO_PTOR_REG|macro|GPIO_PTOR_REG
DECL|GPIO_Type|typedef|} GPIO_Type, *GPIO_MemMapPtr;
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M0 SV Hard Fault Interrupt */
DECL|I2C0_A1|macro|I2C0_A1
DECL|I2C0_A2|macro|I2C0_A2
DECL|I2C0_BASE_PTR|macro|I2C0_BASE_PTR
DECL|I2C0_BASE|macro|I2C0_BASE
DECL|I2C0_C1|macro|I2C0_C1
DECL|I2C0_C2|macro|I2C0_C2
DECL|I2C0_D|macro|I2C0_D
DECL|I2C0_FLT|macro|I2C0_FLT
DECL|I2C0_F|macro|I2C0_F
DECL|I2C0_IRQn|enumerator|I2C0_IRQn = 8, /**< I2C0 interrupt */
DECL|I2C0_RA|macro|I2C0_RA
DECL|I2C0_S2|macro|I2C0_S2
DECL|I2C0_SLTH|macro|I2C0_SLTH
DECL|I2C0_SLTL|macro|I2C0_SLTL
DECL|I2C0_SMB|macro|I2C0_SMB
DECL|I2C0_S|macro|I2C0_S
DECL|I2C0|macro|I2C0
DECL|I2C1_A1|macro|I2C1_A1
DECL|I2C1_A2|macro|I2C1_A2
DECL|I2C1_BASE_PTR|macro|I2C1_BASE_PTR
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_C1|macro|I2C1_C1
DECL|I2C1_C2|macro|I2C1_C2
DECL|I2C1_D|macro|I2C1_D
DECL|I2C1_FLT|macro|I2C1_FLT
DECL|I2C1_F|macro|I2C1_F
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 9, /**< I2C1 interrupt */
DECL|I2C1_RA|macro|I2C1_RA
DECL|I2C1_S2|macro|I2C1_S2
DECL|I2C1_SLTH|macro|I2C1_SLTH
DECL|I2C1_SLTL|macro|I2C1_SLTL
DECL|I2C1_SMB|macro|I2C1_SMB
DECL|I2C1_S|macro|I2C1_S
DECL|I2C1|macro|I2C1
DECL|I2C_A1_AD_MASK|macro|I2C_A1_AD_MASK
DECL|I2C_A1_AD_SHIFT|macro|I2C_A1_AD_SHIFT
DECL|I2C_A1_AD_WIDTH|macro|I2C_A1_AD_WIDTH
DECL|I2C_A1_AD|macro|I2C_A1_AD
DECL|I2C_A1_REG|macro|I2C_A1_REG
DECL|I2C_A2_REG|macro|I2C_A2_REG
DECL|I2C_A2_SAD_MASK|macro|I2C_A2_SAD_MASK
DECL|I2C_A2_SAD_SHIFT|macro|I2C_A2_SAD_SHIFT
DECL|I2C_A2_SAD_WIDTH|macro|I2C_A2_SAD_WIDTH
DECL|I2C_A2_SAD|macro|I2C_A2_SAD
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_C1_DMAEN_MASK|macro|I2C_C1_DMAEN_MASK
DECL|I2C_C1_DMAEN_SHIFT|macro|I2C_C1_DMAEN_SHIFT
DECL|I2C_C1_DMAEN_WIDTH|macro|I2C_C1_DMAEN_WIDTH
DECL|I2C_C1_DMAEN|macro|I2C_C1_DMAEN
DECL|I2C_C1_IICEN_MASK|macro|I2C_C1_IICEN_MASK
DECL|I2C_C1_IICEN_SHIFT|macro|I2C_C1_IICEN_SHIFT
DECL|I2C_C1_IICEN_WIDTH|macro|I2C_C1_IICEN_WIDTH
DECL|I2C_C1_IICEN|macro|I2C_C1_IICEN
DECL|I2C_C1_IICIE_MASK|macro|I2C_C1_IICIE_MASK
DECL|I2C_C1_IICIE_SHIFT|macro|I2C_C1_IICIE_SHIFT
DECL|I2C_C1_IICIE_WIDTH|macro|I2C_C1_IICIE_WIDTH
DECL|I2C_C1_IICIE|macro|I2C_C1_IICIE
DECL|I2C_C1_MST_MASK|macro|I2C_C1_MST_MASK
DECL|I2C_C1_MST_SHIFT|macro|I2C_C1_MST_SHIFT
DECL|I2C_C1_MST_WIDTH|macro|I2C_C1_MST_WIDTH
DECL|I2C_C1_MST|macro|I2C_C1_MST
DECL|I2C_C1_REG|macro|I2C_C1_REG
DECL|I2C_C1_RSTA_MASK|macro|I2C_C1_RSTA_MASK
DECL|I2C_C1_RSTA_SHIFT|macro|I2C_C1_RSTA_SHIFT
DECL|I2C_C1_RSTA_WIDTH|macro|I2C_C1_RSTA_WIDTH
DECL|I2C_C1_RSTA|macro|I2C_C1_RSTA
DECL|I2C_C1_TXAK_MASK|macro|I2C_C1_TXAK_MASK
DECL|I2C_C1_TXAK_SHIFT|macro|I2C_C1_TXAK_SHIFT
DECL|I2C_C1_TXAK_WIDTH|macro|I2C_C1_TXAK_WIDTH
DECL|I2C_C1_TXAK|macro|I2C_C1_TXAK
DECL|I2C_C1_TX_MASK|macro|I2C_C1_TX_MASK
DECL|I2C_C1_TX_SHIFT|macro|I2C_C1_TX_SHIFT
DECL|I2C_C1_TX_WIDTH|macro|I2C_C1_TX_WIDTH
DECL|I2C_C1_TX|macro|I2C_C1_TX
DECL|I2C_C1_WUEN_MASK|macro|I2C_C1_WUEN_MASK
DECL|I2C_C1_WUEN_SHIFT|macro|I2C_C1_WUEN_SHIFT
DECL|I2C_C1_WUEN_WIDTH|macro|I2C_C1_WUEN_WIDTH
DECL|I2C_C1_WUEN|macro|I2C_C1_WUEN
DECL|I2C_C2_ADEXT_MASK|macro|I2C_C2_ADEXT_MASK
DECL|I2C_C2_ADEXT_SHIFT|macro|I2C_C2_ADEXT_SHIFT
DECL|I2C_C2_ADEXT_WIDTH|macro|I2C_C2_ADEXT_WIDTH
DECL|I2C_C2_ADEXT|macro|I2C_C2_ADEXT
DECL|I2C_C2_AD_MASK|macro|I2C_C2_AD_MASK
DECL|I2C_C2_AD_SHIFT|macro|I2C_C2_AD_SHIFT
DECL|I2C_C2_AD_WIDTH|macro|I2C_C2_AD_WIDTH
DECL|I2C_C2_AD|macro|I2C_C2_AD
DECL|I2C_C2_GCAEN_MASK|macro|I2C_C2_GCAEN_MASK
DECL|I2C_C2_GCAEN_SHIFT|macro|I2C_C2_GCAEN_SHIFT
DECL|I2C_C2_GCAEN_WIDTH|macro|I2C_C2_GCAEN_WIDTH
DECL|I2C_C2_GCAEN|macro|I2C_C2_GCAEN
DECL|I2C_C2_HDRS_MASK|macro|I2C_C2_HDRS_MASK
DECL|I2C_C2_HDRS_SHIFT|macro|I2C_C2_HDRS_SHIFT
DECL|I2C_C2_HDRS_WIDTH|macro|I2C_C2_HDRS_WIDTH
DECL|I2C_C2_HDRS|macro|I2C_C2_HDRS
DECL|I2C_C2_REG|macro|I2C_C2_REG
DECL|I2C_C2_RMEN_MASK|macro|I2C_C2_RMEN_MASK
DECL|I2C_C2_RMEN_SHIFT|macro|I2C_C2_RMEN_SHIFT
DECL|I2C_C2_RMEN_WIDTH|macro|I2C_C2_RMEN_WIDTH
DECL|I2C_C2_RMEN|macro|I2C_C2_RMEN
DECL|I2C_C2_SBRC_MASK|macro|I2C_C2_SBRC_MASK
DECL|I2C_C2_SBRC_SHIFT|macro|I2C_C2_SBRC_SHIFT
DECL|I2C_C2_SBRC_WIDTH|macro|I2C_C2_SBRC_WIDTH
DECL|I2C_C2_SBRC|macro|I2C_C2_SBRC
DECL|I2C_D_DATA_MASK|macro|I2C_D_DATA_MASK
DECL|I2C_D_DATA_SHIFT|macro|I2C_D_DATA_SHIFT
DECL|I2C_D_DATA_WIDTH|macro|I2C_D_DATA_WIDTH
DECL|I2C_D_DATA|macro|I2C_D_DATA
DECL|I2C_D_REG|macro|I2C_D_REG
DECL|I2C_FLT_FLT_MASK|macro|I2C_FLT_FLT_MASK
DECL|I2C_FLT_FLT_SHIFT|macro|I2C_FLT_FLT_SHIFT
DECL|I2C_FLT_FLT_WIDTH|macro|I2C_FLT_FLT_WIDTH
DECL|I2C_FLT_FLT|macro|I2C_FLT_FLT
DECL|I2C_FLT_REG|macro|I2C_FLT_REG
DECL|I2C_FLT_SHEN_MASK|macro|I2C_FLT_SHEN_MASK
DECL|I2C_FLT_SHEN_SHIFT|macro|I2C_FLT_SHEN_SHIFT
DECL|I2C_FLT_SHEN_WIDTH|macro|I2C_FLT_SHEN_WIDTH
DECL|I2C_FLT_SHEN|macro|I2C_FLT_SHEN
DECL|I2C_FLT_SSIE_MASK|macro|I2C_FLT_SSIE_MASK
DECL|I2C_FLT_SSIE_SHIFT|macro|I2C_FLT_SSIE_SHIFT
DECL|I2C_FLT_SSIE_WIDTH|macro|I2C_FLT_SSIE_WIDTH
DECL|I2C_FLT_SSIE|macro|I2C_FLT_SSIE
DECL|I2C_FLT_STARTF_MASK|macro|I2C_FLT_STARTF_MASK
DECL|I2C_FLT_STARTF_SHIFT|macro|I2C_FLT_STARTF_SHIFT
DECL|I2C_FLT_STARTF_WIDTH|macro|I2C_FLT_STARTF_WIDTH
DECL|I2C_FLT_STARTF|macro|I2C_FLT_STARTF
DECL|I2C_FLT_STOPF_MASK|macro|I2C_FLT_STOPF_MASK
DECL|I2C_FLT_STOPF_SHIFT|macro|I2C_FLT_STOPF_SHIFT
DECL|I2C_FLT_STOPF_WIDTH|macro|I2C_FLT_STOPF_WIDTH
DECL|I2C_FLT_STOPF|macro|I2C_FLT_STOPF
DECL|I2C_F_ICR_MASK|macro|I2C_F_ICR_MASK
DECL|I2C_F_ICR_SHIFT|macro|I2C_F_ICR_SHIFT
DECL|I2C_F_ICR_WIDTH|macro|I2C_F_ICR_WIDTH
DECL|I2C_F_ICR|macro|I2C_F_ICR
DECL|I2C_F_MULT_MASK|macro|I2C_F_MULT_MASK
DECL|I2C_F_MULT_SHIFT|macro|I2C_F_MULT_SHIFT
DECL|I2C_F_MULT_WIDTH|macro|I2C_F_MULT_WIDTH
DECL|I2C_F_MULT|macro|I2C_F_MULT
DECL|I2C_F_REG|macro|I2C_F_REG
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_MemMapPtr|typedef|} I2C_Type, *I2C_MemMapPtr;
DECL|I2C_RA_RAD_MASK|macro|I2C_RA_RAD_MASK
DECL|I2C_RA_RAD_SHIFT|macro|I2C_RA_RAD_SHIFT
DECL|I2C_RA_RAD_WIDTH|macro|I2C_RA_RAD_WIDTH
DECL|I2C_RA_RAD|macro|I2C_RA_RAD
DECL|I2C_RA_REG|macro|I2C_RA_REG
DECL|I2C_S2_EMPTY_MASK|macro|I2C_S2_EMPTY_MASK
DECL|I2C_S2_EMPTY_SHIFT|macro|I2C_S2_EMPTY_SHIFT
DECL|I2C_S2_EMPTY_WIDTH|macro|I2C_S2_EMPTY_WIDTH
DECL|I2C_S2_EMPTY|macro|I2C_S2_EMPTY
DECL|I2C_S2_ERROR_MASK|macro|I2C_S2_ERROR_MASK
DECL|I2C_S2_ERROR_SHIFT|macro|I2C_S2_ERROR_SHIFT
DECL|I2C_S2_ERROR_WIDTH|macro|I2C_S2_ERROR_WIDTH
DECL|I2C_S2_ERROR|macro|I2C_S2_ERROR
DECL|I2C_S2_REG|macro|I2C_S2_REG
DECL|I2C_SLTH_REG|macro|I2C_SLTH_REG
DECL|I2C_SLTH_SSLT_MASK|macro|I2C_SLTH_SSLT_MASK
DECL|I2C_SLTH_SSLT_SHIFT|macro|I2C_SLTH_SSLT_SHIFT
DECL|I2C_SLTH_SSLT_WIDTH|macro|I2C_SLTH_SSLT_WIDTH
DECL|I2C_SLTH_SSLT|macro|I2C_SLTH_SSLT
DECL|I2C_SLTL_REG|macro|I2C_SLTL_REG
DECL|I2C_SLTL_SSLT_MASK|macro|I2C_SLTL_SSLT_MASK
DECL|I2C_SLTL_SSLT_SHIFT|macro|I2C_SLTL_SSLT_SHIFT
DECL|I2C_SLTL_SSLT_WIDTH|macro|I2C_SLTL_SSLT_WIDTH
DECL|I2C_SLTL_SSLT|macro|I2C_SLTL_SSLT
DECL|I2C_SMB_ALERTEN_MASK|macro|I2C_SMB_ALERTEN_MASK
DECL|I2C_SMB_ALERTEN_SHIFT|macro|I2C_SMB_ALERTEN_SHIFT
DECL|I2C_SMB_ALERTEN_WIDTH|macro|I2C_SMB_ALERTEN_WIDTH
DECL|I2C_SMB_ALERTEN|macro|I2C_SMB_ALERTEN
DECL|I2C_SMB_FACK_MASK|macro|I2C_SMB_FACK_MASK
DECL|I2C_SMB_FACK_SHIFT|macro|I2C_SMB_FACK_SHIFT
DECL|I2C_SMB_FACK_WIDTH|macro|I2C_SMB_FACK_WIDTH
DECL|I2C_SMB_FACK|macro|I2C_SMB_FACK
DECL|I2C_SMB_REG|macro|I2C_SMB_REG
DECL|I2C_SMB_SHTF1_MASK|macro|I2C_SMB_SHTF1_MASK
DECL|I2C_SMB_SHTF1_SHIFT|macro|I2C_SMB_SHTF1_SHIFT
DECL|I2C_SMB_SHTF1_WIDTH|macro|I2C_SMB_SHTF1_WIDTH
DECL|I2C_SMB_SHTF1|macro|I2C_SMB_SHTF1
DECL|I2C_SMB_SHTF2IE_MASK|macro|I2C_SMB_SHTF2IE_MASK
DECL|I2C_SMB_SHTF2IE_SHIFT|macro|I2C_SMB_SHTF2IE_SHIFT
DECL|I2C_SMB_SHTF2IE_WIDTH|macro|I2C_SMB_SHTF2IE_WIDTH
DECL|I2C_SMB_SHTF2IE|macro|I2C_SMB_SHTF2IE
DECL|I2C_SMB_SHTF2_MASK|macro|I2C_SMB_SHTF2_MASK
DECL|I2C_SMB_SHTF2_SHIFT|macro|I2C_SMB_SHTF2_SHIFT
DECL|I2C_SMB_SHTF2_WIDTH|macro|I2C_SMB_SHTF2_WIDTH
DECL|I2C_SMB_SHTF2|macro|I2C_SMB_SHTF2
DECL|I2C_SMB_SIICAEN_MASK|macro|I2C_SMB_SIICAEN_MASK
DECL|I2C_SMB_SIICAEN_SHIFT|macro|I2C_SMB_SIICAEN_SHIFT
DECL|I2C_SMB_SIICAEN_WIDTH|macro|I2C_SMB_SIICAEN_WIDTH
DECL|I2C_SMB_SIICAEN|macro|I2C_SMB_SIICAEN
DECL|I2C_SMB_SLTF_MASK|macro|I2C_SMB_SLTF_MASK
DECL|I2C_SMB_SLTF_SHIFT|macro|I2C_SMB_SLTF_SHIFT
DECL|I2C_SMB_SLTF_WIDTH|macro|I2C_SMB_SLTF_WIDTH
DECL|I2C_SMB_SLTF|macro|I2C_SMB_SLTF
DECL|I2C_SMB_TCKSEL_MASK|macro|I2C_SMB_TCKSEL_MASK
DECL|I2C_SMB_TCKSEL_SHIFT|macro|I2C_SMB_TCKSEL_SHIFT
DECL|I2C_SMB_TCKSEL_WIDTH|macro|I2C_SMB_TCKSEL_WIDTH
DECL|I2C_SMB_TCKSEL|macro|I2C_SMB_TCKSEL
DECL|I2C_S_ARBL_MASK|macro|I2C_S_ARBL_MASK
DECL|I2C_S_ARBL_SHIFT|macro|I2C_S_ARBL_SHIFT
DECL|I2C_S_ARBL_WIDTH|macro|I2C_S_ARBL_WIDTH
DECL|I2C_S_ARBL|macro|I2C_S_ARBL
DECL|I2C_S_BUSY_MASK|macro|I2C_S_BUSY_MASK
DECL|I2C_S_BUSY_SHIFT|macro|I2C_S_BUSY_SHIFT
DECL|I2C_S_BUSY_WIDTH|macro|I2C_S_BUSY_WIDTH
DECL|I2C_S_BUSY|macro|I2C_S_BUSY
DECL|I2C_S_IAAS_MASK|macro|I2C_S_IAAS_MASK
DECL|I2C_S_IAAS_SHIFT|macro|I2C_S_IAAS_SHIFT
DECL|I2C_S_IAAS_WIDTH|macro|I2C_S_IAAS_WIDTH
DECL|I2C_S_IAAS|macro|I2C_S_IAAS
DECL|I2C_S_IICIF_MASK|macro|I2C_S_IICIF_MASK
DECL|I2C_S_IICIF_SHIFT|macro|I2C_S_IICIF_SHIFT
DECL|I2C_S_IICIF_WIDTH|macro|I2C_S_IICIF_WIDTH
DECL|I2C_S_IICIF|macro|I2C_S_IICIF
DECL|I2C_S_RAM_MASK|macro|I2C_S_RAM_MASK
DECL|I2C_S_RAM_SHIFT|macro|I2C_S_RAM_SHIFT
DECL|I2C_S_RAM_WIDTH|macro|I2C_S_RAM_WIDTH
DECL|I2C_S_RAM|macro|I2C_S_RAM
DECL|I2C_S_REG|macro|I2C_S_REG
DECL|I2C_S_RXAK_MASK|macro|I2C_S_RXAK_MASK
DECL|I2C_S_RXAK_SHIFT|macro|I2C_S_RXAK_SHIFT
DECL|I2C_S_RXAK_WIDTH|macro|I2C_S_RXAK_WIDTH
DECL|I2C_S_RXAK|macro|I2C_S_RXAK
DECL|I2C_S_SRW_MASK|macro|I2C_S_SRW_MASK
DECL|I2C_S_SRW_SHIFT|macro|I2C_S_SRW_SHIFT
DECL|I2C_S_SRW_WIDTH|macro|I2C_S_SRW_WIDTH
DECL|I2C_S_SRW|macro|I2C_S_SRW
DECL|I2C_S_TCF_MASK|macro|I2C_S_TCF_MASK
DECL|I2C_S_TCF_SHIFT|macro|I2C_S_TCF_SHIFT
DECL|I2C_S_TCF_WIDTH|macro|I2C_S_TCF_WIDTH
DECL|I2C_S_TCF|macro|I2C_S_TCF
DECL|I2C_Type|typedef|} I2C_Type, *I2C_MemMapPtr;
DECL|ICVS|member|__IO uint32_t ICVS; /**< LTC ICV Size Register, offset: 0x18 */
DECL|IER|member|__IO uint32_t IER; /**< RTC Interrupt Enable Register, offset: 0x1C */
DECL|IFIFO|member|__O uint32_t IFIFO; /**< LTC Input Data FIFO, offset: 0x7E0 */
DECL|INT_CTRL|member|__IO uint32_t INT_CTRL; /**< RNG Interrupt Control Register, offset: 0xB4 */
DECL|INT_MASK|member|__IO uint32_t INT_MASK; /**< RNG Mask Register, offset: 0xB8 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< RNG Interrupt Status Register, offset: 0xBC */
DECL|IQMC_CAL|member|__IO uint32_t IQMC_CAL; /**< IQMC Calibration, offset: 0x50 */
DECL|IQMC_CTRL|member|__IO uint32_t IQMC_CTRL; /**< IQMC Control, offset: 0x4C */
DECL|IRQSTS|member|__IO uint32_t IRQSTS; /**< INTERRUPT REQUEST STATUS, offset: 0x0 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|ISFR|member|__IO uint32_t ISFR; /**< Interrupt Status Flag Register, offset: 0xA0 */
DECL|KEY|member|__IO uint32_t KEY[4]; /**< LTC Key Registers, array offset: 0x200, array step: 0x4 */
DECL|KS|member|__IO uint32_t KS; /**< LTC Key Size Register, offset: 0x8 */
DECL|LDVAL|member|__IO uint32_t LDVAL; /**< Timer Load Value Register, array offset: 0x100, array step: 0x10 */
DECL|LENIENCY_LSB|member|__IO uint32_t LENIENCY_LSB; /**< LENIENCY LSB, offset: 0x98 */
DECL|LENIENCY_MSB|member|__IO uint32_t LENIENCY_MSB; /**< LENIENCY MSB, offset: 0x9C */
DECL|LLWU_BASE_ADDRS|macro|LLWU_BASE_ADDRS
DECL|LLWU_BASE_PTRS|macro|LLWU_BASE_PTRS
DECL|LLWU_BASE_PTR|macro|LLWU_BASE_PTR
DECL|LLWU_BASE|macro|LLWU_BASE
DECL|LLWU_F1_REG|macro|LLWU_F1_REG
DECL|LLWU_F1_WUF0_MASK|macro|LLWU_F1_WUF0_MASK
DECL|LLWU_F1_WUF0_SHIFT|macro|LLWU_F1_WUF0_SHIFT
DECL|LLWU_F1_WUF0_WIDTH|macro|LLWU_F1_WUF0_WIDTH
DECL|LLWU_F1_WUF0|macro|LLWU_F1_WUF0
DECL|LLWU_F1_WUF1_MASK|macro|LLWU_F1_WUF1_MASK
DECL|LLWU_F1_WUF1_SHIFT|macro|LLWU_F1_WUF1_SHIFT
DECL|LLWU_F1_WUF1_WIDTH|macro|LLWU_F1_WUF1_WIDTH
DECL|LLWU_F1_WUF1|macro|LLWU_F1_WUF1
DECL|LLWU_F1_WUF2_MASK|macro|LLWU_F1_WUF2_MASK
DECL|LLWU_F1_WUF2_SHIFT|macro|LLWU_F1_WUF2_SHIFT
DECL|LLWU_F1_WUF2_WIDTH|macro|LLWU_F1_WUF2_WIDTH
DECL|LLWU_F1_WUF2|macro|LLWU_F1_WUF2
DECL|LLWU_F1_WUF3_MASK|macro|LLWU_F1_WUF3_MASK
DECL|LLWU_F1_WUF3_SHIFT|macro|LLWU_F1_WUF3_SHIFT
DECL|LLWU_F1_WUF3_WIDTH|macro|LLWU_F1_WUF3_WIDTH
DECL|LLWU_F1_WUF3|macro|LLWU_F1_WUF3
DECL|LLWU_F1_WUF4_MASK|macro|LLWU_F1_WUF4_MASK
DECL|LLWU_F1_WUF4_SHIFT|macro|LLWU_F1_WUF4_SHIFT
DECL|LLWU_F1_WUF4_WIDTH|macro|LLWU_F1_WUF4_WIDTH
DECL|LLWU_F1_WUF4|macro|LLWU_F1_WUF4
DECL|LLWU_F1_WUF5_MASK|macro|LLWU_F1_WUF5_MASK
DECL|LLWU_F1_WUF5_SHIFT|macro|LLWU_F1_WUF5_SHIFT
DECL|LLWU_F1_WUF5_WIDTH|macro|LLWU_F1_WUF5_WIDTH
DECL|LLWU_F1_WUF5|macro|LLWU_F1_WUF5
DECL|LLWU_F1_WUF6_MASK|macro|LLWU_F1_WUF6_MASK
DECL|LLWU_F1_WUF6_SHIFT|macro|LLWU_F1_WUF6_SHIFT
DECL|LLWU_F1_WUF6_WIDTH|macro|LLWU_F1_WUF6_WIDTH
DECL|LLWU_F1_WUF6|macro|LLWU_F1_WUF6
DECL|LLWU_F1_WUF7_MASK|macro|LLWU_F1_WUF7_MASK
DECL|LLWU_F1_WUF7_SHIFT|macro|LLWU_F1_WUF7_SHIFT
DECL|LLWU_F1_WUF7_WIDTH|macro|LLWU_F1_WUF7_WIDTH
DECL|LLWU_F1_WUF7|macro|LLWU_F1_WUF7
DECL|LLWU_F1|macro|LLWU_F1
DECL|LLWU_F2_REG|macro|LLWU_F2_REG
DECL|LLWU_F2_WUF10_MASK|macro|LLWU_F2_WUF10_MASK
DECL|LLWU_F2_WUF10_SHIFT|macro|LLWU_F2_WUF10_SHIFT
DECL|LLWU_F2_WUF10_WIDTH|macro|LLWU_F2_WUF10_WIDTH
DECL|LLWU_F2_WUF10|macro|LLWU_F2_WUF10
DECL|LLWU_F2_WUF11_MASK|macro|LLWU_F2_WUF11_MASK
DECL|LLWU_F2_WUF11_SHIFT|macro|LLWU_F2_WUF11_SHIFT
DECL|LLWU_F2_WUF11_WIDTH|macro|LLWU_F2_WUF11_WIDTH
DECL|LLWU_F2_WUF11|macro|LLWU_F2_WUF11
DECL|LLWU_F2_WUF12_MASK|macro|LLWU_F2_WUF12_MASK
DECL|LLWU_F2_WUF12_SHIFT|macro|LLWU_F2_WUF12_SHIFT
DECL|LLWU_F2_WUF12_WIDTH|macro|LLWU_F2_WUF12_WIDTH
DECL|LLWU_F2_WUF12|macro|LLWU_F2_WUF12
DECL|LLWU_F2_WUF13_MASK|macro|LLWU_F2_WUF13_MASK
DECL|LLWU_F2_WUF13_SHIFT|macro|LLWU_F2_WUF13_SHIFT
DECL|LLWU_F2_WUF13_WIDTH|macro|LLWU_F2_WUF13_WIDTH
DECL|LLWU_F2_WUF13|macro|LLWU_F2_WUF13
DECL|LLWU_F2_WUF14_MASK|macro|LLWU_F2_WUF14_MASK
DECL|LLWU_F2_WUF14_SHIFT|macro|LLWU_F2_WUF14_SHIFT
DECL|LLWU_F2_WUF14_WIDTH|macro|LLWU_F2_WUF14_WIDTH
DECL|LLWU_F2_WUF14|macro|LLWU_F2_WUF14
DECL|LLWU_F2_WUF15_MASK|macro|LLWU_F2_WUF15_MASK
DECL|LLWU_F2_WUF15_SHIFT|macro|LLWU_F2_WUF15_SHIFT
DECL|LLWU_F2_WUF15_WIDTH|macro|LLWU_F2_WUF15_WIDTH
DECL|LLWU_F2_WUF15|macro|LLWU_F2_WUF15
DECL|LLWU_F2_WUF8_MASK|macro|LLWU_F2_WUF8_MASK
DECL|LLWU_F2_WUF8_SHIFT|macro|LLWU_F2_WUF8_SHIFT
DECL|LLWU_F2_WUF8_WIDTH|macro|LLWU_F2_WUF8_WIDTH
DECL|LLWU_F2_WUF8|macro|LLWU_F2_WUF8
DECL|LLWU_F2_WUF9_MASK|macro|LLWU_F2_WUF9_MASK
DECL|LLWU_F2_WUF9_SHIFT|macro|LLWU_F2_WUF9_SHIFT
DECL|LLWU_F2_WUF9_WIDTH|macro|LLWU_F2_WUF9_WIDTH
DECL|LLWU_F2_WUF9|macro|LLWU_F2_WUF9
DECL|LLWU_F2|macro|LLWU_F2
DECL|LLWU_F3_MWUF0_MASK|macro|LLWU_F3_MWUF0_MASK
DECL|LLWU_F3_MWUF0_SHIFT|macro|LLWU_F3_MWUF0_SHIFT
DECL|LLWU_F3_MWUF0_WIDTH|macro|LLWU_F3_MWUF0_WIDTH
DECL|LLWU_F3_MWUF0|macro|LLWU_F3_MWUF0
DECL|LLWU_F3_MWUF1_MASK|macro|LLWU_F3_MWUF1_MASK
DECL|LLWU_F3_MWUF1_SHIFT|macro|LLWU_F3_MWUF1_SHIFT
DECL|LLWU_F3_MWUF1_WIDTH|macro|LLWU_F3_MWUF1_WIDTH
DECL|LLWU_F3_MWUF1|macro|LLWU_F3_MWUF1
DECL|LLWU_F3_MWUF2_MASK|macro|LLWU_F3_MWUF2_MASK
DECL|LLWU_F3_MWUF2_SHIFT|macro|LLWU_F3_MWUF2_SHIFT
DECL|LLWU_F3_MWUF2_WIDTH|macro|LLWU_F3_MWUF2_WIDTH
DECL|LLWU_F3_MWUF2|macro|LLWU_F3_MWUF2
DECL|LLWU_F3_MWUF3_MASK|macro|LLWU_F3_MWUF3_MASK
DECL|LLWU_F3_MWUF3_SHIFT|macro|LLWU_F3_MWUF3_SHIFT
DECL|LLWU_F3_MWUF3_WIDTH|macro|LLWU_F3_MWUF3_WIDTH
DECL|LLWU_F3_MWUF3|macro|LLWU_F3_MWUF3
DECL|LLWU_F3_MWUF4_MASK|macro|LLWU_F3_MWUF4_MASK
DECL|LLWU_F3_MWUF4_SHIFT|macro|LLWU_F3_MWUF4_SHIFT
DECL|LLWU_F3_MWUF4_WIDTH|macro|LLWU_F3_MWUF4_WIDTH
DECL|LLWU_F3_MWUF4|macro|LLWU_F3_MWUF4
DECL|LLWU_F3_MWUF5_MASK|macro|LLWU_F3_MWUF5_MASK
DECL|LLWU_F3_MWUF5_SHIFT|macro|LLWU_F3_MWUF5_SHIFT
DECL|LLWU_F3_MWUF5_WIDTH|macro|LLWU_F3_MWUF5_WIDTH
DECL|LLWU_F3_MWUF5|macro|LLWU_F3_MWUF5
DECL|LLWU_F3_MWUF6_MASK|macro|LLWU_F3_MWUF6_MASK
DECL|LLWU_F3_MWUF6_SHIFT|macro|LLWU_F3_MWUF6_SHIFT
DECL|LLWU_F3_MWUF6_WIDTH|macro|LLWU_F3_MWUF6_WIDTH
DECL|LLWU_F3_MWUF6|macro|LLWU_F3_MWUF6
DECL|LLWU_F3_MWUF7_MASK|macro|LLWU_F3_MWUF7_MASK
DECL|LLWU_F3_MWUF7_SHIFT|macro|LLWU_F3_MWUF7_SHIFT
DECL|LLWU_F3_MWUF7_WIDTH|macro|LLWU_F3_MWUF7_WIDTH
DECL|LLWU_F3_MWUF7|macro|LLWU_F3_MWUF7
DECL|LLWU_F3_REG|macro|LLWU_F3_REG
DECL|LLWU_F3|macro|LLWU_F3
DECL|LLWU_FILT1_FILTE_MASK|macro|LLWU_FILT1_FILTE_MASK
DECL|LLWU_FILT1_FILTE_SHIFT|macro|LLWU_FILT1_FILTE_SHIFT
DECL|LLWU_FILT1_FILTE_WIDTH|macro|LLWU_FILT1_FILTE_WIDTH
DECL|LLWU_FILT1_FILTE|macro|LLWU_FILT1_FILTE
DECL|LLWU_FILT1_FILTF_MASK|macro|LLWU_FILT1_FILTF_MASK
DECL|LLWU_FILT1_FILTF_SHIFT|macro|LLWU_FILT1_FILTF_SHIFT
DECL|LLWU_FILT1_FILTF_WIDTH|macro|LLWU_FILT1_FILTF_WIDTH
DECL|LLWU_FILT1_FILTF|macro|LLWU_FILT1_FILTF
DECL|LLWU_FILT1_FILTSEL_MASK|macro|LLWU_FILT1_FILTSEL_MASK
DECL|LLWU_FILT1_FILTSEL_SHIFT|macro|LLWU_FILT1_FILTSEL_SHIFT
DECL|LLWU_FILT1_FILTSEL_WIDTH|macro|LLWU_FILT1_FILTSEL_WIDTH
DECL|LLWU_FILT1_FILTSEL|macro|LLWU_FILT1_FILTSEL
DECL|LLWU_FILT1_REG|macro|LLWU_FILT1_REG
DECL|LLWU_FILT1|macro|LLWU_FILT1
DECL|LLWU_FILT2_FILTE_MASK|macro|LLWU_FILT2_FILTE_MASK
DECL|LLWU_FILT2_FILTE_SHIFT|macro|LLWU_FILT2_FILTE_SHIFT
DECL|LLWU_FILT2_FILTE_WIDTH|macro|LLWU_FILT2_FILTE_WIDTH
DECL|LLWU_FILT2_FILTE|macro|LLWU_FILT2_FILTE
DECL|LLWU_FILT2_FILTF_MASK|macro|LLWU_FILT2_FILTF_MASK
DECL|LLWU_FILT2_FILTF_SHIFT|macro|LLWU_FILT2_FILTF_SHIFT
DECL|LLWU_FILT2_FILTF_WIDTH|macro|LLWU_FILT2_FILTF_WIDTH
DECL|LLWU_FILT2_FILTF|macro|LLWU_FILT2_FILTF
DECL|LLWU_FILT2_FILTSEL_MASK|macro|LLWU_FILT2_FILTSEL_MASK
DECL|LLWU_FILT2_FILTSEL_SHIFT|macro|LLWU_FILT2_FILTSEL_SHIFT
DECL|LLWU_FILT2_FILTSEL_WIDTH|macro|LLWU_FILT2_FILTSEL_WIDTH
DECL|LLWU_FILT2_FILTSEL|macro|LLWU_FILT2_FILTSEL
DECL|LLWU_FILT2_REG|macro|LLWU_FILT2_REG
DECL|LLWU_FILT2|macro|LLWU_FILT2
DECL|LLWU_IRQS|macro|LLWU_IRQS
DECL|LLWU_IRQn|enumerator|LLWU_IRQn = 7, /**< Low leakage wakeup Unit */
DECL|LLWU_ME_REG|macro|LLWU_ME_REG
DECL|LLWU_ME_WUME0_MASK|macro|LLWU_ME_WUME0_MASK
DECL|LLWU_ME_WUME0_SHIFT|macro|LLWU_ME_WUME0_SHIFT
DECL|LLWU_ME_WUME0_WIDTH|macro|LLWU_ME_WUME0_WIDTH
DECL|LLWU_ME_WUME0|macro|LLWU_ME_WUME0
DECL|LLWU_ME_WUME1_MASK|macro|LLWU_ME_WUME1_MASK
DECL|LLWU_ME_WUME1_SHIFT|macro|LLWU_ME_WUME1_SHIFT
DECL|LLWU_ME_WUME1_WIDTH|macro|LLWU_ME_WUME1_WIDTH
DECL|LLWU_ME_WUME1|macro|LLWU_ME_WUME1
DECL|LLWU_ME_WUME2_MASK|macro|LLWU_ME_WUME2_MASK
DECL|LLWU_ME_WUME2_SHIFT|macro|LLWU_ME_WUME2_SHIFT
DECL|LLWU_ME_WUME2_WIDTH|macro|LLWU_ME_WUME2_WIDTH
DECL|LLWU_ME_WUME2|macro|LLWU_ME_WUME2
DECL|LLWU_ME_WUME3_MASK|macro|LLWU_ME_WUME3_MASK
DECL|LLWU_ME_WUME3_SHIFT|macro|LLWU_ME_WUME3_SHIFT
DECL|LLWU_ME_WUME3_WIDTH|macro|LLWU_ME_WUME3_WIDTH
DECL|LLWU_ME_WUME3|macro|LLWU_ME_WUME3
DECL|LLWU_ME_WUME4_MASK|macro|LLWU_ME_WUME4_MASK
DECL|LLWU_ME_WUME4_SHIFT|macro|LLWU_ME_WUME4_SHIFT
DECL|LLWU_ME_WUME4_WIDTH|macro|LLWU_ME_WUME4_WIDTH
DECL|LLWU_ME_WUME4|macro|LLWU_ME_WUME4
DECL|LLWU_ME_WUME5_MASK|macro|LLWU_ME_WUME5_MASK
DECL|LLWU_ME_WUME5_SHIFT|macro|LLWU_ME_WUME5_SHIFT
DECL|LLWU_ME_WUME5_WIDTH|macro|LLWU_ME_WUME5_WIDTH
DECL|LLWU_ME_WUME5|macro|LLWU_ME_WUME5
DECL|LLWU_ME_WUME6_MASK|macro|LLWU_ME_WUME6_MASK
DECL|LLWU_ME_WUME6_SHIFT|macro|LLWU_ME_WUME6_SHIFT
DECL|LLWU_ME_WUME6_WIDTH|macro|LLWU_ME_WUME6_WIDTH
DECL|LLWU_ME_WUME6|macro|LLWU_ME_WUME6
DECL|LLWU_ME_WUME7_MASK|macro|LLWU_ME_WUME7_MASK
DECL|LLWU_ME_WUME7_SHIFT|macro|LLWU_ME_WUME7_SHIFT
DECL|LLWU_ME_WUME7_WIDTH|macro|LLWU_ME_WUME7_WIDTH
DECL|LLWU_ME_WUME7|macro|LLWU_ME_WUME7
DECL|LLWU_ME|macro|LLWU_ME
DECL|LLWU_MemMapPtr|typedef|} LLWU_Type, *LLWU_MemMapPtr;
DECL|LLWU_PE1_REG|macro|LLWU_PE1_REG
DECL|LLWU_PE1_WUPE0_MASK|macro|LLWU_PE1_WUPE0_MASK
DECL|LLWU_PE1_WUPE0_SHIFT|macro|LLWU_PE1_WUPE0_SHIFT
DECL|LLWU_PE1_WUPE0_WIDTH|macro|LLWU_PE1_WUPE0_WIDTH
DECL|LLWU_PE1_WUPE0|macro|LLWU_PE1_WUPE0
DECL|LLWU_PE1_WUPE1_MASK|macro|LLWU_PE1_WUPE1_MASK
DECL|LLWU_PE1_WUPE1_SHIFT|macro|LLWU_PE1_WUPE1_SHIFT
DECL|LLWU_PE1_WUPE1_WIDTH|macro|LLWU_PE1_WUPE1_WIDTH
DECL|LLWU_PE1_WUPE1|macro|LLWU_PE1_WUPE1
DECL|LLWU_PE1_WUPE2_MASK|macro|LLWU_PE1_WUPE2_MASK
DECL|LLWU_PE1_WUPE2_SHIFT|macro|LLWU_PE1_WUPE2_SHIFT
DECL|LLWU_PE1_WUPE2_WIDTH|macro|LLWU_PE1_WUPE2_WIDTH
DECL|LLWU_PE1_WUPE2|macro|LLWU_PE1_WUPE2
DECL|LLWU_PE1_WUPE3_MASK|macro|LLWU_PE1_WUPE3_MASK
DECL|LLWU_PE1_WUPE3_SHIFT|macro|LLWU_PE1_WUPE3_SHIFT
DECL|LLWU_PE1_WUPE3_WIDTH|macro|LLWU_PE1_WUPE3_WIDTH
DECL|LLWU_PE1_WUPE3|macro|LLWU_PE1_WUPE3
DECL|LLWU_PE1|macro|LLWU_PE1
DECL|LLWU_PE2_REG|macro|LLWU_PE2_REG
DECL|LLWU_PE2_WUPE4_MASK|macro|LLWU_PE2_WUPE4_MASK
DECL|LLWU_PE2_WUPE4_SHIFT|macro|LLWU_PE2_WUPE4_SHIFT
DECL|LLWU_PE2_WUPE4_WIDTH|macro|LLWU_PE2_WUPE4_WIDTH
DECL|LLWU_PE2_WUPE4|macro|LLWU_PE2_WUPE4
DECL|LLWU_PE2_WUPE5_MASK|macro|LLWU_PE2_WUPE5_MASK
DECL|LLWU_PE2_WUPE5_SHIFT|macro|LLWU_PE2_WUPE5_SHIFT
DECL|LLWU_PE2_WUPE5_WIDTH|macro|LLWU_PE2_WUPE5_WIDTH
DECL|LLWU_PE2_WUPE5|macro|LLWU_PE2_WUPE5
DECL|LLWU_PE2_WUPE6_MASK|macro|LLWU_PE2_WUPE6_MASK
DECL|LLWU_PE2_WUPE6_SHIFT|macro|LLWU_PE2_WUPE6_SHIFT
DECL|LLWU_PE2_WUPE6_WIDTH|macro|LLWU_PE2_WUPE6_WIDTH
DECL|LLWU_PE2_WUPE6|macro|LLWU_PE2_WUPE6
DECL|LLWU_PE2_WUPE7_MASK|macro|LLWU_PE2_WUPE7_MASK
DECL|LLWU_PE2_WUPE7_SHIFT|macro|LLWU_PE2_WUPE7_SHIFT
DECL|LLWU_PE2_WUPE7_WIDTH|macro|LLWU_PE2_WUPE7_WIDTH
DECL|LLWU_PE2_WUPE7|macro|LLWU_PE2_WUPE7
DECL|LLWU_PE2|macro|LLWU_PE2
DECL|LLWU_PE3_REG|macro|LLWU_PE3_REG
DECL|LLWU_PE3_WUPE10_MASK|macro|LLWU_PE3_WUPE10_MASK
DECL|LLWU_PE3_WUPE10_SHIFT|macro|LLWU_PE3_WUPE10_SHIFT
DECL|LLWU_PE3_WUPE10_WIDTH|macro|LLWU_PE3_WUPE10_WIDTH
DECL|LLWU_PE3_WUPE10|macro|LLWU_PE3_WUPE10
DECL|LLWU_PE3_WUPE11_MASK|macro|LLWU_PE3_WUPE11_MASK
DECL|LLWU_PE3_WUPE11_SHIFT|macro|LLWU_PE3_WUPE11_SHIFT
DECL|LLWU_PE3_WUPE11_WIDTH|macro|LLWU_PE3_WUPE11_WIDTH
DECL|LLWU_PE3_WUPE11|macro|LLWU_PE3_WUPE11
DECL|LLWU_PE3_WUPE8_MASK|macro|LLWU_PE3_WUPE8_MASK
DECL|LLWU_PE3_WUPE8_SHIFT|macro|LLWU_PE3_WUPE8_SHIFT
DECL|LLWU_PE3_WUPE8_WIDTH|macro|LLWU_PE3_WUPE8_WIDTH
DECL|LLWU_PE3_WUPE8|macro|LLWU_PE3_WUPE8
DECL|LLWU_PE3_WUPE9_MASK|macro|LLWU_PE3_WUPE9_MASK
DECL|LLWU_PE3_WUPE9_SHIFT|macro|LLWU_PE3_WUPE9_SHIFT
DECL|LLWU_PE3_WUPE9_WIDTH|macro|LLWU_PE3_WUPE9_WIDTH
DECL|LLWU_PE3_WUPE9|macro|LLWU_PE3_WUPE9
DECL|LLWU_PE3|macro|LLWU_PE3
DECL|LLWU_PE4_REG|macro|LLWU_PE4_REG
DECL|LLWU_PE4_WUPE12_MASK|macro|LLWU_PE4_WUPE12_MASK
DECL|LLWU_PE4_WUPE12_SHIFT|macro|LLWU_PE4_WUPE12_SHIFT
DECL|LLWU_PE4_WUPE12_WIDTH|macro|LLWU_PE4_WUPE12_WIDTH
DECL|LLWU_PE4_WUPE12|macro|LLWU_PE4_WUPE12
DECL|LLWU_PE4_WUPE13_MASK|macro|LLWU_PE4_WUPE13_MASK
DECL|LLWU_PE4_WUPE13_SHIFT|macro|LLWU_PE4_WUPE13_SHIFT
DECL|LLWU_PE4_WUPE13_WIDTH|macro|LLWU_PE4_WUPE13_WIDTH
DECL|LLWU_PE4_WUPE13|macro|LLWU_PE4_WUPE13
DECL|LLWU_PE4_WUPE14_MASK|macro|LLWU_PE4_WUPE14_MASK
DECL|LLWU_PE4_WUPE14_SHIFT|macro|LLWU_PE4_WUPE14_SHIFT
DECL|LLWU_PE4_WUPE14_WIDTH|macro|LLWU_PE4_WUPE14_WIDTH
DECL|LLWU_PE4_WUPE14|macro|LLWU_PE4_WUPE14
DECL|LLWU_PE4_WUPE15_MASK|macro|LLWU_PE4_WUPE15_MASK
DECL|LLWU_PE4_WUPE15_SHIFT|macro|LLWU_PE4_WUPE15_SHIFT
DECL|LLWU_PE4_WUPE15_WIDTH|macro|LLWU_PE4_WUPE15_WIDTH
DECL|LLWU_PE4_WUPE15|macro|LLWU_PE4_WUPE15
DECL|LLWU_PE4|macro|LLWU_PE4
DECL|LLWU_Type|typedef|} LLWU_Type, *LLWU_MemMapPtr;
DECL|LLWU|macro|LLWU
DECL|LOCKACCESS|member|__I uint32_t LOCKACCESS; /**< Lock Access Register, offset: 0xFB0 */
DECL|LOCKSTAT|member|__I uint32_t LOCKSTAT; /**< Lock Status Register, offset: 0xFB4 */
DECL|LPPS_CTRL|member|__IO uint32_t LPPS_CTRL; /**< LPPS Control Register, offset: 0x3DC */
DECL|LPTMR0_BASE_PTR|macro|LPTMR0_BASE_PTR
DECL|LPTMR0_BASE|macro|LPTMR0_BASE
DECL|LPTMR0_CMR|macro|LPTMR0_CMR
DECL|LPTMR0_CNR|macro|LPTMR0_CNR
DECL|LPTMR0_CSR|macro|LPTMR0_CSR
DECL|LPTMR0_IRQn|enumerator|LPTMR0_IRQn = 28, /**< LPTMR0 interrupt */
DECL|LPTMR0_PSR|macro|LPTMR0_PSR
DECL|LPTMR0|macro|LPTMR0
DECL|LPTMR_BASE_ADDRS|macro|LPTMR_BASE_ADDRS
DECL|LPTMR_BASE_PTRS|macro|LPTMR_BASE_PTRS
DECL|LPTMR_CMR_COMPARE_MASK|macro|LPTMR_CMR_COMPARE_MASK
DECL|LPTMR_CMR_COMPARE_SHIFT|macro|LPTMR_CMR_COMPARE_SHIFT
DECL|LPTMR_CMR_COMPARE_WIDTH|macro|LPTMR_CMR_COMPARE_WIDTH
DECL|LPTMR_CMR_COMPARE|macro|LPTMR_CMR_COMPARE
DECL|LPTMR_CMR_REG|macro|LPTMR_CMR_REG
DECL|LPTMR_CNR_COUNTER_MASK|macro|LPTMR_CNR_COUNTER_MASK
DECL|LPTMR_CNR_COUNTER_SHIFT|macro|LPTMR_CNR_COUNTER_SHIFT
DECL|LPTMR_CNR_COUNTER_WIDTH|macro|LPTMR_CNR_COUNTER_WIDTH
DECL|LPTMR_CNR_COUNTER|macro|LPTMR_CNR_COUNTER
DECL|LPTMR_CNR_REG|macro|LPTMR_CNR_REG
DECL|LPTMR_CSR_REG|macro|LPTMR_CSR_REG
DECL|LPTMR_CSR_TCF_MASK|macro|LPTMR_CSR_TCF_MASK
DECL|LPTMR_CSR_TCF_SHIFT|macro|LPTMR_CSR_TCF_SHIFT
DECL|LPTMR_CSR_TCF_WIDTH|macro|LPTMR_CSR_TCF_WIDTH
DECL|LPTMR_CSR_TCF|macro|LPTMR_CSR_TCF
DECL|LPTMR_CSR_TEN_MASK|macro|LPTMR_CSR_TEN_MASK
DECL|LPTMR_CSR_TEN_SHIFT|macro|LPTMR_CSR_TEN_SHIFT
DECL|LPTMR_CSR_TEN_WIDTH|macro|LPTMR_CSR_TEN_WIDTH
DECL|LPTMR_CSR_TEN|macro|LPTMR_CSR_TEN
DECL|LPTMR_CSR_TFC_MASK|macro|LPTMR_CSR_TFC_MASK
DECL|LPTMR_CSR_TFC_SHIFT|macro|LPTMR_CSR_TFC_SHIFT
DECL|LPTMR_CSR_TFC_WIDTH|macro|LPTMR_CSR_TFC_WIDTH
DECL|LPTMR_CSR_TFC|macro|LPTMR_CSR_TFC
DECL|LPTMR_CSR_TIE_MASK|macro|LPTMR_CSR_TIE_MASK
DECL|LPTMR_CSR_TIE_SHIFT|macro|LPTMR_CSR_TIE_SHIFT
DECL|LPTMR_CSR_TIE_WIDTH|macro|LPTMR_CSR_TIE_WIDTH
DECL|LPTMR_CSR_TIE|macro|LPTMR_CSR_TIE
DECL|LPTMR_CSR_TMS_MASK|macro|LPTMR_CSR_TMS_MASK
DECL|LPTMR_CSR_TMS_SHIFT|macro|LPTMR_CSR_TMS_SHIFT
DECL|LPTMR_CSR_TMS_WIDTH|macro|LPTMR_CSR_TMS_WIDTH
DECL|LPTMR_CSR_TMS|macro|LPTMR_CSR_TMS
DECL|LPTMR_CSR_TPP_MASK|macro|LPTMR_CSR_TPP_MASK
DECL|LPTMR_CSR_TPP_SHIFT|macro|LPTMR_CSR_TPP_SHIFT
DECL|LPTMR_CSR_TPP_WIDTH|macro|LPTMR_CSR_TPP_WIDTH
DECL|LPTMR_CSR_TPP|macro|LPTMR_CSR_TPP
DECL|LPTMR_CSR_TPS_MASK|macro|LPTMR_CSR_TPS_MASK
DECL|LPTMR_CSR_TPS_SHIFT|macro|LPTMR_CSR_TPS_SHIFT
DECL|LPTMR_CSR_TPS_WIDTH|macro|LPTMR_CSR_TPS_WIDTH
DECL|LPTMR_CSR_TPS|macro|LPTMR_CSR_TPS
DECL|LPTMR_IRQS|macro|LPTMR_IRQS
DECL|LPTMR_MemMapPtr|typedef|} LPTMR_Type, *LPTMR_MemMapPtr;
DECL|LPTMR_PSR_PBYP_MASK|macro|LPTMR_PSR_PBYP_MASK
DECL|LPTMR_PSR_PBYP_SHIFT|macro|LPTMR_PSR_PBYP_SHIFT
DECL|LPTMR_PSR_PBYP_WIDTH|macro|LPTMR_PSR_PBYP_WIDTH
DECL|LPTMR_PSR_PBYP|macro|LPTMR_PSR_PBYP
DECL|LPTMR_PSR_PCS_MASK|macro|LPTMR_PSR_PCS_MASK
DECL|LPTMR_PSR_PCS_SHIFT|macro|LPTMR_PSR_PCS_SHIFT
DECL|LPTMR_PSR_PCS_WIDTH|macro|LPTMR_PSR_PCS_WIDTH
DECL|LPTMR_PSR_PCS|macro|LPTMR_PSR_PCS
DECL|LPTMR_PSR_PRESCALE_MASK|macro|LPTMR_PSR_PRESCALE_MASK
DECL|LPTMR_PSR_PRESCALE_SHIFT|macro|LPTMR_PSR_PRESCALE_SHIFT
DECL|LPTMR_PSR_PRESCALE_WIDTH|macro|LPTMR_PSR_PRESCALE_WIDTH
DECL|LPTMR_PSR_PRESCALE|macro|LPTMR_PSR_PRESCALE
DECL|LPTMR_PSR_REG|macro|LPTMR_PSR_REG
DECL|LPTMR_Type|typedef|} LPTMR_Type, *LPTMR_MemMapPtr;
DECL|LPUART0_BASE_PTR|macro|LPUART0_BASE_PTR
DECL|LPUART0_BASE|macro|LPUART0_BASE
DECL|LPUART0_BAUD|macro|LPUART0_BAUD
DECL|LPUART0_CTRL|macro|LPUART0_CTRL
DECL|LPUART0_DATA|macro|LPUART0_DATA
DECL|LPUART0_IRQn|enumerator|LPUART0_IRQn = 12, /**< LPUART0 status and error */
DECL|LPUART0_MATCH|macro|LPUART0_MATCH
DECL|LPUART0_MODIR|macro|LPUART0_MODIR
DECL|LPUART0_STAT|macro|LPUART0_STAT
DECL|LPUART0|macro|LPUART0
DECL|LPUART_BASE_ADDRS|macro|LPUART_BASE_ADDRS
DECL|LPUART_BASE_PTRS|macro|LPUART_BASE_PTRS
DECL|LPUART_BAUD_BOTHEDGE_MASK|macro|LPUART_BAUD_BOTHEDGE_MASK
DECL|LPUART_BAUD_BOTHEDGE_SHIFT|macro|LPUART_BAUD_BOTHEDGE_SHIFT
DECL|LPUART_BAUD_BOTHEDGE_WIDTH|macro|LPUART_BAUD_BOTHEDGE_WIDTH
DECL|LPUART_BAUD_BOTHEDGE|macro|LPUART_BAUD_BOTHEDGE
DECL|LPUART_BAUD_LBKDIE_MASK|macro|LPUART_BAUD_LBKDIE_MASK
DECL|LPUART_BAUD_LBKDIE_SHIFT|macro|LPUART_BAUD_LBKDIE_SHIFT
DECL|LPUART_BAUD_LBKDIE_WIDTH|macro|LPUART_BAUD_LBKDIE_WIDTH
DECL|LPUART_BAUD_LBKDIE|macro|LPUART_BAUD_LBKDIE
DECL|LPUART_BAUD_M10_MASK|macro|LPUART_BAUD_M10_MASK
DECL|LPUART_BAUD_M10_SHIFT|macro|LPUART_BAUD_M10_SHIFT
DECL|LPUART_BAUD_M10_WIDTH|macro|LPUART_BAUD_M10_WIDTH
DECL|LPUART_BAUD_M10|macro|LPUART_BAUD_M10
DECL|LPUART_BAUD_MAEN1_MASK|macro|LPUART_BAUD_MAEN1_MASK
DECL|LPUART_BAUD_MAEN1_SHIFT|macro|LPUART_BAUD_MAEN1_SHIFT
DECL|LPUART_BAUD_MAEN1_WIDTH|macro|LPUART_BAUD_MAEN1_WIDTH
DECL|LPUART_BAUD_MAEN1|macro|LPUART_BAUD_MAEN1
DECL|LPUART_BAUD_MAEN2_MASK|macro|LPUART_BAUD_MAEN2_MASK
DECL|LPUART_BAUD_MAEN2_SHIFT|macro|LPUART_BAUD_MAEN2_SHIFT
DECL|LPUART_BAUD_MAEN2_WIDTH|macro|LPUART_BAUD_MAEN2_WIDTH
DECL|LPUART_BAUD_MAEN2|macro|LPUART_BAUD_MAEN2
DECL|LPUART_BAUD_MATCFG_MASK|macro|LPUART_BAUD_MATCFG_MASK
DECL|LPUART_BAUD_MATCFG_SHIFT|macro|LPUART_BAUD_MATCFG_SHIFT
DECL|LPUART_BAUD_MATCFG_WIDTH|macro|LPUART_BAUD_MATCFG_WIDTH
DECL|LPUART_BAUD_MATCFG|macro|LPUART_BAUD_MATCFG
DECL|LPUART_BAUD_OSR_MASK|macro|LPUART_BAUD_OSR_MASK
DECL|LPUART_BAUD_OSR_SHIFT|macro|LPUART_BAUD_OSR_SHIFT
DECL|LPUART_BAUD_OSR_WIDTH|macro|LPUART_BAUD_OSR_WIDTH
DECL|LPUART_BAUD_OSR|macro|LPUART_BAUD_OSR
DECL|LPUART_BAUD_RDMAE_MASK|macro|LPUART_BAUD_RDMAE_MASK
DECL|LPUART_BAUD_RDMAE_SHIFT|macro|LPUART_BAUD_RDMAE_SHIFT
DECL|LPUART_BAUD_RDMAE_WIDTH|macro|LPUART_BAUD_RDMAE_WIDTH
DECL|LPUART_BAUD_RDMAE|macro|LPUART_BAUD_RDMAE
DECL|LPUART_BAUD_REG|macro|LPUART_BAUD_REG
DECL|LPUART_BAUD_RESYNCDIS_MASK|macro|LPUART_BAUD_RESYNCDIS_MASK
DECL|LPUART_BAUD_RESYNCDIS_SHIFT|macro|LPUART_BAUD_RESYNCDIS_SHIFT
DECL|LPUART_BAUD_RESYNCDIS_WIDTH|macro|LPUART_BAUD_RESYNCDIS_WIDTH
DECL|LPUART_BAUD_RESYNCDIS|macro|LPUART_BAUD_RESYNCDIS
DECL|LPUART_BAUD_RXEDGIE_MASK|macro|LPUART_BAUD_RXEDGIE_MASK
DECL|LPUART_BAUD_RXEDGIE_SHIFT|macro|LPUART_BAUD_RXEDGIE_SHIFT
DECL|LPUART_BAUD_RXEDGIE_WIDTH|macro|LPUART_BAUD_RXEDGIE_WIDTH
DECL|LPUART_BAUD_RXEDGIE|macro|LPUART_BAUD_RXEDGIE
DECL|LPUART_BAUD_SBNS_MASK|macro|LPUART_BAUD_SBNS_MASK
DECL|LPUART_BAUD_SBNS_SHIFT|macro|LPUART_BAUD_SBNS_SHIFT
DECL|LPUART_BAUD_SBNS_WIDTH|macro|LPUART_BAUD_SBNS_WIDTH
DECL|LPUART_BAUD_SBNS|macro|LPUART_BAUD_SBNS
DECL|LPUART_BAUD_SBR_MASK|macro|LPUART_BAUD_SBR_MASK
DECL|LPUART_BAUD_SBR_SHIFT|macro|LPUART_BAUD_SBR_SHIFT
DECL|LPUART_BAUD_SBR_WIDTH|macro|LPUART_BAUD_SBR_WIDTH
DECL|LPUART_BAUD_SBR|macro|LPUART_BAUD_SBR
DECL|LPUART_BAUD_TDMAE_MASK|macro|LPUART_BAUD_TDMAE_MASK
DECL|LPUART_BAUD_TDMAE_SHIFT|macro|LPUART_BAUD_TDMAE_SHIFT
DECL|LPUART_BAUD_TDMAE_WIDTH|macro|LPUART_BAUD_TDMAE_WIDTH
DECL|LPUART_BAUD_TDMAE|macro|LPUART_BAUD_TDMAE
DECL|LPUART_CTRL_DOZEEN_MASK|macro|LPUART_CTRL_DOZEEN_MASK
DECL|LPUART_CTRL_DOZEEN_SHIFT|macro|LPUART_CTRL_DOZEEN_SHIFT
DECL|LPUART_CTRL_DOZEEN_WIDTH|macro|LPUART_CTRL_DOZEEN_WIDTH
DECL|LPUART_CTRL_DOZEEN|macro|LPUART_CTRL_DOZEEN
DECL|LPUART_CTRL_FEIE_MASK|macro|LPUART_CTRL_FEIE_MASK
DECL|LPUART_CTRL_FEIE_SHIFT|macro|LPUART_CTRL_FEIE_SHIFT
DECL|LPUART_CTRL_FEIE_WIDTH|macro|LPUART_CTRL_FEIE_WIDTH
DECL|LPUART_CTRL_FEIE|macro|LPUART_CTRL_FEIE
DECL|LPUART_CTRL_IDLECFG_MASK|macro|LPUART_CTRL_IDLECFG_MASK
DECL|LPUART_CTRL_IDLECFG_SHIFT|macro|LPUART_CTRL_IDLECFG_SHIFT
DECL|LPUART_CTRL_IDLECFG_WIDTH|macro|LPUART_CTRL_IDLECFG_WIDTH
DECL|LPUART_CTRL_IDLECFG|macro|LPUART_CTRL_IDLECFG
DECL|LPUART_CTRL_ILIE_MASK|macro|LPUART_CTRL_ILIE_MASK
DECL|LPUART_CTRL_ILIE_SHIFT|macro|LPUART_CTRL_ILIE_SHIFT
DECL|LPUART_CTRL_ILIE_WIDTH|macro|LPUART_CTRL_ILIE_WIDTH
DECL|LPUART_CTRL_ILIE|macro|LPUART_CTRL_ILIE
DECL|LPUART_CTRL_ILT_MASK|macro|LPUART_CTRL_ILT_MASK
DECL|LPUART_CTRL_ILT_SHIFT|macro|LPUART_CTRL_ILT_SHIFT
DECL|LPUART_CTRL_ILT_WIDTH|macro|LPUART_CTRL_ILT_WIDTH
DECL|LPUART_CTRL_ILT|macro|LPUART_CTRL_ILT
DECL|LPUART_CTRL_LOOPS_MASK|macro|LPUART_CTRL_LOOPS_MASK
DECL|LPUART_CTRL_LOOPS_SHIFT|macro|LPUART_CTRL_LOOPS_SHIFT
DECL|LPUART_CTRL_LOOPS_WIDTH|macro|LPUART_CTRL_LOOPS_WIDTH
DECL|LPUART_CTRL_LOOPS|macro|LPUART_CTRL_LOOPS
DECL|LPUART_CTRL_MA1IE_MASK|macro|LPUART_CTRL_MA1IE_MASK
DECL|LPUART_CTRL_MA1IE_SHIFT|macro|LPUART_CTRL_MA1IE_SHIFT
DECL|LPUART_CTRL_MA1IE_WIDTH|macro|LPUART_CTRL_MA1IE_WIDTH
DECL|LPUART_CTRL_MA1IE|macro|LPUART_CTRL_MA1IE
DECL|LPUART_CTRL_MA2IE_MASK|macro|LPUART_CTRL_MA2IE_MASK
DECL|LPUART_CTRL_MA2IE_SHIFT|macro|LPUART_CTRL_MA2IE_SHIFT
DECL|LPUART_CTRL_MA2IE_WIDTH|macro|LPUART_CTRL_MA2IE_WIDTH
DECL|LPUART_CTRL_MA2IE|macro|LPUART_CTRL_MA2IE
DECL|LPUART_CTRL_M_MASK|macro|LPUART_CTRL_M_MASK
DECL|LPUART_CTRL_M_SHIFT|macro|LPUART_CTRL_M_SHIFT
DECL|LPUART_CTRL_M_WIDTH|macro|LPUART_CTRL_M_WIDTH
DECL|LPUART_CTRL_M|macro|LPUART_CTRL_M
DECL|LPUART_CTRL_NEIE_MASK|macro|LPUART_CTRL_NEIE_MASK
DECL|LPUART_CTRL_NEIE_SHIFT|macro|LPUART_CTRL_NEIE_SHIFT
DECL|LPUART_CTRL_NEIE_WIDTH|macro|LPUART_CTRL_NEIE_WIDTH
DECL|LPUART_CTRL_NEIE|macro|LPUART_CTRL_NEIE
DECL|LPUART_CTRL_ORIE_MASK|macro|LPUART_CTRL_ORIE_MASK
DECL|LPUART_CTRL_ORIE_SHIFT|macro|LPUART_CTRL_ORIE_SHIFT
DECL|LPUART_CTRL_ORIE_WIDTH|macro|LPUART_CTRL_ORIE_WIDTH
DECL|LPUART_CTRL_ORIE|macro|LPUART_CTRL_ORIE
DECL|LPUART_CTRL_PEIE_MASK|macro|LPUART_CTRL_PEIE_MASK
DECL|LPUART_CTRL_PEIE_SHIFT|macro|LPUART_CTRL_PEIE_SHIFT
DECL|LPUART_CTRL_PEIE_WIDTH|macro|LPUART_CTRL_PEIE_WIDTH
DECL|LPUART_CTRL_PEIE|macro|LPUART_CTRL_PEIE
DECL|LPUART_CTRL_PE_MASK|macro|LPUART_CTRL_PE_MASK
DECL|LPUART_CTRL_PE_SHIFT|macro|LPUART_CTRL_PE_SHIFT
DECL|LPUART_CTRL_PE_WIDTH|macro|LPUART_CTRL_PE_WIDTH
DECL|LPUART_CTRL_PE|macro|LPUART_CTRL_PE
DECL|LPUART_CTRL_PT_MASK|macro|LPUART_CTRL_PT_MASK
DECL|LPUART_CTRL_PT_SHIFT|macro|LPUART_CTRL_PT_SHIFT
DECL|LPUART_CTRL_PT_WIDTH|macro|LPUART_CTRL_PT_WIDTH
DECL|LPUART_CTRL_PT|macro|LPUART_CTRL_PT
DECL|LPUART_CTRL_R8T9_MASK|macro|LPUART_CTRL_R8T9_MASK
DECL|LPUART_CTRL_R8T9_SHIFT|macro|LPUART_CTRL_R8T9_SHIFT
DECL|LPUART_CTRL_R8T9_WIDTH|macro|LPUART_CTRL_R8T9_WIDTH
DECL|LPUART_CTRL_R8T9|macro|LPUART_CTRL_R8T9
DECL|LPUART_CTRL_R9T8_MASK|macro|LPUART_CTRL_R9T8_MASK
DECL|LPUART_CTRL_R9T8_SHIFT|macro|LPUART_CTRL_R9T8_SHIFT
DECL|LPUART_CTRL_R9T8_WIDTH|macro|LPUART_CTRL_R9T8_WIDTH
DECL|LPUART_CTRL_R9T8|macro|LPUART_CTRL_R9T8
DECL|LPUART_CTRL_REG|macro|LPUART_CTRL_REG
DECL|LPUART_CTRL_RE_MASK|macro|LPUART_CTRL_RE_MASK
DECL|LPUART_CTRL_RE_SHIFT|macro|LPUART_CTRL_RE_SHIFT
DECL|LPUART_CTRL_RE_WIDTH|macro|LPUART_CTRL_RE_WIDTH
DECL|LPUART_CTRL_RE|macro|LPUART_CTRL_RE
DECL|LPUART_CTRL_RIE_MASK|macro|LPUART_CTRL_RIE_MASK
DECL|LPUART_CTRL_RIE_SHIFT|macro|LPUART_CTRL_RIE_SHIFT
DECL|LPUART_CTRL_RIE_WIDTH|macro|LPUART_CTRL_RIE_WIDTH
DECL|LPUART_CTRL_RIE|macro|LPUART_CTRL_RIE
DECL|LPUART_CTRL_RSRC_MASK|macro|LPUART_CTRL_RSRC_MASK
DECL|LPUART_CTRL_RSRC_SHIFT|macro|LPUART_CTRL_RSRC_SHIFT
DECL|LPUART_CTRL_RSRC_WIDTH|macro|LPUART_CTRL_RSRC_WIDTH
DECL|LPUART_CTRL_RSRC|macro|LPUART_CTRL_RSRC
DECL|LPUART_CTRL_RWU_MASK|macro|LPUART_CTRL_RWU_MASK
DECL|LPUART_CTRL_RWU_SHIFT|macro|LPUART_CTRL_RWU_SHIFT
DECL|LPUART_CTRL_RWU_WIDTH|macro|LPUART_CTRL_RWU_WIDTH
DECL|LPUART_CTRL_RWU|macro|LPUART_CTRL_RWU
DECL|LPUART_CTRL_SBK_MASK|macro|LPUART_CTRL_SBK_MASK
DECL|LPUART_CTRL_SBK_SHIFT|macro|LPUART_CTRL_SBK_SHIFT
DECL|LPUART_CTRL_SBK_WIDTH|macro|LPUART_CTRL_SBK_WIDTH
DECL|LPUART_CTRL_SBK|macro|LPUART_CTRL_SBK
DECL|LPUART_CTRL_TCIE_MASK|macro|LPUART_CTRL_TCIE_MASK
DECL|LPUART_CTRL_TCIE_SHIFT|macro|LPUART_CTRL_TCIE_SHIFT
DECL|LPUART_CTRL_TCIE_WIDTH|macro|LPUART_CTRL_TCIE_WIDTH
DECL|LPUART_CTRL_TCIE|macro|LPUART_CTRL_TCIE
DECL|LPUART_CTRL_TE_MASK|macro|LPUART_CTRL_TE_MASK
DECL|LPUART_CTRL_TE_SHIFT|macro|LPUART_CTRL_TE_SHIFT
DECL|LPUART_CTRL_TE_WIDTH|macro|LPUART_CTRL_TE_WIDTH
DECL|LPUART_CTRL_TE|macro|LPUART_CTRL_TE
DECL|LPUART_CTRL_TIE_MASK|macro|LPUART_CTRL_TIE_MASK
DECL|LPUART_CTRL_TIE_SHIFT|macro|LPUART_CTRL_TIE_SHIFT
DECL|LPUART_CTRL_TIE_WIDTH|macro|LPUART_CTRL_TIE_WIDTH
DECL|LPUART_CTRL_TIE|macro|LPUART_CTRL_TIE
DECL|LPUART_CTRL_TXDIR_MASK|macro|LPUART_CTRL_TXDIR_MASK
DECL|LPUART_CTRL_TXDIR_SHIFT|macro|LPUART_CTRL_TXDIR_SHIFT
DECL|LPUART_CTRL_TXDIR_WIDTH|macro|LPUART_CTRL_TXDIR_WIDTH
DECL|LPUART_CTRL_TXDIR|macro|LPUART_CTRL_TXDIR
DECL|LPUART_CTRL_TXINV_MASK|macro|LPUART_CTRL_TXINV_MASK
DECL|LPUART_CTRL_TXINV_SHIFT|macro|LPUART_CTRL_TXINV_SHIFT
DECL|LPUART_CTRL_TXINV_WIDTH|macro|LPUART_CTRL_TXINV_WIDTH
DECL|LPUART_CTRL_TXINV|macro|LPUART_CTRL_TXINV
DECL|LPUART_CTRL_WAKE_MASK|macro|LPUART_CTRL_WAKE_MASK
DECL|LPUART_CTRL_WAKE_SHIFT|macro|LPUART_CTRL_WAKE_SHIFT
DECL|LPUART_CTRL_WAKE_WIDTH|macro|LPUART_CTRL_WAKE_WIDTH
DECL|LPUART_CTRL_WAKE|macro|LPUART_CTRL_WAKE
DECL|LPUART_DATA_FRETSC_MASK|macro|LPUART_DATA_FRETSC_MASK
DECL|LPUART_DATA_FRETSC_SHIFT|macro|LPUART_DATA_FRETSC_SHIFT
DECL|LPUART_DATA_FRETSC_WIDTH|macro|LPUART_DATA_FRETSC_WIDTH
DECL|LPUART_DATA_FRETSC|macro|LPUART_DATA_FRETSC
DECL|LPUART_DATA_IDLINE_MASK|macro|LPUART_DATA_IDLINE_MASK
DECL|LPUART_DATA_IDLINE_SHIFT|macro|LPUART_DATA_IDLINE_SHIFT
DECL|LPUART_DATA_IDLINE_WIDTH|macro|LPUART_DATA_IDLINE_WIDTH
DECL|LPUART_DATA_IDLINE|macro|LPUART_DATA_IDLINE
DECL|LPUART_DATA_NOISY_MASK|macro|LPUART_DATA_NOISY_MASK
DECL|LPUART_DATA_NOISY_SHIFT|macro|LPUART_DATA_NOISY_SHIFT
DECL|LPUART_DATA_NOISY_WIDTH|macro|LPUART_DATA_NOISY_WIDTH
DECL|LPUART_DATA_NOISY|macro|LPUART_DATA_NOISY
DECL|LPUART_DATA_PARITYE_MASK|macro|LPUART_DATA_PARITYE_MASK
DECL|LPUART_DATA_PARITYE_SHIFT|macro|LPUART_DATA_PARITYE_SHIFT
DECL|LPUART_DATA_PARITYE_WIDTH|macro|LPUART_DATA_PARITYE_WIDTH
DECL|LPUART_DATA_PARITYE|macro|LPUART_DATA_PARITYE
DECL|LPUART_DATA_R0T0_MASK|macro|LPUART_DATA_R0T0_MASK
DECL|LPUART_DATA_R0T0_SHIFT|macro|LPUART_DATA_R0T0_SHIFT
DECL|LPUART_DATA_R0T0_WIDTH|macro|LPUART_DATA_R0T0_WIDTH
DECL|LPUART_DATA_R0T0|macro|LPUART_DATA_R0T0
DECL|LPUART_DATA_R1T1_MASK|macro|LPUART_DATA_R1T1_MASK
DECL|LPUART_DATA_R1T1_SHIFT|macro|LPUART_DATA_R1T1_SHIFT
DECL|LPUART_DATA_R1T1_WIDTH|macro|LPUART_DATA_R1T1_WIDTH
DECL|LPUART_DATA_R1T1|macro|LPUART_DATA_R1T1
DECL|LPUART_DATA_R2T2_MASK|macro|LPUART_DATA_R2T2_MASK
DECL|LPUART_DATA_R2T2_SHIFT|macro|LPUART_DATA_R2T2_SHIFT
DECL|LPUART_DATA_R2T2_WIDTH|macro|LPUART_DATA_R2T2_WIDTH
DECL|LPUART_DATA_R2T2|macro|LPUART_DATA_R2T2
DECL|LPUART_DATA_R3T3_MASK|macro|LPUART_DATA_R3T3_MASK
DECL|LPUART_DATA_R3T3_SHIFT|macro|LPUART_DATA_R3T3_SHIFT
DECL|LPUART_DATA_R3T3_WIDTH|macro|LPUART_DATA_R3T3_WIDTH
DECL|LPUART_DATA_R3T3|macro|LPUART_DATA_R3T3
DECL|LPUART_DATA_R4T4_MASK|macro|LPUART_DATA_R4T4_MASK
DECL|LPUART_DATA_R4T4_SHIFT|macro|LPUART_DATA_R4T4_SHIFT
DECL|LPUART_DATA_R4T4_WIDTH|macro|LPUART_DATA_R4T4_WIDTH
DECL|LPUART_DATA_R4T4|macro|LPUART_DATA_R4T4
DECL|LPUART_DATA_R5T5_MASK|macro|LPUART_DATA_R5T5_MASK
DECL|LPUART_DATA_R5T5_SHIFT|macro|LPUART_DATA_R5T5_SHIFT
DECL|LPUART_DATA_R5T5_WIDTH|macro|LPUART_DATA_R5T5_WIDTH
DECL|LPUART_DATA_R5T5|macro|LPUART_DATA_R5T5
DECL|LPUART_DATA_R6T6_MASK|macro|LPUART_DATA_R6T6_MASK
DECL|LPUART_DATA_R6T6_SHIFT|macro|LPUART_DATA_R6T6_SHIFT
DECL|LPUART_DATA_R6T6_WIDTH|macro|LPUART_DATA_R6T6_WIDTH
DECL|LPUART_DATA_R6T6|macro|LPUART_DATA_R6T6
DECL|LPUART_DATA_R7T7_MASK|macro|LPUART_DATA_R7T7_MASK
DECL|LPUART_DATA_R7T7_SHIFT|macro|LPUART_DATA_R7T7_SHIFT
DECL|LPUART_DATA_R7T7_WIDTH|macro|LPUART_DATA_R7T7_WIDTH
DECL|LPUART_DATA_R7T7|macro|LPUART_DATA_R7T7
DECL|LPUART_DATA_R8T8_MASK|macro|LPUART_DATA_R8T8_MASK
DECL|LPUART_DATA_R8T8_SHIFT|macro|LPUART_DATA_R8T8_SHIFT
DECL|LPUART_DATA_R8T8_WIDTH|macro|LPUART_DATA_R8T8_WIDTH
DECL|LPUART_DATA_R8T8|macro|LPUART_DATA_R8T8
DECL|LPUART_DATA_R9T9_MASK|macro|LPUART_DATA_R9T9_MASK
DECL|LPUART_DATA_R9T9_SHIFT|macro|LPUART_DATA_R9T9_SHIFT
DECL|LPUART_DATA_R9T9_WIDTH|macro|LPUART_DATA_R9T9_WIDTH
DECL|LPUART_DATA_R9T9|macro|LPUART_DATA_R9T9
DECL|LPUART_DATA_REG|macro|LPUART_DATA_REG
DECL|LPUART_DATA_RXEMPT_MASK|macro|LPUART_DATA_RXEMPT_MASK
DECL|LPUART_DATA_RXEMPT_SHIFT|macro|LPUART_DATA_RXEMPT_SHIFT
DECL|LPUART_DATA_RXEMPT_WIDTH|macro|LPUART_DATA_RXEMPT_WIDTH
DECL|LPUART_DATA_RXEMPT|macro|LPUART_DATA_RXEMPT
DECL|LPUART_ERR_IRQS|macro|LPUART_ERR_IRQS
DECL|LPUART_MATCH_MA1_MASK|macro|LPUART_MATCH_MA1_MASK
DECL|LPUART_MATCH_MA1_SHIFT|macro|LPUART_MATCH_MA1_SHIFT
DECL|LPUART_MATCH_MA1_WIDTH|macro|LPUART_MATCH_MA1_WIDTH
DECL|LPUART_MATCH_MA1|macro|LPUART_MATCH_MA1
DECL|LPUART_MATCH_MA2_MASK|macro|LPUART_MATCH_MA2_MASK
DECL|LPUART_MATCH_MA2_SHIFT|macro|LPUART_MATCH_MA2_SHIFT
DECL|LPUART_MATCH_MA2_WIDTH|macro|LPUART_MATCH_MA2_WIDTH
DECL|LPUART_MATCH_MA2|macro|LPUART_MATCH_MA2
DECL|LPUART_MATCH_REG|macro|LPUART_MATCH_REG
DECL|LPUART_MODIR_IREN_MASK|macro|LPUART_MODIR_IREN_MASK
DECL|LPUART_MODIR_IREN_SHIFT|macro|LPUART_MODIR_IREN_SHIFT
DECL|LPUART_MODIR_IREN_WIDTH|macro|LPUART_MODIR_IREN_WIDTH
DECL|LPUART_MODIR_IREN|macro|LPUART_MODIR_IREN
DECL|LPUART_MODIR_REG|macro|LPUART_MODIR_REG
DECL|LPUART_MODIR_RXRTSE_MASK|macro|LPUART_MODIR_RXRTSE_MASK
DECL|LPUART_MODIR_RXRTSE_SHIFT|macro|LPUART_MODIR_RXRTSE_SHIFT
DECL|LPUART_MODIR_RXRTSE_WIDTH|macro|LPUART_MODIR_RXRTSE_WIDTH
DECL|LPUART_MODIR_RXRTSE|macro|LPUART_MODIR_RXRTSE
DECL|LPUART_MODIR_TNP_MASK|macro|LPUART_MODIR_TNP_MASK
DECL|LPUART_MODIR_TNP_SHIFT|macro|LPUART_MODIR_TNP_SHIFT
DECL|LPUART_MODIR_TNP_WIDTH|macro|LPUART_MODIR_TNP_WIDTH
DECL|LPUART_MODIR_TNP|macro|LPUART_MODIR_TNP
DECL|LPUART_MODIR_TXCTSC_MASK|macro|LPUART_MODIR_TXCTSC_MASK
DECL|LPUART_MODIR_TXCTSC_SHIFT|macro|LPUART_MODIR_TXCTSC_SHIFT
DECL|LPUART_MODIR_TXCTSC_WIDTH|macro|LPUART_MODIR_TXCTSC_WIDTH
DECL|LPUART_MODIR_TXCTSC|macro|LPUART_MODIR_TXCTSC
DECL|LPUART_MODIR_TXCTSE_MASK|macro|LPUART_MODIR_TXCTSE_MASK
DECL|LPUART_MODIR_TXCTSE_SHIFT|macro|LPUART_MODIR_TXCTSE_SHIFT
DECL|LPUART_MODIR_TXCTSE_WIDTH|macro|LPUART_MODIR_TXCTSE_WIDTH
DECL|LPUART_MODIR_TXCTSE|macro|LPUART_MODIR_TXCTSE
DECL|LPUART_MODIR_TXCTSSRC_MASK|macro|LPUART_MODIR_TXCTSSRC_MASK
DECL|LPUART_MODIR_TXCTSSRC_SHIFT|macro|LPUART_MODIR_TXCTSSRC_SHIFT
DECL|LPUART_MODIR_TXCTSSRC_WIDTH|macro|LPUART_MODIR_TXCTSSRC_WIDTH
DECL|LPUART_MODIR_TXCTSSRC|macro|LPUART_MODIR_TXCTSSRC
DECL|LPUART_MODIR_TXRTSE_MASK|macro|LPUART_MODIR_TXRTSE_MASK
DECL|LPUART_MODIR_TXRTSE_SHIFT|macro|LPUART_MODIR_TXRTSE_SHIFT
DECL|LPUART_MODIR_TXRTSE_WIDTH|macro|LPUART_MODIR_TXRTSE_WIDTH
DECL|LPUART_MODIR_TXRTSE|macro|LPUART_MODIR_TXRTSE
DECL|LPUART_MODIR_TXRTSPOL_MASK|macro|LPUART_MODIR_TXRTSPOL_MASK
DECL|LPUART_MODIR_TXRTSPOL_SHIFT|macro|LPUART_MODIR_TXRTSPOL_SHIFT
DECL|LPUART_MODIR_TXRTSPOL_WIDTH|macro|LPUART_MODIR_TXRTSPOL_WIDTH
DECL|LPUART_MODIR_TXRTSPOL|macro|LPUART_MODIR_TXRTSPOL
DECL|LPUART_MemMapPtr|typedef|} LPUART_Type, *LPUART_MemMapPtr;
DECL|LPUART_RX_TX_IRQS|macro|LPUART_RX_TX_IRQS
DECL|LPUART_STAT_BRK13_MASK|macro|LPUART_STAT_BRK13_MASK
DECL|LPUART_STAT_BRK13_SHIFT|macro|LPUART_STAT_BRK13_SHIFT
DECL|LPUART_STAT_BRK13_WIDTH|macro|LPUART_STAT_BRK13_WIDTH
DECL|LPUART_STAT_BRK13|macro|LPUART_STAT_BRK13
DECL|LPUART_STAT_FE_MASK|macro|LPUART_STAT_FE_MASK
DECL|LPUART_STAT_FE_SHIFT|macro|LPUART_STAT_FE_SHIFT
DECL|LPUART_STAT_FE_WIDTH|macro|LPUART_STAT_FE_WIDTH
DECL|LPUART_STAT_FE|macro|LPUART_STAT_FE
DECL|LPUART_STAT_IDLE_MASK|macro|LPUART_STAT_IDLE_MASK
DECL|LPUART_STAT_IDLE_SHIFT|macro|LPUART_STAT_IDLE_SHIFT
DECL|LPUART_STAT_IDLE_WIDTH|macro|LPUART_STAT_IDLE_WIDTH
DECL|LPUART_STAT_IDLE|macro|LPUART_STAT_IDLE
DECL|LPUART_STAT_LBKDE_MASK|macro|LPUART_STAT_LBKDE_MASK
DECL|LPUART_STAT_LBKDE_SHIFT|macro|LPUART_STAT_LBKDE_SHIFT
DECL|LPUART_STAT_LBKDE_WIDTH|macro|LPUART_STAT_LBKDE_WIDTH
DECL|LPUART_STAT_LBKDE|macro|LPUART_STAT_LBKDE
DECL|LPUART_STAT_LBKDIF_MASK|macro|LPUART_STAT_LBKDIF_MASK
DECL|LPUART_STAT_LBKDIF_SHIFT|macro|LPUART_STAT_LBKDIF_SHIFT
DECL|LPUART_STAT_LBKDIF_WIDTH|macro|LPUART_STAT_LBKDIF_WIDTH
DECL|LPUART_STAT_LBKDIF|macro|LPUART_STAT_LBKDIF
DECL|LPUART_STAT_MA1F_MASK|macro|LPUART_STAT_MA1F_MASK
DECL|LPUART_STAT_MA1F_SHIFT|macro|LPUART_STAT_MA1F_SHIFT
DECL|LPUART_STAT_MA1F_WIDTH|macro|LPUART_STAT_MA1F_WIDTH
DECL|LPUART_STAT_MA1F|macro|LPUART_STAT_MA1F
DECL|LPUART_STAT_MA2F_MASK|macro|LPUART_STAT_MA2F_MASK
DECL|LPUART_STAT_MA2F_SHIFT|macro|LPUART_STAT_MA2F_SHIFT
DECL|LPUART_STAT_MA2F_WIDTH|macro|LPUART_STAT_MA2F_WIDTH
DECL|LPUART_STAT_MA2F|macro|LPUART_STAT_MA2F
DECL|LPUART_STAT_MSBF_MASK|macro|LPUART_STAT_MSBF_MASK
DECL|LPUART_STAT_MSBF_SHIFT|macro|LPUART_STAT_MSBF_SHIFT
DECL|LPUART_STAT_MSBF_WIDTH|macro|LPUART_STAT_MSBF_WIDTH
DECL|LPUART_STAT_MSBF|macro|LPUART_STAT_MSBF
DECL|LPUART_STAT_NF_MASK|macro|LPUART_STAT_NF_MASK
DECL|LPUART_STAT_NF_SHIFT|macro|LPUART_STAT_NF_SHIFT
DECL|LPUART_STAT_NF_WIDTH|macro|LPUART_STAT_NF_WIDTH
DECL|LPUART_STAT_NF|macro|LPUART_STAT_NF
DECL|LPUART_STAT_OR_MASK|macro|LPUART_STAT_OR_MASK
DECL|LPUART_STAT_OR_SHIFT|macro|LPUART_STAT_OR_SHIFT
DECL|LPUART_STAT_OR_WIDTH|macro|LPUART_STAT_OR_WIDTH
DECL|LPUART_STAT_OR|macro|LPUART_STAT_OR
DECL|LPUART_STAT_PF_MASK|macro|LPUART_STAT_PF_MASK
DECL|LPUART_STAT_PF_SHIFT|macro|LPUART_STAT_PF_SHIFT
DECL|LPUART_STAT_PF_WIDTH|macro|LPUART_STAT_PF_WIDTH
DECL|LPUART_STAT_PF|macro|LPUART_STAT_PF
DECL|LPUART_STAT_RAF_MASK|macro|LPUART_STAT_RAF_MASK
DECL|LPUART_STAT_RAF_SHIFT|macro|LPUART_STAT_RAF_SHIFT
DECL|LPUART_STAT_RAF_WIDTH|macro|LPUART_STAT_RAF_WIDTH
DECL|LPUART_STAT_RAF|macro|LPUART_STAT_RAF
DECL|LPUART_STAT_RDRF_MASK|macro|LPUART_STAT_RDRF_MASK
DECL|LPUART_STAT_RDRF_SHIFT|macro|LPUART_STAT_RDRF_SHIFT
DECL|LPUART_STAT_RDRF_WIDTH|macro|LPUART_STAT_RDRF_WIDTH
DECL|LPUART_STAT_RDRF|macro|LPUART_STAT_RDRF
DECL|LPUART_STAT_REG|macro|LPUART_STAT_REG
DECL|LPUART_STAT_RWUID_MASK|macro|LPUART_STAT_RWUID_MASK
DECL|LPUART_STAT_RWUID_SHIFT|macro|LPUART_STAT_RWUID_SHIFT
DECL|LPUART_STAT_RWUID_WIDTH|macro|LPUART_STAT_RWUID_WIDTH
DECL|LPUART_STAT_RWUID|macro|LPUART_STAT_RWUID
DECL|LPUART_STAT_RXEDGIF_MASK|macro|LPUART_STAT_RXEDGIF_MASK
DECL|LPUART_STAT_RXEDGIF_SHIFT|macro|LPUART_STAT_RXEDGIF_SHIFT
DECL|LPUART_STAT_RXEDGIF_WIDTH|macro|LPUART_STAT_RXEDGIF_WIDTH
DECL|LPUART_STAT_RXEDGIF|macro|LPUART_STAT_RXEDGIF
DECL|LPUART_STAT_RXINV_MASK|macro|LPUART_STAT_RXINV_MASK
DECL|LPUART_STAT_RXINV_SHIFT|macro|LPUART_STAT_RXINV_SHIFT
DECL|LPUART_STAT_RXINV_WIDTH|macro|LPUART_STAT_RXINV_WIDTH
DECL|LPUART_STAT_RXINV|macro|LPUART_STAT_RXINV
DECL|LPUART_STAT_TC_MASK|macro|LPUART_STAT_TC_MASK
DECL|LPUART_STAT_TC_SHIFT|macro|LPUART_STAT_TC_SHIFT
DECL|LPUART_STAT_TC_WIDTH|macro|LPUART_STAT_TC_WIDTH
DECL|LPUART_STAT_TC|macro|LPUART_STAT_TC
DECL|LPUART_STAT_TDRE_MASK|macro|LPUART_STAT_TDRE_MASK
DECL|LPUART_STAT_TDRE_SHIFT|macro|LPUART_STAT_TDRE_SHIFT
DECL|LPUART_STAT_TDRE_WIDTH|macro|LPUART_STAT_TDRE_WIDTH
DECL|LPUART_STAT_TDRE|macro|LPUART_STAT_TDRE
DECL|LPUART_Type|typedef|} LPUART_Type, *LPUART_MemMapPtr;
DECL|LQI_AND_RSSI|member|__I uint32_t LQI_AND_RSSI; /**< LQI AND RSSI, offset: 0x2C */
DECL|LR|member|__IO uint32_t LR; /**< RTC Lock Register, offset: 0x18 */
DECL|LTC0_BASE_PTR|macro|LTC0_BASE_PTR
DECL|LTC0_BASE|macro|LTC0_BASE
DECL|LTC0_CTX|macro|LTC0_CTX
DECL|LTC0_IRQn|enumerator|LTC0_IRQn = 23, /**< LTC0 interrupt */
DECL|LTC0_KEY|macro|LTC0_KEY
DECL|LTC0|macro|LTC0
DECL|LTC_AADSZ_AADSZ_MASK|macro|LTC_AADSZ_AADSZ_MASK
DECL|LTC_AADSZ_AADSZ_SHIFT|macro|LTC_AADSZ_AADSZ_SHIFT
DECL|LTC_AADSZ_AADSZ_WIDTH|macro|LTC_AADSZ_AADSZ_WIDTH
DECL|LTC_AADSZ_AADSZ|macro|LTC_AADSZ_AADSZ
DECL|LTC_AADSZ_AL_MASK|macro|LTC_AADSZ_AL_MASK
DECL|LTC_AADSZ_AL_SHIFT|macro|LTC_AADSZ_AL_SHIFT
DECL|LTC_AADSZ_AL_WIDTH|macro|LTC_AADSZ_AL_WIDTH
DECL|LTC_AADSZ_AL|macro|LTC_AADSZ_AL
DECL|LTC_AADSZ_REG|macro|LTC_AADSZ_REG
DECL|LTC_AADSZ|macro|LTC_AADSZ
DECL|LTC_BASE_ADDRS|macro|LTC_BASE_ADDRS
DECL|LTC_BASE_PTRS|macro|LTC_BASE_PTRS
DECL|LTC_CHAVID_AESREV_MASK|macro|LTC_CHAVID_AESREV_MASK
DECL|LTC_CHAVID_AESREV_SHIFT|macro|LTC_CHAVID_AESREV_SHIFT
DECL|LTC_CHAVID_AESREV_WIDTH|macro|LTC_CHAVID_AESREV_WIDTH
DECL|LTC_CHAVID_AESREV|macro|LTC_CHAVID_AESREV
DECL|LTC_CHAVID_AESVID_MASK|macro|LTC_CHAVID_AESVID_MASK
DECL|LTC_CHAVID_AESVID_SHIFT|macro|LTC_CHAVID_AESVID_SHIFT
DECL|LTC_CHAVID_AESVID_WIDTH|macro|LTC_CHAVID_AESVID_WIDTH
DECL|LTC_CHAVID_AESVID|macro|LTC_CHAVID_AESVID
DECL|LTC_CHAVID_REG|macro|LTC_CHAVID_REG
DECL|LTC_CHAVID|macro|LTC_CHAVID
DECL|LTC_COM_AES_MASK|macro|LTC_COM_AES_MASK
DECL|LTC_COM_AES_SHIFT|macro|LTC_COM_AES_SHIFT
DECL|LTC_COM_AES_WIDTH|macro|LTC_COM_AES_WIDTH
DECL|LTC_COM_AES|macro|LTC_COM_AES
DECL|LTC_COM_ALL_MASK|macro|LTC_COM_ALL_MASK
DECL|LTC_COM_ALL_SHIFT|macro|LTC_COM_ALL_SHIFT
DECL|LTC_COM_ALL_WIDTH|macro|LTC_COM_ALL_WIDTH
DECL|LTC_COM_ALL|macro|LTC_COM_ALL
DECL|LTC_COM_REG|macro|LTC_COM_REG
DECL|LTC_COM|macro|LTC_COM
DECL|LTC_CTL_CIS_MASK|macro|LTC_CTL_CIS_MASK
DECL|LTC_CTL_CIS_SHIFT|macro|LTC_CTL_CIS_SHIFT
DECL|LTC_CTL_CIS_WIDTH|macro|LTC_CTL_CIS_WIDTH
DECL|LTC_CTL_CIS|macro|LTC_CTL_CIS
DECL|LTC_CTL_COS_MASK|macro|LTC_CTL_COS_MASK
DECL|LTC_CTL_COS_SHIFT|macro|LTC_CTL_COS_SHIFT
DECL|LTC_CTL_COS_WIDTH|macro|LTC_CTL_COS_WIDTH
DECL|LTC_CTL_COS|macro|LTC_CTL_COS
DECL|LTC_CTL_IFE_MASK|macro|LTC_CTL_IFE_MASK
DECL|LTC_CTL_IFE_SHIFT|macro|LTC_CTL_IFE_SHIFT
DECL|LTC_CTL_IFE_WIDTH|macro|LTC_CTL_IFE_WIDTH
DECL|LTC_CTL_IFE|macro|LTC_CTL_IFE
DECL|LTC_CTL_IFR_MASK|macro|LTC_CTL_IFR_MASK
DECL|LTC_CTL_IFR_SHIFT|macro|LTC_CTL_IFR_SHIFT
DECL|LTC_CTL_IFR_WIDTH|macro|LTC_CTL_IFR_WIDTH
DECL|LTC_CTL_IFR|macro|LTC_CTL_IFR
DECL|LTC_CTL_IFS_MASK|macro|LTC_CTL_IFS_MASK
DECL|LTC_CTL_IFS_SHIFT|macro|LTC_CTL_IFS_SHIFT
DECL|LTC_CTL_IFS_WIDTH|macro|LTC_CTL_IFS_WIDTH
DECL|LTC_CTL_IFS|macro|LTC_CTL_IFS
DECL|LTC_CTL_IM_MASK|macro|LTC_CTL_IM_MASK
DECL|LTC_CTL_IM_SHIFT|macro|LTC_CTL_IM_SHIFT
DECL|LTC_CTL_IM_WIDTH|macro|LTC_CTL_IM_WIDTH
DECL|LTC_CTL_IM|macro|LTC_CTL_IM
DECL|LTC_CTL_KAL_MASK|macro|LTC_CTL_KAL_MASK
DECL|LTC_CTL_KAL_SHIFT|macro|LTC_CTL_KAL_SHIFT
DECL|LTC_CTL_KAL_WIDTH|macro|LTC_CTL_KAL_WIDTH
DECL|LTC_CTL_KAL|macro|LTC_CTL_KAL
DECL|LTC_CTL_KIS_MASK|macro|LTC_CTL_KIS_MASK
DECL|LTC_CTL_KIS_SHIFT|macro|LTC_CTL_KIS_SHIFT
DECL|LTC_CTL_KIS_WIDTH|macro|LTC_CTL_KIS_WIDTH
DECL|LTC_CTL_KIS|macro|LTC_CTL_KIS
DECL|LTC_CTL_KOS_MASK|macro|LTC_CTL_KOS_MASK
DECL|LTC_CTL_KOS_SHIFT|macro|LTC_CTL_KOS_SHIFT
DECL|LTC_CTL_KOS_WIDTH|macro|LTC_CTL_KOS_WIDTH
DECL|LTC_CTL_KOS|macro|LTC_CTL_KOS
DECL|LTC_CTL_OFE_MASK|macro|LTC_CTL_OFE_MASK
DECL|LTC_CTL_OFE_SHIFT|macro|LTC_CTL_OFE_SHIFT
DECL|LTC_CTL_OFE_WIDTH|macro|LTC_CTL_OFE_WIDTH
DECL|LTC_CTL_OFE|macro|LTC_CTL_OFE
DECL|LTC_CTL_OFR_MASK|macro|LTC_CTL_OFR_MASK
DECL|LTC_CTL_OFR_SHIFT|macro|LTC_CTL_OFR_SHIFT
DECL|LTC_CTL_OFR_WIDTH|macro|LTC_CTL_OFR_WIDTH
DECL|LTC_CTL_OFR|macro|LTC_CTL_OFR
DECL|LTC_CTL_OFS_MASK|macro|LTC_CTL_OFS_MASK
DECL|LTC_CTL_OFS_SHIFT|macro|LTC_CTL_OFS_SHIFT
DECL|LTC_CTL_OFS_WIDTH|macro|LTC_CTL_OFS_WIDTH
DECL|LTC_CTL_OFS|macro|LTC_CTL_OFS
DECL|LTC_CTL_REG|macro|LTC_CTL_REG
DECL|LTC_CTL|macro|LTC_CTL
DECL|LTC_CTX_0|macro|LTC_CTX_0
DECL|LTC_CTX_10|macro|LTC_CTX_10
DECL|LTC_CTX_11|macro|LTC_CTX_11
DECL|LTC_CTX_12|macro|LTC_CTX_12
DECL|LTC_CTX_13|macro|LTC_CTX_13
DECL|LTC_CTX_14|macro|LTC_CTX_14
DECL|LTC_CTX_15|macro|LTC_CTX_15
DECL|LTC_CTX_1|macro|LTC_CTX_1
DECL|LTC_CTX_2|macro|LTC_CTX_2
DECL|LTC_CTX_3|macro|LTC_CTX_3
DECL|LTC_CTX_4|macro|LTC_CTX_4
DECL|LTC_CTX_5|macro|LTC_CTX_5
DECL|LTC_CTX_6|macro|LTC_CTX_6
DECL|LTC_CTX_7|macro|LTC_CTX_7
DECL|LTC_CTX_8|macro|LTC_CTX_8
DECL|LTC_CTX_9|macro|LTC_CTX_9
DECL|LTC_CTX_COUNT|macro|LTC_CTX_COUNT
DECL|LTC_CTX_CTX_MASK|macro|LTC_CTX_CTX_MASK
DECL|LTC_CTX_CTX_SHIFT|macro|LTC_CTX_CTX_SHIFT
DECL|LTC_CTX_CTX_WIDTH|macro|LTC_CTX_CTX_WIDTH
DECL|LTC_CTX_CTX|macro|LTC_CTX_CTX
DECL|LTC_CTX_REG|macro|LTC_CTX_REG
DECL|LTC_CW_CCR_MASK|macro|LTC_CW_CCR_MASK
DECL|LTC_CW_CCR_SHIFT|macro|LTC_CW_CCR_SHIFT
DECL|LTC_CW_CCR_WIDTH|macro|LTC_CW_CCR_WIDTH
DECL|LTC_CW_CCR|macro|LTC_CW_CCR
DECL|LTC_CW_CDS_MASK|macro|LTC_CW_CDS_MASK
DECL|LTC_CW_CDS_SHIFT|macro|LTC_CW_CDS_SHIFT
DECL|LTC_CW_CDS_WIDTH|macro|LTC_CW_CDS_WIDTH
DECL|LTC_CW_CDS|macro|LTC_CW_CDS
DECL|LTC_CW_CICV_MASK|macro|LTC_CW_CICV_MASK
DECL|LTC_CW_CICV_SHIFT|macro|LTC_CW_CICV_SHIFT
DECL|LTC_CW_CICV_WIDTH|macro|LTC_CW_CICV_WIDTH
DECL|LTC_CW_CICV|macro|LTC_CW_CICV
DECL|LTC_CW_CIF_MASK|macro|LTC_CW_CIF_MASK
DECL|LTC_CW_CIF_SHIFT|macro|LTC_CW_CIF_SHIFT
DECL|LTC_CW_CIF_WIDTH|macro|LTC_CW_CIF_WIDTH
DECL|LTC_CW_CIF|macro|LTC_CW_CIF
DECL|LTC_CW_CKR_MASK|macro|LTC_CW_CKR_MASK
DECL|LTC_CW_CKR_SHIFT|macro|LTC_CW_CKR_SHIFT
DECL|LTC_CW_CKR_WIDTH|macro|LTC_CW_CKR_WIDTH
DECL|LTC_CW_CKR|macro|LTC_CW_CKR
DECL|LTC_CW_CM_MASK|macro|LTC_CW_CM_MASK
DECL|LTC_CW_CM_SHIFT|macro|LTC_CW_CM_SHIFT
DECL|LTC_CW_CM_WIDTH|macro|LTC_CW_CM_WIDTH
DECL|LTC_CW_CM|macro|LTC_CW_CM
DECL|LTC_CW_COF_MASK|macro|LTC_CW_COF_MASK
DECL|LTC_CW_COF_SHIFT|macro|LTC_CW_COF_SHIFT
DECL|LTC_CW_COF_WIDTH|macro|LTC_CW_COF_WIDTH
DECL|LTC_CW_COF|macro|LTC_CW_COF
DECL|LTC_CW_REG|macro|LTC_CW_REG
DECL|LTC_CW|macro|LTC_CW
DECL|LTC_DS_DS_MASK|macro|LTC_DS_DS_MASK
DECL|LTC_DS_DS_SHIFT|macro|LTC_DS_DS_SHIFT
DECL|LTC_DS_DS_WIDTH|macro|LTC_DS_DS_WIDTH
DECL|LTC_DS_DS|macro|LTC_DS_DS
DECL|LTC_DS_REG|macro|LTC_DS_REG
DECL|LTC_DS|macro|LTC_DS
DECL|LTC_ESTA_CL1_MASK|macro|LTC_ESTA_CL1_MASK
DECL|LTC_ESTA_CL1_SHIFT|macro|LTC_ESTA_CL1_SHIFT
DECL|LTC_ESTA_CL1_WIDTH|macro|LTC_ESTA_CL1_WIDTH
DECL|LTC_ESTA_CL1|macro|LTC_ESTA_CL1
DECL|LTC_ESTA_ERRID1_MASK|macro|LTC_ESTA_ERRID1_MASK
DECL|LTC_ESTA_ERRID1_SHIFT|macro|LTC_ESTA_ERRID1_SHIFT
DECL|LTC_ESTA_ERRID1_WIDTH|macro|LTC_ESTA_ERRID1_WIDTH
DECL|LTC_ESTA_ERRID1|macro|LTC_ESTA_ERRID1
DECL|LTC_ESTA_REG|macro|LTC_ESTA_REG
DECL|LTC_ESTA|macro|LTC_ESTA
DECL|LTC_FIFOSTA_IFF_MASK|macro|LTC_FIFOSTA_IFF_MASK
DECL|LTC_FIFOSTA_IFF_SHIFT|macro|LTC_FIFOSTA_IFF_SHIFT
DECL|LTC_FIFOSTA_IFF_WIDTH|macro|LTC_FIFOSTA_IFF_WIDTH
DECL|LTC_FIFOSTA_IFF|macro|LTC_FIFOSTA_IFF
DECL|LTC_FIFOSTA_IFL_MASK|macro|LTC_FIFOSTA_IFL_MASK
DECL|LTC_FIFOSTA_IFL_SHIFT|macro|LTC_FIFOSTA_IFL_SHIFT
DECL|LTC_FIFOSTA_IFL_WIDTH|macro|LTC_FIFOSTA_IFL_WIDTH
DECL|LTC_FIFOSTA_IFL|macro|LTC_FIFOSTA_IFL
DECL|LTC_FIFOSTA_OFF_MASK|macro|LTC_FIFOSTA_OFF_MASK
DECL|LTC_FIFOSTA_OFF_SHIFT|macro|LTC_FIFOSTA_OFF_SHIFT
DECL|LTC_FIFOSTA_OFF_WIDTH|macro|LTC_FIFOSTA_OFF_WIDTH
DECL|LTC_FIFOSTA_OFF|macro|LTC_FIFOSTA_OFF
DECL|LTC_FIFOSTA_OFL_MASK|macro|LTC_FIFOSTA_OFL_MASK
DECL|LTC_FIFOSTA_OFL_SHIFT|macro|LTC_FIFOSTA_OFL_SHIFT
DECL|LTC_FIFOSTA_OFL_WIDTH|macro|LTC_FIFOSTA_OFL_WIDTH
DECL|LTC_FIFOSTA_OFL|macro|LTC_FIFOSTA_OFL
DECL|LTC_FIFOSTA_REG|macro|LTC_FIFOSTA_REG
DECL|LTC_FIFOSTA|macro|LTC_FIFOSTA
DECL|LTC_ICVS_ICVS_MASK|macro|LTC_ICVS_ICVS_MASK
DECL|LTC_ICVS_ICVS_SHIFT|macro|LTC_ICVS_ICVS_SHIFT
DECL|LTC_ICVS_ICVS_WIDTH|macro|LTC_ICVS_ICVS_WIDTH
DECL|LTC_ICVS_ICVS|macro|LTC_ICVS_ICVS
DECL|LTC_ICVS_REG|macro|LTC_ICVS_REG
DECL|LTC_ICVS|macro|LTC_ICVS
DECL|LTC_IFIFO_IFIFO_MASK|macro|LTC_IFIFO_IFIFO_MASK
DECL|LTC_IFIFO_IFIFO_SHIFT|macro|LTC_IFIFO_IFIFO_SHIFT
DECL|LTC_IFIFO_IFIFO_WIDTH|macro|LTC_IFIFO_IFIFO_WIDTH
DECL|LTC_IFIFO_IFIFO|macro|LTC_IFIFO_IFIFO
DECL|LTC_IFIFO_REG|macro|LTC_IFIFO_REG
DECL|LTC_IFIFO|macro|LTC_IFIFO
DECL|LTC_IRQS|macro|LTC_IRQS
DECL|LTC_KEY_0|macro|LTC_KEY_0
DECL|LTC_KEY_1|macro|LTC_KEY_1
DECL|LTC_KEY_2|macro|LTC_KEY_2
DECL|LTC_KEY_3|macro|LTC_KEY_3
DECL|LTC_KEY_COUNT|macro|LTC_KEY_COUNT
DECL|LTC_KEY_KEY_MASK|macro|LTC_KEY_KEY_MASK
DECL|LTC_KEY_KEY_SHIFT|macro|LTC_KEY_KEY_SHIFT
DECL|LTC_KEY_KEY_WIDTH|macro|LTC_KEY_KEY_WIDTH
DECL|LTC_KEY_KEY|macro|LTC_KEY_KEY
DECL|LTC_KEY_REG|macro|LTC_KEY_REG
DECL|LTC_KS_KS_MASK|macro|LTC_KS_KS_MASK
DECL|LTC_KS_KS_SHIFT|macro|LTC_KS_KS_SHIFT
DECL|LTC_KS_KS_WIDTH|macro|LTC_KS_KS_WIDTH
DECL|LTC_KS_KS|macro|LTC_KS_KS
DECL|LTC_KS_REG|macro|LTC_KS_REG
DECL|LTC_KS|macro|LTC_KS
DECL|LTC_MD_AAI_MASK|macro|LTC_MD_AAI_MASK
DECL|LTC_MD_AAI_SHIFT|macro|LTC_MD_AAI_SHIFT
DECL|LTC_MD_AAI_WIDTH|macro|LTC_MD_AAI_WIDTH
DECL|LTC_MD_AAI|macro|LTC_MD_AAI
DECL|LTC_MD_ALG_MASK|macro|LTC_MD_ALG_MASK
DECL|LTC_MD_ALG_SHIFT|macro|LTC_MD_ALG_SHIFT
DECL|LTC_MD_ALG_WIDTH|macro|LTC_MD_ALG_WIDTH
DECL|LTC_MD_ALG|macro|LTC_MD_ALG
DECL|LTC_MD_AS_MASK|macro|LTC_MD_AS_MASK
DECL|LTC_MD_AS_SHIFT|macro|LTC_MD_AS_SHIFT
DECL|LTC_MD_AS_WIDTH|macro|LTC_MD_AS_WIDTH
DECL|LTC_MD_AS|macro|LTC_MD_AS
DECL|LTC_MD_ENC_MASK|macro|LTC_MD_ENC_MASK
DECL|LTC_MD_ENC_SHIFT|macro|LTC_MD_ENC_SHIFT
DECL|LTC_MD_ENC_WIDTH|macro|LTC_MD_ENC_WIDTH
DECL|LTC_MD_ENC|macro|LTC_MD_ENC
DECL|LTC_MD_ICV_TEST_MASK|macro|LTC_MD_ICV_TEST_MASK
DECL|LTC_MD_ICV_TEST_SHIFT|macro|LTC_MD_ICV_TEST_SHIFT
DECL|LTC_MD_ICV_TEST_WIDTH|macro|LTC_MD_ICV_TEST_WIDTH
DECL|LTC_MD_ICV_TEST|macro|LTC_MD_ICV_TEST
DECL|LTC_MD_REG|macro|LTC_MD_REG
DECL|LTC_MD|macro|LTC_MD
DECL|LTC_MemMapPtr|typedef|} LTC_Type, *LTC_MemMapPtr;
DECL|LTC_OFIFO_OFIFO_MASK|macro|LTC_OFIFO_OFIFO_MASK
DECL|LTC_OFIFO_OFIFO_SHIFT|macro|LTC_OFIFO_OFIFO_SHIFT
DECL|LTC_OFIFO_OFIFO_WIDTH|macro|LTC_OFIFO_OFIFO_WIDTH
DECL|LTC_OFIFO_OFIFO|macro|LTC_OFIFO_OFIFO
DECL|LTC_OFIFO_REG|macro|LTC_OFIFO_REG
DECL|LTC_OFIFO|macro|LTC_OFIFO
DECL|LTC_STA_AB_MASK|macro|LTC_STA_AB_MASK
DECL|LTC_STA_AB_SHIFT|macro|LTC_STA_AB_SHIFT
DECL|LTC_STA_AB_WIDTH|macro|LTC_STA_AB_WIDTH
DECL|LTC_STA_AB|macro|LTC_STA_AB
DECL|LTC_STA_DI_MASK|macro|LTC_STA_DI_MASK
DECL|LTC_STA_DI_SHIFT|macro|LTC_STA_DI_SHIFT
DECL|LTC_STA_DI_WIDTH|macro|LTC_STA_DI_WIDTH
DECL|LTC_STA_DI|macro|LTC_STA_DI
DECL|LTC_STA_EI_MASK|macro|LTC_STA_EI_MASK
DECL|LTC_STA_EI_SHIFT|macro|LTC_STA_EI_SHIFT
DECL|LTC_STA_EI_WIDTH|macro|LTC_STA_EI_WIDTH
DECL|LTC_STA_EI|macro|LTC_STA_EI
DECL|LTC_STA_REG|macro|LTC_STA_REG
DECL|LTC_STA|macro|LTC_STA
DECL|LTC_Type|typedef|} LTC_Type, *LTC_MemMapPtr;
DECL|LTC_VID1_IP_ID_MASK|macro|LTC_VID1_IP_ID_MASK
DECL|LTC_VID1_IP_ID_SHIFT|macro|LTC_VID1_IP_ID_SHIFT
DECL|LTC_VID1_IP_ID_WIDTH|macro|LTC_VID1_IP_ID_WIDTH
DECL|LTC_VID1_IP_ID|macro|LTC_VID1_IP_ID
DECL|LTC_VID1_MAJ_REV_MASK|macro|LTC_VID1_MAJ_REV_MASK
DECL|LTC_VID1_MAJ_REV_SHIFT|macro|LTC_VID1_MAJ_REV_SHIFT
DECL|LTC_VID1_MAJ_REV_WIDTH|macro|LTC_VID1_MAJ_REV_WIDTH
DECL|LTC_VID1_MAJ_REV|macro|LTC_VID1_MAJ_REV
DECL|LTC_VID1_MIN_REV_MASK|macro|LTC_VID1_MIN_REV_MASK
DECL|LTC_VID1_MIN_REV_SHIFT|macro|LTC_VID1_MIN_REV_SHIFT
DECL|LTC_VID1_MIN_REV_WIDTH|macro|LTC_VID1_MIN_REV_WIDTH
DECL|LTC_VID1_MIN_REV|macro|LTC_VID1_MIN_REV
DECL|LTC_VID1_REG|macro|LTC_VID1_REG
DECL|LTC_VID1|macro|LTC_VID1
DECL|LTMR64H|member|__I uint32_t LTMR64H; /**< PIT Upper Lifetime Timer Register, offset: 0xE0 */
DECL|LTMR64L|member|__I uint32_t LTMR64L; /**< PIT Lower Lifetime Timer Register, offset: 0xE4 */
DECL|LVDSC1|member|__IO uint8_t LVDSC1; /**< Low Voltage Detect Status And Control 1 register, offset: 0x0 */
DECL|LVDSC2|member|__IO uint8_t LVDSC2; /**< Low Voltage Detect Status And Control 2 register, offset: 0x1 */
DECL|LVD_LVW_DCDC_IRQn|enumerator|LVD_LVW_DCDC_IRQn = 6, /**< Low-voltage detect, low-voltage warning, DCDC */
DECL|MACLONGADDRS0_LSB|member|__IO uint32_t MACLONGADDRS0_LSB; /**< MAC LONG ADDRESS 0 LSB, offset: 0x34 */
DECL|MACLONGADDRS0_MSB|member|__IO uint32_t MACLONGADDRS0_MSB; /**< MAC LONG ADDRESS 0 MSB, offset: 0x38 */
DECL|MACLONGADDRS1_LSB|member|__IO uint32_t MACLONGADDRS1_LSB; /**< MAC LONG ADDRESS 1 LSB, offset: 0x58 */
DECL|MACLONGADDRS1_MSB|member|__IO uint32_t MACLONGADDRS1_MSB; /**< MAC LONG ADDRESS 1 MSB, offset: 0x5C */
DECL|MACSHORTADDRS0|member|__IO uint32_t MACSHORTADDRS0; /**< MAC SHORT ADDRESS 0, offset: 0x30 */
DECL|MACSHORTADDRS1|member|__IO uint32_t MACSHORTADDRS1; /**< MAC SHORT ADDRESS 1, offset: 0x54 */
DECL|MAC_LSB|member|__I uint32_t MAC_LSB; /**< RSIM MAC LSB, offset: 0xC */
DECL|MAC_MSB|member|__I uint32_t MAC_MSB; /**< RSIM MAC MSB, offset: 0x8 */
DECL|MASK|member|__IO uint32_t MASK; /**< MTB_DWT Comparator Mask Register, array offset: 0x24, array step: 0x10 */
DECL|MASTER|member|__IO uint32_t MASTER; /**< MTB Master Register, offset: 0x4 */
DECL|MATCH|member|__IO uint32_t MATCH; /**< LPUART Match Address Register, offset: 0x10 */
DECL|MCG_ATCVH_ATCVH_MASK|macro|MCG_ATCVH_ATCVH_MASK
DECL|MCG_ATCVH_ATCVH_SHIFT|macro|MCG_ATCVH_ATCVH_SHIFT
DECL|MCG_ATCVH_ATCVH_WIDTH|macro|MCG_ATCVH_ATCVH_WIDTH
DECL|MCG_ATCVH_ATCVH|macro|MCG_ATCVH_ATCVH
DECL|MCG_ATCVH_REG|macro|MCG_ATCVH_REG
DECL|MCG_ATCVH|macro|MCG_ATCVH
DECL|MCG_ATCVL_ATCVL_MASK|macro|MCG_ATCVL_ATCVL_MASK
DECL|MCG_ATCVL_ATCVL_SHIFT|macro|MCG_ATCVL_ATCVL_SHIFT
DECL|MCG_ATCVL_ATCVL_WIDTH|macro|MCG_ATCVL_ATCVL_WIDTH
DECL|MCG_ATCVL_ATCVL|macro|MCG_ATCVL_ATCVL
DECL|MCG_ATCVL_REG|macro|MCG_ATCVL_REG
DECL|MCG_ATCVL|macro|MCG_ATCVL
DECL|MCG_BASE_ADDRS|macro|MCG_BASE_ADDRS
DECL|MCG_BASE_PTRS|macro|MCG_BASE_PTRS
DECL|MCG_BASE_PTR|macro|MCG_BASE_PTR
DECL|MCG_BASE|macro|MCG_BASE
DECL|MCG_C1_CLKS_MASK|macro|MCG_C1_CLKS_MASK
DECL|MCG_C1_CLKS_SHIFT|macro|MCG_C1_CLKS_SHIFT
DECL|MCG_C1_CLKS_WIDTH|macro|MCG_C1_CLKS_WIDTH
DECL|MCG_C1_CLKS|macro|MCG_C1_CLKS
DECL|MCG_C1_FRDIV_MASK|macro|MCG_C1_FRDIV_MASK
DECL|MCG_C1_FRDIV_SHIFT|macro|MCG_C1_FRDIV_SHIFT
DECL|MCG_C1_FRDIV_WIDTH|macro|MCG_C1_FRDIV_WIDTH
DECL|MCG_C1_FRDIV|macro|MCG_C1_FRDIV
DECL|MCG_C1_IRCLKEN_MASK|macro|MCG_C1_IRCLKEN_MASK
DECL|MCG_C1_IRCLKEN_SHIFT|macro|MCG_C1_IRCLKEN_SHIFT
DECL|MCG_C1_IRCLKEN_WIDTH|macro|MCG_C1_IRCLKEN_WIDTH
DECL|MCG_C1_IRCLKEN|macro|MCG_C1_IRCLKEN
DECL|MCG_C1_IREFSTEN_MASK|macro|MCG_C1_IREFSTEN_MASK
DECL|MCG_C1_IREFSTEN_SHIFT|macro|MCG_C1_IREFSTEN_SHIFT
DECL|MCG_C1_IREFSTEN_WIDTH|macro|MCG_C1_IREFSTEN_WIDTH
DECL|MCG_C1_IREFSTEN|macro|MCG_C1_IREFSTEN
DECL|MCG_C1_IREFS_MASK|macro|MCG_C1_IREFS_MASK
DECL|MCG_C1_IREFS_SHIFT|macro|MCG_C1_IREFS_SHIFT
DECL|MCG_C1_IREFS_WIDTH|macro|MCG_C1_IREFS_WIDTH
DECL|MCG_C1_IREFS|macro|MCG_C1_IREFS
DECL|MCG_C1_REG|macro|MCG_C1_REG
DECL|MCG_C1|macro|MCG_C1
DECL|MCG_C2_EREFS_MASK|macro|MCG_C2_EREFS_MASK
DECL|MCG_C2_EREFS_SHIFT|macro|MCG_C2_EREFS_SHIFT
DECL|MCG_C2_EREFS_WIDTH|macro|MCG_C2_EREFS_WIDTH
DECL|MCG_C2_EREFS|macro|MCG_C2_EREFS
DECL|MCG_C2_FCFTRIM_MASK|macro|MCG_C2_FCFTRIM_MASK
DECL|MCG_C2_FCFTRIM_SHIFT|macro|MCG_C2_FCFTRIM_SHIFT
DECL|MCG_C2_FCFTRIM_WIDTH|macro|MCG_C2_FCFTRIM_WIDTH
DECL|MCG_C2_FCFTRIM|macro|MCG_C2_FCFTRIM
DECL|MCG_C2_HGO_MASK|macro|MCG_C2_HGO_MASK
DECL|MCG_C2_HGO_SHIFT|macro|MCG_C2_HGO_SHIFT
DECL|MCG_C2_HGO_WIDTH|macro|MCG_C2_HGO_WIDTH
DECL|MCG_C2_HGO|macro|MCG_C2_HGO
DECL|MCG_C2_IRCS_MASK|macro|MCG_C2_IRCS_MASK
DECL|MCG_C2_IRCS_SHIFT|macro|MCG_C2_IRCS_SHIFT
DECL|MCG_C2_IRCS_WIDTH|macro|MCG_C2_IRCS_WIDTH
DECL|MCG_C2_IRCS|macro|MCG_C2_IRCS
DECL|MCG_C2_LOCRE0_MASK|macro|MCG_C2_LOCRE0_MASK
DECL|MCG_C2_LOCRE0_SHIFT|macro|MCG_C2_LOCRE0_SHIFT
DECL|MCG_C2_LOCRE0_WIDTH|macro|MCG_C2_LOCRE0_WIDTH
DECL|MCG_C2_LOCRE0|macro|MCG_C2_LOCRE0
DECL|MCG_C2_LP_MASK|macro|MCG_C2_LP_MASK
DECL|MCG_C2_LP_SHIFT|macro|MCG_C2_LP_SHIFT
DECL|MCG_C2_LP_WIDTH|macro|MCG_C2_LP_WIDTH
DECL|MCG_C2_LP|macro|MCG_C2_LP
DECL|MCG_C2_RANGE_MASK|macro|MCG_C2_RANGE_MASK
DECL|MCG_C2_RANGE_SHIFT|macro|MCG_C2_RANGE_SHIFT
DECL|MCG_C2_RANGE_WIDTH|macro|MCG_C2_RANGE_WIDTH
DECL|MCG_C2_RANGE|macro|MCG_C2_RANGE
DECL|MCG_C2_REG|macro|MCG_C2_REG
DECL|MCG_C2|macro|MCG_C2
DECL|MCG_C3_REG|macro|MCG_C3_REG
DECL|MCG_C3_SCTRIM_MASK|macro|MCG_C3_SCTRIM_MASK
DECL|MCG_C3_SCTRIM_SHIFT|macro|MCG_C3_SCTRIM_SHIFT
DECL|MCG_C3_SCTRIM_WIDTH|macro|MCG_C3_SCTRIM_WIDTH
DECL|MCG_C3_SCTRIM|macro|MCG_C3_SCTRIM
DECL|MCG_C3|macro|MCG_C3
DECL|MCG_C4_DMX32_MASK|macro|MCG_C4_DMX32_MASK
DECL|MCG_C4_DMX32_SHIFT|macro|MCG_C4_DMX32_SHIFT
DECL|MCG_C4_DMX32_WIDTH|macro|MCG_C4_DMX32_WIDTH
DECL|MCG_C4_DMX32|macro|MCG_C4_DMX32
DECL|MCG_C4_DRST_DRS_MASK|macro|MCG_C4_DRST_DRS_MASK
DECL|MCG_C4_DRST_DRS_SHIFT|macro|MCG_C4_DRST_DRS_SHIFT
DECL|MCG_C4_DRST_DRS_WIDTH|macro|MCG_C4_DRST_DRS_WIDTH
DECL|MCG_C4_DRST_DRS|macro|MCG_C4_DRST_DRS
DECL|MCG_C4_FCTRIM_MASK|macro|MCG_C4_FCTRIM_MASK
DECL|MCG_C4_FCTRIM_SHIFT|macro|MCG_C4_FCTRIM_SHIFT
DECL|MCG_C4_FCTRIM_WIDTH|macro|MCG_C4_FCTRIM_WIDTH
DECL|MCG_C4_FCTRIM|macro|MCG_C4_FCTRIM
DECL|MCG_C4_REG|macro|MCG_C4_REG
DECL|MCG_C4_SCFTRIM_MASK|macro|MCG_C4_SCFTRIM_MASK
DECL|MCG_C4_SCFTRIM_SHIFT|macro|MCG_C4_SCFTRIM_SHIFT
DECL|MCG_C4_SCFTRIM_WIDTH|macro|MCG_C4_SCFTRIM_WIDTH
DECL|MCG_C4_SCFTRIM|macro|MCG_C4_SCFTRIM
DECL|MCG_C4|macro|MCG_C4
DECL|MCG_C5_REG|macro|MCG_C5_REG
DECL|MCG_C5|macro|MCG_C5
DECL|MCG_C6_CME_MASK|macro|MCG_C6_CME_MASK
DECL|MCG_C6_CME_SHIFT|macro|MCG_C6_CME_SHIFT
DECL|MCG_C6_CME_WIDTH|macro|MCG_C6_CME_WIDTH
DECL|MCG_C6_CME|macro|MCG_C6_CME
DECL|MCG_C6_REG|macro|MCG_C6_REG
DECL|MCG_C6|macro|MCG_C6
DECL|MCG_C7_OSCSEL_MASK|macro|MCG_C7_OSCSEL_MASK
DECL|MCG_C7_OSCSEL_SHIFT|macro|MCG_C7_OSCSEL_SHIFT
DECL|MCG_C7_OSCSEL_WIDTH|macro|MCG_C7_OSCSEL_WIDTH
DECL|MCG_C7_OSCSEL|macro|MCG_C7_OSCSEL
DECL|MCG_C7_REG|macro|MCG_C7_REG
DECL|MCG_C7|macro|MCG_C7
DECL|MCG_C8_CME1_MASK|macro|MCG_C8_CME1_MASK
DECL|MCG_C8_CME1_SHIFT|macro|MCG_C8_CME1_SHIFT
DECL|MCG_C8_CME1_WIDTH|macro|MCG_C8_CME1_WIDTH
DECL|MCG_C8_CME1|macro|MCG_C8_CME1
DECL|MCG_C8_LOCRE1_MASK|macro|MCG_C8_LOCRE1_MASK
DECL|MCG_C8_LOCRE1_SHIFT|macro|MCG_C8_LOCRE1_SHIFT
DECL|MCG_C8_LOCRE1_WIDTH|macro|MCG_C8_LOCRE1_WIDTH
DECL|MCG_C8_LOCRE1|macro|MCG_C8_LOCRE1
DECL|MCG_C8_LOCS1_MASK|macro|MCG_C8_LOCS1_MASK
DECL|MCG_C8_LOCS1_SHIFT|macro|MCG_C8_LOCS1_SHIFT
DECL|MCG_C8_LOCS1_WIDTH|macro|MCG_C8_LOCS1_WIDTH
DECL|MCG_C8_LOCS1|macro|MCG_C8_LOCS1
DECL|MCG_C8_REG|macro|MCG_C8_REG
DECL|MCG_C8|macro|MCG_C8
DECL|MCG_IRQS|macro|MCG_IRQS
DECL|MCG_IRQn|enumerator|MCG_IRQn = 27, /**< MCG interrupt */
DECL|MCG_MemMapPtr|typedef|} MCG_Type, *MCG_MemMapPtr;
DECL|MCG_SC_ATME_MASK|macro|MCG_SC_ATME_MASK
DECL|MCG_SC_ATME_SHIFT|macro|MCG_SC_ATME_SHIFT
DECL|MCG_SC_ATME_WIDTH|macro|MCG_SC_ATME_WIDTH
DECL|MCG_SC_ATME|macro|MCG_SC_ATME
DECL|MCG_SC_ATMF_MASK|macro|MCG_SC_ATMF_MASK
DECL|MCG_SC_ATMF_SHIFT|macro|MCG_SC_ATMF_SHIFT
DECL|MCG_SC_ATMF_WIDTH|macro|MCG_SC_ATMF_WIDTH
DECL|MCG_SC_ATMF|macro|MCG_SC_ATMF
DECL|MCG_SC_ATMS_MASK|macro|MCG_SC_ATMS_MASK
DECL|MCG_SC_ATMS_SHIFT|macro|MCG_SC_ATMS_SHIFT
DECL|MCG_SC_ATMS_WIDTH|macro|MCG_SC_ATMS_WIDTH
DECL|MCG_SC_ATMS|macro|MCG_SC_ATMS
DECL|MCG_SC_FCRDIV_MASK|macro|MCG_SC_FCRDIV_MASK
DECL|MCG_SC_FCRDIV_SHIFT|macro|MCG_SC_FCRDIV_SHIFT
DECL|MCG_SC_FCRDIV_WIDTH|macro|MCG_SC_FCRDIV_WIDTH
DECL|MCG_SC_FCRDIV|macro|MCG_SC_FCRDIV
DECL|MCG_SC_FLTPRSRV_MASK|macro|MCG_SC_FLTPRSRV_MASK
DECL|MCG_SC_FLTPRSRV_SHIFT|macro|MCG_SC_FLTPRSRV_SHIFT
DECL|MCG_SC_FLTPRSRV_WIDTH|macro|MCG_SC_FLTPRSRV_WIDTH
DECL|MCG_SC_FLTPRSRV|macro|MCG_SC_FLTPRSRV
DECL|MCG_SC_LOCS0_MASK|macro|MCG_SC_LOCS0_MASK
DECL|MCG_SC_LOCS0_SHIFT|macro|MCG_SC_LOCS0_SHIFT
DECL|MCG_SC_LOCS0_WIDTH|macro|MCG_SC_LOCS0_WIDTH
DECL|MCG_SC_LOCS0|macro|MCG_SC_LOCS0
DECL|MCG_SC_REG|macro|MCG_SC_REG
DECL|MCG_SC|macro|MCG_SC
DECL|MCG_S_CLKST_MASK|macro|MCG_S_CLKST_MASK
DECL|MCG_S_CLKST_SHIFT|macro|MCG_S_CLKST_SHIFT
DECL|MCG_S_CLKST_WIDTH|macro|MCG_S_CLKST_WIDTH
DECL|MCG_S_CLKST|macro|MCG_S_CLKST
DECL|MCG_S_IRCST_MASK|macro|MCG_S_IRCST_MASK
DECL|MCG_S_IRCST_SHIFT|macro|MCG_S_IRCST_SHIFT
DECL|MCG_S_IRCST_WIDTH|macro|MCG_S_IRCST_WIDTH
DECL|MCG_S_IRCST|macro|MCG_S_IRCST
DECL|MCG_S_IREFST_MASK|macro|MCG_S_IREFST_MASK
DECL|MCG_S_IREFST_SHIFT|macro|MCG_S_IREFST_SHIFT
DECL|MCG_S_IREFST_WIDTH|macro|MCG_S_IREFST_WIDTH
DECL|MCG_S_IREFST|macro|MCG_S_IREFST
DECL|MCG_S_OSCINIT0_MASK|macro|MCG_S_OSCINIT0_MASK
DECL|MCG_S_OSCINIT0_SHIFT|macro|MCG_S_OSCINIT0_SHIFT
DECL|MCG_S_OSCINIT0_WIDTH|macro|MCG_S_OSCINIT0_WIDTH
DECL|MCG_S_OSCINIT0|macro|MCG_S_OSCINIT0
DECL|MCG_S_REG|macro|MCG_S_REG
DECL|MCG_S|macro|MCG_S
DECL|MCG_Type|typedef|} MCG_Type, *MCG_MemMapPtr;
DECL|MCG|macro|MCG
DECL|MCM_BASE_ADDRS|macro|MCM_BASE_ADDRS
DECL|MCM_BASE_PTRS|macro|MCM_BASE_PTRS
DECL|MCM_BASE_PTR|macro|MCM_BASE_PTR
DECL|MCM_BASE|macro|MCM_BASE
DECL|MCM_CPO_CPOACK_MASK|macro|MCM_CPO_CPOACK_MASK
DECL|MCM_CPO_CPOACK_SHIFT|macro|MCM_CPO_CPOACK_SHIFT
DECL|MCM_CPO_CPOACK_WIDTH|macro|MCM_CPO_CPOACK_WIDTH
DECL|MCM_CPO_CPOACK|macro|MCM_CPO_CPOACK
DECL|MCM_CPO_CPOREQ_MASK|macro|MCM_CPO_CPOREQ_MASK
DECL|MCM_CPO_CPOREQ_SHIFT|macro|MCM_CPO_CPOREQ_SHIFT
DECL|MCM_CPO_CPOREQ_WIDTH|macro|MCM_CPO_CPOREQ_WIDTH
DECL|MCM_CPO_CPOREQ|macro|MCM_CPO_CPOREQ
DECL|MCM_CPO_CPOWOI_MASK|macro|MCM_CPO_CPOWOI_MASK
DECL|MCM_CPO_CPOWOI_SHIFT|macro|MCM_CPO_CPOWOI_SHIFT
DECL|MCM_CPO_CPOWOI_WIDTH|macro|MCM_CPO_CPOWOI_WIDTH
DECL|MCM_CPO_CPOWOI|macro|MCM_CPO_CPOWOI
DECL|MCM_CPO_REG|macro|MCM_CPO_REG
DECL|MCM_CPO|macro|MCM_CPO
DECL|MCM_MemMapPtr|typedef|} MCM_Type, *MCM_MemMapPtr;
DECL|MCM_PLACR_ARB_MASK|macro|MCM_PLACR_ARB_MASK
DECL|MCM_PLACR_ARB_SHIFT|macro|MCM_PLACR_ARB_SHIFT
DECL|MCM_PLACR_ARB_WIDTH|macro|MCM_PLACR_ARB_WIDTH
DECL|MCM_PLACR_ARB|macro|MCM_PLACR_ARB
DECL|MCM_PLACR_CFCC_MASK|macro|MCM_PLACR_CFCC_MASK
DECL|MCM_PLACR_CFCC_SHIFT|macro|MCM_PLACR_CFCC_SHIFT
DECL|MCM_PLACR_CFCC_WIDTH|macro|MCM_PLACR_CFCC_WIDTH
DECL|MCM_PLACR_CFCC|macro|MCM_PLACR_CFCC
DECL|MCM_PLACR_DFCC_MASK|macro|MCM_PLACR_DFCC_MASK
DECL|MCM_PLACR_DFCC_SHIFT|macro|MCM_PLACR_DFCC_SHIFT
DECL|MCM_PLACR_DFCC_WIDTH|macro|MCM_PLACR_DFCC_WIDTH
DECL|MCM_PLACR_DFCC|macro|MCM_PLACR_DFCC
DECL|MCM_PLACR_DFCDA_MASK|macro|MCM_PLACR_DFCDA_MASK
DECL|MCM_PLACR_DFCDA_SHIFT|macro|MCM_PLACR_DFCDA_SHIFT
DECL|MCM_PLACR_DFCDA_WIDTH|macro|MCM_PLACR_DFCDA_WIDTH
DECL|MCM_PLACR_DFCDA|macro|MCM_PLACR_DFCDA
DECL|MCM_PLACR_DFCIC_MASK|macro|MCM_PLACR_DFCIC_MASK
DECL|MCM_PLACR_DFCIC_SHIFT|macro|MCM_PLACR_DFCIC_SHIFT
DECL|MCM_PLACR_DFCIC_WIDTH|macro|MCM_PLACR_DFCIC_WIDTH
DECL|MCM_PLACR_DFCIC|macro|MCM_PLACR_DFCIC
DECL|MCM_PLACR_DFCS_MASK|macro|MCM_PLACR_DFCS_MASK
DECL|MCM_PLACR_DFCS_SHIFT|macro|MCM_PLACR_DFCS_SHIFT
DECL|MCM_PLACR_DFCS_WIDTH|macro|MCM_PLACR_DFCS_WIDTH
DECL|MCM_PLACR_DFCS|macro|MCM_PLACR_DFCS
DECL|MCM_PLACR_EFDS_MASK|macro|MCM_PLACR_EFDS_MASK
DECL|MCM_PLACR_EFDS_SHIFT|macro|MCM_PLACR_EFDS_SHIFT
DECL|MCM_PLACR_EFDS_WIDTH|macro|MCM_PLACR_EFDS_WIDTH
DECL|MCM_PLACR_EFDS|macro|MCM_PLACR_EFDS
DECL|MCM_PLACR_ESFC_MASK|macro|MCM_PLACR_ESFC_MASK
DECL|MCM_PLACR_ESFC_SHIFT|macro|MCM_PLACR_ESFC_SHIFT
DECL|MCM_PLACR_ESFC_WIDTH|macro|MCM_PLACR_ESFC_WIDTH
DECL|MCM_PLACR_ESFC|macro|MCM_PLACR_ESFC
DECL|MCM_PLACR_REG|macro|MCM_PLACR_REG
DECL|MCM_PLACR|macro|MCM_PLACR
DECL|MCM_PLAMC_AMC_MASK|macro|MCM_PLAMC_AMC_MASK
DECL|MCM_PLAMC_AMC_SHIFT|macro|MCM_PLAMC_AMC_SHIFT
DECL|MCM_PLAMC_AMC_WIDTH|macro|MCM_PLAMC_AMC_WIDTH
DECL|MCM_PLAMC_AMC|macro|MCM_PLAMC_AMC
DECL|MCM_PLAMC_REG|macro|MCM_PLAMC_REG
DECL|MCM_PLAMC|macro|MCM_PLAMC
DECL|MCM_PLASC_ASC_MASK|macro|MCM_PLASC_ASC_MASK
DECL|MCM_PLASC_ASC_SHIFT|macro|MCM_PLASC_ASC_SHIFT
DECL|MCM_PLASC_ASC_WIDTH|macro|MCM_PLASC_ASC_WIDTH
DECL|MCM_PLASC_ASC|macro|MCM_PLASC_ASC
DECL|MCM_PLASC_REG|macro|MCM_PLASC_REG
DECL|MCM_PLASC|macro|MCM_PLASC
DECL|MCM_Type|typedef|} MCM_Type, *MCM_MemMapPtr;
DECL|MCM|macro|MCM
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< PIT Module Control Register, offset: 0x0 */
DECL|MCTL|member|__IO uint32_t MCTL; /**< RNG Miscellaneous Control Register, offset: 0x0 */
DECL|MCU_ACTIVE|macro|MCU_ACTIVE
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MCU_MKW20Z4|macro|MCU_MKW20Z4
DECL|MD|member|__IO uint32_t MD; /**< LTC Mode Register (non-PKHA/non-RNG use), offset: 0x0 */
DECL|ME|member|__IO uint8_t ME; /**< LLWU Module Enable register, offset: 0x4 */
DECL|MG|member|__IO uint32_t MG; /**< ADC Minus-Side Gain Register, offset: 0x30 */
DECL|MKW20Z4_H_|macro|MKW20Z4_H_
DECL|MODECTRL|member|__I uint32_t MODECTRL; /**< Integration Mode Control Register, offset: 0xF00 */
DECL|MODIR|member|__IO uint32_t MODIR; /**< LPUART Modem IrDA Register, offset: 0x14 */
DECL|MOD|member|__IO uint32_t MOD; /**< Modulo, offset: 0x8 */
DECL|MSC|member|__IO uint8_t MSC; /**< CMT Modulator Status and Control Register, offset: 0x5 */
DECL|MTBDWT_BASE_ADDRS|macro|MTBDWT_BASE_ADDRS
DECL|MTBDWT_BASE_PTRS|macro|MTBDWT_BASE_PTRS
DECL|MTBDWT_BASE_PTR|macro|MTBDWT_BASE_PTR
DECL|MTBDWT_BASE|macro|MTBDWT_BASE
DECL|MTBDWT_COMP0|macro|MTBDWT_COMP0
DECL|MTBDWT_COMP1|macro|MTBDWT_COMP1
DECL|MTBDWT_COMPID0|macro|MTBDWT_COMPID0
DECL|MTBDWT_COMPID1|macro|MTBDWT_COMPID1
DECL|MTBDWT_COMPID2|macro|MTBDWT_COMPID2
DECL|MTBDWT_COMPID3|macro|MTBDWT_COMPID3
DECL|MTBDWT_COMPID_COMPID_MASK|macro|MTBDWT_COMPID_COMPID_MASK
DECL|MTBDWT_COMPID_COMPID_SHIFT|macro|MTBDWT_COMPID_COMPID_SHIFT
DECL|MTBDWT_COMPID_COMPID_WIDTH|macro|MTBDWT_COMPID_COMPID_WIDTH
DECL|MTBDWT_COMPID_COMPID|macro|MTBDWT_COMPID_COMPID
DECL|MTBDWT_COMPID_COUNT|macro|MTBDWT_COMPID_COUNT
DECL|MTBDWT_COMPID_REG|macro|MTBDWT_COMPID_REG
DECL|MTBDWT_COMPID|macro|MTBDWT_COMPID
DECL|MTBDWT_COMP_COMP_MASK|macro|MTBDWT_COMP_COMP_MASK
DECL|MTBDWT_COMP_COMP_SHIFT|macro|MTBDWT_COMP_COMP_SHIFT
DECL|MTBDWT_COMP_COMP_WIDTH|macro|MTBDWT_COMP_COMP_WIDTH
DECL|MTBDWT_COMP_COMP|macro|MTBDWT_COMP_COMP
DECL|MTBDWT_COMP_COUNT|macro|MTBDWT_COMP_COUNT
DECL|MTBDWT_COMP_REG|macro|MTBDWT_COMP_REG
DECL|MTBDWT_COMP|macro|MTBDWT_COMP
DECL|MTBDWT_CTRL_DWTCFGCTRL_MASK|macro|MTBDWT_CTRL_DWTCFGCTRL_MASK
DECL|MTBDWT_CTRL_DWTCFGCTRL_SHIFT|macro|MTBDWT_CTRL_DWTCFGCTRL_SHIFT
DECL|MTBDWT_CTRL_DWTCFGCTRL_WIDTH|macro|MTBDWT_CTRL_DWTCFGCTRL_WIDTH
DECL|MTBDWT_CTRL_DWTCFGCTRL|macro|MTBDWT_CTRL_DWTCFGCTRL
DECL|MTBDWT_CTRL_NUMCMP_MASK|macro|MTBDWT_CTRL_NUMCMP_MASK
DECL|MTBDWT_CTRL_NUMCMP_SHIFT|macro|MTBDWT_CTRL_NUMCMP_SHIFT
DECL|MTBDWT_CTRL_NUMCMP_WIDTH|macro|MTBDWT_CTRL_NUMCMP_WIDTH
DECL|MTBDWT_CTRL_NUMCMP|macro|MTBDWT_CTRL_NUMCMP
DECL|MTBDWT_CTRL_REG|macro|MTBDWT_CTRL_REG
DECL|MTBDWT_CTRL|macro|MTBDWT_CTRL
DECL|MTBDWT_DEVICECFG_DEVICECFG_MASK|macro|MTBDWT_DEVICECFG_DEVICECFG_MASK
DECL|MTBDWT_DEVICECFG_DEVICECFG_SHIFT|macro|MTBDWT_DEVICECFG_DEVICECFG_SHIFT
DECL|MTBDWT_DEVICECFG_DEVICECFG_WIDTH|macro|MTBDWT_DEVICECFG_DEVICECFG_WIDTH
DECL|MTBDWT_DEVICECFG_DEVICECFG|macro|MTBDWT_DEVICECFG_DEVICECFG
DECL|MTBDWT_DEVICECFG_REG|macro|MTBDWT_DEVICECFG_REG
DECL|MTBDWT_DEVICECFG|macro|MTBDWT_DEVICECFG
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_MASK|macro|MTBDWT_DEVICETYPID_DEVICETYPID_MASK
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT|macro|MTBDWT_DEVICETYPID_DEVICETYPID_SHIFT
DECL|MTBDWT_DEVICETYPID_DEVICETYPID_WIDTH|macro|MTBDWT_DEVICETYPID_DEVICETYPID_WIDTH
DECL|MTBDWT_DEVICETYPID_DEVICETYPID|macro|MTBDWT_DEVICETYPID_DEVICETYPID
DECL|MTBDWT_DEVICETYPID_REG|macro|MTBDWT_DEVICETYPID_REG
DECL|MTBDWT_DEVICETYPID|macro|MTBDWT_DEVICETYPID
DECL|MTBDWT_FCT0|macro|MTBDWT_FCT0
DECL|MTBDWT_FCT1|macro|MTBDWT_FCT1
DECL|MTBDWT_FCT_COUNT|macro|MTBDWT_FCT_COUNT
DECL|MTBDWT_FCT_DATAVADDR0_MASK|macro|MTBDWT_FCT_DATAVADDR0_MASK
DECL|MTBDWT_FCT_DATAVADDR0_SHIFT|macro|MTBDWT_FCT_DATAVADDR0_SHIFT
DECL|MTBDWT_FCT_DATAVADDR0_WIDTH|macro|MTBDWT_FCT_DATAVADDR0_WIDTH
DECL|MTBDWT_FCT_DATAVADDR0|macro|MTBDWT_FCT_DATAVADDR0
DECL|MTBDWT_FCT_DATAVMATCH_MASK|macro|MTBDWT_FCT_DATAVMATCH_MASK
DECL|MTBDWT_FCT_DATAVMATCH_SHIFT|macro|MTBDWT_FCT_DATAVMATCH_SHIFT
DECL|MTBDWT_FCT_DATAVMATCH_WIDTH|macro|MTBDWT_FCT_DATAVMATCH_WIDTH
DECL|MTBDWT_FCT_DATAVMATCH|macro|MTBDWT_FCT_DATAVMATCH
DECL|MTBDWT_FCT_DATAVSIZE_MASK|macro|MTBDWT_FCT_DATAVSIZE_MASK
DECL|MTBDWT_FCT_DATAVSIZE_SHIFT|macro|MTBDWT_FCT_DATAVSIZE_SHIFT
DECL|MTBDWT_FCT_DATAVSIZE_WIDTH|macro|MTBDWT_FCT_DATAVSIZE_WIDTH
DECL|MTBDWT_FCT_DATAVSIZE|macro|MTBDWT_FCT_DATAVSIZE
DECL|MTBDWT_FCT_FUNCTION_MASK|macro|MTBDWT_FCT_FUNCTION_MASK
DECL|MTBDWT_FCT_FUNCTION_SHIFT|macro|MTBDWT_FCT_FUNCTION_SHIFT
DECL|MTBDWT_FCT_FUNCTION_WIDTH|macro|MTBDWT_FCT_FUNCTION_WIDTH
DECL|MTBDWT_FCT_FUNCTION|macro|MTBDWT_FCT_FUNCTION
DECL|MTBDWT_FCT_MATCHED_MASK|macro|MTBDWT_FCT_MATCHED_MASK
DECL|MTBDWT_FCT_MATCHED_SHIFT|macro|MTBDWT_FCT_MATCHED_SHIFT
DECL|MTBDWT_FCT_MATCHED_WIDTH|macro|MTBDWT_FCT_MATCHED_WIDTH
DECL|MTBDWT_FCT_MATCHED|macro|MTBDWT_FCT_MATCHED
DECL|MTBDWT_FCT_REG|macro|MTBDWT_FCT_REG
DECL|MTBDWT_FCT|macro|MTBDWT_FCT
DECL|MTBDWT_MASK0|macro|MTBDWT_MASK0
DECL|MTBDWT_MASK1|macro|MTBDWT_MASK1
DECL|MTBDWT_MASK_COUNT|macro|MTBDWT_MASK_COUNT
DECL|MTBDWT_MASK_MASK_MASK|macro|MTBDWT_MASK_MASK_MASK
DECL|MTBDWT_MASK_MASK_SHIFT|macro|MTBDWT_MASK_MASK_SHIFT
DECL|MTBDWT_MASK_MASK_WIDTH|macro|MTBDWT_MASK_MASK_WIDTH
DECL|MTBDWT_MASK_MASK|macro|MTBDWT_MASK_MASK
DECL|MTBDWT_MASK_REG|macro|MTBDWT_MASK_REG
DECL|MTBDWT_MASK|macro|MTBDWT_MASK
DECL|MTBDWT_MemMapPtr|typedef|} MTBDWT_Type, *MTBDWT_MemMapPtr;
DECL|MTBDWT_PERIPHID0|macro|MTBDWT_PERIPHID0
DECL|MTBDWT_PERIPHID1|macro|MTBDWT_PERIPHID1
DECL|MTBDWT_PERIPHID2|macro|MTBDWT_PERIPHID2
DECL|MTBDWT_PERIPHID3|macro|MTBDWT_PERIPHID3
DECL|MTBDWT_PERIPHID4|macro|MTBDWT_PERIPHID4
DECL|MTBDWT_PERIPHID5|macro|MTBDWT_PERIPHID5
DECL|MTBDWT_PERIPHID6|macro|MTBDWT_PERIPHID6
DECL|MTBDWT_PERIPHID7|macro|MTBDWT_PERIPHID7
DECL|MTBDWT_PERIPHID_COUNT|macro|MTBDWT_PERIPHID_COUNT
DECL|MTBDWT_PERIPHID_PERIPHID_MASK|macro|MTBDWT_PERIPHID_PERIPHID_MASK
DECL|MTBDWT_PERIPHID_PERIPHID_SHIFT|macro|MTBDWT_PERIPHID_PERIPHID_SHIFT
DECL|MTBDWT_PERIPHID_PERIPHID_WIDTH|macro|MTBDWT_PERIPHID_PERIPHID_WIDTH
DECL|MTBDWT_PERIPHID_PERIPHID|macro|MTBDWT_PERIPHID_PERIPHID
DECL|MTBDWT_PERIPHID_REG|macro|MTBDWT_PERIPHID_REG
DECL|MTBDWT_PERIPHID|macro|MTBDWT_PERIPHID
DECL|MTBDWT_TBCTRL_ACOMP0_MASK|macro|MTBDWT_TBCTRL_ACOMP0_MASK
DECL|MTBDWT_TBCTRL_ACOMP0_SHIFT|macro|MTBDWT_TBCTRL_ACOMP0_SHIFT
DECL|MTBDWT_TBCTRL_ACOMP0_WIDTH|macro|MTBDWT_TBCTRL_ACOMP0_WIDTH
DECL|MTBDWT_TBCTRL_ACOMP0|macro|MTBDWT_TBCTRL_ACOMP0
DECL|MTBDWT_TBCTRL_ACOMP1_MASK|macro|MTBDWT_TBCTRL_ACOMP1_MASK
DECL|MTBDWT_TBCTRL_ACOMP1_SHIFT|macro|MTBDWT_TBCTRL_ACOMP1_SHIFT
DECL|MTBDWT_TBCTRL_ACOMP1_WIDTH|macro|MTBDWT_TBCTRL_ACOMP1_WIDTH
DECL|MTBDWT_TBCTRL_ACOMP1|macro|MTBDWT_TBCTRL_ACOMP1
DECL|MTBDWT_TBCTRL_NUMCOMP_MASK|macro|MTBDWT_TBCTRL_NUMCOMP_MASK
DECL|MTBDWT_TBCTRL_NUMCOMP_SHIFT|macro|MTBDWT_TBCTRL_NUMCOMP_SHIFT
DECL|MTBDWT_TBCTRL_NUMCOMP_WIDTH|macro|MTBDWT_TBCTRL_NUMCOMP_WIDTH
DECL|MTBDWT_TBCTRL_NUMCOMP|macro|MTBDWT_TBCTRL_NUMCOMP
DECL|MTBDWT_TBCTRL_REG|macro|MTBDWT_TBCTRL_REG
DECL|MTBDWT_TBCTRL|macro|MTBDWT_TBCTRL
DECL|MTBDWT_Type|typedef|} MTBDWT_Type, *MTBDWT_MemMapPtr;
DECL|MTBDWT|macro|MTBDWT
DECL|MTB_AUTHSTAT_BIT0_MASK|macro|MTB_AUTHSTAT_BIT0_MASK
DECL|MTB_AUTHSTAT_BIT0_SHIFT|macro|MTB_AUTHSTAT_BIT0_SHIFT
DECL|MTB_AUTHSTAT_BIT0_WIDTH|macro|MTB_AUTHSTAT_BIT0_WIDTH
DECL|MTB_AUTHSTAT_BIT0|macro|MTB_AUTHSTAT_BIT0
DECL|MTB_AUTHSTAT_BIT1_MASK|macro|MTB_AUTHSTAT_BIT1_MASK
DECL|MTB_AUTHSTAT_BIT1_SHIFT|macro|MTB_AUTHSTAT_BIT1_SHIFT
DECL|MTB_AUTHSTAT_BIT1_WIDTH|macro|MTB_AUTHSTAT_BIT1_WIDTH
DECL|MTB_AUTHSTAT_BIT1|macro|MTB_AUTHSTAT_BIT1
DECL|MTB_AUTHSTAT_BIT2_MASK|macro|MTB_AUTHSTAT_BIT2_MASK
DECL|MTB_AUTHSTAT_BIT2_SHIFT|macro|MTB_AUTHSTAT_BIT2_SHIFT
DECL|MTB_AUTHSTAT_BIT2_WIDTH|macro|MTB_AUTHSTAT_BIT2_WIDTH
DECL|MTB_AUTHSTAT_BIT2|macro|MTB_AUTHSTAT_BIT2
DECL|MTB_AUTHSTAT_BIT3_MASK|macro|MTB_AUTHSTAT_BIT3_MASK
DECL|MTB_AUTHSTAT_BIT3_SHIFT|macro|MTB_AUTHSTAT_BIT3_SHIFT
DECL|MTB_AUTHSTAT_BIT3_WIDTH|macro|MTB_AUTHSTAT_BIT3_WIDTH
DECL|MTB_AUTHSTAT_BIT3|macro|MTB_AUTHSTAT_BIT3
DECL|MTB_AUTHSTAT_REG|macro|MTB_AUTHSTAT_REG
DECL|MTB_AUTHSTAT|macro|MTB_AUTHSTAT
DECL|MTB_BASE_ADDRS|macro|MTB_BASE_ADDRS
DECL|MTB_BASE_BASEADDR_MASK|macro|MTB_BASE_BASEADDR_MASK
DECL|MTB_BASE_BASEADDR_SHIFT|macro|MTB_BASE_BASEADDR_SHIFT
DECL|MTB_BASE_BASEADDR_WIDTH|macro|MTB_BASE_BASEADDR_WIDTH
DECL|MTB_BASE_BASEADDR|macro|MTB_BASE_BASEADDR
DECL|MTB_BASE_PTRS|macro|MTB_BASE_PTRS
DECL|MTB_BASE_PTR|macro|MTB_BASE_PTR
DECL|MTB_BASE_REG|macro|MTB_BASE_REG
DECL|MTB_BASEr|macro|MTB_BASEr
DECL|MTB_BASE|macro|MTB_BASE
DECL|MTB_COMPID0|macro|MTB_COMPID0
DECL|MTB_COMPID1|macro|MTB_COMPID1
DECL|MTB_COMPID2|macro|MTB_COMPID2
DECL|MTB_COMPID3|macro|MTB_COMPID3
DECL|MTB_COMPID_COMPID_MASK|macro|MTB_COMPID_COMPID_MASK
DECL|MTB_COMPID_COMPID_SHIFT|macro|MTB_COMPID_COMPID_SHIFT
DECL|MTB_COMPID_COMPID_WIDTH|macro|MTB_COMPID_COMPID_WIDTH
DECL|MTB_COMPID_COMPID|macro|MTB_COMPID_COMPID
DECL|MTB_COMPID_COUNT|macro|MTB_COMPID_COUNT
DECL|MTB_COMPID_REG|macro|MTB_COMPID_REG
DECL|MTB_COMPID|macro|MTB_COMPID
DECL|MTB_DEVICEARCH_DEVICEARCH_MASK|macro|MTB_DEVICEARCH_DEVICEARCH_MASK
DECL|MTB_DEVICEARCH_DEVICEARCH_SHIFT|macro|MTB_DEVICEARCH_DEVICEARCH_SHIFT
DECL|MTB_DEVICEARCH_DEVICEARCH_WIDTH|macro|MTB_DEVICEARCH_DEVICEARCH_WIDTH
DECL|MTB_DEVICEARCH_DEVICEARCH|macro|MTB_DEVICEARCH_DEVICEARCH
DECL|MTB_DEVICEARCH_REG|macro|MTB_DEVICEARCH_REG
DECL|MTB_DEVICEARCH|macro|MTB_DEVICEARCH
DECL|MTB_DEVICECFG_DEVICECFG_MASK|macro|MTB_DEVICECFG_DEVICECFG_MASK
DECL|MTB_DEVICECFG_DEVICECFG_SHIFT|macro|MTB_DEVICECFG_DEVICECFG_SHIFT
DECL|MTB_DEVICECFG_DEVICECFG_WIDTH|macro|MTB_DEVICECFG_DEVICECFG_WIDTH
DECL|MTB_DEVICECFG_DEVICECFG|macro|MTB_DEVICECFG_DEVICECFG
DECL|MTB_DEVICECFG_REG|macro|MTB_DEVICECFG_REG
DECL|MTB_DEVICECFG|macro|MTB_DEVICECFG
DECL|MTB_DEVICETYPID_DEVICETYPID_MASK|macro|MTB_DEVICETYPID_DEVICETYPID_MASK
DECL|MTB_DEVICETYPID_DEVICETYPID_SHIFT|macro|MTB_DEVICETYPID_DEVICETYPID_SHIFT
DECL|MTB_DEVICETYPID_DEVICETYPID_WIDTH|macro|MTB_DEVICETYPID_DEVICETYPID_WIDTH
DECL|MTB_DEVICETYPID_DEVICETYPID|macro|MTB_DEVICETYPID_DEVICETYPID
DECL|MTB_DEVICETYPID_REG|macro|MTB_DEVICETYPID_REG
DECL|MTB_DEVICETYPID|macro|MTB_DEVICETYPID
DECL|MTB_FLOW_AUTOHALT_MASK|macro|MTB_FLOW_AUTOHALT_MASK
DECL|MTB_FLOW_AUTOHALT_SHIFT|macro|MTB_FLOW_AUTOHALT_SHIFT
DECL|MTB_FLOW_AUTOHALT_WIDTH|macro|MTB_FLOW_AUTOHALT_WIDTH
DECL|MTB_FLOW_AUTOHALT|macro|MTB_FLOW_AUTOHALT
DECL|MTB_FLOW_AUTOSTOP_MASK|macro|MTB_FLOW_AUTOSTOP_MASK
DECL|MTB_FLOW_AUTOSTOP_SHIFT|macro|MTB_FLOW_AUTOSTOP_SHIFT
DECL|MTB_FLOW_AUTOSTOP_WIDTH|macro|MTB_FLOW_AUTOSTOP_WIDTH
DECL|MTB_FLOW_AUTOSTOP|macro|MTB_FLOW_AUTOSTOP
DECL|MTB_FLOW_REG|macro|MTB_FLOW_REG
DECL|MTB_FLOW_WATERMARK_MASK|macro|MTB_FLOW_WATERMARK_MASK
DECL|MTB_FLOW_WATERMARK_SHIFT|macro|MTB_FLOW_WATERMARK_SHIFT
DECL|MTB_FLOW_WATERMARK_WIDTH|macro|MTB_FLOW_WATERMARK_WIDTH
DECL|MTB_FLOW_WATERMARK|macro|MTB_FLOW_WATERMARK
DECL|MTB_FLOW|macro|MTB_FLOW
DECL|MTB_LOCKACCESS_LOCKACCESS_MASK|macro|MTB_LOCKACCESS_LOCKACCESS_MASK
DECL|MTB_LOCKACCESS_LOCKACCESS_SHIFT|macro|MTB_LOCKACCESS_LOCKACCESS_SHIFT
DECL|MTB_LOCKACCESS_LOCKACCESS_WIDTH|macro|MTB_LOCKACCESS_LOCKACCESS_WIDTH
DECL|MTB_LOCKACCESS_LOCKACCESS|macro|MTB_LOCKACCESS_LOCKACCESS
DECL|MTB_LOCKACCESS_REG|macro|MTB_LOCKACCESS_REG
DECL|MTB_LOCKACCESS|macro|MTB_LOCKACCESS
DECL|MTB_LOCKSTAT_LOCKSTAT_MASK|macro|MTB_LOCKSTAT_LOCKSTAT_MASK
DECL|MTB_LOCKSTAT_LOCKSTAT_SHIFT|macro|MTB_LOCKSTAT_LOCKSTAT_SHIFT
DECL|MTB_LOCKSTAT_LOCKSTAT_WIDTH|macro|MTB_LOCKSTAT_LOCKSTAT_WIDTH
DECL|MTB_LOCKSTAT_LOCKSTAT|macro|MTB_LOCKSTAT_LOCKSTAT
DECL|MTB_LOCKSTAT_REG|macro|MTB_LOCKSTAT_REG
DECL|MTB_LOCKSTAT|macro|MTB_LOCKSTAT
DECL|MTB_MASTER_EN_MASK|macro|MTB_MASTER_EN_MASK
DECL|MTB_MASTER_EN_SHIFT|macro|MTB_MASTER_EN_SHIFT
DECL|MTB_MASTER_EN_WIDTH|macro|MTB_MASTER_EN_WIDTH
DECL|MTB_MASTER_EN|macro|MTB_MASTER_EN
DECL|MTB_MASTER_HALTREQ_MASK|macro|MTB_MASTER_HALTREQ_MASK
DECL|MTB_MASTER_HALTREQ_SHIFT|macro|MTB_MASTER_HALTREQ_SHIFT
DECL|MTB_MASTER_HALTREQ_WIDTH|macro|MTB_MASTER_HALTREQ_WIDTH
DECL|MTB_MASTER_HALTREQ|macro|MTB_MASTER_HALTREQ
DECL|MTB_MASTER_MASK_MASK|macro|MTB_MASTER_MASK_MASK
DECL|MTB_MASTER_MASK_SHIFT|macro|MTB_MASTER_MASK_SHIFT
DECL|MTB_MASTER_MASK_WIDTH|macro|MTB_MASTER_MASK_WIDTH
DECL|MTB_MASTER_MASK|macro|MTB_MASTER_MASK
DECL|MTB_MASTER_RAMPRIV_MASK|macro|MTB_MASTER_RAMPRIV_MASK
DECL|MTB_MASTER_RAMPRIV_SHIFT|macro|MTB_MASTER_RAMPRIV_SHIFT
DECL|MTB_MASTER_RAMPRIV_WIDTH|macro|MTB_MASTER_RAMPRIV_WIDTH
DECL|MTB_MASTER_RAMPRIV|macro|MTB_MASTER_RAMPRIV
DECL|MTB_MASTER_REG|macro|MTB_MASTER_REG
DECL|MTB_MASTER_SFRWPRIV_MASK|macro|MTB_MASTER_SFRWPRIV_MASK
DECL|MTB_MASTER_SFRWPRIV_SHIFT|macro|MTB_MASTER_SFRWPRIV_SHIFT
DECL|MTB_MASTER_SFRWPRIV_WIDTH|macro|MTB_MASTER_SFRWPRIV_WIDTH
DECL|MTB_MASTER_SFRWPRIV|macro|MTB_MASTER_SFRWPRIV
DECL|MTB_MASTER_TSTARTEN_MASK|macro|MTB_MASTER_TSTARTEN_MASK
DECL|MTB_MASTER_TSTARTEN_SHIFT|macro|MTB_MASTER_TSTARTEN_SHIFT
DECL|MTB_MASTER_TSTARTEN_WIDTH|macro|MTB_MASTER_TSTARTEN_WIDTH
DECL|MTB_MASTER_TSTARTEN|macro|MTB_MASTER_TSTARTEN
DECL|MTB_MASTER_TSTOPEN_MASK|macro|MTB_MASTER_TSTOPEN_MASK
DECL|MTB_MASTER_TSTOPEN_SHIFT|macro|MTB_MASTER_TSTOPEN_SHIFT
DECL|MTB_MASTER_TSTOPEN_WIDTH|macro|MTB_MASTER_TSTOPEN_WIDTH
DECL|MTB_MASTER_TSTOPEN|macro|MTB_MASTER_TSTOPEN
DECL|MTB_MASTER|macro|MTB_MASTER
DECL|MTB_MODECTRL_MODECTRL_MASK|macro|MTB_MODECTRL_MODECTRL_MASK
DECL|MTB_MODECTRL_MODECTRL_SHIFT|macro|MTB_MODECTRL_MODECTRL_SHIFT
DECL|MTB_MODECTRL_MODECTRL_WIDTH|macro|MTB_MODECTRL_MODECTRL_WIDTH
DECL|MTB_MODECTRL_MODECTRL|macro|MTB_MODECTRL_MODECTRL
DECL|MTB_MODECTRL_REG|macro|MTB_MODECTRL_REG
DECL|MTB_MODECTRL|macro|MTB_MODECTRL
DECL|MTB_MemMapPtr|typedef|} MTB_Type, *MTB_MemMapPtr;
DECL|MTB_PERIPHID0|macro|MTB_PERIPHID0
DECL|MTB_PERIPHID1|macro|MTB_PERIPHID1
DECL|MTB_PERIPHID2|macro|MTB_PERIPHID2
DECL|MTB_PERIPHID3|macro|MTB_PERIPHID3
DECL|MTB_PERIPHID4|macro|MTB_PERIPHID4
DECL|MTB_PERIPHID5|macro|MTB_PERIPHID5
DECL|MTB_PERIPHID6|macro|MTB_PERIPHID6
DECL|MTB_PERIPHID7|macro|MTB_PERIPHID7
DECL|MTB_PERIPHID_COUNT|macro|MTB_PERIPHID_COUNT
DECL|MTB_PERIPHID_PERIPHID_MASK|macro|MTB_PERIPHID_PERIPHID_MASK
DECL|MTB_PERIPHID_PERIPHID_SHIFT|macro|MTB_PERIPHID_PERIPHID_SHIFT
DECL|MTB_PERIPHID_PERIPHID_WIDTH|macro|MTB_PERIPHID_PERIPHID_WIDTH
DECL|MTB_PERIPHID_PERIPHID|macro|MTB_PERIPHID_PERIPHID
DECL|MTB_PERIPHID_REG|macro|MTB_PERIPHID_REG
DECL|MTB_PERIPHID|macro|MTB_PERIPHID
DECL|MTB_POSITION_POINTER_MASK|macro|MTB_POSITION_POINTER_MASK
DECL|MTB_POSITION_POINTER_SHIFT|macro|MTB_POSITION_POINTER_SHIFT
DECL|MTB_POSITION_POINTER_WIDTH|macro|MTB_POSITION_POINTER_WIDTH
DECL|MTB_POSITION_POINTER|macro|MTB_POSITION_POINTER
DECL|MTB_POSITION_REG|macro|MTB_POSITION_REG
DECL|MTB_POSITION_WRAP_MASK|macro|MTB_POSITION_WRAP_MASK
DECL|MTB_POSITION_WRAP_SHIFT|macro|MTB_POSITION_WRAP_SHIFT
DECL|MTB_POSITION_WRAP_WIDTH|macro|MTB_POSITION_WRAP_WIDTH
DECL|MTB_POSITION_WRAP|macro|MTB_POSITION_WRAP
DECL|MTB_POSITION|macro|MTB_POSITION
DECL|MTB_TAGCLEAR_REG|macro|MTB_TAGCLEAR_REG
DECL|MTB_TAGCLEAR_TAGCLEAR_MASK|macro|MTB_TAGCLEAR_TAGCLEAR_MASK
DECL|MTB_TAGCLEAR_TAGCLEAR_SHIFT|macro|MTB_TAGCLEAR_TAGCLEAR_SHIFT
DECL|MTB_TAGCLEAR_TAGCLEAR_WIDTH|macro|MTB_TAGCLEAR_TAGCLEAR_WIDTH
DECL|MTB_TAGCLEAR_TAGCLEAR|macro|MTB_TAGCLEAR_TAGCLEAR
DECL|MTB_TAGCLEAR|macro|MTB_TAGCLEAR
DECL|MTB_TAGSET_REG|macro|MTB_TAGSET_REG
DECL|MTB_TAGSET_TAGSET_MASK|macro|MTB_TAGSET_TAGSET_MASK
DECL|MTB_TAGSET_TAGSET_SHIFT|macro|MTB_TAGSET_TAGSET_SHIFT
DECL|MTB_TAGSET_TAGSET_WIDTH|macro|MTB_TAGSET_TAGSET_WIDTH
DECL|MTB_TAGSET_TAGSET|macro|MTB_TAGSET_TAGSET
DECL|MTB_TAGSET|macro|MTB_TAGSET
DECL|MTB_Type|typedef|} MTB_Type, *MTB_MemMapPtr;
DECL|MTB|macro|MTB
DECL|MUXCR|member|__IO uint8_t MUXCR; /**< MUX Control Register, offset: 0x5 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NV_BACKKEY0_KEY_MASK|macro|NV_BACKKEY0_KEY_MASK
DECL|NV_BACKKEY0_KEY_SHIFT|macro|NV_BACKKEY0_KEY_SHIFT
DECL|NV_BACKKEY0_KEY_WIDTH|macro|NV_BACKKEY0_KEY_WIDTH
DECL|NV_BACKKEY0_KEY|macro|NV_BACKKEY0_KEY
DECL|NV_BACKKEY0_REG|macro|NV_BACKKEY0_REG
DECL|NV_BACKKEY0|macro|NV_BACKKEY0
DECL|NV_BACKKEY1_KEY_MASK|macro|NV_BACKKEY1_KEY_MASK
DECL|NV_BACKKEY1_KEY_SHIFT|macro|NV_BACKKEY1_KEY_SHIFT
DECL|NV_BACKKEY1_KEY_WIDTH|macro|NV_BACKKEY1_KEY_WIDTH
DECL|NV_BACKKEY1_KEY|macro|NV_BACKKEY1_KEY
DECL|NV_BACKKEY1_REG|macro|NV_BACKKEY1_REG
DECL|NV_BACKKEY1|macro|NV_BACKKEY1
DECL|NV_BACKKEY2_KEY_MASK|macro|NV_BACKKEY2_KEY_MASK
DECL|NV_BACKKEY2_KEY_SHIFT|macro|NV_BACKKEY2_KEY_SHIFT
DECL|NV_BACKKEY2_KEY_WIDTH|macro|NV_BACKKEY2_KEY_WIDTH
DECL|NV_BACKKEY2_KEY|macro|NV_BACKKEY2_KEY
DECL|NV_BACKKEY2_REG|macro|NV_BACKKEY2_REG
DECL|NV_BACKKEY2|macro|NV_BACKKEY2
DECL|NV_BACKKEY3_KEY_MASK|macro|NV_BACKKEY3_KEY_MASK
DECL|NV_BACKKEY3_KEY_SHIFT|macro|NV_BACKKEY3_KEY_SHIFT
DECL|NV_BACKKEY3_KEY_WIDTH|macro|NV_BACKKEY3_KEY_WIDTH
DECL|NV_BACKKEY3_KEY|macro|NV_BACKKEY3_KEY
DECL|NV_BACKKEY3_REG|macro|NV_BACKKEY3_REG
DECL|NV_BACKKEY3|macro|NV_BACKKEY3
DECL|NV_BACKKEY4_KEY_MASK|macro|NV_BACKKEY4_KEY_MASK
DECL|NV_BACKKEY4_KEY_SHIFT|macro|NV_BACKKEY4_KEY_SHIFT
DECL|NV_BACKKEY4_KEY_WIDTH|macro|NV_BACKKEY4_KEY_WIDTH
DECL|NV_BACKKEY4_KEY|macro|NV_BACKKEY4_KEY
DECL|NV_BACKKEY4_REG|macro|NV_BACKKEY4_REG
DECL|NV_BACKKEY4|macro|NV_BACKKEY4
DECL|NV_BACKKEY5_KEY_MASK|macro|NV_BACKKEY5_KEY_MASK
DECL|NV_BACKKEY5_KEY_SHIFT|macro|NV_BACKKEY5_KEY_SHIFT
DECL|NV_BACKKEY5_KEY_WIDTH|macro|NV_BACKKEY5_KEY_WIDTH
DECL|NV_BACKKEY5_KEY|macro|NV_BACKKEY5_KEY
DECL|NV_BACKKEY5_REG|macro|NV_BACKKEY5_REG
DECL|NV_BACKKEY5|macro|NV_BACKKEY5
DECL|NV_BACKKEY6_KEY_MASK|macro|NV_BACKKEY6_KEY_MASK
DECL|NV_BACKKEY6_KEY_SHIFT|macro|NV_BACKKEY6_KEY_SHIFT
DECL|NV_BACKKEY6_KEY_WIDTH|macro|NV_BACKKEY6_KEY_WIDTH
DECL|NV_BACKKEY6_KEY|macro|NV_BACKKEY6_KEY
DECL|NV_BACKKEY6_REG|macro|NV_BACKKEY6_REG
DECL|NV_BACKKEY6|macro|NV_BACKKEY6
DECL|NV_BACKKEY7_KEY_MASK|macro|NV_BACKKEY7_KEY_MASK
DECL|NV_BACKKEY7_KEY_SHIFT|macro|NV_BACKKEY7_KEY_SHIFT
DECL|NV_BACKKEY7_KEY_WIDTH|macro|NV_BACKKEY7_KEY_WIDTH
DECL|NV_BACKKEY7_KEY|macro|NV_BACKKEY7_KEY
DECL|NV_BACKKEY7_REG|macro|NV_BACKKEY7_REG
DECL|NV_BACKKEY7|macro|NV_BACKKEY7
DECL|NV_BASE_ADDRS|macro|NV_BASE_ADDRS
DECL|NV_BASE_PTRS|macro|NV_BASE_PTRS
DECL|NV_FOPT_FAST_INIT_MASK|macro|NV_FOPT_FAST_INIT_MASK
DECL|NV_FOPT_FAST_INIT_SHIFT|macro|NV_FOPT_FAST_INIT_SHIFT
DECL|NV_FOPT_FAST_INIT_WIDTH|macro|NV_FOPT_FAST_INIT_WIDTH
DECL|NV_FOPT_FAST_INIT|macro|NV_FOPT_FAST_INIT
DECL|NV_FOPT_LPBOOT0_MASK|macro|NV_FOPT_LPBOOT0_MASK
DECL|NV_FOPT_LPBOOT0_SHIFT|macro|NV_FOPT_LPBOOT0_SHIFT
DECL|NV_FOPT_LPBOOT0_WIDTH|macro|NV_FOPT_LPBOOT0_WIDTH
DECL|NV_FOPT_LPBOOT0|macro|NV_FOPT_LPBOOT0
DECL|NV_FOPT_LPBOOT1_MASK|macro|NV_FOPT_LPBOOT1_MASK
DECL|NV_FOPT_LPBOOT1_SHIFT|macro|NV_FOPT_LPBOOT1_SHIFT
DECL|NV_FOPT_LPBOOT1_WIDTH|macro|NV_FOPT_LPBOOT1_WIDTH
DECL|NV_FOPT_LPBOOT1|macro|NV_FOPT_LPBOOT1
DECL|NV_FOPT_NMI_DIS_MASK|macro|NV_FOPT_NMI_DIS_MASK
DECL|NV_FOPT_NMI_DIS_SHIFT|macro|NV_FOPT_NMI_DIS_SHIFT
DECL|NV_FOPT_NMI_DIS_WIDTH|macro|NV_FOPT_NMI_DIS_WIDTH
DECL|NV_FOPT_NMI_DIS|macro|NV_FOPT_NMI_DIS
DECL|NV_FOPT_REG|macro|NV_FOPT_REG
DECL|NV_FOPT_RESET_PIN_CFG_MASK|macro|NV_FOPT_RESET_PIN_CFG_MASK
DECL|NV_FOPT_RESET_PIN_CFG_SHIFT|macro|NV_FOPT_RESET_PIN_CFG_SHIFT
DECL|NV_FOPT_RESET_PIN_CFG_WIDTH|macro|NV_FOPT_RESET_PIN_CFG_WIDTH
DECL|NV_FOPT_RESET_PIN_CFG|macro|NV_FOPT_RESET_PIN_CFG
DECL|NV_FOPT|macro|NV_FOPT
DECL|NV_FPROT0_PROT_MASK|macro|NV_FPROT0_PROT_MASK
DECL|NV_FPROT0_PROT_SHIFT|macro|NV_FPROT0_PROT_SHIFT
DECL|NV_FPROT0_PROT_WIDTH|macro|NV_FPROT0_PROT_WIDTH
DECL|NV_FPROT0_PROT|macro|NV_FPROT0_PROT
DECL|NV_FPROT0_REG|macro|NV_FPROT0_REG
DECL|NV_FPROT0|macro|NV_FPROT0
DECL|NV_FPROT1_PROT_MASK|macro|NV_FPROT1_PROT_MASK
DECL|NV_FPROT1_PROT_SHIFT|macro|NV_FPROT1_PROT_SHIFT
DECL|NV_FPROT1_PROT_WIDTH|macro|NV_FPROT1_PROT_WIDTH
DECL|NV_FPROT1_PROT|macro|NV_FPROT1_PROT
DECL|NV_FPROT1_REG|macro|NV_FPROT1_REG
DECL|NV_FPROT1|macro|NV_FPROT1
DECL|NV_FPROT2_PROT_MASK|macro|NV_FPROT2_PROT_MASK
DECL|NV_FPROT2_PROT_SHIFT|macro|NV_FPROT2_PROT_SHIFT
DECL|NV_FPROT2_PROT_WIDTH|macro|NV_FPROT2_PROT_WIDTH
DECL|NV_FPROT2_PROT|macro|NV_FPROT2_PROT
DECL|NV_FPROT2_REG|macro|NV_FPROT2_REG
DECL|NV_FPROT2|macro|NV_FPROT2
DECL|NV_FPROT3_PROT_MASK|macro|NV_FPROT3_PROT_MASK
DECL|NV_FPROT3_PROT_SHIFT|macro|NV_FPROT3_PROT_SHIFT
DECL|NV_FPROT3_PROT_WIDTH|macro|NV_FPROT3_PROT_WIDTH
DECL|NV_FPROT3_PROT|macro|NV_FPROT3_PROT
DECL|NV_FPROT3_REG|macro|NV_FPROT3_REG
DECL|NV_FPROT3|macro|NV_FPROT3
DECL|NV_FSEC_FSLACC_MASK|macro|NV_FSEC_FSLACC_MASK
DECL|NV_FSEC_FSLACC_SHIFT|macro|NV_FSEC_FSLACC_SHIFT
DECL|NV_FSEC_FSLACC_WIDTH|macro|NV_FSEC_FSLACC_WIDTH
DECL|NV_FSEC_FSLACC|macro|NV_FSEC_FSLACC
DECL|NV_FSEC_KEYEN_MASK|macro|NV_FSEC_KEYEN_MASK
DECL|NV_FSEC_KEYEN_SHIFT|macro|NV_FSEC_KEYEN_SHIFT
DECL|NV_FSEC_KEYEN_WIDTH|macro|NV_FSEC_KEYEN_WIDTH
DECL|NV_FSEC_KEYEN|macro|NV_FSEC_KEYEN
DECL|NV_FSEC_MEEN_MASK|macro|NV_FSEC_MEEN_MASK
DECL|NV_FSEC_MEEN_SHIFT|macro|NV_FSEC_MEEN_SHIFT
DECL|NV_FSEC_MEEN_WIDTH|macro|NV_FSEC_MEEN_WIDTH
DECL|NV_FSEC_MEEN|macro|NV_FSEC_MEEN
DECL|NV_FSEC_REG|macro|NV_FSEC_REG
DECL|NV_FSEC_SEC_MASK|macro|NV_FSEC_SEC_MASK
DECL|NV_FSEC_SEC_SHIFT|macro|NV_FSEC_SEC_SHIFT
DECL|NV_FSEC_SEC_WIDTH|macro|NV_FSEC_SEC_WIDTH
DECL|NV_FSEC_SEC|macro|NV_FSEC_SEC
DECL|NV_FSEC|macro|NV_FSEC
DECL|NV_MemMapPtr|typedef|} NV_Type, *NV_MemMapPtr;
DECL|NV_Type|typedef|} NV_Type, *NV_MemMapPtr;
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OC|member|__IO uint8_t OC; /**< CMT Output Control Register, offset: 0x4 */
DECL|OFIFO|member|__I uint32_t OFIFO; /**< LTC Output Data FIFO, offset: 0x7F0 */
DECL|OFS|member|__IO uint32_t OFS; /**< ADC Offset Correction Register, offset: 0x28 */
DECL|OVERWRITE_VER|member|__IO uint32_t OVERWRITE_VER; /**< Overwrite Version, offset: 0x290 */
DECL|PART_ID|member|__I uint32_t PART_ID; /**< PART ID, offset: 0xA0 */
DECL|PA_BIAS_TBL0|member|__IO uint32_t PA_BIAS_TBL0; /**< PA Bias Table 0, offset: 0x2DC */
DECL|PA_BIAS_TBL1|member|__IO uint32_t PA_BIAS_TBL1; /**< PA Bias Table 1, offset: 0x2E0 */
DECL|PA_POWER|member|__IO uint32_t PA_POWER; /**< PA Power, offset: 0x2D8 */
DECL|PA_PWR|member|__IO uint32_t PA_PWR; /**< PA POWER, offset: 0x24 */
DECL|PB_CTRL|member|__IO uint32_t PB_CTRL; /**< Packet Buffer Control Register, offset: 0x2A0 */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCOR|member|__O uint32_t PCOR; /**< Port Clear Output Register, offset: 0x8 */
DECL|PCR|member|__IO uint32_t PCR[32]; /**< Pin Control Register n, array offset: 0x0, array step: 0x4 */
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDDR|member|__IO uint32_t PDDR; /**< Port Data Direction Register, offset: 0x14 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDIR|member|__I uint32_t PDIR; /**< Port Data Input Register, offset: 0x10 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PDOR|member|__IO uint32_t PDOR; /**< Port Data Output Register, offset: 0x0 */
DECL|PE1|member|__IO uint8_t PE1; /**< LLWU Pin Enable 1 register, offset: 0x0 */
DECL|PE2|member|__IO uint8_t PE2; /**< LLWU Pin Enable 2 register, offset: 0x1 */
DECL|PE3|member|__IO uint8_t PE3; /**< LLWU Pin Enable 3 register, offset: 0x2 */
DECL|PE4|member|__IO uint8_t PE4; /**< LLWU Pin Enable 4 register, offset: 0x3 */
DECL|PERIPHID0|member|__I uint32_t PERIPHID0; /**< Peripheral ID Register, offset: 0xFE0 */
DECL|PERIPHID1|member|__I uint32_t PERIPHID1; /**< Peripheral ID Register, offset: 0xFE4 */
DECL|PERIPHID2|member|__I uint32_t PERIPHID2; /**< Peripheral ID Register, offset: 0xFE8 */
DECL|PERIPHID3|member|__I uint32_t PERIPHID3; /**< Peripheral ID Register, offset: 0xFEC */
DECL|PERIPHID4|member|__I uint32_t PERIPHID4; /**< Peripheral ID Register, offset: 0xFD0 */
DECL|PERIPHID5|member|__I uint32_t PERIPHID5; /**< Peripheral ID Register, offset: 0xFD4 */
DECL|PERIPHID6|member|__I uint32_t PERIPHID6; /**< Peripheral ID Register, offset: 0xFD8 */
DECL|PERIPHID7|member|__I uint32_t PERIPHID7; /**< Peripheral ID Register, offset: 0xFDC */
DECL|PERIPHID|member|__I uint32_t PERIPHID[8]; /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
DECL|PERIPHID|member|__I uint32_t PERIPHID[8]; /**< Peripheral ID Register, array offset: 0xFD0, array step: 0x4 */
DECL|PG|member|__IO uint32_t PG; /**< ADC Plus-Side Gain Register, offset: 0x2C */
DECL|PHY_CTRL|member|__IO uint32_t PHY_CTRL; /**< PHY CONTROL, offset: 0x4 */
DECL|PIT_BASE_ADDRS|macro|PIT_BASE_ADDRS
DECL|PIT_BASE_PTRS|macro|PIT_BASE_PTRS
DECL|PIT_BASE_PTR|macro|PIT_BASE_PTR
DECL|PIT_BASE|macro|PIT_BASE
DECL|PIT_CVAL0|macro|PIT_CVAL0
DECL|PIT_CVAL1|macro|PIT_CVAL1
DECL|PIT_CVAL_COUNT|macro|PIT_CVAL_COUNT
DECL|PIT_CVAL_REG|macro|PIT_CVAL_REG
DECL|PIT_CVAL_TVL_MASK|macro|PIT_CVAL_TVL_MASK
DECL|PIT_CVAL_TVL_SHIFT|macro|PIT_CVAL_TVL_SHIFT
DECL|PIT_CVAL_TVL_WIDTH|macro|PIT_CVAL_TVL_WIDTH
DECL|PIT_CVAL_TVL|macro|PIT_CVAL_TVL
DECL|PIT_CVAL|macro|PIT_CVAL
DECL|PIT_IRQS|macro|PIT_IRQS
DECL|PIT_IRQn|enumerator|PIT_IRQn = 22, /**< PIT interrupt */
DECL|PIT_LDVAL0|macro|PIT_LDVAL0
DECL|PIT_LDVAL1|macro|PIT_LDVAL1
DECL|PIT_LDVAL_COUNT|macro|PIT_LDVAL_COUNT
DECL|PIT_LDVAL_REG|macro|PIT_LDVAL_REG
DECL|PIT_LDVAL_TSV_MASK|macro|PIT_LDVAL_TSV_MASK
DECL|PIT_LDVAL_TSV_SHIFT|macro|PIT_LDVAL_TSV_SHIFT
DECL|PIT_LDVAL_TSV_WIDTH|macro|PIT_LDVAL_TSV_WIDTH
DECL|PIT_LDVAL_TSV|macro|PIT_LDVAL_TSV
DECL|PIT_LDVAL|macro|PIT_LDVAL
DECL|PIT_LTMR64H_LTH_MASK|macro|PIT_LTMR64H_LTH_MASK
DECL|PIT_LTMR64H_LTH_SHIFT|macro|PIT_LTMR64H_LTH_SHIFT
DECL|PIT_LTMR64H_LTH_WIDTH|macro|PIT_LTMR64H_LTH_WIDTH
DECL|PIT_LTMR64H_LTH|macro|PIT_LTMR64H_LTH
DECL|PIT_LTMR64H_REG|macro|PIT_LTMR64H_REG
DECL|PIT_LTMR64H|macro|PIT_LTMR64H
DECL|PIT_LTMR64L_LTL_MASK|macro|PIT_LTMR64L_LTL_MASK
DECL|PIT_LTMR64L_LTL_SHIFT|macro|PIT_LTMR64L_LTL_SHIFT
DECL|PIT_LTMR64L_LTL_WIDTH|macro|PIT_LTMR64L_LTL_WIDTH
DECL|PIT_LTMR64L_LTL|macro|PIT_LTMR64L_LTL
DECL|PIT_LTMR64L_REG|macro|PIT_LTMR64L_REG
DECL|PIT_LTMR64L|macro|PIT_LTMR64L
DECL|PIT_MCR_FRZ_MASK|macro|PIT_MCR_FRZ_MASK
DECL|PIT_MCR_FRZ_SHIFT|macro|PIT_MCR_FRZ_SHIFT
DECL|PIT_MCR_FRZ_WIDTH|macro|PIT_MCR_FRZ_WIDTH
DECL|PIT_MCR_FRZ|macro|PIT_MCR_FRZ
DECL|PIT_MCR_MDIS_MASK|macro|PIT_MCR_MDIS_MASK
DECL|PIT_MCR_MDIS_SHIFT|macro|PIT_MCR_MDIS_SHIFT
DECL|PIT_MCR_MDIS_WIDTH|macro|PIT_MCR_MDIS_WIDTH
DECL|PIT_MCR_MDIS|macro|PIT_MCR_MDIS
DECL|PIT_MCR_REG|macro|PIT_MCR_REG
DECL|PIT_MCR|macro|PIT_MCR
DECL|PIT_MemMapPtr|typedef|} PIT_Type, *PIT_MemMapPtr;
DECL|PIT_TCTRL0|macro|PIT_TCTRL0
DECL|PIT_TCTRL1|macro|PIT_TCTRL1
DECL|PIT_TCTRL_CHN_MASK|macro|PIT_TCTRL_CHN_MASK
DECL|PIT_TCTRL_CHN_SHIFT|macro|PIT_TCTRL_CHN_SHIFT
DECL|PIT_TCTRL_CHN_WIDTH|macro|PIT_TCTRL_CHN_WIDTH
DECL|PIT_TCTRL_CHN|macro|PIT_TCTRL_CHN
DECL|PIT_TCTRL_COUNT|macro|PIT_TCTRL_COUNT
DECL|PIT_TCTRL_REG|macro|PIT_TCTRL_REG
DECL|PIT_TCTRL_TEN_MASK|macro|PIT_TCTRL_TEN_MASK
DECL|PIT_TCTRL_TEN_SHIFT|macro|PIT_TCTRL_TEN_SHIFT
DECL|PIT_TCTRL_TEN_WIDTH|macro|PIT_TCTRL_TEN_WIDTH
DECL|PIT_TCTRL_TEN|macro|PIT_TCTRL_TEN
DECL|PIT_TCTRL_TIE_MASK|macro|PIT_TCTRL_TIE_MASK
DECL|PIT_TCTRL_TIE_SHIFT|macro|PIT_TCTRL_TIE_SHIFT
DECL|PIT_TCTRL_TIE_WIDTH|macro|PIT_TCTRL_TIE_WIDTH
DECL|PIT_TCTRL_TIE|macro|PIT_TCTRL_TIE
DECL|PIT_TCTRL|macro|PIT_TCTRL
DECL|PIT_TFLG0|macro|PIT_TFLG0
DECL|PIT_TFLG1|macro|PIT_TFLG1
DECL|PIT_TFLG_COUNT|macro|PIT_TFLG_COUNT
DECL|PIT_TFLG_REG|macro|PIT_TFLG_REG
DECL|PIT_TFLG_TIF_MASK|macro|PIT_TFLG_TIF_MASK
DECL|PIT_TFLG_TIF_SHIFT|macro|PIT_TFLG_TIF_SHIFT
DECL|PIT_TFLG_TIF_WIDTH|macro|PIT_TFLG_TIF_WIDTH
DECL|PIT_TFLG_TIF|macro|PIT_TFLG_TIF
DECL|PIT_TFLG|macro|PIT_TFLG
DECL|PIT_Type|typedef|} PIT_Type, *PIT_MemMapPtr;
DECL|PIT|macro|PIT
DECL|PKRCNT10|member|__I uint32_t PKRCNT10; /**< RNG Statistical Check Poker Count 1 and 0 Register, offset: 0x80 */
DECL|PKRCNT32|member|__I uint32_t PKRCNT32; /**< RNG Statistical Check Poker Count 3 and 2 Register, offset: 0x84 */
DECL|PKRCNT54|member|__I uint32_t PKRCNT54; /**< RNG Statistical Check Poker Count 5 and 4 Register, offset: 0x88 */
DECL|PKRCNT76|member|__I uint32_t PKRCNT76; /**< RNG Statistical Check Poker Count 7 and 6 Register, offset: 0x8C */
DECL|PKRCNT98|member|__I uint32_t PKRCNT98; /**< RNG Statistical Check Poker Count 9 and 8 Register, offset: 0x90 */
DECL|PKRCNTBA|member|__I uint32_t PKRCNTBA; /**< RNG Statistical Check Poker Count B and A Register, offset: 0x94 */
DECL|PKRCNTDC|member|__I uint32_t PKRCNTDC; /**< RNG Statistical Check Poker Count D and C Register, offset: 0x98 */
DECL|PKRCNTFE|member|__I uint32_t PKRCNTFE; /**< RNG Statistical Check Poker Count F and E Register, offset: 0x9C */
DECL|PKRMAX|member|__IO uint32_t PKRMAX; /**< RNG Poker Maximum Limit Register, offset: 0xC */
DECL|PKRRNG|member|__IO uint32_t PKRRNG; /**< RNG Poker Range Register, offset: 0x8 */
DECL|PKRSQ|member|__I uint32_t PKRSQ; /**< RNG Poker Square Calculation Result Register, offset: 0xC */
DECL|PKT_BUFFER|member|__IO uint32_t PKT_BUFFER[32]; /**< PACKET BUFFER, array offset: 0x100, array step: 0x4 */
DECL|PLACR|member|__IO uint32_t PLACR; /**< Platform Control Register, offset: 0xC */
DECL|PLAMC|member|__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
DECL|PLASC|member|__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
DECL|PLL_CHAN_MAP|member|__IO uint32_t PLL_CHAN_MAP; /**< PLL Channel Mapping, offset: 0x22C */
DECL|PLL_CTRL2|member|__IO uint32_t PLL_CTRL2; /**< PLL Control Register 2, offset: 0x448 */
DECL|PLL_CTRL|member|__IO uint32_t PLL_CTRL; /**< PLL Control Register, offset: 0x444 */
DECL|PLL_CTUNE_CNT1_0|member|__I uint32_t PLL_CTUNE_CNT1_0; /**< PLL Coarse Tune Counts 1 and 0, offset: 0x274 */
DECL|PLL_CTUNE_CNT3_2|member|__I uint32_t PLL_CTUNE_CNT3_2; /**< PLL Coarse Tune Counts 3 and 2, offset: 0x270 */
DECL|PLL_CTUNE_CNT5_4|member|__I uint32_t PLL_CTUNE_CNT5_4; /**< PLL Coarse Tune Counts 5 and 4, offset: 0x26C */
DECL|PLL_CTUNE_CNT6|member|__I uint32_t PLL_CTUNE_CNT6; /**< PLL Coarse Tune Count 6, offset: 0x268 */
DECL|PLL_CTUNE_CTRL|member|__IO uint32_t PLL_CTUNE_CTRL; /**< PLL Coarse Tune Control, offset: 0x264 */
DECL|PLL_CTUNE_RESULTS|member|__I uint32_t PLL_CTUNE_RESULTS; /**< PLL Coarse Tune Results, offset: 0x278 */
DECL|PLL_DELAY_MATCH|member|__IO uint32_t PLL_DELAY_MATCH; /**< PLL Delay Matching, offset: 0x260 */
DECL|PLL_HPM_CAL_CTRL|member|__IO uint32_t PLL_HPM_CAL_CTRL; /**< PLL HPM Calibration Control, offset: 0x238 */
DECL|PLL_HPM_SDM_FRACTION|member|__IO uint32_t PLL_HPM_SDM_FRACTION; /**< PLL HPM SDM Fraction, offset: 0x244 */
DECL|PLL_HP_MOD_CTRL|member|__IO uint32_t PLL_HP_MOD_CTRL; /**< PLL High Port Modulation Control, offset: 0x234 */
DECL|PLL_LD_HPM_CAL1|member|__IO uint32_t PLL_LD_HPM_CAL1; /**< PLL Cycle Slip Lock Detect Configuration and HPM Calibration 1, offset: 0x23C */
DECL|PLL_LD_HPM_CAL2|member|__IO uint32_t PLL_LD_HPM_CAL2; /**< PLL Cycle Slip Lock Detect Configuration and HPM Calibration 2, offset: 0x240 */
DECL|PLL_LOCK_DETECT|member|__IO uint32_t PLL_LOCK_DETECT; /**< PLL Lock Detect, offset: 0x230 */
DECL|PLL_LP_MOD_CTRL|member|__IO uint32_t PLL_LP_MOD_CTRL; /**< PLL Low Port Modulation Control, offset: 0x248 */
DECL|PLL_LP_SDM_CTRL1|member|__IO uint32_t PLL_LP_SDM_CTRL1; /**< PLL Low Port SDM Control 1, offset: 0x24C */
DECL|PLL_LP_SDM_CTRL2|member|__IO uint32_t PLL_LP_SDM_CTRL2; /**< PLL Low Port SDM Control 2, offset: 0x250 */
DECL|PLL_LP_SDM_CTRL3|member|__IO uint32_t PLL_LP_SDM_CTRL3; /**< PLL Low Port SDM Control 3, offset: 0x254 */
DECL|PLL_LP_SDM_DENOM|member|__I uint32_t PLL_LP_SDM_DENOM; /**< PLL Low Port SDM Denominator Applied, offset: 0x25C */
DECL|PLL_LP_SDM_NUM|member|__I uint32_t PLL_LP_SDM_NUM; /**< PLL Low Port SDM Numerator Applied, offset: 0x258 */
DECL|PLL_MOD_OVRD|member|__IO uint32_t PLL_MOD_OVRD; /**< PLL Modulation Overrides, offset: 0x228 */
DECL|PLL_TEST_CTRL|member|__IO uint32_t PLL_TEST_CTRL; /**< PLL Test Control, offset: 0x44C */
DECL|PMCTRL|member|__IO uint8_t PMCTRL; /**< Power Mode Control register, offset: 0x1 */
DECL|PMC_BASE_ADDRS|macro|PMC_BASE_ADDRS
DECL|PMC_BASE_PTRS|macro|PMC_BASE_PTRS
DECL|PMC_BASE_PTR|macro|PMC_BASE_PTR
DECL|PMC_BASE|macro|PMC_BASE
DECL|PMC_IRQS|macro|PMC_IRQS
DECL|PMC_LVDSC1_LVDACK_MASK|macro|PMC_LVDSC1_LVDACK_MASK
DECL|PMC_LVDSC1_LVDACK_SHIFT|macro|PMC_LVDSC1_LVDACK_SHIFT
DECL|PMC_LVDSC1_LVDACK_WIDTH|macro|PMC_LVDSC1_LVDACK_WIDTH
DECL|PMC_LVDSC1_LVDACK|macro|PMC_LVDSC1_LVDACK
DECL|PMC_LVDSC1_LVDF_MASK|macro|PMC_LVDSC1_LVDF_MASK
DECL|PMC_LVDSC1_LVDF_SHIFT|macro|PMC_LVDSC1_LVDF_SHIFT
DECL|PMC_LVDSC1_LVDF_WIDTH|macro|PMC_LVDSC1_LVDF_WIDTH
DECL|PMC_LVDSC1_LVDF|macro|PMC_LVDSC1_LVDF
DECL|PMC_LVDSC1_LVDIE_MASK|macro|PMC_LVDSC1_LVDIE_MASK
DECL|PMC_LVDSC1_LVDIE_SHIFT|macro|PMC_LVDSC1_LVDIE_SHIFT
DECL|PMC_LVDSC1_LVDIE_WIDTH|macro|PMC_LVDSC1_LVDIE_WIDTH
DECL|PMC_LVDSC1_LVDIE|macro|PMC_LVDSC1_LVDIE
DECL|PMC_LVDSC1_LVDRE_MASK|macro|PMC_LVDSC1_LVDRE_MASK
DECL|PMC_LVDSC1_LVDRE_SHIFT|macro|PMC_LVDSC1_LVDRE_SHIFT
DECL|PMC_LVDSC1_LVDRE_WIDTH|macro|PMC_LVDSC1_LVDRE_WIDTH
DECL|PMC_LVDSC1_LVDRE|macro|PMC_LVDSC1_LVDRE
DECL|PMC_LVDSC1_LVDV_MASK|macro|PMC_LVDSC1_LVDV_MASK
DECL|PMC_LVDSC1_LVDV_SHIFT|macro|PMC_LVDSC1_LVDV_SHIFT
DECL|PMC_LVDSC1_LVDV_WIDTH|macro|PMC_LVDSC1_LVDV_WIDTH
DECL|PMC_LVDSC1_LVDV|macro|PMC_LVDSC1_LVDV
DECL|PMC_LVDSC1_REG|macro|PMC_LVDSC1_REG
DECL|PMC_LVDSC1|macro|PMC_LVDSC1
DECL|PMC_LVDSC2_LVWACK_MASK|macro|PMC_LVDSC2_LVWACK_MASK
DECL|PMC_LVDSC2_LVWACK_SHIFT|macro|PMC_LVDSC2_LVWACK_SHIFT
DECL|PMC_LVDSC2_LVWACK_WIDTH|macro|PMC_LVDSC2_LVWACK_WIDTH
DECL|PMC_LVDSC2_LVWACK|macro|PMC_LVDSC2_LVWACK
DECL|PMC_LVDSC2_LVWF_MASK|macro|PMC_LVDSC2_LVWF_MASK
DECL|PMC_LVDSC2_LVWF_SHIFT|macro|PMC_LVDSC2_LVWF_SHIFT
DECL|PMC_LVDSC2_LVWF_WIDTH|macro|PMC_LVDSC2_LVWF_WIDTH
DECL|PMC_LVDSC2_LVWF|macro|PMC_LVDSC2_LVWF
DECL|PMC_LVDSC2_LVWIE_MASK|macro|PMC_LVDSC2_LVWIE_MASK
DECL|PMC_LVDSC2_LVWIE_SHIFT|macro|PMC_LVDSC2_LVWIE_SHIFT
DECL|PMC_LVDSC2_LVWIE_WIDTH|macro|PMC_LVDSC2_LVWIE_WIDTH
DECL|PMC_LVDSC2_LVWIE|macro|PMC_LVDSC2_LVWIE
DECL|PMC_LVDSC2_LVWV_MASK|macro|PMC_LVDSC2_LVWV_MASK
DECL|PMC_LVDSC2_LVWV_SHIFT|macro|PMC_LVDSC2_LVWV_SHIFT
DECL|PMC_LVDSC2_LVWV_WIDTH|macro|PMC_LVDSC2_LVWV_WIDTH
DECL|PMC_LVDSC2_LVWV|macro|PMC_LVDSC2_LVWV
DECL|PMC_LVDSC2_REG|macro|PMC_LVDSC2_REG
DECL|PMC_LVDSC2|macro|PMC_LVDSC2
DECL|PMC_MemMapPtr|typedef|} PMC_Type, *PMC_MemMapPtr;
DECL|PMC_REGSC_ACKISO_MASK|macro|PMC_REGSC_ACKISO_MASK
DECL|PMC_REGSC_ACKISO_SHIFT|macro|PMC_REGSC_ACKISO_SHIFT
DECL|PMC_REGSC_ACKISO_WIDTH|macro|PMC_REGSC_ACKISO_WIDTH
DECL|PMC_REGSC_ACKISO|macro|PMC_REGSC_ACKISO
DECL|PMC_REGSC_BGBE_MASK|macro|PMC_REGSC_BGBE_MASK
DECL|PMC_REGSC_BGBE_SHIFT|macro|PMC_REGSC_BGBE_SHIFT
DECL|PMC_REGSC_BGBE_WIDTH|macro|PMC_REGSC_BGBE_WIDTH
DECL|PMC_REGSC_BGBE|macro|PMC_REGSC_BGBE
DECL|PMC_REGSC_REGONS_MASK|macro|PMC_REGSC_REGONS_MASK
DECL|PMC_REGSC_REGONS_SHIFT|macro|PMC_REGSC_REGONS_SHIFT
DECL|PMC_REGSC_REGONS_WIDTH|macro|PMC_REGSC_REGONS_WIDTH
DECL|PMC_REGSC_REGONS|macro|PMC_REGSC_REGONS
DECL|PMC_REGSC_REG|macro|PMC_REGSC_REG
DECL|PMC_REGSC_VLPO_MASK|macro|PMC_REGSC_VLPO_MASK
DECL|PMC_REGSC_VLPO_SHIFT|macro|PMC_REGSC_VLPO_SHIFT
DECL|PMC_REGSC_VLPO_WIDTH|macro|PMC_REGSC_VLPO_WIDTH
DECL|PMC_REGSC_VLPO|macro|PMC_REGSC_VLPO
DECL|PMC_REGSC|macro|PMC_REGSC
DECL|PMC_Type|typedef|} PMC_Type, *PMC_MemMapPtr;
DECL|PMC|macro|PMC
DECL|PMPROT|member|__IO uint8_t PMPROT; /**< Power Mode Protection register, offset: 0x0 */
DECL|PMSTAT|member|__I uint8_t PMSTAT; /**< Power Mode Status register, offset: 0x3 */
DECL|PN_CODE|member|__IO uint32_t PN_CODE; /**< PN_CODE, offset: 0x3C8 */
DECL|PN_TYPE|member|__IO uint32_t PN_TYPE; /**< PN_TYPE, offset: 0x3C4 */
DECL|POPR|member|__I uint32_t POPR; /**< POP RX FIFO Register, offset: 0x38 */
DECL|PORTA_BASE_PTR|macro|PORTA_BASE_PTR
DECL|PORTA_BASE|macro|PORTA_BASE
DECL|PORTA_GPCHR|macro|PORTA_GPCHR
DECL|PORTA_GPCLR|macro|PORTA_GPCLR
DECL|PORTA_IRQn|enumerator|PORTA_IRQn = 30, /**< PORTA Pin detect */
DECL|PORTA_ISFR|macro|PORTA_ISFR
DECL|PORTA_PCR0|macro|PORTA_PCR0
DECL|PORTA_PCR10|macro|PORTA_PCR10
DECL|PORTA_PCR11|macro|PORTA_PCR11
DECL|PORTA_PCR12|macro|PORTA_PCR12
DECL|PORTA_PCR13|macro|PORTA_PCR13
DECL|PORTA_PCR14|macro|PORTA_PCR14
DECL|PORTA_PCR15|macro|PORTA_PCR15
DECL|PORTA_PCR16|macro|PORTA_PCR16
DECL|PORTA_PCR17|macro|PORTA_PCR17
DECL|PORTA_PCR18|macro|PORTA_PCR18
DECL|PORTA_PCR19|macro|PORTA_PCR19
DECL|PORTA_PCR1|macro|PORTA_PCR1
DECL|PORTA_PCR20|macro|PORTA_PCR20
DECL|PORTA_PCR21|macro|PORTA_PCR21
DECL|PORTA_PCR22|macro|PORTA_PCR22
DECL|PORTA_PCR23|macro|PORTA_PCR23
DECL|PORTA_PCR24|macro|PORTA_PCR24
DECL|PORTA_PCR25|macro|PORTA_PCR25
DECL|PORTA_PCR26|macro|PORTA_PCR26
DECL|PORTA_PCR27|macro|PORTA_PCR27
DECL|PORTA_PCR28|macro|PORTA_PCR28
DECL|PORTA_PCR29|macro|PORTA_PCR29
DECL|PORTA_PCR2|macro|PORTA_PCR2
DECL|PORTA_PCR30|macro|PORTA_PCR30
DECL|PORTA_PCR31|macro|PORTA_PCR31
DECL|PORTA_PCR3|macro|PORTA_PCR3
DECL|PORTA_PCR4|macro|PORTA_PCR4
DECL|PORTA_PCR5|macro|PORTA_PCR5
DECL|PORTA_PCR6|macro|PORTA_PCR6
DECL|PORTA_PCR7|macro|PORTA_PCR7
DECL|PORTA_PCR8|macro|PORTA_PCR8
DECL|PORTA_PCR9|macro|PORTA_PCR9
DECL|PORTA_PCR|macro|PORTA_PCR
DECL|PORTA|macro|PORTA
DECL|PORTB_BASE_PTR|macro|PORTB_BASE_PTR
DECL|PORTB_BASE|macro|PORTB_BASE
DECL|PORTB_GPCHR|macro|PORTB_GPCHR
DECL|PORTB_GPCLR|macro|PORTB_GPCLR
DECL|PORTB_ISFR|macro|PORTB_ISFR
DECL|PORTB_PCR0|macro|PORTB_PCR0
DECL|PORTB_PCR10|macro|PORTB_PCR10
DECL|PORTB_PCR11|macro|PORTB_PCR11
DECL|PORTB_PCR12|macro|PORTB_PCR12
DECL|PORTB_PCR13|macro|PORTB_PCR13
DECL|PORTB_PCR14|macro|PORTB_PCR14
DECL|PORTB_PCR15|macro|PORTB_PCR15
DECL|PORTB_PCR16|macro|PORTB_PCR16
DECL|PORTB_PCR17|macro|PORTB_PCR17
DECL|PORTB_PCR18|macro|PORTB_PCR18
DECL|PORTB_PCR19|macro|PORTB_PCR19
DECL|PORTB_PCR1|macro|PORTB_PCR1
DECL|PORTB_PCR20|macro|PORTB_PCR20
DECL|PORTB_PCR21|macro|PORTB_PCR21
DECL|PORTB_PCR22|macro|PORTB_PCR22
DECL|PORTB_PCR23|macro|PORTB_PCR23
DECL|PORTB_PCR24|macro|PORTB_PCR24
DECL|PORTB_PCR25|macro|PORTB_PCR25
DECL|PORTB_PCR26|macro|PORTB_PCR26
DECL|PORTB_PCR27|macro|PORTB_PCR27
DECL|PORTB_PCR28|macro|PORTB_PCR28
DECL|PORTB_PCR29|macro|PORTB_PCR29
DECL|PORTB_PCR2|macro|PORTB_PCR2
DECL|PORTB_PCR30|macro|PORTB_PCR30
DECL|PORTB_PCR31|macro|PORTB_PCR31
DECL|PORTB_PCR3|macro|PORTB_PCR3
DECL|PORTB_PCR4|macro|PORTB_PCR4
DECL|PORTB_PCR5|macro|PORTB_PCR5
DECL|PORTB_PCR6|macro|PORTB_PCR6
DECL|PORTB_PCR7|macro|PORTB_PCR7
DECL|PORTB_PCR8|macro|PORTB_PCR8
DECL|PORTB_PCR9|macro|PORTB_PCR9
DECL|PORTB_PCR|macro|PORTB_PCR
DECL|PORTB_PORTC_IRQn|enumerator|PORTB_PORTC_IRQn = 31 /**< PORTB and PORTC Pin detect */
DECL|PORTB|macro|PORTB
DECL|PORTC_BASE_PTR|macro|PORTC_BASE_PTR
DECL|PORTC_BASE|macro|PORTC_BASE
DECL|PORTC_GPCHR|macro|PORTC_GPCHR
DECL|PORTC_GPCLR|macro|PORTC_GPCLR
DECL|PORTC_ISFR|macro|PORTC_ISFR
DECL|PORTC_PCR0|macro|PORTC_PCR0
DECL|PORTC_PCR10|macro|PORTC_PCR10
DECL|PORTC_PCR11|macro|PORTC_PCR11
DECL|PORTC_PCR12|macro|PORTC_PCR12
DECL|PORTC_PCR13|macro|PORTC_PCR13
DECL|PORTC_PCR14|macro|PORTC_PCR14
DECL|PORTC_PCR15|macro|PORTC_PCR15
DECL|PORTC_PCR16|macro|PORTC_PCR16
DECL|PORTC_PCR17|macro|PORTC_PCR17
DECL|PORTC_PCR18|macro|PORTC_PCR18
DECL|PORTC_PCR19|macro|PORTC_PCR19
DECL|PORTC_PCR1|macro|PORTC_PCR1
DECL|PORTC_PCR20|macro|PORTC_PCR20
DECL|PORTC_PCR21|macro|PORTC_PCR21
DECL|PORTC_PCR22|macro|PORTC_PCR22
DECL|PORTC_PCR23|macro|PORTC_PCR23
DECL|PORTC_PCR24|macro|PORTC_PCR24
DECL|PORTC_PCR25|macro|PORTC_PCR25
DECL|PORTC_PCR26|macro|PORTC_PCR26
DECL|PORTC_PCR27|macro|PORTC_PCR27
DECL|PORTC_PCR28|macro|PORTC_PCR28
DECL|PORTC_PCR29|macro|PORTC_PCR29
DECL|PORTC_PCR2|macro|PORTC_PCR2
DECL|PORTC_PCR30|macro|PORTC_PCR30
DECL|PORTC_PCR31|macro|PORTC_PCR31
DECL|PORTC_PCR3|macro|PORTC_PCR3
DECL|PORTC_PCR4|macro|PORTC_PCR4
DECL|PORTC_PCR5|macro|PORTC_PCR5
DECL|PORTC_PCR6|macro|PORTC_PCR6
DECL|PORTC_PCR7|macro|PORTC_PCR7
DECL|PORTC_PCR8|macro|PORTC_PCR8
DECL|PORTC_PCR9|macro|PORTC_PCR9
DECL|PORTC_PCR|macro|PORTC_PCR
DECL|PORTC|macro|PORTC
DECL|PORT_BASE_ADDRS|macro|PORT_BASE_ADDRS
DECL|PORT_BASE_PTRS|macro|PORT_BASE_PTRS
DECL|PORT_GPCHR_GPWD_MASK|macro|PORT_GPCHR_GPWD_MASK
DECL|PORT_GPCHR_GPWD_SHIFT|macro|PORT_GPCHR_GPWD_SHIFT
DECL|PORT_GPCHR_GPWD_WIDTH|macro|PORT_GPCHR_GPWD_WIDTH
DECL|PORT_GPCHR_GPWD|macro|PORT_GPCHR_GPWD
DECL|PORT_GPCHR_GPWE_MASK|macro|PORT_GPCHR_GPWE_MASK
DECL|PORT_GPCHR_GPWE_SHIFT|macro|PORT_GPCHR_GPWE_SHIFT
DECL|PORT_GPCHR_GPWE_WIDTH|macro|PORT_GPCHR_GPWE_WIDTH
DECL|PORT_GPCHR_GPWE|macro|PORT_GPCHR_GPWE
DECL|PORT_GPCHR_REG|macro|PORT_GPCHR_REG
DECL|PORT_GPCLR_GPWD_MASK|macro|PORT_GPCLR_GPWD_MASK
DECL|PORT_GPCLR_GPWD_SHIFT|macro|PORT_GPCLR_GPWD_SHIFT
DECL|PORT_GPCLR_GPWD_WIDTH|macro|PORT_GPCLR_GPWD_WIDTH
DECL|PORT_GPCLR_GPWD|macro|PORT_GPCLR_GPWD
DECL|PORT_GPCLR_GPWE_MASK|macro|PORT_GPCLR_GPWE_MASK
DECL|PORT_GPCLR_GPWE_SHIFT|macro|PORT_GPCLR_GPWE_SHIFT
DECL|PORT_GPCLR_GPWE_WIDTH|macro|PORT_GPCLR_GPWE_WIDTH
DECL|PORT_GPCLR_GPWE|macro|PORT_GPCLR_GPWE
DECL|PORT_GPCLR_REG|macro|PORT_GPCLR_REG
DECL|PORT_IRQS|macro|PORT_IRQS
DECL|PORT_ISFR_ISF_MASK|macro|PORT_ISFR_ISF_MASK
DECL|PORT_ISFR_ISF_SHIFT|macro|PORT_ISFR_ISF_SHIFT
DECL|PORT_ISFR_ISF_WIDTH|macro|PORT_ISFR_ISF_WIDTH
DECL|PORT_ISFR_ISF|macro|PORT_ISFR_ISF
DECL|PORT_ISFR_REG|macro|PORT_ISFR_REG
DECL|PORT_MemMapPtr|typedef|} PORT_Type, *PORT_MemMapPtr;
DECL|PORT_PCR_COUNT|macro|PORT_PCR_COUNT
DECL|PORT_PCR_DSE_MASK|macro|PORT_PCR_DSE_MASK
DECL|PORT_PCR_DSE_SHIFT|macro|PORT_PCR_DSE_SHIFT
DECL|PORT_PCR_DSE_WIDTH|macro|PORT_PCR_DSE_WIDTH
DECL|PORT_PCR_DSE|macro|PORT_PCR_DSE
DECL|PORT_PCR_IRQC_MASK|macro|PORT_PCR_IRQC_MASK
DECL|PORT_PCR_IRQC_SHIFT|macro|PORT_PCR_IRQC_SHIFT
DECL|PORT_PCR_IRQC_WIDTH|macro|PORT_PCR_IRQC_WIDTH
DECL|PORT_PCR_IRQC|macro|PORT_PCR_IRQC
DECL|PORT_PCR_ISF_MASK|macro|PORT_PCR_ISF_MASK
DECL|PORT_PCR_ISF_SHIFT|macro|PORT_PCR_ISF_SHIFT
DECL|PORT_PCR_ISF_WIDTH|macro|PORT_PCR_ISF_WIDTH
DECL|PORT_PCR_ISF|macro|PORT_PCR_ISF
DECL|PORT_PCR_MUX_MASK|macro|PORT_PCR_MUX_MASK
DECL|PORT_PCR_MUX_SHIFT|macro|PORT_PCR_MUX_SHIFT
DECL|PORT_PCR_MUX_WIDTH|macro|PORT_PCR_MUX_WIDTH
DECL|PORT_PCR_MUX|macro|PORT_PCR_MUX
DECL|PORT_PCR_PE_MASK|macro|PORT_PCR_PE_MASK
DECL|PORT_PCR_PE_SHIFT|macro|PORT_PCR_PE_SHIFT
DECL|PORT_PCR_PE_WIDTH|macro|PORT_PCR_PE_WIDTH
DECL|PORT_PCR_PE|macro|PORT_PCR_PE
DECL|PORT_PCR_PFE_MASK|macro|PORT_PCR_PFE_MASK
DECL|PORT_PCR_PFE_SHIFT|macro|PORT_PCR_PFE_SHIFT
DECL|PORT_PCR_PFE_WIDTH|macro|PORT_PCR_PFE_WIDTH
DECL|PORT_PCR_PFE|macro|PORT_PCR_PFE
DECL|PORT_PCR_PS_MASK|macro|PORT_PCR_PS_MASK
DECL|PORT_PCR_PS_SHIFT|macro|PORT_PCR_PS_SHIFT
DECL|PORT_PCR_PS_WIDTH|macro|PORT_PCR_PS_WIDTH
DECL|PORT_PCR_PS|macro|PORT_PCR_PS
DECL|PORT_PCR_REG|macro|PORT_PCR_REG
DECL|PORT_PCR_SRE_MASK|macro|PORT_PCR_SRE_MASK
DECL|PORT_PCR_SRE_SHIFT|macro|PORT_PCR_SRE_SHIFT
DECL|PORT_PCR_SRE_WIDTH|macro|PORT_PCR_SRE_WIDTH
DECL|PORT_PCR_SRE|macro|PORT_PCR_SRE
DECL|PORT_Type|typedef|} PORT_Type, *PORT_MemMapPtr;
DECL|POSITION|member|__IO uint32_t POSITION; /**< MTB Position Register, offset: 0x0 */
DECL|PPS|member|__IO uint8_t PPS; /**< CMT Primary Prescaler Register, offset: 0xA */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSOR|member|__O uint32_t PSOR; /**< Port Set Output Register, offset: 0x4 */
DECL|PSR|member|__IO uint32_t PSR; /**< Low Power Timer Prescale Register, offset: 0x4 */
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PTOR|member|__O uint32_t PTOR; /**< Port Toggle Output Register, offset: 0xC */
DECL|PUSHR_SLAVE|member|__IO uint32_t PUSHR_SLAVE; /**< PUSH TX FIFO Register In Slave Mode, offset: 0x34 */
DECL|PUSHR|member|__IO uint32_t PUSHR; /**< PUSH TX FIFO Register In Master Mode, offset: 0x34 */
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M0 Pend SV Interrupt */
DECL|QDCTRL|member|__IO uint32_t QDCTRL; /**< Quadrature Decoder Control and Status, offset: 0x80 */
DECL|QGEN_CTRL|member|__IO uint32_t QGEN_CTRL; /**< QGEN Control, offset: 0x458 */
DECL|RA|member|__IO uint8_t RA; /**< I2C Range Address register, offset: 0x7 */
DECL|RCM_BASE_ADDRS|macro|RCM_BASE_ADDRS
DECL|RCM_BASE_PTRS|macro|RCM_BASE_PTRS
DECL|RCM_BASE_PTR|macro|RCM_BASE_PTR
DECL|RCM_BASE|macro|RCM_BASE
DECL|RCM_MemMapPtr|typedef|} RCM_Type, *RCM_MemMapPtr;
DECL|RCM_RPFC_REG|macro|RCM_RPFC_REG
DECL|RCM_RPFC_RSTFLTSRW_MASK|macro|RCM_RPFC_RSTFLTSRW_MASK
DECL|RCM_RPFC_RSTFLTSRW_SHIFT|macro|RCM_RPFC_RSTFLTSRW_SHIFT
DECL|RCM_RPFC_RSTFLTSRW_WIDTH|macro|RCM_RPFC_RSTFLTSRW_WIDTH
DECL|RCM_RPFC_RSTFLTSRW|macro|RCM_RPFC_RSTFLTSRW
DECL|RCM_RPFC_RSTFLTSS_MASK|macro|RCM_RPFC_RSTFLTSS_MASK
DECL|RCM_RPFC_RSTFLTSS_SHIFT|macro|RCM_RPFC_RSTFLTSS_SHIFT
DECL|RCM_RPFC_RSTFLTSS_WIDTH|macro|RCM_RPFC_RSTFLTSS_WIDTH
DECL|RCM_RPFC_RSTFLTSS|macro|RCM_RPFC_RSTFLTSS
DECL|RCM_RPFC|macro|RCM_RPFC
DECL|RCM_RPFW_REG|macro|RCM_RPFW_REG
DECL|RCM_RPFW_RSTFLTSEL_MASK|macro|RCM_RPFW_RSTFLTSEL_MASK
DECL|RCM_RPFW_RSTFLTSEL_SHIFT|macro|RCM_RPFW_RSTFLTSEL_SHIFT
DECL|RCM_RPFW_RSTFLTSEL_WIDTH|macro|RCM_RPFW_RSTFLTSEL_WIDTH
DECL|RCM_RPFW_RSTFLTSEL|macro|RCM_RPFW_RSTFLTSEL
DECL|RCM_RPFW|macro|RCM_RPFW
DECL|RCM_SRS0_LOC_MASK|macro|RCM_SRS0_LOC_MASK
DECL|RCM_SRS0_LOC_SHIFT|macro|RCM_SRS0_LOC_SHIFT
DECL|RCM_SRS0_LOC_WIDTH|macro|RCM_SRS0_LOC_WIDTH
DECL|RCM_SRS0_LOC|macro|RCM_SRS0_LOC
DECL|RCM_SRS0_LVD_MASK|macro|RCM_SRS0_LVD_MASK
DECL|RCM_SRS0_LVD_SHIFT|macro|RCM_SRS0_LVD_SHIFT
DECL|RCM_SRS0_LVD_WIDTH|macro|RCM_SRS0_LVD_WIDTH
DECL|RCM_SRS0_LVD|macro|RCM_SRS0_LVD
DECL|RCM_SRS0_PIN_MASK|macro|RCM_SRS0_PIN_MASK
DECL|RCM_SRS0_PIN_SHIFT|macro|RCM_SRS0_PIN_SHIFT
DECL|RCM_SRS0_PIN_WIDTH|macro|RCM_SRS0_PIN_WIDTH
DECL|RCM_SRS0_PIN|macro|RCM_SRS0_PIN
DECL|RCM_SRS0_POR_MASK|macro|RCM_SRS0_POR_MASK
DECL|RCM_SRS0_POR_SHIFT|macro|RCM_SRS0_POR_SHIFT
DECL|RCM_SRS0_POR_WIDTH|macro|RCM_SRS0_POR_WIDTH
DECL|RCM_SRS0_POR|macro|RCM_SRS0_POR
DECL|RCM_SRS0_REG|macro|RCM_SRS0_REG
DECL|RCM_SRS0_WAKEUP_MASK|macro|RCM_SRS0_WAKEUP_MASK
DECL|RCM_SRS0_WAKEUP_SHIFT|macro|RCM_SRS0_WAKEUP_SHIFT
DECL|RCM_SRS0_WAKEUP_WIDTH|macro|RCM_SRS0_WAKEUP_WIDTH
DECL|RCM_SRS0_WAKEUP|macro|RCM_SRS0_WAKEUP
DECL|RCM_SRS0_WDOG_MASK|macro|RCM_SRS0_WDOG_MASK
DECL|RCM_SRS0_WDOG_SHIFT|macro|RCM_SRS0_WDOG_SHIFT
DECL|RCM_SRS0_WDOG_WIDTH|macro|RCM_SRS0_WDOG_WIDTH
DECL|RCM_SRS0_WDOG|macro|RCM_SRS0_WDOG
DECL|RCM_SRS0|macro|RCM_SRS0
DECL|RCM_SRS1_LOCKUP_MASK|macro|RCM_SRS1_LOCKUP_MASK
DECL|RCM_SRS1_LOCKUP_SHIFT|macro|RCM_SRS1_LOCKUP_SHIFT
DECL|RCM_SRS1_LOCKUP_WIDTH|macro|RCM_SRS1_LOCKUP_WIDTH
DECL|RCM_SRS1_LOCKUP|macro|RCM_SRS1_LOCKUP
DECL|RCM_SRS1_MDM_AP_MASK|macro|RCM_SRS1_MDM_AP_MASK
DECL|RCM_SRS1_MDM_AP_SHIFT|macro|RCM_SRS1_MDM_AP_SHIFT
DECL|RCM_SRS1_MDM_AP_WIDTH|macro|RCM_SRS1_MDM_AP_WIDTH
DECL|RCM_SRS1_MDM_AP|macro|RCM_SRS1_MDM_AP
DECL|RCM_SRS1_REG|macro|RCM_SRS1_REG
DECL|RCM_SRS1_SACKERR_MASK|macro|RCM_SRS1_SACKERR_MASK
DECL|RCM_SRS1_SACKERR_SHIFT|macro|RCM_SRS1_SACKERR_SHIFT
DECL|RCM_SRS1_SACKERR_WIDTH|macro|RCM_SRS1_SACKERR_WIDTH
DECL|RCM_SRS1_SACKERR|macro|RCM_SRS1_SACKERR
DECL|RCM_SRS1_SW_MASK|macro|RCM_SRS1_SW_MASK
DECL|RCM_SRS1_SW_SHIFT|macro|RCM_SRS1_SW_SHIFT
DECL|RCM_SRS1_SW_WIDTH|macro|RCM_SRS1_SW_WIDTH
DECL|RCM_SRS1_SW|macro|RCM_SRS1_SW
DECL|RCM_SRS1|macro|RCM_SRS1
DECL|RCM_Type|typedef|} RCM_Type, *RCM_MemMapPtr;
DECL|RCM|macro|RCM
DECL|RECYCLE_COUNT|member|__IO uint32_t RECYCLE_COUNT; /**< Recycle Count Register, offset: 0x2E4 */
DECL|REG0|member|__IO uint32_t REG0; /**< DCDC REGISTER 0, offset: 0x0 */
DECL|REG1|member|__IO uint32_t REG1; /**< DCDC REGISTER 1, offset: 0x4 */
DECL|REG2|member|__IO uint32_t REG2; /**< DCDC REGISTER 2, offset: 0x8 */
DECL|REG3|member|__IO uint32_t REG3; /**< DCDC REGISTER 3, offset: 0xC */
DECL|REG4|member|__IO uint32_t REG4; /**< DCDC REGISTER 4, offset: 0x10 */
DECL|REG6|member|__IO uint32_t REG6; /**< DCDC REGISTER 6, offset: 0x18 */
DECL|REG7|member|__IO uint32_t REG7; /**< DCDC REGISTER 7, offset: 0x1C */
DECL|REGSC|member|__IO uint8_t REGSC; /**< Regulator Status And Control register, offset: 0x2 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[220];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[256];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3328];
DECL|RESERVED_0|member|uint8_t RESERVED_0[36];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3824];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4028];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4096];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_10|member|uint8_t RESERVED_10[28];
DECL|RESERVED_10|member|uint8_t RESERVED_10[28];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[40];
DECL|RESERVED_12|member|uint8_t RESERVED_12[252];
DECL|RESERVED_12|member|uint8_t RESERVED_12[32];
DECL|RESERVED_13|member|uint8_t RESERVED_13[4];
DECL|RESERVED_13|member|uint8_t RESERVED_13[8];
DECL|RESERVED_14|member|uint8_t RESERVED_14[8];
DECL|RESERVED_15|member|uint8_t RESERVED_15[4];
DECL|RESERVED_16|member|uint8_t RESERVED_16[4];
DECL|RESERVED_17|member|uint8_t RESERVED_17[8];
DECL|RESERVED_18|member|uint8_t RESERVED_18[8];
DECL|RESERVED_19|member|uint8_t RESERVED_19[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[156];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[1];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[2];
DECL|RESERVED_1|member|uint8_t RESERVED_1[2];
DECL|RESERVED_1|member|uint8_t RESERVED_1[448];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[92];
DECL|RESERVED_20|member|uint8_t RESERVED_20[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[2];
DECL|RESERVED_2|member|uint8_t RESERVED_2[3524];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2];
DECL|RESERVED_3|member|uint8_t RESERVED_3[48];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_5|member|uint8_t RESERVED_5[20];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[64];
DECL|RESERVED_6|member|uint8_t RESERVED_6[8];
DECL|RESERVED_7|member|uint8_t RESERVED_7[156];
DECL|RESERVED_7|member|uint8_t RESERVED_7[164];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_8|member|uint8_t RESERVED_8[192];
DECL|RESERVED_8|member|uint8_t RESERVED_8[4];
DECL|RESERVED_9|member|uint8_t RESERVED_9[1456];
DECL|RESERVED_9|member|uint8_t RESERVED_9[4];
DECL|ROM_BASE_ADDRS|macro|ROM_BASE_ADDRS
DECL|ROM_BASE_PTRS|macro|ROM_BASE_PTRS
DECL|ROM_BASE_PTR|macro|ROM_BASE_PTR
DECL|ROM_BASE|macro|ROM_BASE
DECL|ROM_COMPID0|macro|ROM_COMPID0
DECL|ROM_COMPID1|macro|ROM_COMPID1
DECL|ROM_COMPID2|macro|ROM_COMPID2
DECL|ROM_COMPID3|macro|ROM_COMPID3
DECL|ROM_COMPID_COMPID_MASK|macro|ROM_COMPID_COMPID_MASK
DECL|ROM_COMPID_COMPID_SHIFT|macro|ROM_COMPID_COMPID_SHIFT
DECL|ROM_COMPID_COMPID_WIDTH|macro|ROM_COMPID_COMPID_WIDTH
DECL|ROM_COMPID_COMPID|macro|ROM_COMPID_COMPID
DECL|ROM_COMPID_COUNT|macro|ROM_COMPID_COUNT
DECL|ROM_COMPID_REG|macro|ROM_COMPID_REG
DECL|ROM_COMPID|macro|ROM_COMPID
DECL|ROM_ENTRY0|macro|ROM_ENTRY0
DECL|ROM_ENTRY1|macro|ROM_ENTRY1
DECL|ROM_ENTRY2|macro|ROM_ENTRY2
DECL|ROM_ENTRY_COUNT|macro|ROM_ENTRY_COUNT
DECL|ROM_ENTRY_ENTRY_MASK|macro|ROM_ENTRY_ENTRY_MASK
DECL|ROM_ENTRY_ENTRY_SHIFT|macro|ROM_ENTRY_ENTRY_SHIFT
DECL|ROM_ENTRY_ENTRY_WIDTH|macro|ROM_ENTRY_ENTRY_WIDTH
DECL|ROM_ENTRY_ENTRY|macro|ROM_ENTRY_ENTRY
DECL|ROM_ENTRY_REG|macro|ROM_ENTRY_REG
DECL|ROM_ENTRY|macro|ROM_ENTRY
DECL|ROM_MemMapPtr|typedef|} ROM_Type, *ROM_MemMapPtr;
DECL|ROM_PERIPHID0_PERIPHID_MASK|macro|ROM_PERIPHID0_PERIPHID_MASK
DECL|ROM_PERIPHID0_PERIPHID_SHIFT|macro|ROM_PERIPHID0_PERIPHID_SHIFT
DECL|ROM_PERIPHID0_PERIPHID_WIDTH|macro|ROM_PERIPHID0_PERIPHID_WIDTH
DECL|ROM_PERIPHID0_PERIPHID|macro|ROM_PERIPHID0_PERIPHID
DECL|ROM_PERIPHID0_REG|macro|ROM_PERIPHID0_REG
DECL|ROM_PERIPHID0|macro|ROM_PERIPHID0
DECL|ROM_PERIPHID1_PERIPHID_MASK|macro|ROM_PERIPHID1_PERIPHID_MASK
DECL|ROM_PERIPHID1_PERIPHID_SHIFT|macro|ROM_PERIPHID1_PERIPHID_SHIFT
DECL|ROM_PERIPHID1_PERIPHID_WIDTH|macro|ROM_PERIPHID1_PERIPHID_WIDTH
DECL|ROM_PERIPHID1_PERIPHID|macro|ROM_PERIPHID1_PERIPHID
DECL|ROM_PERIPHID1_REG|macro|ROM_PERIPHID1_REG
DECL|ROM_PERIPHID1|macro|ROM_PERIPHID1
DECL|ROM_PERIPHID2_PERIPHID_MASK|macro|ROM_PERIPHID2_PERIPHID_MASK
DECL|ROM_PERIPHID2_PERIPHID_SHIFT|macro|ROM_PERIPHID2_PERIPHID_SHIFT
DECL|ROM_PERIPHID2_PERIPHID_WIDTH|macro|ROM_PERIPHID2_PERIPHID_WIDTH
DECL|ROM_PERIPHID2_PERIPHID|macro|ROM_PERIPHID2_PERIPHID
DECL|ROM_PERIPHID2_REG|macro|ROM_PERIPHID2_REG
DECL|ROM_PERIPHID2|macro|ROM_PERIPHID2
DECL|ROM_PERIPHID3_PERIPHID_MASK|macro|ROM_PERIPHID3_PERIPHID_MASK
DECL|ROM_PERIPHID3_PERIPHID_SHIFT|macro|ROM_PERIPHID3_PERIPHID_SHIFT
DECL|ROM_PERIPHID3_PERIPHID_WIDTH|macro|ROM_PERIPHID3_PERIPHID_WIDTH
DECL|ROM_PERIPHID3_PERIPHID|macro|ROM_PERIPHID3_PERIPHID
DECL|ROM_PERIPHID3_REG|macro|ROM_PERIPHID3_REG
DECL|ROM_PERIPHID3|macro|ROM_PERIPHID3
DECL|ROM_PERIPHID4_PERIPHID_MASK|macro|ROM_PERIPHID4_PERIPHID_MASK
DECL|ROM_PERIPHID4_PERIPHID_SHIFT|macro|ROM_PERIPHID4_PERIPHID_SHIFT
DECL|ROM_PERIPHID4_PERIPHID_WIDTH|macro|ROM_PERIPHID4_PERIPHID_WIDTH
DECL|ROM_PERIPHID4_PERIPHID|macro|ROM_PERIPHID4_PERIPHID
DECL|ROM_PERIPHID4_REG|macro|ROM_PERIPHID4_REG
DECL|ROM_PERIPHID4|macro|ROM_PERIPHID4
DECL|ROM_PERIPHID5_PERIPHID_MASK|macro|ROM_PERIPHID5_PERIPHID_MASK
DECL|ROM_PERIPHID5_PERIPHID_SHIFT|macro|ROM_PERIPHID5_PERIPHID_SHIFT
DECL|ROM_PERIPHID5_PERIPHID_WIDTH|macro|ROM_PERIPHID5_PERIPHID_WIDTH
DECL|ROM_PERIPHID5_PERIPHID|macro|ROM_PERIPHID5_PERIPHID
DECL|ROM_PERIPHID5_REG|macro|ROM_PERIPHID5_REG
DECL|ROM_PERIPHID5|macro|ROM_PERIPHID5
DECL|ROM_PERIPHID6_PERIPHID_MASK|macro|ROM_PERIPHID6_PERIPHID_MASK
DECL|ROM_PERIPHID6_PERIPHID_SHIFT|macro|ROM_PERIPHID6_PERIPHID_SHIFT
DECL|ROM_PERIPHID6_PERIPHID_WIDTH|macro|ROM_PERIPHID6_PERIPHID_WIDTH
DECL|ROM_PERIPHID6_PERIPHID|macro|ROM_PERIPHID6_PERIPHID
DECL|ROM_PERIPHID6_REG|macro|ROM_PERIPHID6_REG
DECL|ROM_PERIPHID6|macro|ROM_PERIPHID6
DECL|ROM_PERIPHID7_PERIPHID_MASK|macro|ROM_PERIPHID7_PERIPHID_MASK
DECL|ROM_PERIPHID7_PERIPHID_SHIFT|macro|ROM_PERIPHID7_PERIPHID_SHIFT
DECL|ROM_PERIPHID7_PERIPHID_WIDTH|macro|ROM_PERIPHID7_PERIPHID_WIDTH
DECL|ROM_PERIPHID7_PERIPHID|macro|ROM_PERIPHID7_PERIPHID
DECL|ROM_PERIPHID7_REG|macro|ROM_PERIPHID7_REG
DECL|ROM_PERIPHID7|macro|ROM_PERIPHID7
DECL|ROM_SYSACCESS_REG|macro|ROM_SYSACCESS_REG
DECL|ROM_SYSACCESS_SYSACCESS_MASK|macro|ROM_SYSACCESS_SYSACCESS_MASK
DECL|ROM_SYSACCESS_SYSACCESS_SHIFT|macro|ROM_SYSACCESS_SYSACCESS_SHIFT
DECL|ROM_SYSACCESS_SYSACCESS_WIDTH|macro|ROM_SYSACCESS_SYSACCESS_WIDTH
DECL|ROM_SYSACCESS_SYSACCESS|macro|ROM_SYSACCESS_SYSACCESS
DECL|ROM_SYSACCESS|macro|ROM_SYSACCESS
DECL|ROM_TABLEMARK_MARK_MASK|macro|ROM_TABLEMARK_MARK_MASK
DECL|ROM_TABLEMARK_MARK_SHIFT|macro|ROM_TABLEMARK_MARK_SHIFT
DECL|ROM_TABLEMARK_MARK_WIDTH|macro|ROM_TABLEMARK_MARK_WIDTH
DECL|ROM_TABLEMARK_MARK|macro|ROM_TABLEMARK_MARK
DECL|ROM_TABLEMARK_REG|macro|ROM_TABLEMARK_REG
DECL|ROM_TABLEMARK|macro|ROM_TABLEMARK
DECL|ROM_Type|typedef|} ROM_Type, *ROM_MemMapPtr;
DECL|ROM|macro|ROM
DECL|RPFC|member|__IO uint8_t RPFC; /**< Reset Pin Filter Control register, offset: 0x4 */
DECL|RPFW|member|__IO uint8_t RPFW; /**< Reset Pin Filter Width register, offset: 0x5 */
DECL|RSER|member|__IO uint32_t RSER; /**< DMA/Interrupt Request Select and Enable Register, offset: 0x30 */
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY_MASK|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY_MASK
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY_SHIFT|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY_SHIFT
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY_WIDTH|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY_WIDTH
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_COARSE_DELAY
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY_MASK|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY_MASK
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY_SHIFT|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY_SHIFT
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY_WIDTH|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY_WIDTH
DECL|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY|macro|RSIM_ACTIVE_DELAY_BLE_ACTIVE_FINE_DELAY
DECL|RSIM_ACTIVE_DELAY_REG|macro|RSIM_ACTIVE_DELAY_REG
DECL|RSIM_ACTIVE_DELAY|macro|RSIM_ACTIVE_DELAY
DECL|RSIM_ANA_TEST_ATST_GATE_EN_MASK|macro|RSIM_ANA_TEST_ATST_GATE_EN_MASK
DECL|RSIM_ANA_TEST_ATST_GATE_EN_SHIFT|macro|RSIM_ANA_TEST_ATST_GATE_EN_SHIFT
DECL|RSIM_ANA_TEST_ATST_GATE_EN_WIDTH|macro|RSIM_ANA_TEST_ATST_GATE_EN_WIDTH
DECL|RSIM_ANA_TEST_ATST_GATE_EN|macro|RSIM_ANA_TEST_ATST_GATE_EN
DECL|RSIM_ANA_TEST_RADIO_ID_MASK|macro|RSIM_ANA_TEST_RADIO_ID_MASK
DECL|RSIM_ANA_TEST_RADIO_ID_SHIFT|macro|RSIM_ANA_TEST_RADIO_ID_SHIFT
DECL|RSIM_ANA_TEST_RADIO_ID_WIDTH|macro|RSIM_ANA_TEST_RADIO_ID_WIDTH
DECL|RSIM_ANA_TEST_RADIO_ID|macro|RSIM_ANA_TEST_RADIO_ID
DECL|RSIM_ANA_TEST_REG|macro|RSIM_ANA_TEST_REG
DECL|RSIM_ANA_TEST|macro|RSIM_ANA_TEST
DECL|RSIM_BASE_ADDRS|macro|RSIM_BASE_ADDRS
DECL|RSIM_BASE_PTRS|macro|RSIM_BASE_PTRS
DECL|RSIM_BASE_PTR|macro|RSIM_BASE_PTR
DECL|RSIM_BASE|macro|RSIM_BASE
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL_MASK|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL_MASK
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL_SHIFT|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL_SHIFT
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL_WIDTH|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL_WIDTH
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_1_SEL
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL_MASK|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL_MASK
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL_SHIFT|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL_SHIFT
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL_WIDTH|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL_WIDTH
DECL|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL|macro|RSIM_CONTROL_BLE_ACTIVE_PORT_2_SEL
DECL|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT_MASK|macro|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT_MASK
DECL|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT_SHIFT|macro|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT_SHIFT
DECL|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT_WIDTH|macro|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT_WIDTH
DECL|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT|macro|RSIM_CONTROL_BLE_DEEP_SLEEP_EXIT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_WIDTH|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN_WIDTH
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_EN|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_EN
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_WIDTH|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN_WIDTH
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_EN
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_WIDTH|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT_WIDTH
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_INT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_INT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_MASK
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_SHIFT
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_WIDTH|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT_WIDTH
DECL|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT|macro|RSIM_CONTROL_BLE_RF_OSC_REQ_STAT
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_MASK
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_SHIFT
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_WIDTH|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS_WIDTH
DECL|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS|macro|RSIM_CONTROL_BLOCK_RADIO_OUTPUTS
DECL|RSIM_CONTROL_BLOCK_RADIO_RESETS_MASK|macro|RSIM_CONTROL_BLOCK_RADIO_RESETS_MASK
DECL|RSIM_CONTROL_BLOCK_RADIO_RESETS_SHIFT|macro|RSIM_CONTROL_BLOCK_RADIO_RESETS_SHIFT
DECL|RSIM_CONTROL_BLOCK_RADIO_RESETS_WIDTH|macro|RSIM_CONTROL_BLOCK_RADIO_RESETS_WIDTH
DECL|RSIM_CONTROL_BLOCK_RADIO_RESETS|macro|RSIM_CONTROL_BLOCK_RADIO_RESETS
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN_MASK|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN_MASK
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN_SHIFT|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN_WIDTH|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN_WIDTH
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_EN
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_MASK|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_MASK
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_SHIFT|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_SHIFT
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD_WIDTH|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD_WIDTH
DECL|RSIM_CONTROL_GASKET_BYPASS_OVRD|macro|RSIM_CONTROL_GASKET_BYPASS_OVRD
DECL|RSIM_CONTROL_RADIO_RESET_MASK|macro|RSIM_CONTROL_RADIO_RESET_MASK
DECL|RSIM_CONTROL_RADIO_RESET_SHIFT|macro|RSIM_CONTROL_RADIO_RESET_SHIFT
DECL|RSIM_CONTROL_RADIO_RESET_WIDTH|macro|RSIM_CONTROL_RADIO_RESET_WIDTH
DECL|RSIM_CONTROL_RADIO_RESET|macro|RSIM_CONTROL_RADIO_RESET
DECL|RSIM_CONTROL_REG|macro|RSIM_CONTROL_REG
DECL|RSIM_CONTROL_RF_OSC_BYPASS_EN_MASK|macro|RSIM_CONTROL_RF_OSC_BYPASS_EN_MASK
DECL|RSIM_CONTROL_RF_OSC_BYPASS_EN_SHIFT|macro|RSIM_CONTROL_RF_OSC_BYPASS_EN_SHIFT
DECL|RSIM_CONTROL_RF_OSC_BYPASS_EN_WIDTH|macro|RSIM_CONTROL_RF_OSC_BYPASS_EN_WIDTH
DECL|RSIM_CONTROL_RF_OSC_BYPASS_EN|macro|RSIM_CONTROL_RF_OSC_BYPASS_EN
DECL|RSIM_CONTROL_RF_OSC_EN_MASK|macro|RSIM_CONTROL_RF_OSC_EN_MASK
DECL|RSIM_CONTROL_RF_OSC_EN_SHIFT|macro|RSIM_CONTROL_RF_OSC_EN_SHIFT
DECL|RSIM_CONTROL_RF_OSC_EN_WIDTH|macro|RSIM_CONTROL_RF_OSC_EN_WIDTH
DECL|RSIM_CONTROL_RF_OSC_EN|macro|RSIM_CONTROL_RF_OSC_EN
DECL|RSIM_CONTROL_RF_OSC_READY_MASK|macro|RSIM_CONTROL_RF_OSC_READY_MASK
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_MASK
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_WIDTH|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN_WIDTH
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_EN|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_EN
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_MASK|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_MASK
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_SHIFT
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD_WIDTH|macro|RSIM_CONTROL_RF_OSC_READY_OVRD_WIDTH
DECL|RSIM_CONTROL_RF_OSC_READY_OVRD|macro|RSIM_CONTROL_RF_OSC_READY_OVRD
DECL|RSIM_CONTROL_RF_OSC_READY_SHIFT|macro|RSIM_CONTROL_RF_OSC_READY_SHIFT
DECL|RSIM_CONTROL_RF_OSC_READY_WIDTH|macro|RSIM_CONTROL_RF_OSC_READY_WIDTH
DECL|RSIM_CONTROL_RF_OSC_READY|macro|RSIM_CONTROL_RF_OSC_READY
DECL|RSIM_CONTROL_STOP_ACK_OVRD_EN_MASK|macro|RSIM_CONTROL_STOP_ACK_OVRD_EN_MASK
DECL|RSIM_CONTROL_STOP_ACK_OVRD_EN_SHIFT|macro|RSIM_CONTROL_STOP_ACK_OVRD_EN_SHIFT
DECL|RSIM_CONTROL_STOP_ACK_OVRD_EN_WIDTH|macro|RSIM_CONTROL_STOP_ACK_OVRD_EN_WIDTH
DECL|RSIM_CONTROL_STOP_ACK_OVRD_EN|macro|RSIM_CONTROL_STOP_ACK_OVRD_EN
DECL|RSIM_CONTROL_STOP_ACK_OVRD_MASK|macro|RSIM_CONTROL_STOP_ACK_OVRD_MASK
DECL|RSIM_CONTROL_STOP_ACK_OVRD_SHIFT|macro|RSIM_CONTROL_STOP_ACK_OVRD_SHIFT
DECL|RSIM_CONTROL_STOP_ACK_OVRD_WIDTH|macro|RSIM_CONTROL_STOP_ACK_OVRD_WIDTH
DECL|RSIM_CONTROL_STOP_ACK_OVRD|macro|RSIM_CONTROL_STOP_ACK_OVRD
DECL|RSIM_CONTROL|macro|RSIM_CONTROL
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB_MASK|macro|RSIM_MAC_LSB_MAC_ADDR_LSB_MASK
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT|macro|RSIM_MAC_LSB_MAC_ADDR_LSB_SHIFT
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB_WIDTH|macro|RSIM_MAC_LSB_MAC_ADDR_LSB_WIDTH
DECL|RSIM_MAC_LSB_MAC_ADDR_LSB|macro|RSIM_MAC_LSB_MAC_ADDR_LSB
DECL|RSIM_MAC_LSB_REG|macro|RSIM_MAC_LSB_REG
DECL|RSIM_MAC_LSB|macro|RSIM_MAC_LSB
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB_MASK|macro|RSIM_MAC_MSB_MAC_ADDR_MSB_MASK
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT|macro|RSIM_MAC_MSB_MAC_ADDR_MSB_SHIFT
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB_WIDTH|macro|RSIM_MAC_MSB_MAC_ADDR_MSB_WIDTH
DECL|RSIM_MAC_MSB_MAC_ADDR_MSB|macro|RSIM_MAC_MSB_MAC_ADDR_MSB
DECL|RSIM_MAC_MSB_REG|macro|RSIM_MAC_MSB_REG
DECL|RSIM_MAC_MSB|macro|RSIM_MAC_MSB
DECL|RSIM_MemMapPtr|typedef|} RSIM_Type, *RSIM_MemMapPtr;
DECL|RSIM_Type|typedef|} RSIM_Type, *RSIM_MemMapPtr;
DECL|RSIM|macro|RSIM
DECL|RSSI_CTRL_0|member|__IO uint32_t RSSI_CTRL_0; /**< RSSI Control 0, offset: 0x18 */
DECL|RSSI_CTRL_1|member|__IO uint32_t RSSI_CTRL_1; /**< RSSI Control 1, offset: 0x1C */
DECL|RTC_BASE_ADDRS|macro|RTC_BASE_ADDRS
DECL|RTC_BASE_PTRS|macro|RTC_BASE_PTRS
DECL|RTC_BASE_PTR|macro|RTC_BASE_PTR
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_CR_CLKO_MASK|macro|RTC_CR_CLKO_MASK
DECL|RTC_CR_CLKO_SHIFT|macro|RTC_CR_CLKO_SHIFT
DECL|RTC_CR_CLKO_WIDTH|macro|RTC_CR_CLKO_WIDTH
DECL|RTC_CR_CLKO|macro|RTC_CR_CLKO
DECL|RTC_CR_OSCE_MASK|macro|RTC_CR_OSCE_MASK
DECL|RTC_CR_OSCE_SHIFT|macro|RTC_CR_OSCE_SHIFT
DECL|RTC_CR_OSCE_WIDTH|macro|RTC_CR_OSCE_WIDTH
DECL|RTC_CR_OSCE|macro|RTC_CR_OSCE
DECL|RTC_CR_REG|macro|RTC_CR_REG
DECL|RTC_CR_SC16P_MASK|macro|RTC_CR_SC16P_MASK
DECL|RTC_CR_SC16P_SHIFT|macro|RTC_CR_SC16P_SHIFT
DECL|RTC_CR_SC16P_WIDTH|macro|RTC_CR_SC16P_WIDTH
DECL|RTC_CR_SC16P|macro|RTC_CR_SC16P
DECL|RTC_CR_SC2P_MASK|macro|RTC_CR_SC2P_MASK
DECL|RTC_CR_SC2P_SHIFT|macro|RTC_CR_SC2P_SHIFT
DECL|RTC_CR_SC2P_WIDTH|macro|RTC_CR_SC2P_WIDTH
DECL|RTC_CR_SC2P|macro|RTC_CR_SC2P
DECL|RTC_CR_SC4P_MASK|macro|RTC_CR_SC4P_MASK
DECL|RTC_CR_SC4P_SHIFT|macro|RTC_CR_SC4P_SHIFT
DECL|RTC_CR_SC4P_WIDTH|macro|RTC_CR_SC4P_WIDTH
DECL|RTC_CR_SC4P|macro|RTC_CR_SC4P
DECL|RTC_CR_SC8P_MASK|macro|RTC_CR_SC8P_MASK
DECL|RTC_CR_SC8P_SHIFT|macro|RTC_CR_SC8P_SHIFT
DECL|RTC_CR_SC8P_WIDTH|macro|RTC_CR_SC8P_WIDTH
DECL|RTC_CR_SC8P|macro|RTC_CR_SC8P
DECL|RTC_CR_SUP_MASK|macro|RTC_CR_SUP_MASK
DECL|RTC_CR_SUP_SHIFT|macro|RTC_CR_SUP_SHIFT
DECL|RTC_CR_SUP_WIDTH|macro|RTC_CR_SUP_WIDTH
DECL|RTC_CR_SUP|macro|RTC_CR_SUP
DECL|RTC_CR_SWR_MASK|macro|RTC_CR_SWR_MASK
DECL|RTC_CR_SWR_SHIFT|macro|RTC_CR_SWR_SHIFT
DECL|RTC_CR_SWR_WIDTH|macro|RTC_CR_SWR_WIDTH
DECL|RTC_CR_SWR|macro|RTC_CR_SWR
DECL|RTC_CR_UM_MASK|macro|RTC_CR_UM_MASK
DECL|RTC_CR_UM_SHIFT|macro|RTC_CR_UM_SHIFT
DECL|RTC_CR_UM_WIDTH|macro|RTC_CR_UM_WIDTH
DECL|RTC_CR_UM|macro|RTC_CR_UM
DECL|RTC_CR_WPE_MASK|macro|RTC_CR_WPE_MASK
DECL|RTC_CR_WPE_SHIFT|macro|RTC_CR_WPE_SHIFT
DECL|RTC_CR_WPE_WIDTH|macro|RTC_CR_WPE_WIDTH
DECL|RTC_CR_WPE|macro|RTC_CR_WPE
DECL|RTC_CR_WPS_MASK|macro|RTC_CR_WPS_MASK
DECL|RTC_CR_WPS_SHIFT|macro|RTC_CR_WPS_SHIFT
DECL|RTC_CR_WPS_WIDTH|macro|RTC_CR_WPS_WIDTH
DECL|RTC_CR_WPS|macro|RTC_CR_WPS
DECL|RTC_CR|macro|RTC_CR
DECL|RTC_IER_REG|macro|RTC_IER_REG
DECL|RTC_IER_TAIE_MASK|macro|RTC_IER_TAIE_MASK
DECL|RTC_IER_TAIE_SHIFT|macro|RTC_IER_TAIE_SHIFT
DECL|RTC_IER_TAIE_WIDTH|macro|RTC_IER_TAIE_WIDTH
DECL|RTC_IER_TAIE|macro|RTC_IER_TAIE
DECL|RTC_IER_TIIE_MASK|macro|RTC_IER_TIIE_MASK
DECL|RTC_IER_TIIE_SHIFT|macro|RTC_IER_TIIE_SHIFT
DECL|RTC_IER_TIIE_WIDTH|macro|RTC_IER_TIIE_WIDTH
DECL|RTC_IER_TIIE|macro|RTC_IER_TIIE
DECL|RTC_IER_TOIE_MASK|macro|RTC_IER_TOIE_MASK
DECL|RTC_IER_TOIE_SHIFT|macro|RTC_IER_TOIE_SHIFT
DECL|RTC_IER_TOIE_WIDTH|macro|RTC_IER_TOIE_WIDTH
DECL|RTC_IER_TOIE|macro|RTC_IER_TOIE
DECL|RTC_IER_TSIE_MASK|macro|RTC_IER_TSIE_MASK
DECL|RTC_IER_TSIE_SHIFT|macro|RTC_IER_TSIE_SHIFT
DECL|RTC_IER_TSIE_WIDTH|macro|RTC_IER_TSIE_WIDTH
DECL|RTC_IER_TSIE|macro|RTC_IER_TSIE
DECL|RTC_IER_WPON_MASK|macro|RTC_IER_WPON_MASK
DECL|RTC_IER_WPON_SHIFT|macro|RTC_IER_WPON_SHIFT
DECL|RTC_IER_WPON_WIDTH|macro|RTC_IER_WPON_WIDTH
DECL|RTC_IER_WPON|macro|RTC_IER_WPON
DECL|RTC_IER|macro|RTC_IER
DECL|RTC_IRQS|macro|RTC_IRQS
DECL|RTC_IRQn|enumerator|RTC_IRQn = 20, /**< RTC alarm */
DECL|RTC_LR_CRL_MASK|macro|RTC_LR_CRL_MASK
DECL|RTC_LR_CRL_SHIFT|macro|RTC_LR_CRL_SHIFT
DECL|RTC_LR_CRL_WIDTH|macro|RTC_LR_CRL_WIDTH
DECL|RTC_LR_CRL|macro|RTC_LR_CRL
DECL|RTC_LR_LRL_MASK|macro|RTC_LR_LRL_MASK
DECL|RTC_LR_LRL_SHIFT|macro|RTC_LR_LRL_SHIFT
DECL|RTC_LR_LRL_WIDTH|macro|RTC_LR_LRL_WIDTH
DECL|RTC_LR_LRL|macro|RTC_LR_LRL
DECL|RTC_LR_REG|macro|RTC_LR_REG
DECL|RTC_LR_SRL_MASK|macro|RTC_LR_SRL_MASK
DECL|RTC_LR_SRL_SHIFT|macro|RTC_LR_SRL_SHIFT
DECL|RTC_LR_SRL_WIDTH|macro|RTC_LR_SRL_WIDTH
DECL|RTC_LR_SRL|macro|RTC_LR_SRL
DECL|RTC_LR_TCL_MASK|macro|RTC_LR_TCL_MASK
DECL|RTC_LR_TCL_SHIFT|macro|RTC_LR_TCL_SHIFT
DECL|RTC_LR_TCL_WIDTH|macro|RTC_LR_TCL_WIDTH
DECL|RTC_LR_TCL|macro|RTC_LR_TCL
DECL|RTC_LR|macro|RTC_LR
DECL|RTC_MemMapPtr|typedef|} RTC_Type, *RTC_MemMapPtr;
DECL|RTC_SECONDS_IRQS|macro|RTC_SECONDS_IRQS
DECL|RTC_SR_REG|macro|RTC_SR_REG
DECL|RTC_SR_TAF_MASK|macro|RTC_SR_TAF_MASK
DECL|RTC_SR_TAF_SHIFT|macro|RTC_SR_TAF_SHIFT
DECL|RTC_SR_TAF_WIDTH|macro|RTC_SR_TAF_WIDTH
DECL|RTC_SR_TAF|macro|RTC_SR_TAF
DECL|RTC_SR_TCE_MASK|macro|RTC_SR_TCE_MASK
DECL|RTC_SR_TCE_SHIFT|macro|RTC_SR_TCE_SHIFT
DECL|RTC_SR_TCE_WIDTH|macro|RTC_SR_TCE_WIDTH
DECL|RTC_SR_TCE|macro|RTC_SR_TCE
DECL|RTC_SR_TIF_MASK|macro|RTC_SR_TIF_MASK
DECL|RTC_SR_TIF_SHIFT|macro|RTC_SR_TIF_SHIFT
DECL|RTC_SR_TIF_WIDTH|macro|RTC_SR_TIF_WIDTH
DECL|RTC_SR_TIF|macro|RTC_SR_TIF
DECL|RTC_SR_TOF_MASK|macro|RTC_SR_TOF_MASK
DECL|RTC_SR_TOF_SHIFT|macro|RTC_SR_TOF_SHIFT
DECL|RTC_SR_TOF_WIDTH|macro|RTC_SR_TOF_WIDTH
DECL|RTC_SR_TOF|macro|RTC_SR_TOF
DECL|RTC_SR|macro|RTC_SR
DECL|RTC_Seconds_IRQn|enumerator|RTC_Seconds_IRQn = 21, /**< RTC seconds */
DECL|RTC_TAR_REG|macro|RTC_TAR_REG
DECL|RTC_TAR_TAR_MASK|macro|RTC_TAR_TAR_MASK
DECL|RTC_TAR_TAR_SHIFT|macro|RTC_TAR_TAR_SHIFT
DECL|RTC_TAR_TAR_WIDTH|macro|RTC_TAR_TAR_WIDTH
DECL|RTC_TAR_TAR|macro|RTC_TAR_TAR
DECL|RTC_TAR|macro|RTC_TAR
DECL|RTC_TCR_CIC_MASK|macro|RTC_TCR_CIC_MASK
DECL|RTC_TCR_CIC_SHIFT|macro|RTC_TCR_CIC_SHIFT
DECL|RTC_TCR_CIC_WIDTH|macro|RTC_TCR_CIC_WIDTH
DECL|RTC_TCR_CIC|macro|RTC_TCR_CIC
DECL|RTC_TCR_CIR_MASK|macro|RTC_TCR_CIR_MASK
DECL|RTC_TCR_CIR_SHIFT|macro|RTC_TCR_CIR_SHIFT
DECL|RTC_TCR_CIR_WIDTH|macro|RTC_TCR_CIR_WIDTH
DECL|RTC_TCR_CIR|macro|RTC_TCR_CIR
DECL|RTC_TCR_REG|macro|RTC_TCR_REG
DECL|RTC_TCR_TCR_MASK|macro|RTC_TCR_TCR_MASK
DECL|RTC_TCR_TCR_SHIFT|macro|RTC_TCR_TCR_SHIFT
DECL|RTC_TCR_TCR_WIDTH|macro|RTC_TCR_TCR_WIDTH
DECL|RTC_TCR_TCR|macro|RTC_TCR_TCR
DECL|RTC_TCR_TCV_MASK|macro|RTC_TCR_TCV_MASK
DECL|RTC_TCR_TCV_SHIFT|macro|RTC_TCR_TCV_SHIFT
DECL|RTC_TCR_TCV_WIDTH|macro|RTC_TCR_TCV_WIDTH
DECL|RTC_TCR_TCV|macro|RTC_TCR_TCV
DECL|RTC_TCR|macro|RTC_TCR
DECL|RTC_TPR_REG|macro|RTC_TPR_REG
DECL|RTC_TPR_TPR_MASK|macro|RTC_TPR_TPR_MASK
DECL|RTC_TPR_TPR_SHIFT|macro|RTC_TPR_TPR_SHIFT
DECL|RTC_TPR_TPR_WIDTH|macro|RTC_TPR_TPR_WIDTH
DECL|RTC_TPR_TPR|macro|RTC_TPR_TPR
DECL|RTC_TPR|macro|RTC_TPR
DECL|RTC_TSR_REG|macro|RTC_TSR_REG
DECL|RTC_TSR_TSR_MASK|macro|RTC_TSR_TSR_MASK
DECL|RTC_TSR_TSR_SHIFT|macro|RTC_TSR_TSR_SHIFT
DECL|RTC_TSR_TSR_WIDTH|macro|RTC_TSR_TSR_WIDTH
DECL|RTC_TSR_TSR|macro|RTC_TSR_TSR
DECL|RTC_TSR|macro|RTC_TSR
DECL|RTC_Type|typedef|} RTC_Type, *RTC_MemMapPtr;
DECL|RTC|macro|RTC
DECL|RXFR0|member|__I uint32_t RXFR0; /**< Receive FIFO Registers, offset: 0x7C */
DECL|RXFR1|member|__I uint32_t RXFR1; /**< Receive FIFO Registers, offset: 0x80 */
DECL|RXFR2|member|__I uint32_t RXFR2; /**< Receive FIFO Registers, offset: 0x84 */
DECL|RXFR3|member|__I uint32_t RXFR3; /**< Receive FIFO Registers, offset: 0x88 */
DECL|RX_ANA_CTRL|member|__IO uint32_t RX_ANA_CTRL; /**< RX Analog Control, offset: 0x42C */
DECL|RX_CHF_COEF|member|__IO uint32_t RX_CHF_COEF[8]; /**< Receive Channel Filter Coefficient, array offset: 0x1A0, array step: 0x4 */
DECL|RX_DIG_CTRL|member|__IO uint32_t RX_DIG_CTRL; /**< RX Digital Control, offset: 0x0 */
DECL|RX_FRAME_FILTER|member|__IO uint32_t RX_FRAME_FILTER; /**< RECEIVE FRAME FILTER, offset: 0x3C */
DECL|RX_WTR_MARK|member|__IO uint32_t RX_WTR_MARK; /**< RECEIVE WATER MARK, offset: 0x84 */
DECL|Reserved20_IRQn|enumerator|Reserved20_IRQn = 4, /**< Reserved interrupt */
DECL|R|member|__I uint32_t R[2]; /**< ADC Data Result Register, array offset: 0x10, array step: 0x4 */
DECL|S2|member|__IO uint8_t S2; /**< I2C Status register 2, offset: 0xC */
DECL|SACCH0|member|__I uint8_t SACCH0; /**< Supervisor-only Access Registers, offset: 0x23 */
DECL|SACCH1|member|__I uint8_t SACCH1; /**< Supervisor-only Access Registers, offset: 0x22 */
DECL|SACCH2|member|__I uint8_t SACCH2; /**< Supervisor-only Access Registers, offset: 0x21 */
DECL|SACCH3|member|__I uint8_t SACCH3; /**< Supervisor-only Access Registers, offset: 0x20 */
DECL|SACCL0|member|__I uint8_t SACCL0; /**< Supervisor-only Access Registers, offset: 0x27 */
DECL|SACCL1|member|__I uint8_t SACCL1; /**< Supervisor-only Access Registers, offset: 0x26 */
DECL|SACCL2|member|__I uint8_t SACCL2; /**< Supervisor-only Access Registers, offset: 0x25 */
DECL|SACCL3|member|__I uint8_t SACCL3; /**< Supervisor-only Access Registers, offset: 0x24 */
DECL|SAM_CTRL|member|__IO uint32_t SAM_CTRL; /**< SAM CONTROL, offset: 0x68 */
DECL|SAM_FREE_IDX|member|__I uint32_t SAM_FREE_IDX; /**< SAM FREE INDEX, offset: 0x74 */
DECL|SAM_MATCH|member|__I uint32_t SAM_MATCH; /**< SAM MATCH, offset: 0x70 */
DECL|SAM_TABLE|member|__IO uint32_t SAM_TABLE; /**< SOURCE ADDRESS MANAGEMENT TABLE, offset: 0x6C */
DECL|SAR|member|__IO uint32_t SAR; /**< Source Address Register, array offset: 0x100, array step: 0x10 */
DECL|SBLIM|member|__IO uint32_t SBLIM; /**< RNG Sparse Bit Limit Register, offset: 0x14 */
DECL|SC1|member|__IO uint32_t SC1[2]; /**< ADC Status and Control Registers 1, array offset: 0x0, array step: 0x4 */
DECL|SC2|member|__IO uint32_t SC2; /**< Status and Control Register 2, offset: 0x20 */
DECL|SC3|member|__IO uint32_t SC3; /**< Status and Control Register 3, offset: 0x24 */
DECL|SCGC4|member|__IO uint32_t SCGC4; /**< System Clock Gating Control Register 4, offset: 0x1034 */
DECL|SCGC5|member|__IO uint32_t SCGC5; /**< System Clock Gating Control Register 5, offset: 0x1038 */
DECL|SCGC6|member|__IO uint32_t SCGC6; /**< System Clock Gating Control Register 6, offset: 0x103C */
DECL|SCGC7|member|__IO uint32_t SCGC7; /**< System Clock Gating Control Register 7, offset: 0x1040 */
DECL|SCMC|member|__I uint32_t SCMC; /**< RNG Statistical Check Monobit Count Register, offset: 0x20 */
DECL|SCMISC|member|__IO uint32_t SCMISC; /**< RNG Statistical Check Miscellaneous Register, offset: 0x4 */
DECL|SCML|member|__IO uint32_t SCML; /**< RNG Statistical Check Monobit Limit Register, offset: 0x20 */
DECL|SCR1C|member|__I uint32_t SCR1C; /**< RNG Statistical Check Run Length 1 Count Register, offset: 0x24 */
DECL|SCR1L|member|__IO uint32_t SCR1L; /**< RNG Statistical Check Run Length 1 Limit Register, offset: 0x24 */
DECL|SCR2C|member|__I uint32_t SCR2C; /**< RNG Statistical Check Run Length 2 Count Register, offset: 0x28 */
DECL|SCR2L|member|__IO uint32_t SCR2L; /**< RNG Statistical Check Run Length 2 Limit Register, offset: 0x28 */
DECL|SCR3C|member|__I uint32_t SCR3C; /**< RNG Statistical Check Run Length 3 Count Register, offset: 0x2C */
DECL|SCR3L|member|__IO uint32_t SCR3L; /**< RNG Statistical Check Run Length 3 Limit Register, offset: 0x2C */
DECL|SCR4C|member|__I uint32_t SCR4C; /**< RNG Statistical Check Run Length 4 Count Register, offset: 0x30 */
DECL|SCR4L|member|__IO uint32_t SCR4L; /**< RNG Statistical Check Run Length 4 Limit Register, offset: 0x30 */
DECL|SCR5C|member|__I uint32_t SCR5C; /**< RNG Statistical Check Run Length 5 Count Register, offset: 0x34 */
DECL|SCR5L|member|__IO uint32_t SCR5L; /**< RNG Statistical Check Run Length 5 Limit Register, offset: 0x34 */
DECL|SCR6PC|member|__I uint32_t SCR6PC; /**< RNG Statistical Check Run Length 6+ Count Register, offset: 0x38 */
DECL|SCR6PL|member|__IO uint32_t SCR6PL; /**< RNG Statistical Check Run Length 6+ Limit Register, offset: 0x38 */
DECL|SCR|member|__IO uint8_t SCR; /**< CMP Status and Control Register, offset: 0x3 */
DECL|SC|member|__IO uint32_t SC; /**< Status and Control, offset: 0x0 */
DECL|SC|member|__IO uint8_t SC; /**< MCG Status and Control Register, offset: 0x8 */
DECL|SDCTL|member|__IO uint32_t SDCTL; /**< RNG Seed Control Register, offset: 0x10 */
DECL|SDID|member|__I uint32_t SDID; /**< System Device Identification Register, offset: 0x1024 */
DECL|SEC_CFG|member|__IO uint32_t SEC_CFG; /**< RNG Security Configuration Register, offset: 0xB0 */
DECL|SEQ_CTRL_STS|member|__IO uint32_t SEQ_CTRL_STS; /**< SEQUENCE CONTROL AND STATUS, offset: 0x78 */
DECL|SEQ_STATE|member|__I uint32_t SEQ_STATE; /**< ZIGBEE SEQUENCE STATE, offset: 0x90 */
DECL|SIM_BASE_ADDRS|macro|SIM_BASE_ADDRS
DECL|SIM_BASE_PTRS|macro|SIM_BASE_PTRS
DECL|SIM_BASE_PTR|macro|SIM_BASE_PTR
DECL|SIM_BASE|macro|SIM_BASE
DECL|SIM_CLKDIV1_OUTDIV1_MASK|macro|SIM_CLKDIV1_OUTDIV1_MASK
DECL|SIM_CLKDIV1_OUTDIV1_SHIFT|macro|SIM_CLKDIV1_OUTDIV1_SHIFT
DECL|SIM_CLKDIV1_OUTDIV1_WIDTH|macro|SIM_CLKDIV1_OUTDIV1_WIDTH
DECL|SIM_CLKDIV1_OUTDIV1|macro|SIM_CLKDIV1_OUTDIV1
DECL|SIM_CLKDIV1_OUTDIV4_MASK|macro|SIM_CLKDIV1_OUTDIV4_MASK
DECL|SIM_CLKDIV1_OUTDIV4_SHIFT|macro|SIM_CLKDIV1_OUTDIV4_SHIFT
DECL|SIM_CLKDIV1_OUTDIV4_WIDTH|macro|SIM_CLKDIV1_OUTDIV4_WIDTH
DECL|SIM_CLKDIV1_OUTDIV4|macro|SIM_CLKDIV1_OUTDIV4
DECL|SIM_CLKDIV1_REG|macro|SIM_CLKDIV1_REG
DECL|SIM_CLKDIV1|macro|SIM_CLKDIV1
DECL|SIM_COPC_COPCLKSEL_MASK|macro|SIM_COPC_COPCLKSEL_MASK
DECL|SIM_COPC_COPCLKSEL_SHIFT|macro|SIM_COPC_COPCLKSEL_SHIFT
DECL|SIM_COPC_COPCLKSEL_WIDTH|macro|SIM_COPC_COPCLKSEL_WIDTH
DECL|SIM_COPC_COPCLKSEL|macro|SIM_COPC_COPCLKSEL
DECL|SIM_COPC_COPCLKS_MASK|macro|SIM_COPC_COPCLKS_MASK
DECL|SIM_COPC_COPCLKS_SHIFT|macro|SIM_COPC_COPCLKS_SHIFT
DECL|SIM_COPC_COPCLKS_WIDTH|macro|SIM_COPC_COPCLKS_WIDTH
DECL|SIM_COPC_COPCLKS|macro|SIM_COPC_COPCLKS
DECL|SIM_COPC_COPDBGEN_MASK|macro|SIM_COPC_COPDBGEN_MASK
DECL|SIM_COPC_COPDBGEN_SHIFT|macro|SIM_COPC_COPDBGEN_SHIFT
DECL|SIM_COPC_COPDBGEN_WIDTH|macro|SIM_COPC_COPDBGEN_WIDTH
DECL|SIM_COPC_COPDBGEN|macro|SIM_COPC_COPDBGEN
DECL|SIM_COPC_COPSTPEN_MASK|macro|SIM_COPC_COPSTPEN_MASK
DECL|SIM_COPC_COPSTPEN_SHIFT|macro|SIM_COPC_COPSTPEN_SHIFT
DECL|SIM_COPC_COPSTPEN_WIDTH|macro|SIM_COPC_COPSTPEN_WIDTH
DECL|SIM_COPC_COPSTPEN|macro|SIM_COPC_COPSTPEN
DECL|SIM_COPC_COPT_MASK|macro|SIM_COPC_COPT_MASK
DECL|SIM_COPC_COPT_SHIFT|macro|SIM_COPC_COPT_SHIFT
DECL|SIM_COPC_COPT_WIDTH|macro|SIM_COPC_COPT_WIDTH
DECL|SIM_COPC_COPT|macro|SIM_COPC_COPT
DECL|SIM_COPC_COPW_MASK|macro|SIM_COPC_COPW_MASK
DECL|SIM_COPC_COPW_SHIFT|macro|SIM_COPC_COPW_SHIFT
DECL|SIM_COPC_COPW_WIDTH|macro|SIM_COPC_COPW_WIDTH
DECL|SIM_COPC_COPW|macro|SIM_COPC_COPW
DECL|SIM_COPC_REG|macro|SIM_COPC_REG
DECL|SIM_COPC|macro|SIM_COPC
DECL|SIM_FCFG1_FLASHDIS_MASK|macro|SIM_FCFG1_FLASHDIS_MASK
DECL|SIM_FCFG1_FLASHDIS_SHIFT|macro|SIM_FCFG1_FLASHDIS_SHIFT
DECL|SIM_FCFG1_FLASHDIS_WIDTH|macro|SIM_FCFG1_FLASHDIS_WIDTH
DECL|SIM_FCFG1_FLASHDIS|macro|SIM_FCFG1_FLASHDIS
DECL|SIM_FCFG1_FLASHDOZE_MASK|macro|SIM_FCFG1_FLASHDOZE_MASK
DECL|SIM_FCFG1_FLASHDOZE_SHIFT|macro|SIM_FCFG1_FLASHDOZE_SHIFT
DECL|SIM_FCFG1_FLASHDOZE_WIDTH|macro|SIM_FCFG1_FLASHDOZE_WIDTH
DECL|SIM_FCFG1_FLASHDOZE|macro|SIM_FCFG1_FLASHDOZE
DECL|SIM_FCFG1_PFSIZE_MASK|macro|SIM_FCFG1_PFSIZE_MASK
DECL|SIM_FCFG1_PFSIZE_SHIFT|macro|SIM_FCFG1_PFSIZE_SHIFT
DECL|SIM_FCFG1_PFSIZE_WIDTH|macro|SIM_FCFG1_PFSIZE_WIDTH
DECL|SIM_FCFG1_PFSIZE|macro|SIM_FCFG1_PFSIZE
DECL|SIM_FCFG1_REG|macro|SIM_FCFG1_REG
DECL|SIM_FCFG1|macro|SIM_FCFG1
DECL|SIM_FCFG2_MAXADDR0_MASK|macro|SIM_FCFG2_MAXADDR0_MASK
DECL|SIM_FCFG2_MAXADDR0_SHIFT|macro|SIM_FCFG2_MAXADDR0_SHIFT
DECL|SIM_FCFG2_MAXADDR0_WIDTH|macro|SIM_FCFG2_MAXADDR0_WIDTH
DECL|SIM_FCFG2_MAXADDR0|macro|SIM_FCFG2_MAXADDR0
DECL|SIM_FCFG2_MAXADDR1_MASK|macro|SIM_FCFG2_MAXADDR1_MASK
DECL|SIM_FCFG2_MAXADDR1_SHIFT|macro|SIM_FCFG2_MAXADDR1_SHIFT
DECL|SIM_FCFG2_MAXADDR1_WIDTH|macro|SIM_FCFG2_MAXADDR1_WIDTH
DECL|SIM_FCFG2_MAXADDR1|macro|SIM_FCFG2_MAXADDR1
DECL|SIM_FCFG2_REG|macro|SIM_FCFG2_REG
DECL|SIM_FCFG2|macro|SIM_FCFG2
DECL|SIM_MemMapPtr|typedef|} SIM_Type, *SIM_MemMapPtr;
DECL|SIM_SCGC4_CMP_MASK|macro|SIM_SCGC4_CMP_MASK
DECL|SIM_SCGC4_CMP_SHIFT|macro|SIM_SCGC4_CMP_SHIFT
DECL|SIM_SCGC4_CMP_WIDTH|macro|SIM_SCGC4_CMP_WIDTH
DECL|SIM_SCGC4_CMP|macro|SIM_SCGC4_CMP
DECL|SIM_SCGC4_CMT_MASK|macro|SIM_SCGC4_CMT_MASK
DECL|SIM_SCGC4_CMT_SHIFT|macro|SIM_SCGC4_CMT_SHIFT
DECL|SIM_SCGC4_CMT_WIDTH|macro|SIM_SCGC4_CMT_WIDTH
DECL|SIM_SCGC4_CMT|macro|SIM_SCGC4_CMT
DECL|SIM_SCGC4_I2C0_MASK|macro|SIM_SCGC4_I2C0_MASK
DECL|SIM_SCGC4_I2C0_SHIFT|macro|SIM_SCGC4_I2C0_SHIFT
DECL|SIM_SCGC4_I2C0_WIDTH|macro|SIM_SCGC4_I2C0_WIDTH
DECL|SIM_SCGC4_I2C0|macro|SIM_SCGC4_I2C0
DECL|SIM_SCGC4_I2C1_MASK|macro|SIM_SCGC4_I2C1_MASK
DECL|SIM_SCGC4_I2C1_SHIFT|macro|SIM_SCGC4_I2C1_SHIFT
DECL|SIM_SCGC4_I2C1_WIDTH|macro|SIM_SCGC4_I2C1_WIDTH
DECL|SIM_SCGC4_I2C1|macro|SIM_SCGC4_I2C1
DECL|SIM_SCGC4_REG|macro|SIM_SCGC4_REG
DECL|SIM_SCGC4|macro|SIM_SCGC4
DECL|SIM_SCGC5_BTLL_MASK|macro|SIM_SCGC5_BTLL_MASK
DECL|SIM_SCGC5_BTLL_SHIFT|macro|SIM_SCGC5_BTLL_SHIFT
DECL|SIM_SCGC5_BTLL_WIDTH|macro|SIM_SCGC5_BTLL_WIDTH
DECL|SIM_SCGC5_BTLL|macro|SIM_SCGC5_BTLL
DECL|SIM_SCGC5_DCDC_MASK|macro|SIM_SCGC5_DCDC_MASK
DECL|SIM_SCGC5_DCDC_SHIFT|macro|SIM_SCGC5_DCDC_SHIFT
DECL|SIM_SCGC5_DCDC_WIDTH|macro|SIM_SCGC5_DCDC_WIDTH
DECL|SIM_SCGC5_DCDC|macro|SIM_SCGC5_DCDC
DECL|SIM_SCGC5_LPTMR_MASK|macro|SIM_SCGC5_LPTMR_MASK
DECL|SIM_SCGC5_LPTMR_SHIFT|macro|SIM_SCGC5_LPTMR_SHIFT
DECL|SIM_SCGC5_LPTMR_WIDTH|macro|SIM_SCGC5_LPTMR_WIDTH
DECL|SIM_SCGC5_LPTMR|macro|SIM_SCGC5_LPTMR
DECL|SIM_SCGC5_LPUART0_MASK|macro|SIM_SCGC5_LPUART0_MASK
DECL|SIM_SCGC5_LPUART0_SHIFT|macro|SIM_SCGC5_LPUART0_SHIFT
DECL|SIM_SCGC5_LPUART0_WIDTH|macro|SIM_SCGC5_LPUART0_WIDTH
DECL|SIM_SCGC5_LPUART0|macro|SIM_SCGC5_LPUART0
DECL|SIM_SCGC5_LTC_MASK|macro|SIM_SCGC5_LTC_MASK
DECL|SIM_SCGC5_LTC_SHIFT|macro|SIM_SCGC5_LTC_SHIFT
DECL|SIM_SCGC5_LTC_WIDTH|macro|SIM_SCGC5_LTC_WIDTH
DECL|SIM_SCGC5_LTC|macro|SIM_SCGC5_LTC
DECL|SIM_SCGC5_PHYDIG_MASK|macro|SIM_SCGC5_PHYDIG_MASK
DECL|SIM_SCGC5_PHYDIG_SHIFT|macro|SIM_SCGC5_PHYDIG_SHIFT
DECL|SIM_SCGC5_PHYDIG_WIDTH|macro|SIM_SCGC5_PHYDIG_WIDTH
DECL|SIM_SCGC5_PHYDIG|macro|SIM_SCGC5_PHYDIG
DECL|SIM_SCGC5_PORTA_MASK|macro|SIM_SCGC5_PORTA_MASK
DECL|SIM_SCGC5_PORTA_SHIFT|macro|SIM_SCGC5_PORTA_SHIFT
DECL|SIM_SCGC5_PORTA_WIDTH|macro|SIM_SCGC5_PORTA_WIDTH
DECL|SIM_SCGC5_PORTA|macro|SIM_SCGC5_PORTA
DECL|SIM_SCGC5_PORTB_MASK|macro|SIM_SCGC5_PORTB_MASK
DECL|SIM_SCGC5_PORTB_SHIFT|macro|SIM_SCGC5_PORTB_SHIFT
DECL|SIM_SCGC5_PORTB_WIDTH|macro|SIM_SCGC5_PORTB_WIDTH
DECL|SIM_SCGC5_PORTB|macro|SIM_SCGC5_PORTB
DECL|SIM_SCGC5_PORTC_MASK|macro|SIM_SCGC5_PORTC_MASK
DECL|SIM_SCGC5_PORTC_SHIFT|macro|SIM_SCGC5_PORTC_SHIFT
DECL|SIM_SCGC5_PORTC_WIDTH|macro|SIM_SCGC5_PORTC_WIDTH
DECL|SIM_SCGC5_PORTC|macro|SIM_SCGC5_PORTC
DECL|SIM_SCGC5_REG|macro|SIM_SCGC5_REG
DECL|SIM_SCGC5_RSIM_MASK|macro|SIM_SCGC5_RSIM_MASK
DECL|SIM_SCGC5_RSIM_SHIFT|macro|SIM_SCGC5_RSIM_SHIFT
DECL|SIM_SCGC5_RSIM_WIDTH|macro|SIM_SCGC5_RSIM_WIDTH
DECL|SIM_SCGC5_RSIM|macro|SIM_SCGC5_RSIM
DECL|SIM_SCGC5_TSI_MASK|macro|SIM_SCGC5_TSI_MASK
DECL|SIM_SCGC5_TSI_SHIFT|macro|SIM_SCGC5_TSI_SHIFT
DECL|SIM_SCGC5_TSI_WIDTH|macro|SIM_SCGC5_TSI_WIDTH
DECL|SIM_SCGC5_TSI|macro|SIM_SCGC5_TSI
DECL|SIM_SCGC5_ZigBee_MASK|macro|SIM_SCGC5_ZigBee_MASK
DECL|SIM_SCGC5_ZigBee_SHIFT|macro|SIM_SCGC5_ZigBee_SHIFT
DECL|SIM_SCGC5_ZigBee_WIDTH|macro|SIM_SCGC5_ZigBee_WIDTH
DECL|SIM_SCGC5_ZigBee|macro|SIM_SCGC5_ZigBee
DECL|SIM_SCGC5|macro|SIM_SCGC5
DECL|SIM_SCGC6_ADC0_MASK|macro|SIM_SCGC6_ADC0_MASK
DECL|SIM_SCGC6_ADC0_SHIFT|macro|SIM_SCGC6_ADC0_SHIFT
DECL|SIM_SCGC6_ADC0_WIDTH|macro|SIM_SCGC6_ADC0_WIDTH
DECL|SIM_SCGC6_ADC0|macro|SIM_SCGC6_ADC0
DECL|SIM_SCGC6_DAC0_MASK|macro|SIM_SCGC6_DAC0_MASK
DECL|SIM_SCGC6_DAC0_SHIFT|macro|SIM_SCGC6_DAC0_SHIFT
DECL|SIM_SCGC6_DAC0_WIDTH|macro|SIM_SCGC6_DAC0_WIDTH
DECL|SIM_SCGC6_DAC0|macro|SIM_SCGC6_DAC0
DECL|SIM_SCGC6_DMAMUX_MASK|macro|SIM_SCGC6_DMAMUX_MASK
DECL|SIM_SCGC6_DMAMUX_SHIFT|macro|SIM_SCGC6_DMAMUX_SHIFT
DECL|SIM_SCGC6_DMAMUX_WIDTH|macro|SIM_SCGC6_DMAMUX_WIDTH
DECL|SIM_SCGC6_DMAMUX|macro|SIM_SCGC6_DMAMUX
DECL|SIM_SCGC6_FTF_MASK|macro|SIM_SCGC6_FTF_MASK
DECL|SIM_SCGC6_FTF_SHIFT|macro|SIM_SCGC6_FTF_SHIFT
DECL|SIM_SCGC6_FTF_WIDTH|macro|SIM_SCGC6_FTF_WIDTH
DECL|SIM_SCGC6_FTF|macro|SIM_SCGC6_FTF
DECL|SIM_SCGC6_PIT_MASK|macro|SIM_SCGC6_PIT_MASK
DECL|SIM_SCGC6_PIT_SHIFT|macro|SIM_SCGC6_PIT_SHIFT
DECL|SIM_SCGC6_PIT_WIDTH|macro|SIM_SCGC6_PIT_WIDTH
DECL|SIM_SCGC6_PIT|macro|SIM_SCGC6_PIT
DECL|SIM_SCGC6_REG|macro|SIM_SCGC6_REG
DECL|SIM_SCGC6_RTC_MASK|macro|SIM_SCGC6_RTC_MASK
DECL|SIM_SCGC6_RTC_SHIFT|macro|SIM_SCGC6_RTC_SHIFT
DECL|SIM_SCGC6_RTC_WIDTH|macro|SIM_SCGC6_RTC_WIDTH
DECL|SIM_SCGC6_RTC|macro|SIM_SCGC6_RTC
DECL|SIM_SCGC6_SPI0_MASK|macro|SIM_SCGC6_SPI0_MASK
DECL|SIM_SCGC6_SPI0_SHIFT|macro|SIM_SCGC6_SPI0_SHIFT
DECL|SIM_SCGC6_SPI0_WIDTH|macro|SIM_SCGC6_SPI0_WIDTH
DECL|SIM_SCGC6_SPI0|macro|SIM_SCGC6_SPI0
DECL|SIM_SCGC6_SPI1_MASK|macro|SIM_SCGC6_SPI1_MASK
DECL|SIM_SCGC6_SPI1_SHIFT|macro|SIM_SCGC6_SPI1_SHIFT
DECL|SIM_SCGC6_SPI1_WIDTH|macro|SIM_SCGC6_SPI1_WIDTH
DECL|SIM_SCGC6_SPI1|macro|SIM_SCGC6_SPI1
DECL|SIM_SCGC6_TPM0_MASK|macro|SIM_SCGC6_TPM0_MASK
DECL|SIM_SCGC6_TPM0_SHIFT|macro|SIM_SCGC6_TPM0_SHIFT
DECL|SIM_SCGC6_TPM0_WIDTH|macro|SIM_SCGC6_TPM0_WIDTH
DECL|SIM_SCGC6_TPM0|macro|SIM_SCGC6_TPM0
DECL|SIM_SCGC6_TPM1_MASK|macro|SIM_SCGC6_TPM1_MASK
DECL|SIM_SCGC6_TPM1_SHIFT|macro|SIM_SCGC6_TPM1_SHIFT
DECL|SIM_SCGC6_TPM1_WIDTH|macro|SIM_SCGC6_TPM1_WIDTH
DECL|SIM_SCGC6_TPM1|macro|SIM_SCGC6_TPM1
DECL|SIM_SCGC6_TPM2_MASK|macro|SIM_SCGC6_TPM2_MASK
DECL|SIM_SCGC6_TPM2_SHIFT|macro|SIM_SCGC6_TPM2_SHIFT
DECL|SIM_SCGC6_TPM2_WIDTH|macro|SIM_SCGC6_TPM2_WIDTH
DECL|SIM_SCGC6_TPM2|macro|SIM_SCGC6_TPM2
DECL|SIM_SCGC6_TRNG_MASK|macro|SIM_SCGC6_TRNG_MASK
DECL|SIM_SCGC6_TRNG_SHIFT|macro|SIM_SCGC6_TRNG_SHIFT
DECL|SIM_SCGC6_TRNG_WIDTH|macro|SIM_SCGC6_TRNG_WIDTH
DECL|SIM_SCGC6_TRNG|macro|SIM_SCGC6_TRNG
DECL|SIM_SCGC6|macro|SIM_SCGC6
DECL|SIM_SCGC7_DMA_MASK|macro|SIM_SCGC7_DMA_MASK
DECL|SIM_SCGC7_DMA_SHIFT|macro|SIM_SCGC7_DMA_SHIFT
DECL|SIM_SCGC7_DMA_WIDTH|macro|SIM_SCGC7_DMA_WIDTH
DECL|SIM_SCGC7_DMA|macro|SIM_SCGC7_DMA
DECL|SIM_SCGC7_REG|macro|SIM_SCGC7_REG
DECL|SIM_SCGC7|macro|SIM_SCGC7
DECL|SIM_SDID_DIEID_MASK|macro|SIM_SDID_DIEID_MASK
DECL|SIM_SDID_DIEID_SHIFT|macro|SIM_SDID_DIEID_SHIFT
DECL|SIM_SDID_DIEID_WIDTH|macro|SIM_SDID_DIEID_WIDTH
DECL|SIM_SDID_DIEID|macro|SIM_SDID_DIEID
DECL|SIM_SDID_FAMID_MASK|macro|SIM_SDID_FAMID_MASK
DECL|SIM_SDID_FAMID_SHIFT|macro|SIM_SDID_FAMID_SHIFT
DECL|SIM_SDID_FAMID_WIDTH|macro|SIM_SDID_FAMID_WIDTH
DECL|SIM_SDID_FAMID|macro|SIM_SDID_FAMID
DECL|SIM_SDID_PINID_MASK|macro|SIM_SDID_PINID_MASK
DECL|SIM_SDID_PINID_SHIFT|macro|SIM_SDID_PINID_SHIFT
DECL|SIM_SDID_PINID_WIDTH|macro|SIM_SDID_PINID_WIDTH
DECL|SIM_SDID_PINID|macro|SIM_SDID_PINID
DECL|SIM_SDID_REG|macro|SIM_SDID_REG
DECL|SIM_SDID_REVID_MASK|macro|SIM_SDID_REVID_MASK
DECL|SIM_SDID_REVID_SHIFT|macro|SIM_SDID_REVID_SHIFT
DECL|SIM_SDID_REVID_WIDTH|macro|SIM_SDID_REVID_WIDTH
DECL|SIM_SDID_REVID|macro|SIM_SDID_REVID
DECL|SIM_SDID_SERIESID_MASK|macro|SIM_SDID_SERIESID_MASK
DECL|SIM_SDID_SERIESID_SHIFT|macro|SIM_SDID_SERIESID_SHIFT
DECL|SIM_SDID_SERIESID_WIDTH|macro|SIM_SDID_SERIESID_WIDTH
DECL|SIM_SDID_SERIESID|macro|SIM_SDID_SERIESID
DECL|SIM_SDID_SRAMSIZE_MASK|macro|SIM_SDID_SRAMSIZE_MASK
DECL|SIM_SDID_SRAMSIZE_SHIFT|macro|SIM_SDID_SRAMSIZE_SHIFT
DECL|SIM_SDID_SRAMSIZE_WIDTH|macro|SIM_SDID_SRAMSIZE_WIDTH
DECL|SIM_SDID_SRAMSIZE|macro|SIM_SDID_SRAMSIZE
DECL|SIM_SDID_SUBFAMID_MASK|macro|SIM_SDID_SUBFAMID_MASK
DECL|SIM_SDID_SUBFAMID_SHIFT|macro|SIM_SDID_SUBFAMID_SHIFT
DECL|SIM_SDID_SUBFAMID_WIDTH|macro|SIM_SDID_SUBFAMID_WIDTH
DECL|SIM_SDID_SUBFAMID|macro|SIM_SDID_SUBFAMID
DECL|SIM_SDID|macro|SIM_SDID
DECL|SIM_SOPT1_OSC32KOUT_MASK|macro|SIM_SOPT1_OSC32KOUT_MASK
DECL|SIM_SOPT1_OSC32KOUT_SHIFT|macro|SIM_SOPT1_OSC32KOUT_SHIFT
DECL|SIM_SOPT1_OSC32KOUT_WIDTH|macro|SIM_SOPT1_OSC32KOUT_WIDTH
DECL|SIM_SOPT1_OSC32KOUT|macro|SIM_SOPT1_OSC32KOUT
DECL|SIM_SOPT1_OSC32KSEL_MASK|macro|SIM_SOPT1_OSC32KSEL_MASK
DECL|SIM_SOPT1_OSC32KSEL_SHIFT|macro|SIM_SOPT1_OSC32KSEL_SHIFT
DECL|SIM_SOPT1_OSC32KSEL_WIDTH|macro|SIM_SOPT1_OSC32KSEL_WIDTH
DECL|SIM_SOPT1_OSC32KSEL|macro|SIM_SOPT1_OSC32KSEL
DECL|SIM_SOPT1_REG|macro|SIM_SOPT1_REG
DECL|SIM_SOPT1|macro|SIM_SOPT1
DECL|SIM_SOPT2_CLKOUTSEL_MASK|macro|SIM_SOPT2_CLKOUTSEL_MASK
DECL|SIM_SOPT2_CLKOUTSEL_SHIFT|macro|SIM_SOPT2_CLKOUTSEL_SHIFT
DECL|SIM_SOPT2_CLKOUTSEL_WIDTH|macro|SIM_SOPT2_CLKOUTSEL_WIDTH
DECL|SIM_SOPT2_CLKOUTSEL|macro|SIM_SOPT2_CLKOUTSEL
DECL|SIM_SOPT2_LPUART0SRC_MASK|macro|SIM_SOPT2_LPUART0SRC_MASK
DECL|SIM_SOPT2_LPUART0SRC_SHIFT|macro|SIM_SOPT2_LPUART0SRC_SHIFT
DECL|SIM_SOPT2_LPUART0SRC_WIDTH|macro|SIM_SOPT2_LPUART0SRC_WIDTH
DECL|SIM_SOPT2_LPUART0SRC|macro|SIM_SOPT2_LPUART0SRC
DECL|SIM_SOPT2_REG|macro|SIM_SOPT2_REG
DECL|SIM_SOPT2_TPMSRC_MASK|macro|SIM_SOPT2_TPMSRC_MASK
DECL|SIM_SOPT2_TPMSRC_SHIFT|macro|SIM_SOPT2_TPMSRC_SHIFT
DECL|SIM_SOPT2_TPMSRC_WIDTH|macro|SIM_SOPT2_TPMSRC_WIDTH
DECL|SIM_SOPT2_TPMSRC|macro|SIM_SOPT2_TPMSRC
DECL|SIM_SOPT2|macro|SIM_SOPT2
DECL|SIM_SOPT4_REG|macro|SIM_SOPT4_REG
DECL|SIM_SOPT4_TPM0CLKSEL_MASK|macro|SIM_SOPT4_TPM0CLKSEL_MASK
DECL|SIM_SOPT4_TPM0CLKSEL_SHIFT|macro|SIM_SOPT4_TPM0CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM0CLKSEL_WIDTH|macro|SIM_SOPT4_TPM0CLKSEL_WIDTH
DECL|SIM_SOPT4_TPM0CLKSEL|macro|SIM_SOPT4_TPM0CLKSEL
DECL|SIM_SOPT4_TPM1CH0SRC_MASK|macro|SIM_SOPT4_TPM1CH0SRC_MASK
DECL|SIM_SOPT4_TPM1CH0SRC_SHIFT|macro|SIM_SOPT4_TPM1CH0SRC_SHIFT
DECL|SIM_SOPT4_TPM1CH0SRC_WIDTH|macro|SIM_SOPT4_TPM1CH0SRC_WIDTH
DECL|SIM_SOPT4_TPM1CH0SRC|macro|SIM_SOPT4_TPM1CH0SRC
DECL|SIM_SOPT4_TPM1CLKSEL_MASK|macro|SIM_SOPT4_TPM1CLKSEL_MASK
DECL|SIM_SOPT4_TPM1CLKSEL_SHIFT|macro|SIM_SOPT4_TPM1CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM1CLKSEL_WIDTH|macro|SIM_SOPT4_TPM1CLKSEL_WIDTH
DECL|SIM_SOPT4_TPM1CLKSEL|macro|SIM_SOPT4_TPM1CLKSEL
DECL|SIM_SOPT4_TPM2CH0SRC_MASK|macro|SIM_SOPT4_TPM2CH0SRC_MASK
DECL|SIM_SOPT4_TPM2CH0SRC_SHIFT|macro|SIM_SOPT4_TPM2CH0SRC_SHIFT
DECL|SIM_SOPT4_TPM2CH0SRC_WIDTH|macro|SIM_SOPT4_TPM2CH0SRC_WIDTH
DECL|SIM_SOPT4_TPM2CH0SRC|macro|SIM_SOPT4_TPM2CH0SRC
DECL|SIM_SOPT4_TPM2CLKSEL_MASK|macro|SIM_SOPT4_TPM2CLKSEL_MASK
DECL|SIM_SOPT4_TPM2CLKSEL_SHIFT|macro|SIM_SOPT4_TPM2CLKSEL_SHIFT
DECL|SIM_SOPT4_TPM2CLKSEL_WIDTH|macro|SIM_SOPT4_TPM2CLKSEL_WIDTH
DECL|SIM_SOPT4_TPM2CLKSEL|macro|SIM_SOPT4_TPM2CLKSEL
DECL|SIM_SOPT4|macro|SIM_SOPT4
DECL|SIM_SOPT5_LPUART0ODE_MASK|macro|SIM_SOPT5_LPUART0ODE_MASK
DECL|SIM_SOPT5_LPUART0ODE_SHIFT|macro|SIM_SOPT5_LPUART0ODE_SHIFT
DECL|SIM_SOPT5_LPUART0ODE_WIDTH|macro|SIM_SOPT5_LPUART0ODE_WIDTH
DECL|SIM_SOPT5_LPUART0ODE|macro|SIM_SOPT5_LPUART0ODE
DECL|SIM_SOPT5_LPUART0RXSRC_MASK|macro|SIM_SOPT5_LPUART0RXSRC_MASK
DECL|SIM_SOPT5_LPUART0RXSRC_SHIFT|macro|SIM_SOPT5_LPUART0RXSRC_SHIFT
DECL|SIM_SOPT5_LPUART0RXSRC_WIDTH|macro|SIM_SOPT5_LPUART0RXSRC_WIDTH
DECL|SIM_SOPT5_LPUART0RXSRC|macro|SIM_SOPT5_LPUART0RXSRC
DECL|SIM_SOPT5_LPUART0TXSRC_MASK|macro|SIM_SOPT5_LPUART0TXSRC_MASK
DECL|SIM_SOPT5_LPUART0TXSRC_SHIFT|macro|SIM_SOPT5_LPUART0TXSRC_SHIFT
DECL|SIM_SOPT5_LPUART0TXSRC_WIDTH|macro|SIM_SOPT5_LPUART0TXSRC_WIDTH
DECL|SIM_SOPT5_LPUART0TXSRC|macro|SIM_SOPT5_LPUART0TXSRC
DECL|SIM_SOPT5_REG|macro|SIM_SOPT5_REG
DECL|SIM_SOPT5|macro|SIM_SOPT5
DECL|SIM_SOPT7_ADC0ALTTRGEN_MASK|macro|SIM_SOPT7_ADC0ALTTRGEN_MASK
DECL|SIM_SOPT7_ADC0ALTTRGEN_SHIFT|macro|SIM_SOPT7_ADC0ALTTRGEN_SHIFT
DECL|SIM_SOPT7_ADC0ALTTRGEN_WIDTH|macro|SIM_SOPT7_ADC0ALTTRGEN_WIDTH
DECL|SIM_SOPT7_ADC0ALTTRGEN|macro|SIM_SOPT7_ADC0ALTTRGEN
DECL|SIM_SOPT7_ADC0PRETRGSEL_MASK|macro|SIM_SOPT7_ADC0PRETRGSEL_MASK
DECL|SIM_SOPT7_ADC0PRETRGSEL_SHIFT|macro|SIM_SOPT7_ADC0PRETRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0PRETRGSEL_WIDTH|macro|SIM_SOPT7_ADC0PRETRGSEL_WIDTH
DECL|SIM_SOPT7_ADC0PRETRGSEL|macro|SIM_SOPT7_ADC0PRETRGSEL
DECL|SIM_SOPT7_ADC0TRGSEL_MASK|macro|SIM_SOPT7_ADC0TRGSEL_MASK
DECL|SIM_SOPT7_ADC0TRGSEL_SHIFT|macro|SIM_SOPT7_ADC0TRGSEL_SHIFT
DECL|SIM_SOPT7_ADC0TRGSEL_WIDTH|macro|SIM_SOPT7_ADC0TRGSEL_WIDTH
DECL|SIM_SOPT7_ADC0TRGSEL|macro|SIM_SOPT7_ADC0TRGSEL
DECL|SIM_SOPT7_REG|macro|SIM_SOPT7_REG
DECL|SIM_SOPT7|macro|SIM_SOPT7
DECL|SIM_SRVCOP_REG|macro|SIM_SRVCOP_REG
DECL|SIM_SRVCOP_SRVCOP_MASK|macro|SIM_SRVCOP_SRVCOP_MASK
DECL|SIM_SRVCOP_SRVCOP_SHIFT|macro|SIM_SRVCOP_SRVCOP_SHIFT
DECL|SIM_SRVCOP_SRVCOP_WIDTH|macro|SIM_SRVCOP_SRVCOP_WIDTH
DECL|SIM_SRVCOP_SRVCOP|macro|SIM_SRVCOP_SRVCOP
DECL|SIM_SRVCOP|macro|SIM_SRVCOP
DECL|SIM_Type|typedef|} SIM_Type, *SIM_MemMapPtr;
DECL|SIM_UIDL_REG|macro|SIM_UIDL_REG
DECL|SIM_UIDL_UID_MASK|macro|SIM_UIDL_UID_MASK
DECL|SIM_UIDL_UID_SHIFT|macro|SIM_UIDL_UID_SHIFT
DECL|SIM_UIDL_UID_WIDTH|macro|SIM_UIDL_UID_WIDTH
DECL|SIM_UIDL_UID|macro|SIM_UIDL_UID
DECL|SIM_UIDL|macro|SIM_UIDL
DECL|SIM_UIDMH_REG|macro|SIM_UIDMH_REG
DECL|SIM_UIDMH_UID_MASK|macro|SIM_UIDMH_UID_MASK
DECL|SIM_UIDMH_UID_SHIFT|macro|SIM_UIDMH_UID_SHIFT
DECL|SIM_UIDMH_UID_WIDTH|macro|SIM_UIDMH_UID_WIDTH
DECL|SIM_UIDMH_UID|macro|SIM_UIDMH_UID
DECL|SIM_UIDMH|macro|SIM_UIDMH
DECL|SIM_UIDML_REG|macro|SIM_UIDML_REG
DECL|SIM_UIDML_UID_MASK|macro|SIM_UIDML_UID_MASK
DECL|SIM_UIDML_UID_SHIFT|macro|SIM_UIDML_UID_SHIFT
DECL|SIM_UIDML_UID_WIDTH|macro|SIM_UIDML_UID_WIDTH
DECL|SIM_UIDML_UID|macro|SIM_UIDML_UID
DECL|SIM_UIDML|macro|SIM_UIDML
DECL|SIM|macro|SIM
DECL|SLOT_PRELOAD|member|__IO uint32_t SLOT_PRELOAD; /**< SLOT PRELOAD, offset: 0x8C */
DECL|SLTH|member|__IO uint8_t SLTH; /**< I2C SCL Low Timeout Register High, offset: 0xA */
DECL|SLTL|member|__IO uint8_t SLTL; /**< I2C SCL Low Timeout Register Low, offset: 0xB */
DECL|SMB|member|__IO uint8_t SMB; /**< I2C SMBus Control and Status register, offset: 0x8 */
DECL|SMC_BASE_ADDRS|macro|SMC_BASE_ADDRS
DECL|SMC_BASE_PTRS|macro|SMC_BASE_PTRS
DECL|SMC_BASE_PTR|macro|SMC_BASE_PTR
DECL|SMC_BASE|macro|SMC_BASE
DECL|SMC_MemMapPtr|typedef|} SMC_Type, *SMC_MemMapPtr;
DECL|SMC_PMCTRL_REG|macro|SMC_PMCTRL_REG
DECL|SMC_PMCTRL_RUNM_MASK|macro|SMC_PMCTRL_RUNM_MASK
DECL|SMC_PMCTRL_RUNM_SHIFT|macro|SMC_PMCTRL_RUNM_SHIFT
DECL|SMC_PMCTRL_RUNM_WIDTH|macro|SMC_PMCTRL_RUNM_WIDTH
DECL|SMC_PMCTRL_RUNM|macro|SMC_PMCTRL_RUNM
DECL|SMC_PMCTRL_STOPA_MASK|macro|SMC_PMCTRL_STOPA_MASK
DECL|SMC_PMCTRL_STOPA_SHIFT|macro|SMC_PMCTRL_STOPA_SHIFT
DECL|SMC_PMCTRL_STOPA_WIDTH|macro|SMC_PMCTRL_STOPA_WIDTH
DECL|SMC_PMCTRL_STOPA|macro|SMC_PMCTRL_STOPA
DECL|SMC_PMCTRL_STOPM_MASK|macro|SMC_PMCTRL_STOPM_MASK
DECL|SMC_PMCTRL_STOPM_SHIFT|macro|SMC_PMCTRL_STOPM_SHIFT
DECL|SMC_PMCTRL_STOPM_WIDTH|macro|SMC_PMCTRL_STOPM_WIDTH
DECL|SMC_PMCTRL_STOPM|macro|SMC_PMCTRL_STOPM
DECL|SMC_PMCTRL|macro|SMC_PMCTRL
DECL|SMC_PMPROT_ALLS_MASK|macro|SMC_PMPROT_ALLS_MASK
DECL|SMC_PMPROT_ALLS_SHIFT|macro|SMC_PMPROT_ALLS_SHIFT
DECL|SMC_PMPROT_ALLS_WIDTH|macro|SMC_PMPROT_ALLS_WIDTH
DECL|SMC_PMPROT_ALLS|macro|SMC_PMPROT_ALLS
DECL|SMC_PMPROT_AVLLS_MASK|macro|SMC_PMPROT_AVLLS_MASK
DECL|SMC_PMPROT_AVLLS_SHIFT|macro|SMC_PMPROT_AVLLS_SHIFT
DECL|SMC_PMPROT_AVLLS_WIDTH|macro|SMC_PMPROT_AVLLS_WIDTH
DECL|SMC_PMPROT_AVLLS|macro|SMC_PMPROT_AVLLS
DECL|SMC_PMPROT_AVLP_MASK|macro|SMC_PMPROT_AVLP_MASK
DECL|SMC_PMPROT_AVLP_SHIFT|macro|SMC_PMPROT_AVLP_SHIFT
DECL|SMC_PMPROT_AVLP_WIDTH|macro|SMC_PMPROT_AVLP_WIDTH
DECL|SMC_PMPROT_AVLP|macro|SMC_PMPROT_AVLP
DECL|SMC_PMPROT_REG|macro|SMC_PMPROT_REG
DECL|SMC_PMPROT|macro|SMC_PMPROT
DECL|SMC_PMSTAT_PMSTAT_MASK|macro|SMC_PMSTAT_PMSTAT_MASK
DECL|SMC_PMSTAT_PMSTAT_SHIFT|macro|SMC_PMSTAT_PMSTAT_SHIFT
DECL|SMC_PMSTAT_PMSTAT_WIDTH|macro|SMC_PMSTAT_PMSTAT_WIDTH
DECL|SMC_PMSTAT_PMSTAT|macro|SMC_PMSTAT_PMSTAT
DECL|SMC_PMSTAT_REG|macro|SMC_PMSTAT_REG
DECL|SMC_PMSTAT|macro|SMC_PMSTAT
DECL|SMC_STOPCTRL_LLSM_MASK|macro|SMC_STOPCTRL_LLSM_MASK
DECL|SMC_STOPCTRL_LLSM_SHIFT|macro|SMC_STOPCTRL_LLSM_SHIFT
DECL|SMC_STOPCTRL_LLSM_WIDTH|macro|SMC_STOPCTRL_LLSM_WIDTH
DECL|SMC_STOPCTRL_LLSM|macro|SMC_STOPCTRL_LLSM
DECL|SMC_STOPCTRL_PORPO_MASK|macro|SMC_STOPCTRL_PORPO_MASK
DECL|SMC_STOPCTRL_PORPO_SHIFT|macro|SMC_STOPCTRL_PORPO_SHIFT
DECL|SMC_STOPCTRL_PORPO_WIDTH|macro|SMC_STOPCTRL_PORPO_WIDTH
DECL|SMC_STOPCTRL_PORPO|macro|SMC_STOPCTRL_PORPO
DECL|SMC_STOPCTRL_PSTOPO_MASK|macro|SMC_STOPCTRL_PSTOPO_MASK
DECL|SMC_STOPCTRL_PSTOPO_SHIFT|macro|SMC_STOPCTRL_PSTOPO_SHIFT
DECL|SMC_STOPCTRL_PSTOPO_WIDTH|macro|SMC_STOPCTRL_PSTOPO_WIDTH
DECL|SMC_STOPCTRL_PSTOPO|macro|SMC_STOPCTRL_PSTOPO
DECL|SMC_STOPCTRL_REG|macro|SMC_STOPCTRL_REG
DECL|SMC_STOPCTRL|macro|SMC_STOPCTRL
DECL|SMC_Type|typedef|} SMC_Type, *SMC_MemMapPtr;
DECL|SMC|macro|SMC
DECL|SNF_CTRL|member|__IO uint32_t SNF_CTRL; /**< SNF CONTROL, offset: 0x4C */
DECL|SNF_THR|member|__IO uint32_t SNF_THR; /**< SNF_THR, offset: 0x3D0 */
DECL|SOFT_RESET|member|__I uint32_t SOFT_RESET; /**< Soft Reset, offset: 0x288 */
DECL|SOPT1|member|__IO uint32_t SOPT1; /**< System Options Register 1, offset: 0x0 */
DECL|SOPT2|member|__IO uint32_t SOPT2; /**< System Options Register 2, offset: 0x1004 */
DECL|SOPT4|member|__IO uint32_t SOPT4; /**< System Options Register 4, offset: 0x100C */
DECL|SOPT5|member|__IO uint32_t SOPT5; /**< System Options Register 5, offset: 0x1010 */
DECL|SOPT7|member|__IO uint32_t SOPT7; /**< System Options Register 7, offset: 0x1018 */
DECL|SPI0_BASE_PTR|macro|SPI0_BASE_PTR
DECL|SPI0_BASE|macro|SPI0_BASE
DECL|SPI0_CTAR0_SLAVE|macro|SPI0_CTAR0_SLAVE
DECL|SPI0_CTAR0|macro|SPI0_CTAR0
DECL|SPI0_CTAR1|macro|SPI0_CTAR1
DECL|SPI0_CTAR_SLAVE|macro|SPI0_CTAR_SLAVE
DECL|SPI0_CTAR|macro|SPI0_CTAR
DECL|SPI0_IRQn|enumerator|SPI0_IRQn = 10, /**< SPI0 single interrupt vector for all sources */
DECL|SPI0_MCR|macro|SPI0_MCR
DECL|SPI0_POPR|macro|SPI0_POPR
DECL|SPI0_PUSHR_SLAVE|macro|SPI0_PUSHR_SLAVE
DECL|SPI0_PUSHR|macro|SPI0_PUSHR
DECL|SPI0_RSER|macro|SPI0_RSER
DECL|SPI0_RXFR0|macro|SPI0_RXFR0
DECL|SPI0_RXFR1|macro|SPI0_RXFR1
DECL|SPI0_RXFR2|macro|SPI0_RXFR2
DECL|SPI0_RXFR3|macro|SPI0_RXFR3
DECL|SPI0_SR|macro|SPI0_SR
DECL|SPI0_TCR|macro|SPI0_TCR
DECL|SPI0_TXFR0|macro|SPI0_TXFR0
DECL|SPI0_TXFR1|macro|SPI0_TXFR1
DECL|SPI0_TXFR2|macro|SPI0_TXFR2
DECL|SPI0_TXFR3|macro|SPI0_TXFR3
DECL|SPI0|macro|SPI0
DECL|SPI1_BASE_PTR|macro|SPI1_BASE_PTR
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_CTAR0_SLAVE|macro|SPI1_CTAR0_SLAVE
DECL|SPI1_CTAR0|macro|SPI1_CTAR0
DECL|SPI1_CTAR1|macro|SPI1_CTAR1
DECL|SPI1_CTAR_SLAVE|macro|SPI1_CTAR_SLAVE
DECL|SPI1_CTAR|macro|SPI1_CTAR
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 29, /**< SPI1 single interrupt vector for all sources */
DECL|SPI1_MCR|macro|SPI1_MCR
DECL|SPI1_POPR|macro|SPI1_POPR
DECL|SPI1_PUSHR_SLAVE|macro|SPI1_PUSHR_SLAVE
DECL|SPI1_PUSHR|macro|SPI1_PUSHR
DECL|SPI1_RSER|macro|SPI1_RSER
DECL|SPI1_RXFR0|macro|SPI1_RXFR0
DECL|SPI1_RXFR1|macro|SPI1_RXFR1
DECL|SPI1_RXFR2|macro|SPI1_RXFR2
DECL|SPI1_RXFR3|macro|SPI1_RXFR3
DECL|SPI1_SR|macro|SPI1_SR
DECL|SPI1_TCR|macro|SPI1_TCR
DECL|SPI1_TXFR0|macro|SPI1_TXFR0
DECL|SPI1_TXFR1|macro|SPI1_TXFR1
DECL|SPI1_TXFR2|macro|SPI1_TXFR2
DECL|SPI1_TXFR3|macro|SPI1_TXFR3
DECL|SPI1|macro|SPI1
DECL|SPI_BASE_ADDRS|macro|SPI_BASE_ADDRS
DECL|SPI_BASE_PTRS|macro|SPI_BASE_PTRS
DECL|SPI_CTAR_ASC_MASK|macro|SPI_CTAR_ASC_MASK
DECL|SPI_CTAR_ASC_SHIFT|macro|SPI_CTAR_ASC_SHIFT
DECL|SPI_CTAR_ASC_WIDTH|macro|SPI_CTAR_ASC_WIDTH
DECL|SPI_CTAR_ASC|macro|SPI_CTAR_ASC
DECL|SPI_CTAR_BR_MASK|macro|SPI_CTAR_BR_MASK
DECL|SPI_CTAR_BR_SHIFT|macro|SPI_CTAR_BR_SHIFT
DECL|SPI_CTAR_BR_WIDTH|macro|SPI_CTAR_BR_WIDTH
DECL|SPI_CTAR_BR|macro|SPI_CTAR_BR
DECL|SPI_CTAR_COUNT|macro|SPI_CTAR_COUNT
DECL|SPI_CTAR_CPHA_MASK|macro|SPI_CTAR_CPHA_MASK
DECL|SPI_CTAR_CPHA_SHIFT|macro|SPI_CTAR_CPHA_SHIFT
DECL|SPI_CTAR_CPHA_WIDTH|macro|SPI_CTAR_CPHA_WIDTH
DECL|SPI_CTAR_CPHA|macro|SPI_CTAR_CPHA
DECL|SPI_CTAR_CPOL_MASK|macro|SPI_CTAR_CPOL_MASK
DECL|SPI_CTAR_CPOL_SHIFT|macro|SPI_CTAR_CPOL_SHIFT
DECL|SPI_CTAR_CPOL_WIDTH|macro|SPI_CTAR_CPOL_WIDTH
DECL|SPI_CTAR_CPOL|macro|SPI_CTAR_CPOL
DECL|SPI_CTAR_CSSCK_MASK|macro|SPI_CTAR_CSSCK_MASK
DECL|SPI_CTAR_CSSCK_SHIFT|macro|SPI_CTAR_CSSCK_SHIFT
DECL|SPI_CTAR_CSSCK_WIDTH|macro|SPI_CTAR_CSSCK_WIDTH
DECL|SPI_CTAR_CSSCK|macro|SPI_CTAR_CSSCK
DECL|SPI_CTAR_DBR_MASK|macro|SPI_CTAR_DBR_MASK
DECL|SPI_CTAR_DBR_SHIFT|macro|SPI_CTAR_DBR_SHIFT
DECL|SPI_CTAR_DBR_WIDTH|macro|SPI_CTAR_DBR_WIDTH
DECL|SPI_CTAR_DBR|macro|SPI_CTAR_DBR
DECL|SPI_CTAR_DT_MASK|macro|SPI_CTAR_DT_MASK
DECL|SPI_CTAR_DT_SHIFT|macro|SPI_CTAR_DT_SHIFT
DECL|SPI_CTAR_DT_WIDTH|macro|SPI_CTAR_DT_WIDTH
DECL|SPI_CTAR_DT|macro|SPI_CTAR_DT
DECL|SPI_CTAR_FMSZ_MASK|macro|SPI_CTAR_FMSZ_MASK
DECL|SPI_CTAR_FMSZ_SHIFT|macro|SPI_CTAR_FMSZ_SHIFT
DECL|SPI_CTAR_FMSZ_WIDTH|macro|SPI_CTAR_FMSZ_WIDTH
DECL|SPI_CTAR_FMSZ|macro|SPI_CTAR_FMSZ
DECL|SPI_CTAR_LSBFE_MASK|macro|SPI_CTAR_LSBFE_MASK
DECL|SPI_CTAR_LSBFE_SHIFT|macro|SPI_CTAR_LSBFE_SHIFT
DECL|SPI_CTAR_LSBFE_WIDTH|macro|SPI_CTAR_LSBFE_WIDTH
DECL|SPI_CTAR_LSBFE|macro|SPI_CTAR_LSBFE
DECL|SPI_CTAR_PASC_MASK|macro|SPI_CTAR_PASC_MASK
DECL|SPI_CTAR_PASC_SHIFT|macro|SPI_CTAR_PASC_SHIFT
DECL|SPI_CTAR_PASC_WIDTH|macro|SPI_CTAR_PASC_WIDTH
DECL|SPI_CTAR_PASC|macro|SPI_CTAR_PASC
DECL|SPI_CTAR_PBR_MASK|macro|SPI_CTAR_PBR_MASK
DECL|SPI_CTAR_PBR_SHIFT|macro|SPI_CTAR_PBR_SHIFT
DECL|SPI_CTAR_PBR_WIDTH|macro|SPI_CTAR_PBR_WIDTH
DECL|SPI_CTAR_PBR|macro|SPI_CTAR_PBR
DECL|SPI_CTAR_PCSSCK_MASK|macro|SPI_CTAR_PCSSCK_MASK
DECL|SPI_CTAR_PCSSCK_SHIFT|macro|SPI_CTAR_PCSSCK_SHIFT
DECL|SPI_CTAR_PCSSCK_WIDTH|macro|SPI_CTAR_PCSSCK_WIDTH
DECL|SPI_CTAR_PCSSCK|macro|SPI_CTAR_PCSSCK
DECL|SPI_CTAR_PDT_MASK|macro|SPI_CTAR_PDT_MASK
DECL|SPI_CTAR_PDT_SHIFT|macro|SPI_CTAR_PDT_SHIFT
DECL|SPI_CTAR_PDT_WIDTH|macro|SPI_CTAR_PDT_WIDTH
DECL|SPI_CTAR_PDT|macro|SPI_CTAR_PDT
DECL|SPI_CTAR_REG|macro|SPI_CTAR_REG
DECL|SPI_CTAR_SLAVE_COUNT|macro|SPI_CTAR_SLAVE_COUNT
DECL|SPI_CTAR_SLAVE_CPHA_MASK|macro|SPI_CTAR_SLAVE_CPHA_MASK
DECL|SPI_CTAR_SLAVE_CPHA_SHIFT|macro|SPI_CTAR_SLAVE_CPHA_SHIFT
DECL|SPI_CTAR_SLAVE_CPHA_WIDTH|macro|SPI_CTAR_SLAVE_CPHA_WIDTH
DECL|SPI_CTAR_SLAVE_CPHA|macro|SPI_CTAR_SLAVE_CPHA
DECL|SPI_CTAR_SLAVE_CPOL_MASK|macro|SPI_CTAR_SLAVE_CPOL_MASK
DECL|SPI_CTAR_SLAVE_CPOL_SHIFT|macro|SPI_CTAR_SLAVE_CPOL_SHIFT
DECL|SPI_CTAR_SLAVE_CPOL_WIDTH|macro|SPI_CTAR_SLAVE_CPOL_WIDTH
DECL|SPI_CTAR_SLAVE_CPOL|macro|SPI_CTAR_SLAVE_CPOL
DECL|SPI_CTAR_SLAVE_FMSZ_MASK|macro|SPI_CTAR_SLAVE_FMSZ_MASK
DECL|SPI_CTAR_SLAVE_FMSZ_SHIFT|macro|SPI_CTAR_SLAVE_FMSZ_SHIFT
DECL|SPI_CTAR_SLAVE_FMSZ_WIDTH|macro|SPI_CTAR_SLAVE_FMSZ_WIDTH
DECL|SPI_CTAR_SLAVE_FMSZ|macro|SPI_CTAR_SLAVE_FMSZ
DECL|SPI_CTAR_SLAVE_REG|macro|SPI_CTAR_SLAVE_REG
DECL|SPI_IRQS|macro|SPI_IRQS
DECL|SPI_MCR_CLR_RXF_MASK|macro|SPI_MCR_CLR_RXF_MASK
DECL|SPI_MCR_CLR_RXF_SHIFT|macro|SPI_MCR_CLR_RXF_SHIFT
DECL|SPI_MCR_CLR_RXF_WIDTH|macro|SPI_MCR_CLR_RXF_WIDTH
DECL|SPI_MCR_CLR_RXF|macro|SPI_MCR_CLR_RXF
DECL|SPI_MCR_CLR_TXF_MASK|macro|SPI_MCR_CLR_TXF_MASK
DECL|SPI_MCR_CLR_TXF_SHIFT|macro|SPI_MCR_CLR_TXF_SHIFT
DECL|SPI_MCR_CLR_TXF_WIDTH|macro|SPI_MCR_CLR_TXF_WIDTH
DECL|SPI_MCR_CLR_TXF|macro|SPI_MCR_CLR_TXF
DECL|SPI_MCR_CONT_SCKE_MASK|macro|SPI_MCR_CONT_SCKE_MASK
DECL|SPI_MCR_CONT_SCKE_SHIFT|macro|SPI_MCR_CONT_SCKE_SHIFT
DECL|SPI_MCR_CONT_SCKE_WIDTH|macro|SPI_MCR_CONT_SCKE_WIDTH
DECL|SPI_MCR_CONT_SCKE|macro|SPI_MCR_CONT_SCKE
DECL|SPI_MCR_DCONF_MASK|macro|SPI_MCR_DCONF_MASK
DECL|SPI_MCR_DCONF_SHIFT|macro|SPI_MCR_DCONF_SHIFT
DECL|SPI_MCR_DCONF_WIDTH|macro|SPI_MCR_DCONF_WIDTH
DECL|SPI_MCR_DCONF|macro|SPI_MCR_DCONF
DECL|SPI_MCR_DIS_RXF_MASK|macro|SPI_MCR_DIS_RXF_MASK
DECL|SPI_MCR_DIS_RXF_SHIFT|macro|SPI_MCR_DIS_RXF_SHIFT
DECL|SPI_MCR_DIS_RXF_WIDTH|macro|SPI_MCR_DIS_RXF_WIDTH
DECL|SPI_MCR_DIS_RXF|macro|SPI_MCR_DIS_RXF
DECL|SPI_MCR_DIS_TXF_MASK|macro|SPI_MCR_DIS_TXF_MASK
DECL|SPI_MCR_DIS_TXF_SHIFT|macro|SPI_MCR_DIS_TXF_SHIFT
DECL|SPI_MCR_DIS_TXF_WIDTH|macro|SPI_MCR_DIS_TXF_WIDTH
DECL|SPI_MCR_DIS_TXF|macro|SPI_MCR_DIS_TXF
DECL|SPI_MCR_DOZE_MASK|macro|SPI_MCR_DOZE_MASK
DECL|SPI_MCR_DOZE_SHIFT|macro|SPI_MCR_DOZE_SHIFT
DECL|SPI_MCR_DOZE_WIDTH|macro|SPI_MCR_DOZE_WIDTH
DECL|SPI_MCR_DOZE|macro|SPI_MCR_DOZE
DECL|SPI_MCR_FRZ_MASK|macro|SPI_MCR_FRZ_MASK
DECL|SPI_MCR_FRZ_SHIFT|macro|SPI_MCR_FRZ_SHIFT
DECL|SPI_MCR_FRZ_WIDTH|macro|SPI_MCR_FRZ_WIDTH
DECL|SPI_MCR_FRZ|macro|SPI_MCR_FRZ
DECL|SPI_MCR_HALT_MASK|macro|SPI_MCR_HALT_MASK
DECL|SPI_MCR_HALT_SHIFT|macro|SPI_MCR_HALT_SHIFT
DECL|SPI_MCR_HALT_WIDTH|macro|SPI_MCR_HALT_WIDTH
DECL|SPI_MCR_HALT|macro|SPI_MCR_HALT
DECL|SPI_MCR_MDIS_MASK|macro|SPI_MCR_MDIS_MASK
DECL|SPI_MCR_MDIS_SHIFT|macro|SPI_MCR_MDIS_SHIFT
DECL|SPI_MCR_MDIS_WIDTH|macro|SPI_MCR_MDIS_WIDTH
DECL|SPI_MCR_MDIS|macro|SPI_MCR_MDIS
DECL|SPI_MCR_MSTR_MASK|macro|SPI_MCR_MSTR_MASK
DECL|SPI_MCR_MSTR_SHIFT|macro|SPI_MCR_MSTR_SHIFT
DECL|SPI_MCR_MSTR_WIDTH|macro|SPI_MCR_MSTR_WIDTH
DECL|SPI_MCR_MSTR|macro|SPI_MCR_MSTR
DECL|SPI_MCR_MTFE_MASK|macro|SPI_MCR_MTFE_MASK
DECL|SPI_MCR_MTFE_SHIFT|macro|SPI_MCR_MTFE_SHIFT
DECL|SPI_MCR_MTFE_WIDTH|macro|SPI_MCR_MTFE_WIDTH
DECL|SPI_MCR_MTFE|macro|SPI_MCR_MTFE
DECL|SPI_MCR_PCSIS_MASK|macro|SPI_MCR_PCSIS_MASK
DECL|SPI_MCR_PCSIS_SHIFT|macro|SPI_MCR_PCSIS_SHIFT
DECL|SPI_MCR_PCSIS_WIDTH|macro|SPI_MCR_PCSIS_WIDTH
DECL|SPI_MCR_PCSIS|macro|SPI_MCR_PCSIS
DECL|SPI_MCR_REG|macro|SPI_MCR_REG
DECL|SPI_MCR_ROOE_MASK|macro|SPI_MCR_ROOE_MASK
DECL|SPI_MCR_ROOE_SHIFT|macro|SPI_MCR_ROOE_SHIFT
DECL|SPI_MCR_ROOE_WIDTH|macro|SPI_MCR_ROOE_WIDTH
DECL|SPI_MCR_ROOE|macro|SPI_MCR_ROOE
DECL|SPI_MCR_SMPL_PT_MASK|macro|SPI_MCR_SMPL_PT_MASK
DECL|SPI_MCR_SMPL_PT_SHIFT|macro|SPI_MCR_SMPL_PT_SHIFT
DECL|SPI_MCR_SMPL_PT_WIDTH|macro|SPI_MCR_SMPL_PT_WIDTH
DECL|SPI_MCR_SMPL_PT|macro|SPI_MCR_SMPL_PT
DECL|SPI_MemMapPtr|typedef|} SPI_Type, *SPI_MemMapPtr;
DECL|SPI_POPR_REG|macro|SPI_POPR_REG
DECL|SPI_POPR_RXDATA_MASK|macro|SPI_POPR_RXDATA_MASK
DECL|SPI_POPR_RXDATA_SHIFT|macro|SPI_POPR_RXDATA_SHIFT
DECL|SPI_POPR_RXDATA_WIDTH|macro|SPI_POPR_RXDATA_WIDTH
DECL|SPI_POPR_RXDATA|macro|SPI_POPR_RXDATA
DECL|SPI_PUSHR_CONT_MASK|macro|SPI_PUSHR_CONT_MASK
DECL|SPI_PUSHR_CONT_SHIFT|macro|SPI_PUSHR_CONT_SHIFT
DECL|SPI_PUSHR_CONT_WIDTH|macro|SPI_PUSHR_CONT_WIDTH
DECL|SPI_PUSHR_CONT|macro|SPI_PUSHR_CONT
DECL|SPI_PUSHR_CTAS_MASK|macro|SPI_PUSHR_CTAS_MASK
DECL|SPI_PUSHR_CTAS_SHIFT|macro|SPI_PUSHR_CTAS_SHIFT
DECL|SPI_PUSHR_CTAS_WIDTH|macro|SPI_PUSHR_CTAS_WIDTH
DECL|SPI_PUSHR_CTAS|macro|SPI_PUSHR_CTAS
DECL|SPI_PUSHR_CTCNT_MASK|macro|SPI_PUSHR_CTCNT_MASK
DECL|SPI_PUSHR_CTCNT_SHIFT|macro|SPI_PUSHR_CTCNT_SHIFT
DECL|SPI_PUSHR_CTCNT_WIDTH|macro|SPI_PUSHR_CTCNT_WIDTH
DECL|SPI_PUSHR_CTCNT|macro|SPI_PUSHR_CTCNT
DECL|SPI_PUSHR_EOQ_MASK|macro|SPI_PUSHR_EOQ_MASK
DECL|SPI_PUSHR_EOQ_SHIFT|macro|SPI_PUSHR_EOQ_SHIFT
DECL|SPI_PUSHR_EOQ_WIDTH|macro|SPI_PUSHR_EOQ_WIDTH
DECL|SPI_PUSHR_EOQ|macro|SPI_PUSHR_EOQ
DECL|SPI_PUSHR_PCS_MASK|macro|SPI_PUSHR_PCS_MASK
DECL|SPI_PUSHR_PCS_SHIFT|macro|SPI_PUSHR_PCS_SHIFT
DECL|SPI_PUSHR_PCS_WIDTH|macro|SPI_PUSHR_PCS_WIDTH
DECL|SPI_PUSHR_PCS|macro|SPI_PUSHR_PCS
DECL|SPI_PUSHR_REG|macro|SPI_PUSHR_REG
DECL|SPI_PUSHR_SLAVE_REG|macro|SPI_PUSHR_SLAVE_REG
DECL|SPI_PUSHR_SLAVE_TXDATA_MASK|macro|SPI_PUSHR_SLAVE_TXDATA_MASK
DECL|SPI_PUSHR_SLAVE_TXDATA_SHIFT|macro|SPI_PUSHR_SLAVE_TXDATA_SHIFT
DECL|SPI_PUSHR_SLAVE_TXDATA_WIDTH|macro|SPI_PUSHR_SLAVE_TXDATA_WIDTH
DECL|SPI_PUSHR_SLAVE_TXDATA|macro|SPI_PUSHR_SLAVE_TXDATA
DECL|SPI_PUSHR_TXDATA_MASK|macro|SPI_PUSHR_TXDATA_MASK
DECL|SPI_PUSHR_TXDATA_SHIFT|macro|SPI_PUSHR_TXDATA_SHIFT
DECL|SPI_PUSHR_TXDATA_WIDTH|macro|SPI_PUSHR_TXDATA_WIDTH
DECL|SPI_PUSHR_TXDATA|macro|SPI_PUSHR_TXDATA
DECL|SPI_RSER_EOQF_RE_MASK|macro|SPI_RSER_EOQF_RE_MASK
DECL|SPI_RSER_EOQF_RE_SHIFT|macro|SPI_RSER_EOQF_RE_SHIFT
DECL|SPI_RSER_EOQF_RE_WIDTH|macro|SPI_RSER_EOQF_RE_WIDTH
DECL|SPI_RSER_EOQF_RE|macro|SPI_RSER_EOQF_RE
DECL|SPI_RSER_REG|macro|SPI_RSER_REG
DECL|SPI_RSER_RFDF_DIRS_MASK|macro|SPI_RSER_RFDF_DIRS_MASK
DECL|SPI_RSER_RFDF_DIRS_SHIFT|macro|SPI_RSER_RFDF_DIRS_SHIFT
DECL|SPI_RSER_RFDF_DIRS_WIDTH|macro|SPI_RSER_RFDF_DIRS_WIDTH
DECL|SPI_RSER_RFDF_DIRS|macro|SPI_RSER_RFDF_DIRS
DECL|SPI_RSER_RFDF_RE_MASK|macro|SPI_RSER_RFDF_RE_MASK
DECL|SPI_RSER_RFDF_RE_SHIFT|macro|SPI_RSER_RFDF_RE_SHIFT
DECL|SPI_RSER_RFDF_RE_WIDTH|macro|SPI_RSER_RFDF_RE_WIDTH
DECL|SPI_RSER_RFDF_RE|macro|SPI_RSER_RFDF_RE
DECL|SPI_RSER_RFOF_RE_MASK|macro|SPI_RSER_RFOF_RE_MASK
DECL|SPI_RSER_RFOF_RE_SHIFT|macro|SPI_RSER_RFOF_RE_SHIFT
DECL|SPI_RSER_RFOF_RE_WIDTH|macro|SPI_RSER_RFOF_RE_WIDTH
DECL|SPI_RSER_RFOF_RE|macro|SPI_RSER_RFOF_RE
DECL|SPI_RSER_TCF_RE_MASK|macro|SPI_RSER_TCF_RE_MASK
DECL|SPI_RSER_TCF_RE_SHIFT|macro|SPI_RSER_TCF_RE_SHIFT
DECL|SPI_RSER_TCF_RE_WIDTH|macro|SPI_RSER_TCF_RE_WIDTH
DECL|SPI_RSER_TCF_RE|macro|SPI_RSER_TCF_RE
DECL|SPI_RSER_TFFF_DIRS_MASK|macro|SPI_RSER_TFFF_DIRS_MASK
DECL|SPI_RSER_TFFF_DIRS_SHIFT|macro|SPI_RSER_TFFF_DIRS_SHIFT
DECL|SPI_RSER_TFFF_DIRS_WIDTH|macro|SPI_RSER_TFFF_DIRS_WIDTH
DECL|SPI_RSER_TFFF_DIRS|macro|SPI_RSER_TFFF_DIRS
DECL|SPI_RSER_TFFF_RE_MASK|macro|SPI_RSER_TFFF_RE_MASK
DECL|SPI_RSER_TFFF_RE_SHIFT|macro|SPI_RSER_TFFF_RE_SHIFT
DECL|SPI_RSER_TFFF_RE_WIDTH|macro|SPI_RSER_TFFF_RE_WIDTH
DECL|SPI_RSER_TFFF_RE|macro|SPI_RSER_TFFF_RE
DECL|SPI_RSER_TFUF_RE_MASK|macro|SPI_RSER_TFUF_RE_MASK
DECL|SPI_RSER_TFUF_RE_SHIFT|macro|SPI_RSER_TFUF_RE_SHIFT
DECL|SPI_RSER_TFUF_RE_WIDTH|macro|SPI_RSER_TFUF_RE_WIDTH
DECL|SPI_RSER_TFUF_RE|macro|SPI_RSER_TFUF_RE
DECL|SPI_RXFR0_REG|macro|SPI_RXFR0_REG
DECL|SPI_RXFR0_RXDATA_MASK|macro|SPI_RXFR0_RXDATA_MASK
DECL|SPI_RXFR0_RXDATA_SHIFT|macro|SPI_RXFR0_RXDATA_SHIFT
DECL|SPI_RXFR0_RXDATA_WIDTH|macro|SPI_RXFR0_RXDATA_WIDTH
DECL|SPI_RXFR0_RXDATA|macro|SPI_RXFR0_RXDATA
DECL|SPI_RXFR1_REG|macro|SPI_RXFR1_REG
DECL|SPI_RXFR1_RXDATA_MASK|macro|SPI_RXFR1_RXDATA_MASK
DECL|SPI_RXFR1_RXDATA_SHIFT|macro|SPI_RXFR1_RXDATA_SHIFT
DECL|SPI_RXFR1_RXDATA_WIDTH|macro|SPI_RXFR1_RXDATA_WIDTH
DECL|SPI_RXFR1_RXDATA|macro|SPI_RXFR1_RXDATA
DECL|SPI_RXFR2_REG|macro|SPI_RXFR2_REG
DECL|SPI_RXFR2_RXDATA_MASK|macro|SPI_RXFR2_RXDATA_MASK
DECL|SPI_RXFR2_RXDATA_SHIFT|macro|SPI_RXFR2_RXDATA_SHIFT
DECL|SPI_RXFR2_RXDATA_WIDTH|macro|SPI_RXFR2_RXDATA_WIDTH
DECL|SPI_RXFR2_RXDATA|macro|SPI_RXFR2_RXDATA
DECL|SPI_RXFR3_REG|macro|SPI_RXFR3_REG
DECL|SPI_RXFR3_RXDATA_MASK|macro|SPI_RXFR3_RXDATA_MASK
DECL|SPI_RXFR3_RXDATA_SHIFT|macro|SPI_RXFR3_RXDATA_SHIFT
DECL|SPI_RXFR3_RXDATA_WIDTH|macro|SPI_RXFR3_RXDATA_WIDTH
DECL|SPI_RXFR3_RXDATA|macro|SPI_RXFR3_RXDATA
DECL|SPI_SR_EOQF_MASK|macro|SPI_SR_EOQF_MASK
DECL|SPI_SR_EOQF_SHIFT|macro|SPI_SR_EOQF_SHIFT
DECL|SPI_SR_EOQF_WIDTH|macro|SPI_SR_EOQF_WIDTH
DECL|SPI_SR_EOQF|macro|SPI_SR_EOQF
DECL|SPI_SR_POPNXTPTR_MASK|macro|SPI_SR_POPNXTPTR_MASK
DECL|SPI_SR_POPNXTPTR_SHIFT|macro|SPI_SR_POPNXTPTR_SHIFT
DECL|SPI_SR_POPNXTPTR_WIDTH|macro|SPI_SR_POPNXTPTR_WIDTH
DECL|SPI_SR_POPNXTPTR|macro|SPI_SR_POPNXTPTR
DECL|SPI_SR_REG|macro|SPI_SR_REG
DECL|SPI_SR_RFDF_MASK|macro|SPI_SR_RFDF_MASK
DECL|SPI_SR_RFDF_SHIFT|macro|SPI_SR_RFDF_SHIFT
DECL|SPI_SR_RFDF_WIDTH|macro|SPI_SR_RFDF_WIDTH
DECL|SPI_SR_RFDF|macro|SPI_SR_RFDF
DECL|SPI_SR_RFOF_MASK|macro|SPI_SR_RFOF_MASK
DECL|SPI_SR_RFOF_SHIFT|macro|SPI_SR_RFOF_SHIFT
DECL|SPI_SR_RFOF_WIDTH|macro|SPI_SR_RFOF_WIDTH
DECL|SPI_SR_RFOF|macro|SPI_SR_RFOF
DECL|SPI_SR_RXCTR_MASK|macro|SPI_SR_RXCTR_MASK
DECL|SPI_SR_RXCTR_SHIFT|macro|SPI_SR_RXCTR_SHIFT
DECL|SPI_SR_RXCTR_WIDTH|macro|SPI_SR_RXCTR_WIDTH
DECL|SPI_SR_RXCTR|macro|SPI_SR_RXCTR
DECL|SPI_SR_TCF_MASK|macro|SPI_SR_TCF_MASK
DECL|SPI_SR_TCF_SHIFT|macro|SPI_SR_TCF_SHIFT
DECL|SPI_SR_TCF_WIDTH|macro|SPI_SR_TCF_WIDTH
DECL|SPI_SR_TCF|macro|SPI_SR_TCF
DECL|SPI_SR_TFFF_MASK|macro|SPI_SR_TFFF_MASK
DECL|SPI_SR_TFFF_SHIFT|macro|SPI_SR_TFFF_SHIFT
DECL|SPI_SR_TFFF_WIDTH|macro|SPI_SR_TFFF_WIDTH
DECL|SPI_SR_TFFF|macro|SPI_SR_TFFF
DECL|SPI_SR_TFUF_MASK|macro|SPI_SR_TFUF_MASK
DECL|SPI_SR_TFUF_SHIFT|macro|SPI_SR_TFUF_SHIFT
DECL|SPI_SR_TFUF_WIDTH|macro|SPI_SR_TFUF_WIDTH
DECL|SPI_SR_TFUF|macro|SPI_SR_TFUF
DECL|SPI_SR_TXCTR_MASK|macro|SPI_SR_TXCTR_MASK
DECL|SPI_SR_TXCTR_SHIFT|macro|SPI_SR_TXCTR_SHIFT
DECL|SPI_SR_TXCTR_WIDTH|macro|SPI_SR_TXCTR_WIDTH
DECL|SPI_SR_TXCTR|macro|SPI_SR_TXCTR
DECL|SPI_SR_TXNXTPTR_MASK|macro|SPI_SR_TXNXTPTR_MASK
DECL|SPI_SR_TXNXTPTR_SHIFT|macro|SPI_SR_TXNXTPTR_SHIFT
DECL|SPI_SR_TXNXTPTR_WIDTH|macro|SPI_SR_TXNXTPTR_WIDTH
DECL|SPI_SR_TXNXTPTR|macro|SPI_SR_TXNXTPTR
DECL|SPI_SR_TXRXS_MASK|macro|SPI_SR_TXRXS_MASK
DECL|SPI_SR_TXRXS_SHIFT|macro|SPI_SR_TXRXS_SHIFT
DECL|SPI_SR_TXRXS_WIDTH|macro|SPI_SR_TXRXS_WIDTH
DECL|SPI_SR_TXRXS|macro|SPI_SR_TXRXS
DECL|SPI_TCR_REG|macro|SPI_TCR_REG
DECL|SPI_TCR_SPI_TCNT_MASK|macro|SPI_TCR_SPI_TCNT_MASK
DECL|SPI_TCR_SPI_TCNT_SHIFT|macro|SPI_TCR_SPI_TCNT_SHIFT
DECL|SPI_TCR_SPI_TCNT_WIDTH|macro|SPI_TCR_SPI_TCNT_WIDTH
DECL|SPI_TCR_SPI_TCNT|macro|SPI_TCR_SPI_TCNT
DECL|SPI_TXFR0_REG|macro|SPI_TXFR0_REG
DECL|SPI_TXFR0_TXCMD_TXDATA_MASK|macro|SPI_TXFR0_TXCMD_TXDATA_MASK
DECL|SPI_TXFR0_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR0_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR0_TXCMD_TXDATA_WIDTH|macro|SPI_TXFR0_TXCMD_TXDATA_WIDTH
DECL|SPI_TXFR0_TXCMD_TXDATA|macro|SPI_TXFR0_TXCMD_TXDATA
DECL|SPI_TXFR0_TXDATA_MASK|macro|SPI_TXFR0_TXDATA_MASK
DECL|SPI_TXFR0_TXDATA_SHIFT|macro|SPI_TXFR0_TXDATA_SHIFT
DECL|SPI_TXFR0_TXDATA_WIDTH|macro|SPI_TXFR0_TXDATA_WIDTH
DECL|SPI_TXFR0_TXDATA|macro|SPI_TXFR0_TXDATA
DECL|SPI_TXFR1_REG|macro|SPI_TXFR1_REG
DECL|SPI_TXFR1_TXCMD_TXDATA_MASK|macro|SPI_TXFR1_TXCMD_TXDATA_MASK
DECL|SPI_TXFR1_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR1_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR1_TXCMD_TXDATA_WIDTH|macro|SPI_TXFR1_TXCMD_TXDATA_WIDTH
DECL|SPI_TXFR1_TXCMD_TXDATA|macro|SPI_TXFR1_TXCMD_TXDATA
DECL|SPI_TXFR1_TXDATA_MASK|macro|SPI_TXFR1_TXDATA_MASK
DECL|SPI_TXFR1_TXDATA_SHIFT|macro|SPI_TXFR1_TXDATA_SHIFT
DECL|SPI_TXFR1_TXDATA_WIDTH|macro|SPI_TXFR1_TXDATA_WIDTH
DECL|SPI_TXFR1_TXDATA|macro|SPI_TXFR1_TXDATA
DECL|SPI_TXFR2_REG|macro|SPI_TXFR2_REG
DECL|SPI_TXFR2_TXCMD_TXDATA_MASK|macro|SPI_TXFR2_TXCMD_TXDATA_MASK
DECL|SPI_TXFR2_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR2_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR2_TXCMD_TXDATA_WIDTH|macro|SPI_TXFR2_TXCMD_TXDATA_WIDTH
DECL|SPI_TXFR2_TXCMD_TXDATA|macro|SPI_TXFR2_TXCMD_TXDATA
DECL|SPI_TXFR2_TXDATA_MASK|macro|SPI_TXFR2_TXDATA_MASK
DECL|SPI_TXFR2_TXDATA_SHIFT|macro|SPI_TXFR2_TXDATA_SHIFT
DECL|SPI_TXFR2_TXDATA_WIDTH|macro|SPI_TXFR2_TXDATA_WIDTH
DECL|SPI_TXFR2_TXDATA|macro|SPI_TXFR2_TXDATA
DECL|SPI_TXFR3_REG|macro|SPI_TXFR3_REG
DECL|SPI_TXFR3_TXCMD_TXDATA_MASK|macro|SPI_TXFR3_TXCMD_TXDATA_MASK
DECL|SPI_TXFR3_TXCMD_TXDATA_SHIFT|macro|SPI_TXFR3_TXCMD_TXDATA_SHIFT
DECL|SPI_TXFR3_TXCMD_TXDATA_WIDTH|macro|SPI_TXFR3_TXCMD_TXDATA_WIDTH
DECL|SPI_TXFR3_TXCMD_TXDATA|macro|SPI_TXFR3_TXCMD_TXDATA
DECL|SPI_TXFR3_TXDATA_MASK|macro|SPI_TXFR3_TXDATA_MASK
DECL|SPI_TXFR3_TXDATA_SHIFT|macro|SPI_TXFR3_TXDATA_SHIFT
DECL|SPI_TXFR3_TXDATA_WIDTH|macro|SPI_TXFR3_TXDATA_WIDTH
DECL|SPI_TXFR3_TXDATA|macro|SPI_TXFR3_TXDATA
DECL|SPI_Type|typedef|} SPI_Type, *SPI_MemMapPtr;
DECL|SRS0|member|__I uint8_t SRS0; /**< System Reset Status Register 0, offset: 0x0 */
DECL|SRS1|member|__I uint8_t SRS1; /**< System Reset Status Register 1, offset: 0x1 */
DECL|SRVCOP|member|__O uint32_t SRVCOP; /**< Service COP, offset: 0x1104 */
DECL|SR|member|__IO uint32_t SR; /**< RTC Status Register, offset: 0x14 */
DECL|SR|member|__IO uint32_t SR; /**< Status Register, offset: 0x2C */
DECL|SR|member|__IO uint8_t SR; /**< DAC Status Register, offset: 0x20 */
DECL|STATUS|member|__I uint32_t STATUS; /**< RNG Status Register, offset: 0x3C */
DECL|STATUS|member|__I uint32_t STATUS; /**< Transceiver Status, offset: 0x284 */
DECL|STATUS|member|__IO uint32_t STATUS; /**< Capture and Compare Status, offset: 0x50 */
DECL|STAT|member|__IO uint32_t STAT; /**< LPUART Status Register, offset: 0x4 */
DECL|STA|member|__IO uint32_t STA; /**< LTC Status Register, offset: 0x48 */
DECL|STOPCTRL|member|__IO uint8_t STOPCTRL; /**< Stop Control Register, offset: 0x2 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M0 SV Call Interrupt */
DECL|SYNC_CTRL|member|__IO uint32_t SYNC_CTRL; /**< Sync Control, offset: 0x3CC */
DECL|SYSACCESS|member|__I uint32_t SYSACCESS; /**< System Access Register, offset: 0xFCC */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M0 System Tick Interrupt */
DECL|S|member|__I uint8_t S; /**< MCG Status Register, offset: 0x6 */
DECL|S|member|__IO uint8_t S; /**< I2C Status register, offset: 0x3 */
DECL|T1CMP|member|__IO uint32_t T1CMP; /**< T1 COMPARE, offset: 0x10 */
DECL|T2CMP|member|__IO uint32_t T2CMP; /**< T2 COMPARE, offset: 0x14 */
DECL|T2PRIMECMP|member|__IO uint32_t T2PRIMECMP; /**< T2 PRIME COMPARE, offset: 0x18 */
DECL|T3CMP|member|__IO uint32_t T3CMP; /**< T3 COMPARE, offset: 0x1C */
DECL|T4CMP|member|__IO uint32_t T4CMP; /**< T4 COMPARE, offset: 0x20 */
DECL|TABLEMARK|member|__I uint32_t TABLEMARK; /**< End of Table Marker Register, offset: 0xC */
DECL|TAGCLEAR|member|__I uint32_t TAGCLEAR; /**< Claim TAG Clear Register, offset: 0xFA4 */
DECL|TAGSET|member|__I uint32_t TAGSET; /**< Claim TAG Set Register, offset: 0xFA0 */
DECL|TAR|member|__IO uint32_t TAR; /**< RTC Time Alarm Register, offset: 0x8 */
DECL|TBCTRL|member|__IO uint32_t TBCTRL; /**< MTB_DWT Trace Buffer Control Register, offset: 0x200 */
DECL|TCA_AGC_LIN_VAL_2_0|member|__IO uint32_t TCA_AGC_LIN_VAL_2_0; /**< TCA AGC Linear Gain Values 2..0, offset: 0x68 */
DECL|TCA_AGC_LIN_VAL_5_3|member|__IO uint32_t TCA_AGC_LIN_VAL_5_3; /**< TCA AGC Linear Gain Values 5..3, offset: 0x6C */
DECL|TCA_AGC_LIN_VAL_8_6|member|__IO uint32_t TCA_AGC_LIN_VAL_8_6; /**< TCA AGC Linear Gain Values 8..6, offset: 0x70 */
DECL|TCA_AGC_VAL_3_0|member|__IO uint32_t TCA_AGC_VAL_3_0; /**< TCA AGC Step Values 3..0, offset: 0x54 */
DECL|TCA_AGC_VAL_7_4|member|__IO uint32_t TCA_AGC_VAL_7_4; /**< TCA AGC Step Values 7..4, offset: 0x58 */
DECL|TCA_AGC_VAL_8|member|__IO uint32_t TCA_AGC_VAL_8; /**< TCA AGC Step Values 8, offset: 0x5C */
DECL|TCA_CTRL|member|__IO uint32_t TCA_CTRL; /**< TCA Control, offset: 0x464 */
DECL|TCR|member|__IO uint32_t TCR; /**< RTC Time Compensation Register, offset: 0xC */
DECL|TCR|member|__IO uint32_t TCR; /**< Transfer Count Register, offset: 0x8 */
DECL|TCTRL|member|__IO uint32_t TCTRL; /**< Timer Control Register, array offset: 0x108, array step: 0x10 */
DECL|TFLG|member|__IO uint32_t TFLG; /**< Timer Flag Register, array offset: 0x10C, array step: 0x10 */
DECL|TIMESTAMP|member|__I uint32_t TIMESTAMP; /**< TIMESTAMP, offset: 0xC */
DECL|TMR_PRESCALE|member|__IO uint32_t TMR_PRESCALE; /**< TIMER PRESCALER, offset: 0x94 */
DECL|TOTSAM|member|__I uint32_t TOTSAM; /**< RNG Total Samples Register, offset: 0x14 */
DECL|TPM0_BASE_PTR|macro|TPM0_BASE_PTR
DECL|TPM0_BASE|macro|TPM0_BASE
DECL|TPM0_C0SC|macro|TPM0_C0SC
DECL|TPM0_C0V|macro|TPM0_C0V
DECL|TPM0_C1SC|macro|TPM0_C1SC
DECL|TPM0_C1V|macro|TPM0_C1V
DECL|TPM0_C2SC|macro|TPM0_C2SC
DECL|TPM0_C2V|macro|TPM0_C2V
DECL|TPM0_C3SC|macro|TPM0_C3SC
DECL|TPM0_C3V|macro|TPM0_C3V
DECL|TPM0_CNT|macro|TPM0_CNT
DECL|TPM0_COMBINE|macro|TPM0_COMBINE
DECL|TPM0_CONF|macro|TPM0_CONF
DECL|TPM0_CnSC|macro|TPM0_CnSC
DECL|TPM0_CnV|macro|TPM0_CnV
DECL|TPM0_FILTER|macro|TPM0_FILTER
DECL|TPM0_IRQn|enumerator|TPM0_IRQn = 17, /**< TPM0 single interrupt vector for all sources */
DECL|TPM0_MOD|macro|TPM0_MOD
DECL|TPM0_QDCTRL|macro|TPM0_QDCTRL
DECL|TPM0_SC|macro|TPM0_SC
DECL|TPM0_STATUS|macro|TPM0_STATUS
DECL|TPM0|macro|TPM0
DECL|TPM1_BASE_PTR|macro|TPM1_BASE_PTR
DECL|TPM1_BASE|macro|TPM1_BASE
DECL|TPM1_C0SC|macro|TPM1_C0SC
DECL|TPM1_C0V|macro|TPM1_C0V
DECL|TPM1_C1SC|macro|TPM1_C1SC
DECL|TPM1_C1V|macro|TPM1_C1V
DECL|TPM1_CNT|macro|TPM1_CNT
DECL|TPM1_COMBINE|macro|TPM1_COMBINE
DECL|TPM1_CONF|macro|TPM1_CONF
DECL|TPM1_CnSC|macro|TPM1_CnSC
DECL|TPM1_CnV|macro|TPM1_CnV
DECL|TPM1_FILTER|macro|TPM1_FILTER
DECL|TPM1_IRQn|enumerator|TPM1_IRQn = 18, /**< TPM1 single interrupt vector for all sources */
DECL|TPM1_MOD|macro|TPM1_MOD
DECL|TPM1_QDCTRL|macro|TPM1_QDCTRL
DECL|TPM1_SC|macro|TPM1_SC
DECL|TPM1_STATUS|macro|TPM1_STATUS
DECL|TPM1|macro|TPM1
DECL|TPM2_BASE_PTR|macro|TPM2_BASE_PTR
DECL|TPM2_BASE|macro|TPM2_BASE
DECL|TPM2_C0SC|macro|TPM2_C0SC
DECL|TPM2_C0V|macro|TPM2_C0V
DECL|TPM2_C1SC|macro|TPM2_C1SC
DECL|TPM2_C1V|macro|TPM2_C1V
DECL|TPM2_CNT|macro|TPM2_CNT
DECL|TPM2_COMBINE|macro|TPM2_COMBINE
DECL|TPM2_CONF|macro|TPM2_CONF
DECL|TPM2_CnSC|macro|TPM2_CnSC
DECL|TPM2_CnV|macro|TPM2_CnV
DECL|TPM2_FILTER|macro|TPM2_FILTER
DECL|TPM2_IRQn|enumerator|TPM2_IRQn = 19, /**< TPM2 single interrupt vector for all sources */
DECL|TPM2_MOD|macro|TPM2_MOD
DECL|TPM2_QDCTRL|macro|TPM2_QDCTRL
DECL|TPM2_SC|macro|TPM2_SC
DECL|TPM2_STATUS|macro|TPM2_STATUS
DECL|TPM2|macro|TPM2
DECL|TPM_BASE_ADDRS|macro|TPM_BASE_ADDRS
DECL|TPM_BASE_PTRS|macro|TPM_BASE_PTRS
DECL|TPM_CNT_COUNT_MASK|macro|TPM_CNT_COUNT_MASK
DECL|TPM_CNT_COUNT_SHIFT|macro|TPM_CNT_COUNT_SHIFT
DECL|TPM_CNT_COUNT_WIDTH|macro|TPM_CNT_COUNT_WIDTH
DECL|TPM_CNT_COUNT|macro|TPM_CNT_COUNT
DECL|TPM_CNT_REG|macro|TPM_CNT_REG
DECL|TPM_COMBINE_COMBINE0_MASK|macro|TPM_COMBINE_COMBINE0_MASK
DECL|TPM_COMBINE_COMBINE0_SHIFT|macro|TPM_COMBINE_COMBINE0_SHIFT
DECL|TPM_COMBINE_COMBINE0_WIDTH|macro|TPM_COMBINE_COMBINE0_WIDTH
DECL|TPM_COMBINE_COMBINE0|macro|TPM_COMBINE_COMBINE0
DECL|TPM_COMBINE_COMBINE1_MASK|macro|TPM_COMBINE_COMBINE1_MASK
DECL|TPM_COMBINE_COMBINE1_SHIFT|macro|TPM_COMBINE_COMBINE1_SHIFT
DECL|TPM_COMBINE_COMBINE1_WIDTH|macro|TPM_COMBINE_COMBINE1_WIDTH
DECL|TPM_COMBINE_COMBINE1|macro|TPM_COMBINE_COMBINE1
DECL|TPM_COMBINE_COMSWAP0_MASK|macro|TPM_COMBINE_COMSWAP0_MASK
DECL|TPM_COMBINE_COMSWAP0_SHIFT|macro|TPM_COMBINE_COMSWAP0_SHIFT
DECL|TPM_COMBINE_COMSWAP0_WIDTH|macro|TPM_COMBINE_COMSWAP0_WIDTH
DECL|TPM_COMBINE_COMSWAP0|macro|TPM_COMBINE_COMSWAP0
DECL|TPM_COMBINE_COMSWAP1_MASK|macro|TPM_COMBINE_COMSWAP1_MASK
DECL|TPM_COMBINE_COMSWAP1_SHIFT|macro|TPM_COMBINE_COMSWAP1_SHIFT
DECL|TPM_COMBINE_COMSWAP1_WIDTH|macro|TPM_COMBINE_COMSWAP1_WIDTH
DECL|TPM_COMBINE_COMSWAP1|macro|TPM_COMBINE_COMSWAP1
DECL|TPM_COMBINE_REG|macro|TPM_COMBINE_REG
DECL|TPM_CONF_CROT_MASK|macro|TPM_CONF_CROT_MASK
DECL|TPM_CONF_CROT_SHIFT|macro|TPM_CONF_CROT_SHIFT
DECL|TPM_CONF_CROT_WIDTH|macro|TPM_CONF_CROT_WIDTH
DECL|TPM_CONF_CROT|macro|TPM_CONF_CROT
DECL|TPM_CONF_CSOO_MASK|macro|TPM_CONF_CSOO_MASK
DECL|TPM_CONF_CSOO_SHIFT|macro|TPM_CONF_CSOO_SHIFT
DECL|TPM_CONF_CSOO_WIDTH|macro|TPM_CONF_CSOO_WIDTH
DECL|TPM_CONF_CSOO|macro|TPM_CONF_CSOO
DECL|TPM_CONF_CSOT_MASK|macro|TPM_CONF_CSOT_MASK
DECL|TPM_CONF_CSOT_SHIFT|macro|TPM_CONF_CSOT_SHIFT
DECL|TPM_CONF_CSOT_WIDTH|macro|TPM_CONF_CSOT_WIDTH
DECL|TPM_CONF_CSOT|macro|TPM_CONF_CSOT
DECL|TPM_CONF_DBGMODE_MASK|macro|TPM_CONF_DBGMODE_MASK
DECL|TPM_CONF_DBGMODE_SHIFT|macro|TPM_CONF_DBGMODE_SHIFT
DECL|TPM_CONF_DBGMODE_WIDTH|macro|TPM_CONF_DBGMODE_WIDTH
DECL|TPM_CONF_DBGMODE|macro|TPM_CONF_DBGMODE
DECL|TPM_CONF_DOZEEN_MASK|macro|TPM_CONF_DOZEEN_MASK
DECL|TPM_CONF_DOZEEN_SHIFT|macro|TPM_CONF_DOZEEN_SHIFT
DECL|TPM_CONF_DOZEEN_WIDTH|macro|TPM_CONF_DOZEEN_WIDTH
DECL|TPM_CONF_DOZEEN|macro|TPM_CONF_DOZEEN
DECL|TPM_CONF_GTBEEN_MASK|macro|TPM_CONF_GTBEEN_MASK
DECL|TPM_CONF_GTBEEN_SHIFT|macro|TPM_CONF_GTBEEN_SHIFT
DECL|TPM_CONF_GTBEEN_WIDTH|macro|TPM_CONF_GTBEEN_WIDTH
DECL|TPM_CONF_GTBEEN|macro|TPM_CONF_GTBEEN
DECL|TPM_CONF_REG|macro|TPM_CONF_REG
DECL|TPM_CONF_TRGSEL_MASK|macro|TPM_CONF_TRGSEL_MASK
DECL|TPM_CONF_TRGSEL_SHIFT|macro|TPM_CONF_TRGSEL_SHIFT
DECL|TPM_CONF_TRGSEL_WIDTH|macro|TPM_CONF_TRGSEL_WIDTH
DECL|TPM_CONF_TRGSEL|macro|TPM_CONF_TRGSEL
DECL|TPM_CnSC_CHF_MASK|macro|TPM_CnSC_CHF_MASK
DECL|TPM_CnSC_CHF_SHIFT|macro|TPM_CnSC_CHF_SHIFT
DECL|TPM_CnSC_CHF_WIDTH|macro|TPM_CnSC_CHF_WIDTH
DECL|TPM_CnSC_CHF|macro|TPM_CnSC_CHF
DECL|TPM_CnSC_CHIE_MASK|macro|TPM_CnSC_CHIE_MASK
DECL|TPM_CnSC_CHIE_SHIFT|macro|TPM_CnSC_CHIE_SHIFT
DECL|TPM_CnSC_CHIE_WIDTH|macro|TPM_CnSC_CHIE_WIDTH
DECL|TPM_CnSC_CHIE|macro|TPM_CnSC_CHIE
DECL|TPM_CnSC_COUNT|macro|TPM_CnSC_COUNT
DECL|TPM_CnSC_DMA_MASK|macro|TPM_CnSC_DMA_MASK
DECL|TPM_CnSC_DMA_SHIFT|macro|TPM_CnSC_DMA_SHIFT
DECL|TPM_CnSC_DMA_WIDTH|macro|TPM_CnSC_DMA_WIDTH
DECL|TPM_CnSC_DMA|macro|TPM_CnSC_DMA
DECL|TPM_CnSC_ELSA_MASK|macro|TPM_CnSC_ELSA_MASK
DECL|TPM_CnSC_ELSA_SHIFT|macro|TPM_CnSC_ELSA_SHIFT
DECL|TPM_CnSC_ELSA_WIDTH|macro|TPM_CnSC_ELSA_WIDTH
DECL|TPM_CnSC_ELSA|macro|TPM_CnSC_ELSA
DECL|TPM_CnSC_ELSB_MASK|macro|TPM_CnSC_ELSB_MASK
DECL|TPM_CnSC_ELSB_SHIFT|macro|TPM_CnSC_ELSB_SHIFT
DECL|TPM_CnSC_ELSB_WIDTH|macro|TPM_CnSC_ELSB_WIDTH
DECL|TPM_CnSC_ELSB|macro|TPM_CnSC_ELSB
DECL|TPM_CnSC_MSA_MASK|macro|TPM_CnSC_MSA_MASK
DECL|TPM_CnSC_MSA_SHIFT|macro|TPM_CnSC_MSA_SHIFT
DECL|TPM_CnSC_MSA_WIDTH|macro|TPM_CnSC_MSA_WIDTH
DECL|TPM_CnSC_MSA|macro|TPM_CnSC_MSA
DECL|TPM_CnSC_MSB_MASK|macro|TPM_CnSC_MSB_MASK
DECL|TPM_CnSC_MSB_SHIFT|macro|TPM_CnSC_MSB_SHIFT
DECL|TPM_CnSC_MSB_WIDTH|macro|TPM_CnSC_MSB_WIDTH
DECL|TPM_CnSC_MSB|macro|TPM_CnSC_MSB
DECL|TPM_CnSC_REG|macro|TPM_CnSC_REG
DECL|TPM_CnV_COUNT|macro|TPM_CnV_COUNT
DECL|TPM_CnV_REG|macro|TPM_CnV_REG
DECL|TPM_CnV_VAL_MASK|macro|TPM_CnV_VAL_MASK
DECL|TPM_CnV_VAL_SHIFT|macro|TPM_CnV_VAL_SHIFT
DECL|TPM_CnV_VAL_WIDTH|macro|TPM_CnV_VAL_WIDTH
DECL|TPM_CnV_VAL|macro|TPM_CnV_VAL
DECL|TPM_FILTER_CH0FVAL_MASK|macro|TPM_FILTER_CH0FVAL_MASK
DECL|TPM_FILTER_CH0FVAL_SHIFT|macro|TPM_FILTER_CH0FVAL_SHIFT
DECL|TPM_FILTER_CH0FVAL_WIDTH|macro|TPM_FILTER_CH0FVAL_WIDTH
DECL|TPM_FILTER_CH0FVAL|macro|TPM_FILTER_CH0FVAL
DECL|TPM_FILTER_CH1FVAL_MASK|macro|TPM_FILTER_CH1FVAL_MASK
DECL|TPM_FILTER_CH1FVAL_SHIFT|macro|TPM_FILTER_CH1FVAL_SHIFT
DECL|TPM_FILTER_CH1FVAL_WIDTH|macro|TPM_FILTER_CH1FVAL_WIDTH
DECL|TPM_FILTER_CH1FVAL|macro|TPM_FILTER_CH1FVAL
DECL|TPM_FILTER_CH2FVAL_MASK|macro|TPM_FILTER_CH2FVAL_MASK
DECL|TPM_FILTER_CH2FVAL_SHIFT|macro|TPM_FILTER_CH2FVAL_SHIFT
DECL|TPM_FILTER_CH2FVAL_WIDTH|macro|TPM_FILTER_CH2FVAL_WIDTH
DECL|TPM_FILTER_CH2FVAL|macro|TPM_FILTER_CH2FVAL
DECL|TPM_FILTER_CH3FVAL_MASK|macro|TPM_FILTER_CH3FVAL_MASK
DECL|TPM_FILTER_CH3FVAL_SHIFT|macro|TPM_FILTER_CH3FVAL_SHIFT
DECL|TPM_FILTER_CH3FVAL_WIDTH|macro|TPM_FILTER_CH3FVAL_WIDTH
DECL|TPM_FILTER_CH3FVAL|macro|TPM_FILTER_CH3FVAL
DECL|TPM_FILTER_REG|macro|TPM_FILTER_REG
DECL|TPM_IRQS|macro|TPM_IRQS
DECL|TPM_MOD_MOD_MASK|macro|TPM_MOD_MOD_MASK
DECL|TPM_MOD_MOD_SHIFT|macro|TPM_MOD_MOD_SHIFT
DECL|TPM_MOD_MOD_WIDTH|macro|TPM_MOD_MOD_WIDTH
DECL|TPM_MOD_MOD|macro|TPM_MOD_MOD
DECL|TPM_MOD_REG|macro|TPM_MOD_REG
DECL|TPM_MemMapPtr|typedef|} TPM_Type, *TPM_MemMapPtr;
DECL|TPM_QDCTRL_QUADEN_MASK|macro|TPM_QDCTRL_QUADEN_MASK
DECL|TPM_QDCTRL_QUADEN_SHIFT|macro|TPM_QDCTRL_QUADEN_SHIFT
DECL|TPM_QDCTRL_QUADEN_WIDTH|macro|TPM_QDCTRL_QUADEN_WIDTH
DECL|TPM_QDCTRL_QUADEN|macro|TPM_QDCTRL_QUADEN
DECL|TPM_QDCTRL_QUADIR_MASK|macro|TPM_QDCTRL_QUADIR_MASK
DECL|TPM_QDCTRL_QUADIR_SHIFT|macro|TPM_QDCTRL_QUADIR_SHIFT
DECL|TPM_QDCTRL_QUADIR_WIDTH|macro|TPM_QDCTRL_QUADIR_WIDTH
DECL|TPM_QDCTRL_QUADIR|macro|TPM_QDCTRL_QUADIR
DECL|TPM_QDCTRL_QUADMODE_MASK|macro|TPM_QDCTRL_QUADMODE_MASK
DECL|TPM_QDCTRL_QUADMODE_SHIFT|macro|TPM_QDCTRL_QUADMODE_SHIFT
DECL|TPM_QDCTRL_QUADMODE_WIDTH|macro|TPM_QDCTRL_QUADMODE_WIDTH
DECL|TPM_QDCTRL_QUADMODE|macro|TPM_QDCTRL_QUADMODE
DECL|TPM_QDCTRL_REG|macro|TPM_QDCTRL_REG
DECL|TPM_QDCTRL_TOFDIR_MASK|macro|TPM_QDCTRL_TOFDIR_MASK
DECL|TPM_QDCTRL_TOFDIR_SHIFT|macro|TPM_QDCTRL_TOFDIR_SHIFT
DECL|TPM_QDCTRL_TOFDIR_WIDTH|macro|TPM_QDCTRL_TOFDIR_WIDTH
DECL|TPM_QDCTRL_TOFDIR|macro|TPM_QDCTRL_TOFDIR
DECL|TPM_SC_CMOD_MASK|macro|TPM_SC_CMOD_MASK
DECL|TPM_SC_CMOD_SHIFT|macro|TPM_SC_CMOD_SHIFT
DECL|TPM_SC_CMOD_WIDTH|macro|TPM_SC_CMOD_WIDTH
DECL|TPM_SC_CMOD|macro|TPM_SC_CMOD
DECL|TPM_SC_CPWMS_MASK|macro|TPM_SC_CPWMS_MASK
DECL|TPM_SC_CPWMS_SHIFT|macro|TPM_SC_CPWMS_SHIFT
DECL|TPM_SC_CPWMS_WIDTH|macro|TPM_SC_CPWMS_WIDTH
DECL|TPM_SC_CPWMS|macro|TPM_SC_CPWMS
DECL|TPM_SC_DMA_MASK|macro|TPM_SC_DMA_MASK
DECL|TPM_SC_DMA_SHIFT|macro|TPM_SC_DMA_SHIFT
DECL|TPM_SC_DMA_WIDTH|macro|TPM_SC_DMA_WIDTH
DECL|TPM_SC_DMA|macro|TPM_SC_DMA
DECL|TPM_SC_PS_MASK|macro|TPM_SC_PS_MASK
DECL|TPM_SC_PS_SHIFT|macro|TPM_SC_PS_SHIFT
DECL|TPM_SC_PS_WIDTH|macro|TPM_SC_PS_WIDTH
DECL|TPM_SC_PS|macro|TPM_SC_PS
DECL|TPM_SC_REG|macro|TPM_SC_REG
DECL|TPM_SC_TOF_MASK|macro|TPM_SC_TOF_MASK
DECL|TPM_SC_TOF_SHIFT|macro|TPM_SC_TOF_SHIFT
DECL|TPM_SC_TOF_WIDTH|macro|TPM_SC_TOF_WIDTH
DECL|TPM_SC_TOF|macro|TPM_SC_TOF
DECL|TPM_SC_TOIE_MASK|macro|TPM_SC_TOIE_MASK
DECL|TPM_SC_TOIE_SHIFT|macro|TPM_SC_TOIE_SHIFT
DECL|TPM_SC_TOIE_WIDTH|macro|TPM_SC_TOIE_WIDTH
DECL|TPM_SC_TOIE|macro|TPM_SC_TOIE
DECL|TPM_STATUS_CH0F_MASK|macro|TPM_STATUS_CH0F_MASK
DECL|TPM_STATUS_CH0F_SHIFT|macro|TPM_STATUS_CH0F_SHIFT
DECL|TPM_STATUS_CH0F_WIDTH|macro|TPM_STATUS_CH0F_WIDTH
DECL|TPM_STATUS_CH0F|macro|TPM_STATUS_CH0F
DECL|TPM_STATUS_CH1F_MASK|macro|TPM_STATUS_CH1F_MASK
DECL|TPM_STATUS_CH1F_SHIFT|macro|TPM_STATUS_CH1F_SHIFT
DECL|TPM_STATUS_CH1F_WIDTH|macro|TPM_STATUS_CH1F_WIDTH
DECL|TPM_STATUS_CH1F|macro|TPM_STATUS_CH1F
DECL|TPM_STATUS_CH2F_MASK|macro|TPM_STATUS_CH2F_MASK
DECL|TPM_STATUS_CH2F_SHIFT|macro|TPM_STATUS_CH2F_SHIFT
DECL|TPM_STATUS_CH2F_WIDTH|macro|TPM_STATUS_CH2F_WIDTH
DECL|TPM_STATUS_CH2F|macro|TPM_STATUS_CH2F
DECL|TPM_STATUS_CH3F_MASK|macro|TPM_STATUS_CH3F_MASK
DECL|TPM_STATUS_CH3F_SHIFT|macro|TPM_STATUS_CH3F_SHIFT
DECL|TPM_STATUS_CH3F_WIDTH|macro|TPM_STATUS_CH3F_WIDTH
DECL|TPM_STATUS_CH3F|macro|TPM_STATUS_CH3F
DECL|TPM_STATUS_REG|macro|TPM_STATUS_REG
DECL|TPM_STATUS_TOF_MASK|macro|TPM_STATUS_TOF_MASK
DECL|TPM_STATUS_TOF_SHIFT|macro|TPM_STATUS_TOF_SHIFT
DECL|TPM_STATUS_TOF_WIDTH|macro|TPM_STATUS_TOF_WIDTH
DECL|TPM_STATUS_TOF|macro|TPM_STATUS_TOF
DECL|TPM_Type|typedef|} TPM_Type, *TPM_MemMapPtr;
DECL|TPR|member|__IO uint32_t TPR; /**< RTC Time Prescaler Register, offset: 0x4 */
DECL|TRNG0_BASE_PTR|macro|TRNG0_BASE_PTR
DECL|TRNG0_BASE|macro|TRNG0_BASE
DECL|TRNG0_ENT0|macro|TRNG0_ENT0
DECL|TRNG0_ENT10|macro|TRNG0_ENT10
DECL|TRNG0_ENT11|macro|TRNG0_ENT11
DECL|TRNG0_ENT12|macro|TRNG0_ENT12
DECL|TRNG0_ENT13|macro|TRNG0_ENT13
DECL|TRNG0_ENT14|macro|TRNG0_ENT14
DECL|TRNG0_ENT15|macro|TRNG0_ENT15
DECL|TRNG0_ENT1|macro|TRNG0_ENT1
DECL|TRNG0_ENT2|macro|TRNG0_ENT2
DECL|TRNG0_ENT3|macro|TRNG0_ENT3
DECL|TRNG0_ENT4|macro|TRNG0_ENT4
DECL|TRNG0_ENT5|macro|TRNG0_ENT5
DECL|TRNG0_ENT6|macro|TRNG0_ENT6
DECL|TRNG0_ENT7|macro|TRNG0_ENT7
DECL|TRNG0_ENT8|macro|TRNG0_ENT8
DECL|TRNG0_ENT9|macro|TRNG0_ENT9
DECL|TRNG0_ENT|macro|TRNG0_ENT
DECL|TRNG0_FRQCNT|macro|TRNG0_FRQCNT
DECL|TRNG0_FRQMAX|macro|TRNG0_FRQMAX
DECL|TRNG0_FRQMIN|macro|TRNG0_FRQMIN
DECL|TRNG0_INT_CTRL|macro|TRNG0_INT_CTRL
DECL|TRNG0_INT_MASK|macro|TRNG0_INT_MASK
DECL|TRNG0_INT_STATUS|macro|TRNG0_INT_STATUS
DECL|TRNG0_IRQn|enumerator|TRNG0_IRQn = 13, /**< TRNG0 interrupt */
DECL|TRNG0_MCTL|macro|TRNG0_MCTL
DECL|TRNG0_PKRCNT10|macro|TRNG0_PKRCNT10
DECL|TRNG0_PKRCNT32|macro|TRNG0_PKRCNT32
DECL|TRNG0_PKRCNT54|macro|TRNG0_PKRCNT54
DECL|TRNG0_PKRCNT76|macro|TRNG0_PKRCNT76
DECL|TRNG0_PKRCNT98|macro|TRNG0_PKRCNT98
DECL|TRNG0_PKRCNTBA|macro|TRNG0_PKRCNTBA
DECL|TRNG0_PKRCNTDC|macro|TRNG0_PKRCNTDC
DECL|TRNG0_PKRCNTFE|macro|TRNG0_PKRCNTFE
DECL|TRNG0_PKRMAX|macro|TRNG0_PKRMAX
DECL|TRNG0_PKRRNG|macro|TRNG0_PKRRNG
DECL|TRNG0_PKRSQ|macro|TRNG0_PKRSQ
DECL|TRNG0_SBLIM|macro|TRNG0_SBLIM
DECL|TRNG0_SCMC|macro|TRNG0_SCMC
DECL|TRNG0_SCMISC|macro|TRNG0_SCMISC
DECL|TRNG0_SCML|macro|TRNG0_SCML
DECL|TRNG0_SCR1C|macro|TRNG0_SCR1C
DECL|TRNG0_SCR1L|macro|TRNG0_SCR1L
DECL|TRNG0_SCR2C|macro|TRNG0_SCR2C
DECL|TRNG0_SCR2L|macro|TRNG0_SCR2L
DECL|TRNG0_SCR3C|macro|TRNG0_SCR3C
DECL|TRNG0_SCR3L|macro|TRNG0_SCR3L
DECL|TRNG0_SCR4C|macro|TRNG0_SCR4C
DECL|TRNG0_SCR4L|macro|TRNG0_SCR4L
DECL|TRNG0_SCR5C|macro|TRNG0_SCR5C
DECL|TRNG0_SCR5L|macro|TRNG0_SCR5L
DECL|TRNG0_SCR6PC|macro|TRNG0_SCR6PC
DECL|TRNG0_SCR6PL|macro|TRNG0_SCR6PL
DECL|TRNG0_SDCTL|macro|TRNG0_SDCTL
DECL|TRNG0_SEC_CFG|macro|TRNG0_SEC_CFG
DECL|TRNG0_STATUS|macro|TRNG0_STATUS
DECL|TRNG0_TOTSAM|macro|TRNG0_TOTSAM
DECL|TRNG0_VID1|macro|TRNG0_VID1
DECL|TRNG0_VID2|macro|TRNG0_VID2
DECL|TRNG0|macro|TRNG0
DECL|TRNG_BASE_ADDRS|macro|TRNG_BASE_ADDRS
DECL|TRNG_BASE_PTRS|macro|TRNG_BASE_PTRS
DECL|TRNG_ENT_COUNT|macro|TRNG_ENT_COUNT
DECL|TRNG_ENT_ENT_MASK|macro|TRNG_ENT_ENT_MASK
DECL|TRNG_ENT_ENT_SHIFT|macro|TRNG_ENT_ENT_SHIFT
DECL|TRNG_ENT_ENT_WIDTH|macro|TRNG_ENT_ENT_WIDTH
DECL|TRNG_ENT_ENT|macro|TRNG_ENT_ENT
DECL|TRNG_ENT_REG|macro|TRNG_ENT_REG
DECL|TRNG_FRQCNT_FRQ_CT_MASK|macro|TRNG_FRQCNT_FRQ_CT_MASK
DECL|TRNG_FRQCNT_FRQ_CT_SHIFT|macro|TRNG_FRQCNT_FRQ_CT_SHIFT
DECL|TRNG_FRQCNT_FRQ_CT_WIDTH|macro|TRNG_FRQCNT_FRQ_CT_WIDTH
DECL|TRNG_FRQCNT_FRQ_CT|macro|TRNG_FRQCNT_FRQ_CT
DECL|TRNG_FRQCNT_REG|macro|TRNG_FRQCNT_REG
DECL|TRNG_FRQMAX_FRQ_MAX_MASK|macro|TRNG_FRQMAX_FRQ_MAX_MASK
DECL|TRNG_FRQMAX_FRQ_MAX_SHIFT|macro|TRNG_FRQMAX_FRQ_MAX_SHIFT
DECL|TRNG_FRQMAX_FRQ_MAX_WIDTH|macro|TRNG_FRQMAX_FRQ_MAX_WIDTH
DECL|TRNG_FRQMAX_FRQ_MAX|macro|TRNG_FRQMAX_FRQ_MAX
DECL|TRNG_FRQMAX_REG|macro|TRNG_FRQMAX_REG
DECL|TRNG_FRQMIN_FRQ_MIN_MASK|macro|TRNG_FRQMIN_FRQ_MIN_MASK
DECL|TRNG_FRQMIN_FRQ_MIN_SHIFT|macro|TRNG_FRQMIN_FRQ_MIN_SHIFT
DECL|TRNG_FRQMIN_FRQ_MIN_WIDTH|macro|TRNG_FRQMIN_FRQ_MIN_WIDTH
DECL|TRNG_FRQMIN_FRQ_MIN|macro|TRNG_FRQMIN_FRQ_MIN
DECL|TRNG_FRQMIN_REG|macro|TRNG_FRQMIN_REG
DECL|TRNG_INT_CTRL_ENT_VAL_MASK|macro|TRNG_INT_CTRL_ENT_VAL_MASK
DECL|TRNG_INT_CTRL_ENT_VAL_SHIFT|macro|TRNG_INT_CTRL_ENT_VAL_SHIFT
DECL|TRNG_INT_CTRL_ENT_VAL_WIDTH|macro|TRNG_INT_CTRL_ENT_VAL_WIDTH
DECL|TRNG_INT_CTRL_ENT_VAL|macro|TRNG_INT_CTRL_ENT_VAL
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_MASK|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL_WIDTH|macro|TRNG_INT_CTRL_FRQ_CT_FAIL_WIDTH
DECL|TRNG_INT_CTRL_FRQ_CT_FAIL|macro|TRNG_INT_CTRL_FRQ_CT_FAIL
DECL|TRNG_INT_CTRL_HW_ERR_MASK|macro|TRNG_INT_CTRL_HW_ERR_MASK
DECL|TRNG_INT_CTRL_HW_ERR_SHIFT|macro|TRNG_INT_CTRL_HW_ERR_SHIFT
DECL|TRNG_INT_CTRL_HW_ERR_WIDTH|macro|TRNG_INT_CTRL_HW_ERR_WIDTH
DECL|TRNG_INT_CTRL_HW_ERR|macro|TRNG_INT_CTRL_HW_ERR
DECL|TRNG_INT_CTRL_REG|macro|TRNG_INT_CTRL_REG
DECL|TRNG_INT_CTRL_UNUSED_MASK|macro|TRNG_INT_CTRL_UNUSED_MASK
DECL|TRNG_INT_CTRL_UNUSED_SHIFT|macro|TRNG_INT_CTRL_UNUSED_SHIFT
DECL|TRNG_INT_CTRL_UNUSED_WIDTH|macro|TRNG_INT_CTRL_UNUSED_WIDTH
DECL|TRNG_INT_CTRL_UNUSED|macro|TRNG_INT_CTRL_UNUSED
DECL|TRNG_INT_MASK_ENT_VAL_MASK|macro|TRNG_INT_MASK_ENT_VAL_MASK
DECL|TRNG_INT_MASK_ENT_VAL_SHIFT|macro|TRNG_INT_MASK_ENT_VAL_SHIFT
DECL|TRNG_INT_MASK_ENT_VAL_WIDTH|macro|TRNG_INT_MASK_ENT_VAL_WIDTH
DECL|TRNG_INT_MASK_ENT_VAL|macro|TRNG_INT_MASK_ENT_VAL
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_MASK|macro|TRNG_INT_MASK_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_MASK_FRQ_CT_FAIL_WIDTH|macro|TRNG_INT_MASK_FRQ_CT_FAIL_WIDTH
DECL|TRNG_INT_MASK_FRQ_CT_FAIL|macro|TRNG_INT_MASK_FRQ_CT_FAIL
DECL|TRNG_INT_MASK_HW_ERR_MASK|macro|TRNG_INT_MASK_HW_ERR_MASK
DECL|TRNG_INT_MASK_HW_ERR_SHIFT|macro|TRNG_INT_MASK_HW_ERR_SHIFT
DECL|TRNG_INT_MASK_HW_ERR_WIDTH|macro|TRNG_INT_MASK_HW_ERR_WIDTH
DECL|TRNG_INT_MASK_HW_ERR|macro|TRNG_INT_MASK_HW_ERR
DECL|TRNG_INT_MASK_REG|macro|TRNG_INT_MASK_REG
DECL|TRNG_INT_STATUS_ENT_VAL_MASK|macro|TRNG_INT_STATUS_ENT_VAL_MASK
DECL|TRNG_INT_STATUS_ENT_VAL_SHIFT|macro|TRNG_INT_STATUS_ENT_VAL_SHIFT
DECL|TRNG_INT_STATUS_ENT_VAL_WIDTH|macro|TRNG_INT_STATUS_ENT_VAL_WIDTH
DECL|TRNG_INT_STATUS_ENT_VAL|macro|TRNG_INT_STATUS_ENT_VAL
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_MASK|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_MASK
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL_WIDTH|macro|TRNG_INT_STATUS_FRQ_CT_FAIL_WIDTH
DECL|TRNG_INT_STATUS_FRQ_CT_FAIL|macro|TRNG_INT_STATUS_FRQ_CT_FAIL
DECL|TRNG_INT_STATUS_HW_ERR_MASK|macro|TRNG_INT_STATUS_HW_ERR_MASK
DECL|TRNG_INT_STATUS_HW_ERR_SHIFT|macro|TRNG_INT_STATUS_HW_ERR_SHIFT
DECL|TRNG_INT_STATUS_HW_ERR_WIDTH|macro|TRNG_INT_STATUS_HW_ERR_WIDTH
DECL|TRNG_INT_STATUS_HW_ERR|macro|TRNG_INT_STATUS_HW_ERR
DECL|TRNG_INT_STATUS_REG|macro|TRNG_INT_STATUS_REG
DECL|TRNG_IRQS|macro|TRNG_IRQS
DECL|TRNG_MCTL_ENT_VAL_MASK|macro|TRNG_MCTL_ENT_VAL_MASK
DECL|TRNG_MCTL_ENT_VAL_SHIFT|macro|TRNG_MCTL_ENT_VAL_SHIFT
DECL|TRNG_MCTL_ENT_VAL_WIDTH|macro|TRNG_MCTL_ENT_VAL_WIDTH
DECL|TRNG_MCTL_ENT_VAL|macro|TRNG_MCTL_ENT_VAL
DECL|TRNG_MCTL_ERR_MASK|macro|TRNG_MCTL_ERR_MASK
DECL|TRNG_MCTL_ERR_SHIFT|macro|TRNG_MCTL_ERR_SHIFT
DECL|TRNG_MCTL_ERR_WIDTH|macro|TRNG_MCTL_ERR_WIDTH
DECL|TRNG_MCTL_ERR|macro|TRNG_MCTL_ERR
DECL|TRNG_MCTL_FCT_FAIL_MASK|macro|TRNG_MCTL_FCT_FAIL_MASK
DECL|TRNG_MCTL_FCT_FAIL_SHIFT|macro|TRNG_MCTL_FCT_FAIL_SHIFT
DECL|TRNG_MCTL_FCT_FAIL_WIDTH|macro|TRNG_MCTL_FCT_FAIL_WIDTH
DECL|TRNG_MCTL_FCT_FAIL|macro|TRNG_MCTL_FCT_FAIL
DECL|TRNG_MCTL_FCT_VAL_MASK|macro|TRNG_MCTL_FCT_VAL_MASK
DECL|TRNG_MCTL_FCT_VAL_SHIFT|macro|TRNG_MCTL_FCT_VAL_SHIFT
DECL|TRNG_MCTL_FCT_VAL_WIDTH|macro|TRNG_MCTL_FCT_VAL_WIDTH
DECL|TRNG_MCTL_FCT_VAL|macro|TRNG_MCTL_FCT_VAL
DECL|TRNG_MCTL_FOR_SCLK_MASK|macro|TRNG_MCTL_FOR_SCLK_MASK
DECL|TRNG_MCTL_FOR_SCLK_SHIFT|macro|TRNG_MCTL_FOR_SCLK_SHIFT
DECL|TRNG_MCTL_FOR_SCLK_WIDTH|macro|TRNG_MCTL_FOR_SCLK_WIDTH
DECL|TRNG_MCTL_FOR_SCLK|macro|TRNG_MCTL_FOR_SCLK
DECL|TRNG_MCTL_OSC_DIV_MASK|macro|TRNG_MCTL_OSC_DIV_MASK
DECL|TRNG_MCTL_OSC_DIV_SHIFT|macro|TRNG_MCTL_OSC_DIV_SHIFT
DECL|TRNG_MCTL_OSC_DIV_WIDTH|macro|TRNG_MCTL_OSC_DIV_WIDTH
DECL|TRNG_MCTL_OSC_DIV|macro|TRNG_MCTL_OSC_DIV
DECL|TRNG_MCTL_PRGM_MASK|macro|TRNG_MCTL_PRGM_MASK
DECL|TRNG_MCTL_PRGM_SHIFT|macro|TRNG_MCTL_PRGM_SHIFT
DECL|TRNG_MCTL_PRGM_WIDTH|macro|TRNG_MCTL_PRGM_WIDTH
DECL|TRNG_MCTL_PRGM|macro|TRNG_MCTL_PRGM
DECL|TRNG_MCTL_REG|macro|TRNG_MCTL_REG
DECL|TRNG_MCTL_RST_DEF_MASK|macro|TRNG_MCTL_RST_DEF_MASK
DECL|TRNG_MCTL_RST_DEF_SHIFT|macro|TRNG_MCTL_RST_DEF_SHIFT
DECL|TRNG_MCTL_RST_DEF_WIDTH|macro|TRNG_MCTL_RST_DEF_WIDTH
DECL|TRNG_MCTL_RST_DEF|macro|TRNG_MCTL_RST_DEF
DECL|TRNG_MCTL_SAMP_MODE_MASK|macro|TRNG_MCTL_SAMP_MODE_MASK
DECL|TRNG_MCTL_SAMP_MODE_SHIFT|macro|TRNG_MCTL_SAMP_MODE_SHIFT
DECL|TRNG_MCTL_SAMP_MODE_WIDTH|macro|TRNG_MCTL_SAMP_MODE_WIDTH
DECL|TRNG_MCTL_SAMP_MODE|macro|TRNG_MCTL_SAMP_MODE
DECL|TRNG_MCTL_TRNG_ACC_MASK|macro|TRNG_MCTL_TRNG_ACC_MASK
DECL|TRNG_MCTL_TRNG_ACC_SHIFT|macro|TRNG_MCTL_TRNG_ACC_SHIFT
DECL|TRNG_MCTL_TRNG_ACC_WIDTH|macro|TRNG_MCTL_TRNG_ACC_WIDTH
DECL|TRNG_MCTL_TRNG_ACC|macro|TRNG_MCTL_TRNG_ACC
DECL|TRNG_MCTL_TSTOP_OK_MASK|macro|TRNG_MCTL_TSTOP_OK_MASK
DECL|TRNG_MCTL_TSTOP_OK_SHIFT|macro|TRNG_MCTL_TSTOP_OK_SHIFT
DECL|TRNG_MCTL_TSTOP_OK_WIDTH|macro|TRNG_MCTL_TSTOP_OK_WIDTH
DECL|TRNG_MCTL_TSTOP_OK|macro|TRNG_MCTL_TSTOP_OK
DECL|TRNG_MCTL_TST_OUT_MASK|macro|TRNG_MCTL_TST_OUT_MASK
DECL|TRNG_MCTL_TST_OUT_SHIFT|macro|TRNG_MCTL_TST_OUT_SHIFT
DECL|TRNG_MCTL_TST_OUT_WIDTH|macro|TRNG_MCTL_TST_OUT_WIDTH
DECL|TRNG_MCTL_TST_OUT|macro|TRNG_MCTL_TST_OUT
DECL|TRNG_MCTL_UNUSED_MASK|macro|TRNG_MCTL_UNUSED_MASK
DECL|TRNG_MCTL_UNUSED_SHIFT|macro|TRNG_MCTL_UNUSED_SHIFT
DECL|TRNG_MCTL_UNUSED_WIDTH|macro|TRNG_MCTL_UNUSED_WIDTH
DECL|TRNG_MCTL_UNUSED|macro|TRNG_MCTL_UNUSED
DECL|TRNG_MemMapPtr|typedef|} TRNG_Type, *TRNG_MemMapPtr;
DECL|TRNG_PKRCNT10_PKR_0_CT_MASK|macro|TRNG_PKRCNT10_PKR_0_CT_MASK
DECL|TRNG_PKRCNT10_PKR_0_CT_SHIFT|macro|TRNG_PKRCNT10_PKR_0_CT_SHIFT
DECL|TRNG_PKRCNT10_PKR_0_CT_WIDTH|macro|TRNG_PKRCNT10_PKR_0_CT_WIDTH
DECL|TRNG_PKRCNT10_PKR_0_CT|macro|TRNG_PKRCNT10_PKR_0_CT
DECL|TRNG_PKRCNT10_PKR_1_CT_MASK|macro|TRNG_PKRCNT10_PKR_1_CT_MASK
DECL|TRNG_PKRCNT10_PKR_1_CT_SHIFT|macro|TRNG_PKRCNT10_PKR_1_CT_SHIFT
DECL|TRNG_PKRCNT10_PKR_1_CT_WIDTH|macro|TRNG_PKRCNT10_PKR_1_CT_WIDTH
DECL|TRNG_PKRCNT10_PKR_1_CT|macro|TRNG_PKRCNT10_PKR_1_CT
DECL|TRNG_PKRCNT10_REG|macro|TRNG_PKRCNT10_REG
DECL|TRNG_PKRCNT32_PKR_2_CT_MASK|macro|TRNG_PKRCNT32_PKR_2_CT_MASK
DECL|TRNG_PKRCNT32_PKR_2_CT_SHIFT|macro|TRNG_PKRCNT32_PKR_2_CT_SHIFT
DECL|TRNG_PKRCNT32_PKR_2_CT_WIDTH|macro|TRNG_PKRCNT32_PKR_2_CT_WIDTH
DECL|TRNG_PKRCNT32_PKR_2_CT|macro|TRNG_PKRCNT32_PKR_2_CT
DECL|TRNG_PKRCNT32_PKR_3_CT_MASK|macro|TRNG_PKRCNT32_PKR_3_CT_MASK
DECL|TRNG_PKRCNT32_PKR_3_CT_SHIFT|macro|TRNG_PKRCNT32_PKR_3_CT_SHIFT
DECL|TRNG_PKRCNT32_PKR_3_CT_WIDTH|macro|TRNG_PKRCNT32_PKR_3_CT_WIDTH
DECL|TRNG_PKRCNT32_PKR_3_CT|macro|TRNG_PKRCNT32_PKR_3_CT
DECL|TRNG_PKRCNT32_REG|macro|TRNG_PKRCNT32_REG
DECL|TRNG_PKRCNT54_PKR_4_CT_MASK|macro|TRNG_PKRCNT54_PKR_4_CT_MASK
DECL|TRNG_PKRCNT54_PKR_4_CT_SHIFT|macro|TRNG_PKRCNT54_PKR_4_CT_SHIFT
DECL|TRNG_PKRCNT54_PKR_4_CT_WIDTH|macro|TRNG_PKRCNT54_PKR_4_CT_WIDTH
DECL|TRNG_PKRCNT54_PKR_4_CT|macro|TRNG_PKRCNT54_PKR_4_CT
DECL|TRNG_PKRCNT54_PKR_5_CT_MASK|macro|TRNG_PKRCNT54_PKR_5_CT_MASK
DECL|TRNG_PKRCNT54_PKR_5_CT_SHIFT|macro|TRNG_PKRCNT54_PKR_5_CT_SHIFT
DECL|TRNG_PKRCNT54_PKR_5_CT_WIDTH|macro|TRNG_PKRCNT54_PKR_5_CT_WIDTH
DECL|TRNG_PKRCNT54_PKR_5_CT|macro|TRNG_PKRCNT54_PKR_5_CT
DECL|TRNG_PKRCNT54_REG|macro|TRNG_PKRCNT54_REG
DECL|TRNG_PKRCNT76_PKR_6_CT_MASK|macro|TRNG_PKRCNT76_PKR_6_CT_MASK
DECL|TRNG_PKRCNT76_PKR_6_CT_SHIFT|macro|TRNG_PKRCNT76_PKR_6_CT_SHIFT
DECL|TRNG_PKRCNT76_PKR_6_CT_WIDTH|macro|TRNG_PKRCNT76_PKR_6_CT_WIDTH
DECL|TRNG_PKRCNT76_PKR_6_CT|macro|TRNG_PKRCNT76_PKR_6_CT
DECL|TRNG_PKRCNT76_PKR_7_CT_MASK|macro|TRNG_PKRCNT76_PKR_7_CT_MASK
DECL|TRNG_PKRCNT76_PKR_7_CT_SHIFT|macro|TRNG_PKRCNT76_PKR_7_CT_SHIFT
DECL|TRNG_PKRCNT76_PKR_7_CT_WIDTH|macro|TRNG_PKRCNT76_PKR_7_CT_WIDTH
DECL|TRNG_PKRCNT76_PKR_7_CT|macro|TRNG_PKRCNT76_PKR_7_CT
DECL|TRNG_PKRCNT76_REG|macro|TRNG_PKRCNT76_REG
DECL|TRNG_PKRCNT98_PKR_8_CT_MASK|macro|TRNG_PKRCNT98_PKR_8_CT_MASK
DECL|TRNG_PKRCNT98_PKR_8_CT_SHIFT|macro|TRNG_PKRCNT98_PKR_8_CT_SHIFT
DECL|TRNG_PKRCNT98_PKR_8_CT_WIDTH|macro|TRNG_PKRCNT98_PKR_8_CT_WIDTH
DECL|TRNG_PKRCNT98_PKR_8_CT|macro|TRNG_PKRCNT98_PKR_8_CT
DECL|TRNG_PKRCNT98_PKR_9_CT_MASK|macro|TRNG_PKRCNT98_PKR_9_CT_MASK
DECL|TRNG_PKRCNT98_PKR_9_CT_SHIFT|macro|TRNG_PKRCNT98_PKR_9_CT_SHIFT
DECL|TRNG_PKRCNT98_PKR_9_CT_WIDTH|macro|TRNG_PKRCNT98_PKR_9_CT_WIDTH
DECL|TRNG_PKRCNT98_PKR_9_CT|macro|TRNG_PKRCNT98_PKR_9_CT
DECL|TRNG_PKRCNT98_REG|macro|TRNG_PKRCNT98_REG
DECL|TRNG_PKRCNTBA_PKR_A_CT_MASK|macro|TRNG_PKRCNTBA_PKR_A_CT_MASK
DECL|TRNG_PKRCNTBA_PKR_A_CT_SHIFT|macro|TRNG_PKRCNTBA_PKR_A_CT_SHIFT
DECL|TRNG_PKRCNTBA_PKR_A_CT_WIDTH|macro|TRNG_PKRCNTBA_PKR_A_CT_WIDTH
DECL|TRNG_PKRCNTBA_PKR_A_CT|macro|TRNG_PKRCNTBA_PKR_A_CT
DECL|TRNG_PKRCNTBA_PKR_B_CT_MASK|macro|TRNG_PKRCNTBA_PKR_B_CT_MASK
DECL|TRNG_PKRCNTBA_PKR_B_CT_SHIFT|macro|TRNG_PKRCNTBA_PKR_B_CT_SHIFT
DECL|TRNG_PKRCNTBA_PKR_B_CT_WIDTH|macro|TRNG_PKRCNTBA_PKR_B_CT_WIDTH
DECL|TRNG_PKRCNTBA_PKR_B_CT|macro|TRNG_PKRCNTBA_PKR_B_CT
DECL|TRNG_PKRCNTBA_REG|macro|TRNG_PKRCNTBA_REG
DECL|TRNG_PKRCNTDC_PKR_C_CT_MASK|macro|TRNG_PKRCNTDC_PKR_C_CT_MASK
DECL|TRNG_PKRCNTDC_PKR_C_CT_SHIFT|macro|TRNG_PKRCNTDC_PKR_C_CT_SHIFT
DECL|TRNG_PKRCNTDC_PKR_C_CT_WIDTH|macro|TRNG_PKRCNTDC_PKR_C_CT_WIDTH
DECL|TRNG_PKRCNTDC_PKR_C_CT|macro|TRNG_PKRCNTDC_PKR_C_CT
DECL|TRNG_PKRCNTDC_PKR_D_CT_MASK|macro|TRNG_PKRCNTDC_PKR_D_CT_MASK
DECL|TRNG_PKRCNTDC_PKR_D_CT_SHIFT|macro|TRNG_PKRCNTDC_PKR_D_CT_SHIFT
DECL|TRNG_PKRCNTDC_PKR_D_CT_WIDTH|macro|TRNG_PKRCNTDC_PKR_D_CT_WIDTH
DECL|TRNG_PKRCNTDC_PKR_D_CT|macro|TRNG_PKRCNTDC_PKR_D_CT
DECL|TRNG_PKRCNTDC_REG|macro|TRNG_PKRCNTDC_REG
DECL|TRNG_PKRCNTFE_PKR_E_CT_MASK|macro|TRNG_PKRCNTFE_PKR_E_CT_MASK
DECL|TRNG_PKRCNTFE_PKR_E_CT_SHIFT|macro|TRNG_PKRCNTFE_PKR_E_CT_SHIFT
DECL|TRNG_PKRCNTFE_PKR_E_CT_WIDTH|macro|TRNG_PKRCNTFE_PKR_E_CT_WIDTH
DECL|TRNG_PKRCNTFE_PKR_E_CT|macro|TRNG_PKRCNTFE_PKR_E_CT
DECL|TRNG_PKRCNTFE_PKR_F_CT_MASK|macro|TRNG_PKRCNTFE_PKR_F_CT_MASK
DECL|TRNG_PKRCNTFE_PKR_F_CT_SHIFT|macro|TRNG_PKRCNTFE_PKR_F_CT_SHIFT
DECL|TRNG_PKRCNTFE_PKR_F_CT_WIDTH|macro|TRNG_PKRCNTFE_PKR_F_CT_WIDTH
DECL|TRNG_PKRCNTFE_PKR_F_CT|macro|TRNG_PKRCNTFE_PKR_F_CT
DECL|TRNG_PKRCNTFE_REG|macro|TRNG_PKRCNTFE_REG
DECL|TRNG_PKRMAX_PKR_MAX_MASK|macro|TRNG_PKRMAX_PKR_MAX_MASK
DECL|TRNG_PKRMAX_PKR_MAX_SHIFT|macro|TRNG_PKRMAX_PKR_MAX_SHIFT
DECL|TRNG_PKRMAX_PKR_MAX_WIDTH|macro|TRNG_PKRMAX_PKR_MAX_WIDTH
DECL|TRNG_PKRMAX_PKR_MAX|macro|TRNG_PKRMAX_PKR_MAX
DECL|TRNG_PKRMAX_REG|macro|TRNG_PKRMAX_REG
DECL|TRNG_PKRRNG_PKR_RNG_MASK|macro|TRNG_PKRRNG_PKR_RNG_MASK
DECL|TRNG_PKRRNG_PKR_RNG_SHIFT|macro|TRNG_PKRRNG_PKR_RNG_SHIFT
DECL|TRNG_PKRRNG_PKR_RNG_WIDTH|macro|TRNG_PKRRNG_PKR_RNG_WIDTH
DECL|TRNG_PKRRNG_PKR_RNG|macro|TRNG_PKRRNG_PKR_RNG
DECL|TRNG_PKRRNG_REG|macro|TRNG_PKRRNG_REG
DECL|TRNG_PKRSQ_PKR_SQ_MASK|macro|TRNG_PKRSQ_PKR_SQ_MASK
DECL|TRNG_PKRSQ_PKR_SQ_SHIFT|macro|TRNG_PKRSQ_PKR_SQ_SHIFT
DECL|TRNG_PKRSQ_PKR_SQ_WIDTH|macro|TRNG_PKRSQ_PKR_SQ_WIDTH
DECL|TRNG_PKRSQ_PKR_SQ|macro|TRNG_PKRSQ_PKR_SQ
DECL|TRNG_PKRSQ_REG|macro|TRNG_PKRSQ_REG
DECL|TRNG_SBLIM_REG|macro|TRNG_SBLIM_REG
DECL|TRNG_SBLIM_SB_LIM_MASK|macro|TRNG_SBLIM_SB_LIM_MASK
DECL|TRNG_SBLIM_SB_LIM_SHIFT|macro|TRNG_SBLIM_SB_LIM_SHIFT
DECL|TRNG_SBLIM_SB_LIM_WIDTH|macro|TRNG_SBLIM_SB_LIM_WIDTH
DECL|TRNG_SBLIM_SB_LIM|macro|TRNG_SBLIM_SB_LIM
DECL|TRNG_SCMC_MONO_CT_MASK|macro|TRNG_SCMC_MONO_CT_MASK
DECL|TRNG_SCMC_MONO_CT_SHIFT|macro|TRNG_SCMC_MONO_CT_SHIFT
DECL|TRNG_SCMC_MONO_CT_WIDTH|macro|TRNG_SCMC_MONO_CT_WIDTH
DECL|TRNG_SCMC_MONO_CT|macro|TRNG_SCMC_MONO_CT
DECL|TRNG_SCMC_REG|macro|TRNG_SCMC_REG
DECL|TRNG_SCMISC_LRUN_MAX_MASK|macro|TRNG_SCMISC_LRUN_MAX_MASK
DECL|TRNG_SCMISC_LRUN_MAX_SHIFT|macro|TRNG_SCMISC_LRUN_MAX_SHIFT
DECL|TRNG_SCMISC_LRUN_MAX_WIDTH|macro|TRNG_SCMISC_LRUN_MAX_WIDTH
DECL|TRNG_SCMISC_LRUN_MAX|macro|TRNG_SCMISC_LRUN_MAX
DECL|TRNG_SCMISC_REG|macro|TRNG_SCMISC_REG
DECL|TRNG_SCMISC_RTY_CT_MASK|macro|TRNG_SCMISC_RTY_CT_MASK
DECL|TRNG_SCMISC_RTY_CT_SHIFT|macro|TRNG_SCMISC_RTY_CT_SHIFT
DECL|TRNG_SCMISC_RTY_CT_WIDTH|macro|TRNG_SCMISC_RTY_CT_WIDTH
DECL|TRNG_SCMISC_RTY_CT|macro|TRNG_SCMISC_RTY_CT
DECL|TRNG_SCML_MONO_MAX_MASK|macro|TRNG_SCML_MONO_MAX_MASK
DECL|TRNG_SCML_MONO_MAX_SHIFT|macro|TRNG_SCML_MONO_MAX_SHIFT
DECL|TRNG_SCML_MONO_MAX_WIDTH|macro|TRNG_SCML_MONO_MAX_WIDTH
DECL|TRNG_SCML_MONO_MAX|macro|TRNG_SCML_MONO_MAX
DECL|TRNG_SCML_MONO_RNG_MASK|macro|TRNG_SCML_MONO_RNG_MASK
DECL|TRNG_SCML_MONO_RNG_SHIFT|macro|TRNG_SCML_MONO_RNG_SHIFT
DECL|TRNG_SCML_MONO_RNG_WIDTH|macro|TRNG_SCML_MONO_RNG_WIDTH
DECL|TRNG_SCML_MONO_RNG|macro|TRNG_SCML_MONO_RNG
DECL|TRNG_SCML_REG|macro|TRNG_SCML_REG
DECL|TRNG_SCR1C_R1_0_CT_MASK|macro|TRNG_SCR1C_R1_0_CT_MASK
DECL|TRNG_SCR1C_R1_0_CT_SHIFT|macro|TRNG_SCR1C_R1_0_CT_SHIFT
DECL|TRNG_SCR1C_R1_0_CT_WIDTH|macro|TRNG_SCR1C_R1_0_CT_WIDTH
DECL|TRNG_SCR1C_R1_0_CT|macro|TRNG_SCR1C_R1_0_CT
DECL|TRNG_SCR1C_R1_1_CT_MASK|macro|TRNG_SCR1C_R1_1_CT_MASK
DECL|TRNG_SCR1C_R1_1_CT_SHIFT|macro|TRNG_SCR1C_R1_1_CT_SHIFT
DECL|TRNG_SCR1C_R1_1_CT_WIDTH|macro|TRNG_SCR1C_R1_1_CT_WIDTH
DECL|TRNG_SCR1C_R1_1_CT|macro|TRNG_SCR1C_R1_1_CT
DECL|TRNG_SCR1C_REG|macro|TRNG_SCR1C_REG
DECL|TRNG_SCR1L_REG|macro|TRNG_SCR1L_REG
DECL|TRNG_SCR1L_RUN1_MAX_MASK|macro|TRNG_SCR1L_RUN1_MAX_MASK
DECL|TRNG_SCR1L_RUN1_MAX_SHIFT|macro|TRNG_SCR1L_RUN1_MAX_SHIFT
DECL|TRNG_SCR1L_RUN1_MAX_WIDTH|macro|TRNG_SCR1L_RUN1_MAX_WIDTH
DECL|TRNG_SCR1L_RUN1_MAX|macro|TRNG_SCR1L_RUN1_MAX
DECL|TRNG_SCR1L_RUN1_RNG_MASK|macro|TRNG_SCR1L_RUN1_RNG_MASK
DECL|TRNG_SCR1L_RUN1_RNG_SHIFT|macro|TRNG_SCR1L_RUN1_RNG_SHIFT
DECL|TRNG_SCR1L_RUN1_RNG_WIDTH|macro|TRNG_SCR1L_RUN1_RNG_WIDTH
DECL|TRNG_SCR1L_RUN1_RNG|macro|TRNG_SCR1L_RUN1_RNG
DECL|TRNG_SCR2C_R2_0_CT_MASK|macro|TRNG_SCR2C_R2_0_CT_MASK
DECL|TRNG_SCR2C_R2_0_CT_SHIFT|macro|TRNG_SCR2C_R2_0_CT_SHIFT
DECL|TRNG_SCR2C_R2_0_CT_WIDTH|macro|TRNG_SCR2C_R2_0_CT_WIDTH
DECL|TRNG_SCR2C_R2_0_CT|macro|TRNG_SCR2C_R2_0_CT
DECL|TRNG_SCR2C_R2_1_CT_MASK|macro|TRNG_SCR2C_R2_1_CT_MASK
DECL|TRNG_SCR2C_R2_1_CT_SHIFT|macro|TRNG_SCR2C_R2_1_CT_SHIFT
DECL|TRNG_SCR2C_R2_1_CT_WIDTH|macro|TRNG_SCR2C_R2_1_CT_WIDTH
DECL|TRNG_SCR2C_R2_1_CT|macro|TRNG_SCR2C_R2_1_CT
DECL|TRNG_SCR2C_REG|macro|TRNG_SCR2C_REG
DECL|TRNG_SCR2L_REG|macro|TRNG_SCR2L_REG
DECL|TRNG_SCR2L_RUN2_MAX_MASK|macro|TRNG_SCR2L_RUN2_MAX_MASK
DECL|TRNG_SCR2L_RUN2_MAX_SHIFT|macro|TRNG_SCR2L_RUN2_MAX_SHIFT
DECL|TRNG_SCR2L_RUN2_MAX_WIDTH|macro|TRNG_SCR2L_RUN2_MAX_WIDTH
DECL|TRNG_SCR2L_RUN2_MAX|macro|TRNG_SCR2L_RUN2_MAX
DECL|TRNG_SCR2L_RUN2_RNG_MASK|macro|TRNG_SCR2L_RUN2_RNG_MASK
DECL|TRNG_SCR2L_RUN2_RNG_SHIFT|macro|TRNG_SCR2L_RUN2_RNG_SHIFT
DECL|TRNG_SCR2L_RUN2_RNG_WIDTH|macro|TRNG_SCR2L_RUN2_RNG_WIDTH
DECL|TRNG_SCR2L_RUN2_RNG|macro|TRNG_SCR2L_RUN2_RNG
DECL|TRNG_SCR3C_R3_0_CT_MASK|macro|TRNG_SCR3C_R3_0_CT_MASK
DECL|TRNG_SCR3C_R3_0_CT_SHIFT|macro|TRNG_SCR3C_R3_0_CT_SHIFT
DECL|TRNG_SCR3C_R3_0_CT_WIDTH|macro|TRNG_SCR3C_R3_0_CT_WIDTH
DECL|TRNG_SCR3C_R3_0_CT|macro|TRNG_SCR3C_R3_0_CT
DECL|TRNG_SCR3C_R3_1_CT_MASK|macro|TRNG_SCR3C_R3_1_CT_MASK
DECL|TRNG_SCR3C_R3_1_CT_SHIFT|macro|TRNG_SCR3C_R3_1_CT_SHIFT
DECL|TRNG_SCR3C_R3_1_CT_WIDTH|macro|TRNG_SCR3C_R3_1_CT_WIDTH
DECL|TRNG_SCR3C_R3_1_CT|macro|TRNG_SCR3C_R3_1_CT
DECL|TRNG_SCR3C_REG|macro|TRNG_SCR3C_REG
DECL|TRNG_SCR3L_REG|macro|TRNG_SCR3L_REG
DECL|TRNG_SCR3L_RUN3_MAX_MASK|macro|TRNG_SCR3L_RUN3_MAX_MASK
DECL|TRNG_SCR3L_RUN3_MAX_SHIFT|macro|TRNG_SCR3L_RUN3_MAX_SHIFT
DECL|TRNG_SCR3L_RUN3_MAX_WIDTH|macro|TRNG_SCR3L_RUN3_MAX_WIDTH
DECL|TRNG_SCR3L_RUN3_MAX|macro|TRNG_SCR3L_RUN3_MAX
DECL|TRNG_SCR3L_RUN3_RNG_MASK|macro|TRNG_SCR3L_RUN3_RNG_MASK
DECL|TRNG_SCR3L_RUN3_RNG_SHIFT|macro|TRNG_SCR3L_RUN3_RNG_SHIFT
DECL|TRNG_SCR3L_RUN3_RNG_WIDTH|macro|TRNG_SCR3L_RUN3_RNG_WIDTH
DECL|TRNG_SCR3L_RUN3_RNG|macro|TRNG_SCR3L_RUN3_RNG
DECL|TRNG_SCR4C_R4_0_CT_MASK|macro|TRNG_SCR4C_R4_0_CT_MASK
DECL|TRNG_SCR4C_R4_0_CT_SHIFT|macro|TRNG_SCR4C_R4_0_CT_SHIFT
DECL|TRNG_SCR4C_R4_0_CT_WIDTH|macro|TRNG_SCR4C_R4_0_CT_WIDTH
DECL|TRNG_SCR4C_R4_0_CT|macro|TRNG_SCR4C_R4_0_CT
DECL|TRNG_SCR4C_R4_1_CT_MASK|macro|TRNG_SCR4C_R4_1_CT_MASK
DECL|TRNG_SCR4C_R4_1_CT_SHIFT|macro|TRNG_SCR4C_R4_1_CT_SHIFT
DECL|TRNG_SCR4C_R4_1_CT_WIDTH|macro|TRNG_SCR4C_R4_1_CT_WIDTH
DECL|TRNG_SCR4C_R4_1_CT|macro|TRNG_SCR4C_R4_1_CT
DECL|TRNG_SCR4C_REG|macro|TRNG_SCR4C_REG
DECL|TRNG_SCR4L_REG|macro|TRNG_SCR4L_REG
DECL|TRNG_SCR4L_RUN4_MAX_MASK|macro|TRNG_SCR4L_RUN4_MAX_MASK
DECL|TRNG_SCR4L_RUN4_MAX_SHIFT|macro|TRNG_SCR4L_RUN4_MAX_SHIFT
DECL|TRNG_SCR4L_RUN4_MAX_WIDTH|macro|TRNG_SCR4L_RUN4_MAX_WIDTH
DECL|TRNG_SCR4L_RUN4_MAX|macro|TRNG_SCR4L_RUN4_MAX
DECL|TRNG_SCR4L_RUN4_RNG_MASK|macro|TRNG_SCR4L_RUN4_RNG_MASK
DECL|TRNG_SCR4L_RUN4_RNG_SHIFT|macro|TRNG_SCR4L_RUN4_RNG_SHIFT
DECL|TRNG_SCR4L_RUN4_RNG_WIDTH|macro|TRNG_SCR4L_RUN4_RNG_WIDTH
DECL|TRNG_SCR4L_RUN4_RNG|macro|TRNG_SCR4L_RUN4_RNG
DECL|TRNG_SCR5C_R5_0_CT_MASK|macro|TRNG_SCR5C_R5_0_CT_MASK
DECL|TRNG_SCR5C_R5_0_CT_SHIFT|macro|TRNG_SCR5C_R5_0_CT_SHIFT
DECL|TRNG_SCR5C_R5_0_CT_WIDTH|macro|TRNG_SCR5C_R5_0_CT_WIDTH
DECL|TRNG_SCR5C_R5_0_CT|macro|TRNG_SCR5C_R5_0_CT
DECL|TRNG_SCR5C_R5_1_CT_MASK|macro|TRNG_SCR5C_R5_1_CT_MASK
DECL|TRNG_SCR5C_R5_1_CT_SHIFT|macro|TRNG_SCR5C_R5_1_CT_SHIFT
DECL|TRNG_SCR5C_R5_1_CT_WIDTH|macro|TRNG_SCR5C_R5_1_CT_WIDTH
DECL|TRNG_SCR5C_R5_1_CT|macro|TRNG_SCR5C_R5_1_CT
DECL|TRNG_SCR5C_REG|macro|TRNG_SCR5C_REG
DECL|TRNG_SCR5L_REG|macro|TRNG_SCR5L_REG
DECL|TRNG_SCR5L_RUN5_MAX_MASK|macro|TRNG_SCR5L_RUN5_MAX_MASK
DECL|TRNG_SCR5L_RUN5_MAX_SHIFT|macro|TRNG_SCR5L_RUN5_MAX_SHIFT
DECL|TRNG_SCR5L_RUN5_MAX_WIDTH|macro|TRNG_SCR5L_RUN5_MAX_WIDTH
DECL|TRNG_SCR5L_RUN5_MAX|macro|TRNG_SCR5L_RUN5_MAX
DECL|TRNG_SCR5L_RUN5_RNG_MASK|macro|TRNG_SCR5L_RUN5_RNG_MASK
DECL|TRNG_SCR5L_RUN5_RNG_SHIFT|macro|TRNG_SCR5L_RUN5_RNG_SHIFT
DECL|TRNG_SCR5L_RUN5_RNG_WIDTH|macro|TRNG_SCR5L_RUN5_RNG_WIDTH
DECL|TRNG_SCR5L_RUN5_RNG|macro|TRNG_SCR5L_RUN5_RNG
DECL|TRNG_SCR6PC_R6P_0_CT_MASK|macro|TRNG_SCR6PC_R6P_0_CT_MASK
DECL|TRNG_SCR6PC_R6P_0_CT_SHIFT|macro|TRNG_SCR6PC_R6P_0_CT_SHIFT
DECL|TRNG_SCR6PC_R6P_0_CT_WIDTH|macro|TRNG_SCR6PC_R6P_0_CT_WIDTH
DECL|TRNG_SCR6PC_R6P_0_CT|macro|TRNG_SCR6PC_R6P_0_CT
DECL|TRNG_SCR6PC_R6P_1_CT_MASK|macro|TRNG_SCR6PC_R6P_1_CT_MASK
DECL|TRNG_SCR6PC_R6P_1_CT_SHIFT|macro|TRNG_SCR6PC_R6P_1_CT_SHIFT
DECL|TRNG_SCR6PC_R6P_1_CT_WIDTH|macro|TRNG_SCR6PC_R6P_1_CT_WIDTH
DECL|TRNG_SCR6PC_R6P_1_CT|macro|TRNG_SCR6PC_R6P_1_CT
DECL|TRNG_SCR6PC_REG|macro|TRNG_SCR6PC_REG
DECL|TRNG_SCR6PL_REG|macro|TRNG_SCR6PL_REG
DECL|TRNG_SCR6PL_RUN6P_MAX_MASK|macro|TRNG_SCR6PL_RUN6P_MAX_MASK
DECL|TRNG_SCR6PL_RUN6P_MAX_SHIFT|macro|TRNG_SCR6PL_RUN6P_MAX_SHIFT
DECL|TRNG_SCR6PL_RUN6P_MAX_WIDTH|macro|TRNG_SCR6PL_RUN6P_MAX_WIDTH
DECL|TRNG_SCR6PL_RUN6P_MAX|macro|TRNG_SCR6PL_RUN6P_MAX
DECL|TRNG_SCR6PL_RUN6P_RNG_MASK|macro|TRNG_SCR6PL_RUN6P_RNG_MASK
DECL|TRNG_SCR6PL_RUN6P_RNG_SHIFT|macro|TRNG_SCR6PL_RUN6P_RNG_SHIFT
DECL|TRNG_SCR6PL_RUN6P_RNG_WIDTH|macro|TRNG_SCR6PL_RUN6P_RNG_WIDTH
DECL|TRNG_SCR6PL_RUN6P_RNG|macro|TRNG_SCR6PL_RUN6P_RNG
DECL|TRNG_SDCTL_ENT_DLY_MASK|macro|TRNG_SDCTL_ENT_DLY_MASK
DECL|TRNG_SDCTL_ENT_DLY_SHIFT|macro|TRNG_SDCTL_ENT_DLY_SHIFT
DECL|TRNG_SDCTL_ENT_DLY_WIDTH|macro|TRNG_SDCTL_ENT_DLY_WIDTH
DECL|TRNG_SDCTL_ENT_DLY|macro|TRNG_SDCTL_ENT_DLY
DECL|TRNG_SDCTL_REG|macro|TRNG_SDCTL_REG
DECL|TRNG_SDCTL_SAMP_SIZE_MASK|macro|TRNG_SDCTL_SAMP_SIZE_MASK
DECL|TRNG_SDCTL_SAMP_SIZE_SHIFT|macro|TRNG_SDCTL_SAMP_SIZE_SHIFT
DECL|TRNG_SDCTL_SAMP_SIZE_WIDTH|macro|TRNG_SDCTL_SAMP_SIZE_WIDTH
DECL|TRNG_SDCTL_SAMP_SIZE|macro|TRNG_SDCTL_SAMP_SIZE
DECL|TRNG_SEC_CFG_NO_PRGM_MASK|macro|TRNG_SEC_CFG_NO_PRGM_MASK
DECL|TRNG_SEC_CFG_NO_PRGM_SHIFT|macro|TRNG_SEC_CFG_NO_PRGM_SHIFT
DECL|TRNG_SEC_CFG_NO_PRGM_WIDTH|macro|TRNG_SEC_CFG_NO_PRGM_WIDTH
DECL|TRNG_SEC_CFG_NO_PRGM|macro|TRNG_SEC_CFG_NO_PRGM
DECL|TRNG_SEC_CFG_REG|macro|TRNG_SEC_CFG_REG
DECL|TRNG_SEC_CFG_SH0_MASK|macro|TRNG_SEC_CFG_SH0_MASK
DECL|TRNG_SEC_CFG_SH0_SHIFT|macro|TRNG_SEC_CFG_SH0_SHIFT
DECL|TRNG_SEC_CFG_SH0_WIDTH|macro|TRNG_SEC_CFG_SH0_WIDTH
DECL|TRNG_SEC_CFG_SH0|macro|TRNG_SEC_CFG_SH0
DECL|TRNG_SEC_CFG_SK_VAL_MASK|macro|TRNG_SEC_CFG_SK_VAL_MASK
DECL|TRNG_SEC_CFG_SK_VAL_SHIFT|macro|TRNG_SEC_CFG_SK_VAL_SHIFT
DECL|TRNG_SEC_CFG_SK_VAL_WIDTH|macro|TRNG_SEC_CFG_SK_VAL_WIDTH
DECL|TRNG_SEC_CFG_SK_VAL|macro|TRNG_SEC_CFG_SK_VAL
DECL|TRNG_STATUS_REG|macro|TRNG_STATUS_REG
DECL|TRNG_STATUS_RETRY_CT_MASK|macro|TRNG_STATUS_RETRY_CT_MASK
DECL|TRNG_STATUS_RETRY_CT_SHIFT|macro|TRNG_STATUS_RETRY_CT_SHIFT
DECL|TRNG_STATUS_RETRY_CT_WIDTH|macro|TRNG_STATUS_RETRY_CT_WIDTH
DECL|TRNG_STATUS_RETRY_CT|macro|TRNG_STATUS_RETRY_CT
DECL|TRNG_STATUS_TF1BR0_MASK|macro|TRNG_STATUS_TF1BR0_MASK
DECL|TRNG_STATUS_TF1BR0_SHIFT|macro|TRNG_STATUS_TF1BR0_SHIFT
DECL|TRNG_STATUS_TF1BR0_WIDTH|macro|TRNG_STATUS_TF1BR0_WIDTH
DECL|TRNG_STATUS_TF1BR0|macro|TRNG_STATUS_TF1BR0
DECL|TRNG_STATUS_TF1BR1_MASK|macro|TRNG_STATUS_TF1BR1_MASK
DECL|TRNG_STATUS_TF1BR1_SHIFT|macro|TRNG_STATUS_TF1BR1_SHIFT
DECL|TRNG_STATUS_TF1BR1_WIDTH|macro|TRNG_STATUS_TF1BR1_WIDTH
DECL|TRNG_STATUS_TF1BR1|macro|TRNG_STATUS_TF1BR1
DECL|TRNG_STATUS_TF2BR0_MASK|macro|TRNG_STATUS_TF2BR0_MASK
DECL|TRNG_STATUS_TF2BR0_SHIFT|macro|TRNG_STATUS_TF2BR0_SHIFT
DECL|TRNG_STATUS_TF2BR0_WIDTH|macro|TRNG_STATUS_TF2BR0_WIDTH
DECL|TRNG_STATUS_TF2BR0|macro|TRNG_STATUS_TF2BR0
DECL|TRNG_STATUS_TF2BR1_MASK|macro|TRNG_STATUS_TF2BR1_MASK
DECL|TRNG_STATUS_TF2BR1_SHIFT|macro|TRNG_STATUS_TF2BR1_SHIFT
DECL|TRNG_STATUS_TF2BR1_WIDTH|macro|TRNG_STATUS_TF2BR1_WIDTH
DECL|TRNG_STATUS_TF2BR1|macro|TRNG_STATUS_TF2BR1
DECL|TRNG_STATUS_TF3BR0_MASK|macro|TRNG_STATUS_TF3BR0_MASK
DECL|TRNG_STATUS_TF3BR0_SHIFT|macro|TRNG_STATUS_TF3BR0_SHIFT
DECL|TRNG_STATUS_TF3BR0_WIDTH|macro|TRNG_STATUS_TF3BR0_WIDTH
DECL|TRNG_STATUS_TF3BR0|macro|TRNG_STATUS_TF3BR0
DECL|TRNG_STATUS_TF3BR1_MASK|macro|TRNG_STATUS_TF3BR1_MASK
DECL|TRNG_STATUS_TF3BR1_SHIFT|macro|TRNG_STATUS_TF3BR1_SHIFT
DECL|TRNG_STATUS_TF3BR1_WIDTH|macro|TRNG_STATUS_TF3BR1_WIDTH
DECL|TRNG_STATUS_TF3BR1|macro|TRNG_STATUS_TF3BR1
DECL|TRNG_STATUS_TF4BR0_MASK|macro|TRNG_STATUS_TF4BR0_MASK
DECL|TRNG_STATUS_TF4BR0_SHIFT|macro|TRNG_STATUS_TF4BR0_SHIFT
DECL|TRNG_STATUS_TF4BR0_WIDTH|macro|TRNG_STATUS_TF4BR0_WIDTH
DECL|TRNG_STATUS_TF4BR0|macro|TRNG_STATUS_TF4BR0
DECL|TRNG_STATUS_TF4BR1_MASK|macro|TRNG_STATUS_TF4BR1_MASK
DECL|TRNG_STATUS_TF4BR1_SHIFT|macro|TRNG_STATUS_TF4BR1_SHIFT
DECL|TRNG_STATUS_TF4BR1_WIDTH|macro|TRNG_STATUS_TF4BR1_WIDTH
DECL|TRNG_STATUS_TF4BR1|macro|TRNG_STATUS_TF4BR1
DECL|TRNG_STATUS_TF5BR0_MASK|macro|TRNG_STATUS_TF5BR0_MASK
DECL|TRNG_STATUS_TF5BR0_SHIFT|macro|TRNG_STATUS_TF5BR0_SHIFT
DECL|TRNG_STATUS_TF5BR0_WIDTH|macro|TRNG_STATUS_TF5BR0_WIDTH
DECL|TRNG_STATUS_TF5BR0|macro|TRNG_STATUS_TF5BR0
DECL|TRNG_STATUS_TF5BR1_MASK|macro|TRNG_STATUS_TF5BR1_MASK
DECL|TRNG_STATUS_TF5BR1_SHIFT|macro|TRNG_STATUS_TF5BR1_SHIFT
DECL|TRNG_STATUS_TF5BR1_WIDTH|macro|TRNG_STATUS_TF5BR1_WIDTH
DECL|TRNG_STATUS_TF5BR1|macro|TRNG_STATUS_TF5BR1
DECL|TRNG_STATUS_TF6PBR0_MASK|macro|TRNG_STATUS_TF6PBR0_MASK
DECL|TRNG_STATUS_TF6PBR0_SHIFT|macro|TRNG_STATUS_TF6PBR0_SHIFT
DECL|TRNG_STATUS_TF6PBR0_WIDTH|macro|TRNG_STATUS_TF6PBR0_WIDTH
DECL|TRNG_STATUS_TF6PBR0|macro|TRNG_STATUS_TF6PBR0
DECL|TRNG_STATUS_TF6PBR1_MASK|macro|TRNG_STATUS_TF6PBR1_MASK
DECL|TRNG_STATUS_TF6PBR1_SHIFT|macro|TRNG_STATUS_TF6PBR1_SHIFT
DECL|TRNG_STATUS_TF6PBR1_WIDTH|macro|TRNG_STATUS_TF6PBR1_WIDTH
DECL|TRNG_STATUS_TF6PBR1|macro|TRNG_STATUS_TF6PBR1
DECL|TRNG_STATUS_TFLR_MASK|macro|TRNG_STATUS_TFLR_MASK
DECL|TRNG_STATUS_TFLR_SHIFT|macro|TRNG_STATUS_TFLR_SHIFT
DECL|TRNG_STATUS_TFLR_WIDTH|macro|TRNG_STATUS_TFLR_WIDTH
DECL|TRNG_STATUS_TFLR|macro|TRNG_STATUS_TFLR
DECL|TRNG_STATUS_TFMB_MASK|macro|TRNG_STATUS_TFMB_MASK
DECL|TRNG_STATUS_TFMB_SHIFT|macro|TRNG_STATUS_TFMB_SHIFT
DECL|TRNG_STATUS_TFMB_WIDTH|macro|TRNG_STATUS_TFMB_WIDTH
DECL|TRNG_STATUS_TFMB|macro|TRNG_STATUS_TFMB
DECL|TRNG_STATUS_TFP_MASK|macro|TRNG_STATUS_TFP_MASK
DECL|TRNG_STATUS_TFP_SHIFT|macro|TRNG_STATUS_TFP_SHIFT
DECL|TRNG_STATUS_TFP_WIDTH|macro|TRNG_STATUS_TFP_WIDTH
DECL|TRNG_STATUS_TFP|macro|TRNG_STATUS_TFP
DECL|TRNG_STATUS_TFSB_MASK|macro|TRNG_STATUS_TFSB_MASK
DECL|TRNG_STATUS_TFSB_SHIFT|macro|TRNG_STATUS_TFSB_SHIFT
DECL|TRNG_STATUS_TFSB_WIDTH|macro|TRNG_STATUS_TFSB_WIDTH
DECL|TRNG_STATUS_TFSB|macro|TRNG_STATUS_TFSB
DECL|TRNG_TOTSAM_REG|macro|TRNG_TOTSAM_REG
DECL|TRNG_TOTSAM_TOT_SAM_MASK|macro|TRNG_TOTSAM_TOT_SAM_MASK
DECL|TRNG_TOTSAM_TOT_SAM_SHIFT|macro|TRNG_TOTSAM_TOT_SAM_SHIFT
DECL|TRNG_TOTSAM_TOT_SAM_WIDTH|macro|TRNG_TOTSAM_TOT_SAM_WIDTH
DECL|TRNG_TOTSAM_TOT_SAM|macro|TRNG_TOTSAM_TOT_SAM
DECL|TRNG_Type|typedef|} TRNG_Type, *TRNG_MemMapPtr;
DECL|TRNG_VID1_REG|macro|TRNG_VID1_REG
DECL|TRNG_VID1_RNG_IP_ID_MASK|macro|TRNG_VID1_RNG_IP_ID_MASK
DECL|TRNG_VID1_RNG_IP_ID_SHIFT|macro|TRNG_VID1_RNG_IP_ID_SHIFT
DECL|TRNG_VID1_RNG_IP_ID_WIDTH|macro|TRNG_VID1_RNG_IP_ID_WIDTH
DECL|TRNG_VID1_RNG_IP_ID|macro|TRNG_VID1_RNG_IP_ID
DECL|TRNG_VID1_RNG_MAJ_REV_MASK|macro|TRNG_VID1_RNG_MAJ_REV_MASK
DECL|TRNG_VID1_RNG_MAJ_REV_SHIFT|macro|TRNG_VID1_RNG_MAJ_REV_SHIFT
DECL|TRNG_VID1_RNG_MAJ_REV_WIDTH|macro|TRNG_VID1_RNG_MAJ_REV_WIDTH
DECL|TRNG_VID1_RNG_MAJ_REV|macro|TRNG_VID1_RNG_MAJ_REV
DECL|TRNG_VID1_RNG_MIN_REV_MASK|macro|TRNG_VID1_RNG_MIN_REV_MASK
DECL|TRNG_VID1_RNG_MIN_REV_SHIFT|macro|TRNG_VID1_RNG_MIN_REV_SHIFT
DECL|TRNG_VID1_RNG_MIN_REV_WIDTH|macro|TRNG_VID1_RNG_MIN_REV_WIDTH
DECL|TRNG_VID1_RNG_MIN_REV|macro|TRNG_VID1_RNG_MIN_REV
DECL|TRNG_VID2_REG|macro|TRNG_VID2_REG
DECL|TRNG_VID2_RNG_CONFIG_OPT_MASK|macro|TRNG_VID2_RNG_CONFIG_OPT_MASK
DECL|TRNG_VID2_RNG_CONFIG_OPT_SHIFT|macro|TRNG_VID2_RNG_CONFIG_OPT_SHIFT
DECL|TRNG_VID2_RNG_CONFIG_OPT_WIDTH|macro|TRNG_VID2_RNG_CONFIG_OPT_WIDTH
DECL|TRNG_VID2_RNG_CONFIG_OPT|macro|TRNG_VID2_RNG_CONFIG_OPT
DECL|TRNG_VID2_RNG_ECO_REV_MASK|macro|TRNG_VID2_RNG_ECO_REV_MASK
DECL|TRNG_VID2_RNG_ECO_REV_SHIFT|macro|TRNG_VID2_RNG_ECO_REV_SHIFT
DECL|TRNG_VID2_RNG_ECO_REV_WIDTH|macro|TRNG_VID2_RNG_ECO_REV_WIDTH
DECL|TRNG_VID2_RNG_ECO_REV|macro|TRNG_VID2_RNG_ECO_REV
DECL|TRNG_VID2_RNG_ERA_MASK|macro|TRNG_VID2_RNG_ERA_MASK
DECL|TRNG_VID2_RNG_ERA_SHIFT|macro|TRNG_VID2_RNG_ERA_SHIFT
DECL|TRNG_VID2_RNG_ERA_WIDTH|macro|TRNG_VID2_RNG_ERA_WIDTH
DECL|TRNG_VID2_RNG_ERA|macro|TRNG_VID2_RNG_ERA
DECL|TRNG_VID2_RNG_INTG_OPT_MASK|macro|TRNG_VID2_RNG_INTG_OPT_MASK
DECL|TRNG_VID2_RNG_INTG_OPT_SHIFT|macro|TRNG_VID2_RNG_INTG_OPT_SHIFT
DECL|TRNG_VID2_RNG_INTG_OPT_WIDTH|macro|TRNG_VID2_RNG_INTG_OPT_WIDTH
DECL|TRNG_VID2_RNG_INTG_OPT|macro|TRNG_VID2_RNG_INTG_OPT
DECL|TSHD|member|__IO uint32_t TSHD; /**< TSI Threshold Register, offset: 0x8 */
DECL|TSI0_BASE_PTR|macro|TSI0_BASE_PTR
DECL|TSI0_BASE|macro|TSI0_BASE
DECL|TSI0_DATA|macro|TSI0_DATA
DECL|TSI0_GENCS|macro|TSI0_GENCS
DECL|TSI0_IRQn|enumerator|TSI0_IRQn = 11, /**< TSI0 single interrupt vector for all sources */
DECL|TSI0_TSHD|macro|TSI0_TSHD
DECL|TSI0|macro|TSI0
DECL|TSI_BASE_ADDRS|macro|TSI_BASE_ADDRS
DECL|TSI_BASE_PTRS|macro|TSI_BASE_PTRS
DECL|TSI_DATA_DMAEN_MASK|macro|TSI_DATA_DMAEN_MASK
DECL|TSI_DATA_DMAEN_SHIFT|macro|TSI_DATA_DMAEN_SHIFT
DECL|TSI_DATA_DMAEN_WIDTH|macro|TSI_DATA_DMAEN_WIDTH
DECL|TSI_DATA_DMAEN|macro|TSI_DATA_DMAEN
DECL|TSI_DATA_REG|macro|TSI_DATA_REG
DECL|TSI_DATA_SWTS_MASK|macro|TSI_DATA_SWTS_MASK
DECL|TSI_DATA_SWTS_SHIFT|macro|TSI_DATA_SWTS_SHIFT
DECL|TSI_DATA_SWTS_WIDTH|macro|TSI_DATA_SWTS_WIDTH
DECL|TSI_DATA_SWTS|macro|TSI_DATA_SWTS
DECL|TSI_DATA_TSICH_MASK|macro|TSI_DATA_TSICH_MASK
DECL|TSI_DATA_TSICH_SHIFT|macro|TSI_DATA_TSICH_SHIFT
DECL|TSI_DATA_TSICH_WIDTH|macro|TSI_DATA_TSICH_WIDTH
DECL|TSI_DATA_TSICH|macro|TSI_DATA_TSICH
DECL|TSI_DATA_TSICNT_MASK|macro|TSI_DATA_TSICNT_MASK
DECL|TSI_DATA_TSICNT_SHIFT|macro|TSI_DATA_TSICNT_SHIFT
DECL|TSI_DATA_TSICNT_WIDTH|macro|TSI_DATA_TSICNT_WIDTH
DECL|TSI_DATA_TSICNT|macro|TSI_DATA_TSICNT
DECL|TSI_GENCS_CURSW_MASK|macro|TSI_GENCS_CURSW_MASK
DECL|TSI_GENCS_CURSW_SHIFT|macro|TSI_GENCS_CURSW_SHIFT
DECL|TSI_GENCS_CURSW_WIDTH|macro|TSI_GENCS_CURSW_WIDTH
DECL|TSI_GENCS_CURSW|macro|TSI_GENCS_CURSW
DECL|TSI_GENCS_DVOLT_MASK|macro|TSI_GENCS_DVOLT_MASK
DECL|TSI_GENCS_DVOLT_SHIFT|macro|TSI_GENCS_DVOLT_SHIFT
DECL|TSI_GENCS_DVOLT_WIDTH|macro|TSI_GENCS_DVOLT_WIDTH
DECL|TSI_GENCS_DVOLT|macro|TSI_GENCS_DVOLT
DECL|TSI_GENCS_EOSF_MASK|macro|TSI_GENCS_EOSF_MASK
DECL|TSI_GENCS_EOSF_SHIFT|macro|TSI_GENCS_EOSF_SHIFT
DECL|TSI_GENCS_EOSF_WIDTH|macro|TSI_GENCS_EOSF_WIDTH
DECL|TSI_GENCS_EOSF|macro|TSI_GENCS_EOSF
DECL|TSI_GENCS_ESOR_MASK|macro|TSI_GENCS_ESOR_MASK
DECL|TSI_GENCS_ESOR_SHIFT|macro|TSI_GENCS_ESOR_SHIFT
DECL|TSI_GENCS_ESOR_WIDTH|macro|TSI_GENCS_ESOR_WIDTH
DECL|TSI_GENCS_ESOR|macro|TSI_GENCS_ESOR
DECL|TSI_GENCS_EXTCHRG_MASK|macro|TSI_GENCS_EXTCHRG_MASK
DECL|TSI_GENCS_EXTCHRG_SHIFT|macro|TSI_GENCS_EXTCHRG_SHIFT
DECL|TSI_GENCS_EXTCHRG_WIDTH|macro|TSI_GENCS_EXTCHRG_WIDTH
DECL|TSI_GENCS_EXTCHRG|macro|TSI_GENCS_EXTCHRG
DECL|TSI_GENCS_MODE_MASK|macro|TSI_GENCS_MODE_MASK
DECL|TSI_GENCS_MODE_SHIFT|macro|TSI_GENCS_MODE_SHIFT
DECL|TSI_GENCS_MODE_WIDTH|macro|TSI_GENCS_MODE_WIDTH
DECL|TSI_GENCS_MODE|macro|TSI_GENCS_MODE
DECL|TSI_GENCS_NSCN_MASK|macro|TSI_GENCS_NSCN_MASK
DECL|TSI_GENCS_NSCN_SHIFT|macro|TSI_GENCS_NSCN_SHIFT
DECL|TSI_GENCS_NSCN_WIDTH|macro|TSI_GENCS_NSCN_WIDTH
DECL|TSI_GENCS_NSCN|macro|TSI_GENCS_NSCN
DECL|TSI_GENCS_OUTRGF_MASK|macro|TSI_GENCS_OUTRGF_MASK
DECL|TSI_GENCS_OUTRGF_SHIFT|macro|TSI_GENCS_OUTRGF_SHIFT
DECL|TSI_GENCS_OUTRGF_WIDTH|macro|TSI_GENCS_OUTRGF_WIDTH
DECL|TSI_GENCS_OUTRGF|macro|TSI_GENCS_OUTRGF
DECL|TSI_GENCS_PS_MASK|macro|TSI_GENCS_PS_MASK
DECL|TSI_GENCS_PS_SHIFT|macro|TSI_GENCS_PS_SHIFT
DECL|TSI_GENCS_PS_WIDTH|macro|TSI_GENCS_PS_WIDTH
DECL|TSI_GENCS_PS|macro|TSI_GENCS_PS
DECL|TSI_GENCS_REFCHRG_MASK|macro|TSI_GENCS_REFCHRG_MASK
DECL|TSI_GENCS_REFCHRG_SHIFT|macro|TSI_GENCS_REFCHRG_SHIFT
DECL|TSI_GENCS_REFCHRG_WIDTH|macro|TSI_GENCS_REFCHRG_WIDTH
DECL|TSI_GENCS_REFCHRG|macro|TSI_GENCS_REFCHRG
DECL|TSI_GENCS_REG|macro|TSI_GENCS_REG
DECL|TSI_GENCS_SCNIP_MASK|macro|TSI_GENCS_SCNIP_MASK
DECL|TSI_GENCS_SCNIP_SHIFT|macro|TSI_GENCS_SCNIP_SHIFT
DECL|TSI_GENCS_SCNIP_WIDTH|macro|TSI_GENCS_SCNIP_WIDTH
DECL|TSI_GENCS_SCNIP|macro|TSI_GENCS_SCNIP
DECL|TSI_GENCS_STM_MASK|macro|TSI_GENCS_STM_MASK
DECL|TSI_GENCS_STM_SHIFT|macro|TSI_GENCS_STM_SHIFT
DECL|TSI_GENCS_STM_WIDTH|macro|TSI_GENCS_STM_WIDTH
DECL|TSI_GENCS_STM|macro|TSI_GENCS_STM
DECL|TSI_GENCS_STPE_MASK|macro|TSI_GENCS_STPE_MASK
DECL|TSI_GENCS_STPE_SHIFT|macro|TSI_GENCS_STPE_SHIFT
DECL|TSI_GENCS_STPE_WIDTH|macro|TSI_GENCS_STPE_WIDTH
DECL|TSI_GENCS_STPE|macro|TSI_GENCS_STPE
DECL|TSI_GENCS_TSIEN_MASK|macro|TSI_GENCS_TSIEN_MASK
DECL|TSI_GENCS_TSIEN_SHIFT|macro|TSI_GENCS_TSIEN_SHIFT
DECL|TSI_GENCS_TSIEN_WIDTH|macro|TSI_GENCS_TSIEN_WIDTH
DECL|TSI_GENCS_TSIEN|macro|TSI_GENCS_TSIEN
DECL|TSI_GENCS_TSIIEN_MASK|macro|TSI_GENCS_TSIIEN_MASK
DECL|TSI_GENCS_TSIIEN_SHIFT|macro|TSI_GENCS_TSIIEN_SHIFT
DECL|TSI_GENCS_TSIIEN_WIDTH|macro|TSI_GENCS_TSIIEN_WIDTH
DECL|TSI_GENCS_TSIIEN|macro|TSI_GENCS_TSIIEN
DECL|TSI_IRQS|macro|TSI_IRQS
DECL|TSI_MemMapPtr|typedef|} TSI_Type, *TSI_MemMapPtr;
DECL|TSI_TSHD_REG|macro|TSI_TSHD_REG
DECL|TSI_TSHD_THRESH_MASK|macro|TSI_TSHD_THRESH_MASK
DECL|TSI_TSHD_THRESH_SHIFT|macro|TSI_TSHD_THRESH_SHIFT
DECL|TSI_TSHD_THRESH_WIDTH|macro|TSI_TSHD_THRESH_WIDTH
DECL|TSI_TSHD_THRESH|macro|TSI_TSHD_THRESH
DECL|TSI_TSHD_THRESL_MASK|macro|TSI_TSHD_THRESL_MASK
DECL|TSI_TSHD_THRESL_SHIFT|macro|TSI_TSHD_THRESL_SHIFT
DECL|TSI_TSHD_THRESL_WIDTH|macro|TSI_TSHD_THRESL_WIDTH
DECL|TSI_TSHD_THRESL|macro|TSI_TSHD_THRESL
DECL|TSI_Type|typedef|} TSI_Type, *TSI_MemMapPtr;
DECL|TSM_CTRL|member|__IO uint32_t TSM_CTRL; /**< Transceiver Sequence Manager Control, offset: 0x2C0 */
DECL|TSM_OVRD0|member|__IO uint32_t TSM_OVRD0; /**< TSM Override 0, offset: 0x2C8 */
DECL|TSM_OVRD1|member|__IO uint32_t TSM_OVRD1; /**< TSM Override 1, offset: 0x2CC */
DECL|TSM_OVRD2|member|__IO uint32_t TSM_OVRD2; /**< TSM Override 2, offset: 0x2D0 */
DECL|TSM_OVRD3|member|__IO uint32_t TSM_OVRD3; /**< TSM Override 3, offset: 0x2D4 */
DECL|TSM_TIMING00|member|__IO uint32_t TSM_TIMING00; /**< TSM_TIMING00, offset: 0x2E8 */
DECL|TSM_TIMING01|member|__IO uint32_t TSM_TIMING01; /**< TSM_TIMING01, offset: 0x2EC */
DECL|TSM_TIMING02|member|__IO uint32_t TSM_TIMING02; /**< TSM_TIMING02, offset: 0x2F0 */
DECL|TSM_TIMING03|member|__IO uint32_t TSM_TIMING03; /**< TSM_TIMING03, offset: 0x2F4 */
DECL|TSM_TIMING04|member|__IO uint32_t TSM_TIMING04; /**< TSM_TIMING04, offset: 0x2F8 */
DECL|TSM_TIMING05|member|__IO uint32_t TSM_TIMING05; /**< TSM_TIMING05, offset: 0x2FC */
DECL|TSM_TIMING06|member|__IO uint32_t TSM_TIMING06; /**< TSM_TIMING06, offset: 0x300 */
DECL|TSM_TIMING07|member|__IO uint32_t TSM_TIMING07; /**< TSM_TIMING07, offset: 0x304 */
DECL|TSM_TIMING08|member|__IO uint32_t TSM_TIMING08; /**< TSM_TIMING08, offset: 0x308 */
DECL|TSM_TIMING09|member|__IO uint32_t TSM_TIMING09; /**< TSM_TIMING09, offset: 0x30C */
DECL|TSM_TIMING10|member|__IO uint32_t TSM_TIMING10; /**< TSM_TIMING10, offset: 0x310 */
DECL|TSM_TIMING11|member|__IO uint32_t TSM_TIMING11; /**< TSM_TIMING11, offset: 0x314 */
DECL|TSM_TIMING12|member|__IO uint32_t TSM_TIMING12; /**< TSM_TIMING12, offset: 0x318 */
DECL|TSM_TIMING13|member|__IO uint32_t TSM_TIMING13; /**< TSM_TIMING13, offset: 0x31C */
DECL|TSM_TIMING14|member|__IO uint32_t TSM_TIMING14; /**< TSM_TIMING14, offset: 0x320 */
DECL|TSM_TIMING15|member|__IO uint32_t TSM_TIMING15; /**< TSM_TIMING15, offset: 0x324 */
DECL|TSM_TIMING16|member|__IO uint32_t TSM_TIMING16; /**< TSM_TIMING16, offset: 0x328 */
DECL|TSM_TIMING17|member|__IO uint32_t TSM_TIMING17; /**< TSM_TIMING17, offset: 0x32C */
DECL|TSM_TIMING18|member|__IO uint32_t TSM_TIMING18; /**< TSM_TIMING18, offset: 0x330 */
DECL|TSM_TIMING19|member|__IO uint32_t TSM_TIMING19; /**< TSM_TIMING19, offset: 0x334 */
DECL|TSM_TIMING20|member|__IO uint32_t TSM_TIMING20; /**< TSM_TIMING20, offset: 0x338 */
DECL|TSM_TIMING21|member|__IO uint32_t TSM_TIMING21; /**< TSM_TIMING21, offset: 0x33C */
DECL|TSM_TIMING22|member|__IO uint32_t TSM_TIMING22; /**< TSM_TIMING22, offset: 0x340 */
DECL|TSM_TIMING23|member|__IO uint32_t TSM_TIMING23; /**< TSM_TIMING23, offset: 0x344 */
DECL|TSM_TIMING24|member|__IO uint32_t TSM_TIMING24; /**< TSM_TIMING24, offset: 0x348 */
DECL|TSM_TIMING25|member|__IO uint32_t TSM_TIMING25; /**< TSM_TIMING25, offset: 0x34C */
DECL|TSM_TIMING26|member|__IO uint32_t TSM_TIMING26; /**< TSM_TIMING26, offset: 0x350 */
DECL|TSM_TIMING27|member|__IO uint32_t TSM_TIMING27; /**< TSM_TIMING27, offset: 0x354 */
DECL|TSM_TIMING28|member|__IO uint32_t TSM_TIMING28; /**< TSM_TIMING28, offset: 0x358 */
DECL|TSM_TIMING29|member|__IO uint32_t TSM_TIMING29; /**< TSM_TIMING29, offset: 0x35C */
DECL|TSM_TIMING30|member|__IO uint32_t TSM_TIMING30; /**< TSM_TIMING30, offset: 0x360 */
DECL|TSM_TIMING31|member|__IO uint32_t TSM_TIMING31; /**< TSM_TIMING31, offset: 0x364 */
DECL|TSM_TIMING32|member|__IO uint32_t TSM_TIMING32; /**< TSM_TIMING32, offset: 0x368 */
DECL|TSM_TIMING33|member|__IO uint32_t TSM_TIMING33; /**< TSM_TIMING33, offset: 0x36C */
DECL|TSM_TIMING34|member|__IO uint32_t TSM_TIMING34; /**< TSM_TIMING34, offset: 0x370 */
DECL|TSM_TIMING35|member|__IO uint32_t TSM_TIMING35; /**< TSM_TIMING35, offset: 0x374 */
DECL|TSM_TIMING36|member|__IO uint32_t TSM_TIMING36; /**< TSM_TIMING36, offset: 0x378 */
DECL|TSM_TIMING37|member|__IO uint32_t TSM_TIMING37; /**< TSM_TIMING37, offset: 0x37C */
DECL|TSM_TIMING38|member|__IO uint32_t TSM_TIMING38; /**< TSM_TIMING38, offset: 0x380 */
DECL|TSM_TIMING39|member|__IO uint32_t TSM_TIMING39; /**< TSM_TIMING39, offset: 0x384 */
DECL|TSM_TIMING40|member|__IO uint32_t TSM_TIMING40; /**< TSM_TIMING40, offset: 0x388 */
DECL|TSM_TIMING41|member|__IO uint32_t TSM_TIMING41; /**< TSM_TIMING41, offset: 0x38C */
DECL|TSM_TIMING42|member|__IO uint32_t TSM_TIMING42; /**< TSM_TIMING42, offset: 0x390 */
DECL|TSM_TIMING43|member|__IO uint32_t TSM_TIMING43; /**< TSM_TIMING43, offset: 0x394 */
DECL|TSR|member|__IO uint32_t TSR; /**< RTC Time Seconds Register, offset: 0x0 */
DECL|TXFR0|member|__I uint32_t TXFR0; /**< Transmit FIFO Registers, offset: 0x3C */
DECL|TXFR1|member|__I uint32_t TXFR1; /**< Transmit FIFO Registers, offset: 0x40 */
DECL|TXFR2|member|__I uint32_t TXFR2; /**< Transmit FIFO Registers, offset: 0x44 */
DECL|TXFR3|member|__I uint32_t TXFR3; /**< Transmit FIFO Registers, offset: 0x48 */
DECL|TX_ANA_CTRL|member|__IO uint32_t TX_ANA_CTRL; /**< TX Analog Control, offset: 0x474 */
DECL|TX_DATA_PAD_PAT|member|__IO uint32_t TX_DATA_PAD_PAT; /**< TX Data Padding Pattern, offset: 0x204 */
DECL|TX_DFT_MOD_PAT|member|__IO uint32_t TX_DFT_MOD_PAT; /**< TX DFT Modulation Pattern, offset: 0x218 */
DECL|TX_DFT_TONE_0_1|member|__IO uint32_t TX_DFT_TONE_0_1; /**< TX DFT Tones 0 and 1, offset: 0x21C */
DECL|TX_DFT_TONE_2_3|member|__IO uint32_t TX_DFT_TONE_2_3; /**< TX DFT Tones 2 and 3, offset: 0x220 */
DECL|TX_DIG_CTRL|member|__IO uint32_t TX_DIG_CTRL; /**< TX Digital Control, offset: 0x200 */
DECL|TX_FSK_MOD_SCALE|member|__IO uint32_t TX_FSK_MOD_SCALE; /**< TX FSK Modulation Scale, offset: 0x214 */
DECL|TX_GFSK_COEFF1|member|__IO uint32_t TX_GFSK_COEFF1; /**< TX GFSK Filter Coefficients 1, offset: 0x210 */
DECL|TX_GFSK_COEFF2|member|__IO uint32_t TX_GFSK_COEFF2; /**< TX GFSK Filter Coefficients 2, offset: 0x20C */
DECL|TX_GFSK_MOD_CTRL|member|__IO uint32_t TX_GFSK_MOD_CTRL; /**< TX GFSK Modulation Control, offset: 0x208 */
DECL|TZA_CTRL|member|__IO uint32_t TZA_CTRL; /**< TZA Control, offset: 0x468 */
DECL|UIDL|member|__I uint32_t UIDL; /**< Unique Identification Register Low, offset: 0x1060 */
DECL|UIDMH|member|__I uint32_t UIDMH; /**< Unique Identification Register Mid-High, offset: 0x1058 */
DECL|UIDML|member|__I uint32_t UIDML; /**< Unique Identification Register Mid Low, offset: 0x105C */
DECL|VID1|member|__I uint32_t VID1; /**< LTC Version ID Register, offset: 0x8F0 */
DECL|VID1|member|__I uint32_t VID1; /**< RNG Version ID Register (MS), offset: 0xF0 */
DECL|VID2|member|__I uint32_t VID2; /**< RNG Version ID Register (LS), offset: 0xF4 */
DECL|XACCH0|member|__I uint8_t XACCH0; /**< Execute-only Access Registers, offset: 0x1B */
DECL|XACCH1|member|__I uint8_t XACCH1; /**< Execute-only Access Registers, offset: 0x1A */
DECL|XACCH2|member|__I uint8_t XACCH2; /**< Execute-only Access Registers, offset: 0x19 */
DECL|XACCH3|member|__I uint8_t XACCH3; /**< Execute-only Access Registers, offset: 0x18 */
DECL|XACCL0|member|__I uint8_t XACCL0; /**< Execute-only Access Registers, offset: 0x1F */
DECL|XACCL1|member|__I uint8_t XACCL1; /**< Execute-only Access Registers, offset: 0x1E */
DECL|XACCL2|member|__I uint8_t XACCL2; /**< Execute-only Access Registers, offset: 0x1D */
DECL|XACCL3|member|__I uint8_t XACCL3; /**< Execute-only Access Registers, offset: 0x1C */
DECL|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ_MASK|macro|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ_MASK
DECL|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ_SHIFT|macro|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ_SHIFT
DECL|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ_WIDTH|macro|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ_WIDTH
DECL|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ|macro|XCVR_ADC_ADJ_ADC_FLSH_RES_ADJ
DECL|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ_MASK|macro|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ_MASK
DECL|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ_SHIFT|macro|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ_SHIFT
DECL|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ_WIDTH|macro|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ_WIDTH
DECL|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ|macro|XCVR_ADC_ADJ_ADC_IB_DAC1_ADJ
DECL|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ_MASK|macro|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ_MASK
DECL|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ_SHIFT|macro|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ_SHIFT
DECL|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ_WIDTH|macro|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ_WIDTH
DECL|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ|macro|XCVR_ADC_ADJ_ADC_IB_DAC2_ADJ
DECL|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ_MASK|macro|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ_MASK
DECL|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ_SHIFT|macro|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ_SHIFT
DECL|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ_WIDTH|macro|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ_WIDTH
DECL|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ|macro|XCVR_ADC_ADJ_ADC_IB_FLSH_ADJ
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ_MASK|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ_MASK
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ_SHIFT|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ_SHIFT
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ_WIDTH|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ_WIDTH
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP1_ADJ
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ_MASK|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ_MASK
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ_SHIFT|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ_SHIFT
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ_WIDTH|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ_WIDTH
DECL|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ|macro|XCVR_ADC_ADJ_ADC_IB_OPAMP2_ADJ
DECL|XCVR_ADC_ADJ_REG|macro|XCVR_ADC_ADJ_REG
DECL|XCVR_ADC_ADJ|macro|XCVR_ADC_ADJ
DECL|XCVR_ADC_CTRL_ADC_2X_CLK_SEL_MASK|macro|XCVR_ADC_CTRL_ADC_2X_CLK_SEL_MASK
DECL|XCVR_ADC_CTRL_ADC_2X_CLK_SEL_SHIFT|macro|XCVR_ADC_CTRL_ADC_2X_CLK_SEL_SHIFT
DECL|XCVR_ADC_CTRL_ADC_2X_CLK_SEL_WIDTH|macro|XCVR_ADC_CTRL_ADC_2X_CLK_SEL_WIDTH
DECL|XCVR_ADC_CTRL_ADC_2X_CLK_SEL|macro|XCVR_ADC_CTRL_ADC_2X_CLK_SEL
DECL|XCVR_ADC_CTRL_ADC_32MHZ_SEL_MASK|macro|XCVR_ADC_CTRL_ADC_32MHZ_SEL_MASK
DECL|XCVR_ADC_CTRL_ADC_32MHZ_SEL_SHIFT|macro|XCVR_ADC_CTRL_ADC_32MHZ_SEL_SHIFT
DECL|XCVR_ADC_CTRL_ADC_32MHZ_SEL_WIDTH|macro|XCVR_ADC_CTRL_ADC_32MHZ_SEL_WIDTH
DECL|XCVR_ADC_CTRL_ADC_32MHZ_SEL|macro|XCVR_ADC_CTRL_ADC_32MHZ_SEL
DECL|XCVR_ADC_CTRL_ADC_COMP_ON_MASK|macro|XCVR_ADC_CTRL_ADC_COMP_ON_MASK
DECL|XCVR_ADC_CTRL_ADC_COMP_ON_SHIFT|macro|XCVR_ADC_CTRL_ADC_COMP_ON_SHIFT
DECL|XCVR_ADC_CTRL_ADC_COMP_ON_WIDTH|macro|XCVR_ADC_CTRL_ADC_COMP_ON_WIDTH
DECL|XCVR_ADC_CTRL_ADC_COMP_ON|macro|XCVR_ADC_CTRL_ADC_COMP_ON
DECL|XCVR_ADC_CTRL_ADC_DITHER_ON_MASK|macro|XCVR_ADC_CTRL_ADC_DITHER_ON_MASK
DECL|XCVR_ADC_CTRL_ADC_DITHER_ON_SHIFT|macro|XCVR_ADC_CTRL_ADC_DITHER_ON_SHIFT
DECL|XCVR_ADC_CTRL_ADC_DITHER_ON_WIDTH|macro|XCVR_ADC_CTRL_ADC_DITHER_ON_WIDTH
DECL|XCVR_ADC_CTRL_ADC_DITHER_ON|macro|XCVR_ADC_CTRL_ADC_DITHER_ON
DECL|XCVR_ADC_CTRL_ADC_TEST_ON_MASK|macro|XCVR_ADC_CTRL_ADC_TEST_ON_MASK
DECL|XCVR_ADC_CTRL_ADC_TEST_ON_SHIFT|macro|XCVR_ADC_CTRL_ADC_TEST_ON_SHIFT
DECL|XCVR_ADC_CTRL_ADC_TEST_ON_WIDTH|macro|XCVR_ADC_CTRL_ADC_TEST_ON_WIDTH
DECL|XCVR_ADC_CTRL_ADC_TEST_ON|macro|XCVR_ADC_CTRL_ADC_TEST_ON
DECL|XCVR_ADC_CTRL_REG|macro|XCVR_ADC_CTRL_REG
DECL|XCVR_ADC_CTRL|macro|XCVR_ADC_CTRL
DECL|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON_MASK|macro|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON_MASK
DECL|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON_SHIFT|macro|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON_SHIFT
DECL|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON_WIDTH|macro|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON_WIDTH
DECL|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON|macro|XCVR_ADC_REGS_ADC_ANA_REG_BYPASS_ON
DECL|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY_MASK|macro|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY_MASK
DECL|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY_SHIFT|macro|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY_SHIFT
DECL|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY_WIDTH|macro|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY_WIDTH
DECL|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY|macro|XCVR_ADC_REGS_ADC_ANA_REG_SUPPLY
DECL|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON_MASK|macro|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON_MASK
DECL|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON_SHIFT|macro|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON_SHIFT
DECL|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON_WIDTH|macro|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON_WIDTH
DECL|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON|macro|XCVR_ADC_REGS_ADC_DIG_REG_BYPASS_ON
DECL|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON_MASK|macro|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON_MASK
DECL|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON_SHIFT|macro|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON_SHIFT
DECL|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON_WIDTH|macro|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON_WIDTH
DECL|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON|macro|XCVR_ADC_REGS_ADC_INTERNAL_IREF_BYPASS_ON
DECL|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY_MASK|macro|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY_MASK
DECL|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY_SHIFT|macro|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY_SHIFT
DECL|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY_WIDTH|macro|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY_WIDTH
DECL|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY|macro|XCVR_ADC_REGS_ADC_REG_DIG_SUPPLY
DECL|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON_MASK|macro|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON_MASK
DECL|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON_SHIFT|macro|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON_SHIFT
DECL|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON_WIDTH|macro|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON_WIDTH
DECL|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON|macro|XCVR_ADC_REGS_ADC_VCMREF_BYPASS_ON
DECL|XCVR_ADC_REGS_REG|macro|XCVR_ADC_REGS_REG
DECL|XCVR_ADC_REGS|macro|XCVR_ADC_REGS
DECL|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL_MASK|macro|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL_MASK
DECL|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL_SHIFT|macro|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL_SHIFT
DECL|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL_WIDTH|macro|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL_WIDTH
DECL|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL|macro|XCVR_ADC_TEST_CTRL_ADC_ANA_REG_ATST_SEL
DECL|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL_MASK|macro|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL_MASK
DECL|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL_SHIFT|macro|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL_SHIFT
DECL|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL_WIDTH|macro|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL_WIDTH
DECL|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL|macro|XCVR_ADC_TEST_CTRL_ADC_ATST_SEL
DECL|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL_MASK|macro|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL_MASK
DECL|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL_SHIFT|macro|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL_SHIFT
DECL|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL_WIDTH|macro|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL_WIDTH
DECL|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL|macro|XCVR_ADC_TEST_CTRL_ADC_DIG_REG_ATST_SEL
DECL|XCVR_ADC_TEST_CTRL_ADC_SPARE3_MASK|macro|XCVR_ADC_TEST_CTRL_ADC_SPARE3_MASK
DECL|XCVR_ADC_TEST_CTRL_ADC_SPARE3_SHIFT|macro|XCVR_ADC_TEST_CTRL_ADC_SPARE3_SHIFT
DECL|XCVR_ADC_TEST_CTRL_ADC_SPARE3_WIDTH|macro|XCVR_ADC_TEST_CTRL_ADC_SPARE3_WIDTH
DECL|XCVR_ADC_TEST_CTRL_ADC_SPARE3|macro|XCVR_ADC_TEST_CTRL_ADC_SPARE3
DECL|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX_MASK|macro|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX_MASK
DECL|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX_SHIFT|macro|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX_SHIFT
DECL|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX_WIDTH|macro|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX_WIDTH
DECL|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX|macro|XCVR_ADC_TEST_CTRL_DCOC_ALPHA_RADIUS_GS_IDX
DECL|XCVR_ADC_TEST_CTRL_REG|macro|XCVR_ADC_TEST_CTRL_REG
DECL|XCVR_ADC_TEST_CTRL|macro|XCVR_ADC_TEST_CTRL
DECL|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM_MASK|macro|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM_MASK
DECL|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM_SHIFT|macro|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM_SHIFT
DECL|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM_WIDTH|macro|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM_WIDTH
DECL|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM|macro|XCVR_ADC_TRIMS_ADC_IREF_FLSH_RES_TRIM
DECL|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM_MASK|macro|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM_MASK
DECL|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM_SHIFT|macro|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM_SHIFT
DECL|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM_WIDTH|macro|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM_WIDTH
DECL|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM|macro|XCVR_ADC_TRIMS_ADC_IREF_OPAMPS_RES_TRIM
DECL|XCVR_ADC_TRIMS_ADC_VCM_TRIM_MASK|macro|XCVR_ADC_TRIMS_ADC_VCM_TRIM_MASK
DECL|XCVR_ADC_TRIMS_ADC_VCM_TRIM_SHIFT|macro|XCVR_ADC_TRIMS_ADC_VCM_TRIM_SHIFT
DECL|XCVR_ADC_TRIMS_ADC_VCM_TRIM_WIDTH|macro|XCVR_ADC_TRIMS_ADC_VCM_TRIM_WIDTH
DECL|XCVR_ADC_TRIMS_ADC_VCM_TRIM|macro|XCVR_ADC_TRIMS_ADC_VCM_TRIM
DECL|XCVR_ADC_TRIMS_REG|macro|XCVR_ADC_TRIMS_REG
DECL|XCVR_ADC_TRIMS|macro|XCVR_ADC_TRIMS
DECL|XCVR_ADC_TUNE_ADC_C1_TUNE_MASK|macro|XCVR_ADC_TUNE_ADC_C1_TUNE_MASK
DECL|XCVR_ADC_TUNE_ADC_C1_TUNE_SHIFT|macro|XCVR_ADC_TUNE_ADC_C1_TUNE_SHIFT
DECL|XCVR_ADC_TUNE_ADC_C1_TUNE_WIDTH|macro|XCVR_ADC_TUNE_ADC_C1_TUNE_WIDTH
DECL|XCVR_ADC_TUNE_ADC_C1_TUNE|macro|XCVR_ADC_TUNE_ADC_C1_TUNE
DECL|XCVR_ADC_TUNE_ADC_C2_TUNE_MASK|macro|XCVR_ADC_TUNE_ADC_C2_TUNE_MASK
DECL|XCVR_ADC_TUNE_ADC_C2_TUNE_SHIFT|macro|XCVR_ADC_TUNE_ADC_C2_TUNE_SHIFT
DECL|XCVR_ADC_TUNE_ADC_C2_TUNE_WIDTH|macro|XCVR_ADC_TUNE_ADC_C2_TUNE_WIDTH
DECL|XCVR_ADC_TUNE_ADC_C2_TUNE|macro|XCVR_ADC_TUNE_ADC_C2_TUNE
DECL|XCVR_ADC_TUNE_ADC_R1_TUNE_MASK|macro|XCVR_ADC_TUNE_ADC_R1_TUNE_MASK
DECL|XCVR_ADC_TUNE_ADC_R1_TUNE_SHIFT|macro|XCVR_ADC_TUNE_ADC_R1_TUNE_SHIFT
DECL|XCVR_ADC_TUNE_ADC_R1_TUNE_WIDTH|macro|XCVR_ADC_TUNE_ADC_R1_TUNE_WIDTH
DECL|XCVR_ADC_TUNE_ADC_R1_TUNE|macro|XCVR_ADC_TUNE_ADC_R1_TUNE
DECL|XCVR_ADC_TUNE_ADC_R2_TUNE_MASK|macro|XCVR_ADC_TUNE_ADC_R2_TUNE_MASK
DECL|XCVR_ADC_TUNE_ADC_R2_TUNE_SHIFT|macro|XCVR_ADC_TUNE_ADC_R2_TUNE_SHIFT
DECL|XCVR_ADC_TUNE_ADC_R2_TUNE_WIDTH|macro|XCVR_ADC_TUNE_ADC_R2_TUNE_WIDTH
DECL|XCVR_ADC_TUNE_ADC_R2_TUNE|macro|XCVR_ADC_TUNE_ADC_R2_TUNE
DECL|XCVR_ADC_TUNE_REG|macro|XCVR_ADC_TUNE_REG
DECL|XCVR_ADC_TUNE|macro|XCVR_ADC_TUNE
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ_MASK|macro|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ_MASK
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ|macro|XCVR_AGC_CTRL_0_AGC_DOWN_BBF_STEP_SZ
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_MASK|macro|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_MASK
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH|macro|XCVR_AGC_CTRL_0_AGC_DOWN_RSSI_THRESH
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ_MASK|macro|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ_MASK
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ|macro|XCVR_AGC_CTRL_0_AGC_DOWN_TZA_STEP_SZ
DECL|XCVR_AGC_CTRL_0_AGC_FREEZE_EN_MASK|macro|XCVR_AGC_CTRL_0_AGC_FREEZE_EN_MASK
DECL|XCVR_AGC_CTRL_0_AGC_FREEZE_EN_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_FREEZE_EN_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_FREEZE_EN_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_FREEZE_EN_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_FREEZE_EN|macro|XCVR_AGC_CTRL_0_AGC_FREEZE_EN
DECL|XCVR_AGC_CTRL_0_AGC_UP_EN_MASK|macro|XCVR_AGC_CTRL_0_AGC_UP_EN_MASK
DECL|XCVR_AGC_CTRL_0_AGC_UP_EN_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_UP_EN_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_UP_EN_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_UP_EN_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_UP_EN|macro|XCVR_AGC_CTRL_0_AGC_UP_EN
DECL|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH_MASK|macro|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH_MASK
DECL|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH|macro|XCVR_AGC_CTRL_0_AGC_UP_RSSI_THRESH
DECL|XCVR_AGC_CTRL_0_AGC_UP_SRC_MASK|macro|XCVR_AGC_CTRL_0_AGC_UP_SRC_MASK
DECL|XCVR_AGC_CTRL_0_AGC_UP_SRC_SHIFT|macro|XCVR_AGC_CTRL_0_AGC_UP_SRC_SHIFT
DECL|XCVR_AGC_CTRL_0_AGC_UP_SRC_WIDTH|macro|XCVR_AGC_CTRL_0_AGC_UP_SRC_WIDTH
DECL|XCVR_AGC_CTRL_0_AGC_UP_SRC|macro|XCVR_AGC_CTRL_0_AGC_UP_SRC
DECL|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC_MASK|macro|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC_MASK
DECL|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC_SHIFT|macro|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC_SHIFT
DECL|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC_WIDTH|macro|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC_WIDTH
DECL|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC|macro|XCVR_AGC_CTRL_0_FREEZE_AGC_SRC
DECL|XCVR_AGC_CTRL_0_REG|macro|XCVR_AGC_CTRL_0_REG
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_EN_MASK|macro|XCVR_AGC_CTRL_0_SLOW_AGC_EN_MASK
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_EN_SHIFT|macro|XCVR_AGC_CTRL_0_SLOW_AGC_EN_SHIFT
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_EN_WIDTH|macro|XCVR_AGC_CTRL_0_SLOW_AGC_EN_WIDTH
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_EN|macro|XCVR_AGC_CTRL_0_SLOW_AGC_EN
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_SRC_MASK|macro|XCVR_AGC_CTRL_0_SLOW_AGC_SRC_MASK
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_SRC_SHIFT|macro|XCVR_AGC_CTRL_0_SLOW_AGC_SRC_SHIFT
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_SRC_WIDTH|macro|XCVR_AGC_CTRL_0_SLOW_AGC_SRC_WIDTH
DECL|XCVR_AGC_CTRL_0_SLOW_AGC_SRC|macro|XCVR_AGC_CTRL_0_SLOW_AGC_SRC
DECL|XCVR_AGC_CTRL_0|macro|XCVR_AGC_CTRL_0
DECL|XCVR_AGC_CTRL_1_BBF_ALT_CODE_MASK|macro|XCVR_AGC_CTRL_1_BBF_ALT_CODE_MASK
DECL|XCVR_AGC_CTRL_1_BBF_ALT_CODE_SHIFT|macro|XCVR_AGC_CTRL_1_BBF_ALT_CODE_SHIFT
DECL|XCVR_AGC_CTRL_1_BBF_ALT_CODE_WIDTH|macro|XCVR_AGC_CTRL_1_BBF_ALT_CODE_WIDTH
DECL|XCVR_AGC_CTRL_1_BBF_ALT_CODE|macro|XCVR_AGC_CTRL_1_BBF_ALT_CODE
DECL|XCVR_AGC_CTRL_1_BBF_USER_GAIN_MASK|macro|XCVR_AGC_CTRL_1_BBF_USER_GAIN_MASK
DECL|XCVR_AGC_CTRL_1_BBF_USER_GAIN_SHIFT|macro|XCVR_AGC_CTRL_1_BBF_USER_GAIN_SHIFT
DECL|XCVR_AGC_CTRL_1_BBF_USER_GAIN_WIDTH|macro|XCVR_AGC_CTRL_1_BBF_USER_GAIN_WIDTH
DECL|XCVR_AGC_CTRL_1_BBF_USER_GAIN|macro|XCVR_AGC_CTRL_1_BBF_USER_GAIN
DECL|XCVR_AGC_CTRL_1_LNM_ALT_CODE_MASK|macro|XCVR_AGC_CTRL_1_LNM_ALT_CODE_MASK
DECL|XCVR_AGC_CTRL_1_LNM_ALT_CODE_SHIFT|macro|XCVR_AGC_CTRL_1_LNM_ALT_CODE_SHIFT
DECL|XCVR_AGC_CTRL_1_LNM_ALT_CODE_WIDTH|macro|XCVR_AGC_CTRL_1_LNM_ALT_CODE_WIDTH
DECL|XCVR_AGC_CTRL_1_LNM_ALT_CODE|macro|XCVR_AGC_CTRL_1_LNM_ALT_CODE
DECL|XCVR_AGC_CTRL_1_LNM_USER_GAIN_MASK|macro|XCVR_AGC_CTRL_1_LNM_USER_GAIN_MASK
DECL|XCVR_AGC_CTRL_1_LNM_USER_GAIN_SHIFT|macro|XCVR_AGC_CTRL_1_LNM_USER_GAIN_SHIFT
DECL|XCVR_AGC_CTRL_1_LNM_USER_GAIN_WIDTH|macro|XCVR_AGC_CTRL_1_LNM_USER_GAIN_WIDTH
DECL|XCVR_AGC_CTRL_1_LNM_USER_GAIN|macro|XCVR_AGC_CTRL_1_LNM_USER_GAIN
DECL|XCVR_AGC_CTRL_1_PRESLOW_EN_MASK|macro|XCVR_AGC_CTRL_1_PRESLOW_EN_MASK
DECL|XCVR_AGC_CTRL_1_PRESLOW_EN_SHIFT|macro|XCVR_AGC_CTRL_1_PRESLOW_EN_SHIFT
DECL|XCVR_AGC_CTRL_1_PRESLOW_EN_WIDTH|macro|XCVR_AGC_CTRL_1_PRESLOW_EN_WIDTH
DECL|XCVR_AGC_CTRL_1_PRESLOW_EN|macro|XCVR_AGC_CTRL_1_PRESLOW_EN
DECL|XCVR_AGC_CTRL_1_REG|macro|XCVR_AGC_CTRL_1_REG
DECL|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME_MASK|macro|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME_MASK
DECL|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME_SHIFT|macro|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME_SHIFT
DECL|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME_WIDTH|macro|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME_WIDTH
DECL|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME|macro|XCVR_AGC_CTRL_1_TZA_GAIN_SETTLE_TIME
DECL|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN_MASK|macro|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN_MASK
DECL|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN_SHIFT|macro|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN_SHIFT
DECL|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN_WIDTH|macro|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN_WIDTH
DECL|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN|macro|XCVR_AGC_CTRL_1_USER_BBF_GAIN_EN
DECL|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN_MASK|macro|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN_MASK
DECL|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN_SHIFT|macro|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN_SHIFT
DECL|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN_WIDTH|macro|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN_WIDTH
DECL|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN|macro|XCVR_AGC_CTRL_1_USER_LNM_GAIN_EN
DECL|XCVR_AGC_CTRL_1|macro|XCVR_AGC_CTRL_1
DECL|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE_MASK|macro|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE_MASK
DECL|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE_SHIFT|macro|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE_SHIFT
DECL|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE_WIDTH|macro|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE_WIDTH
DECL|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE|macro|XCVR_AGC_CTRL_2_AGC_FAST_EXPIRE
DECL|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME_MASK|macro|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME_MASK
DECL|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME_SHIFT|macro|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME_SHIFT
DECL|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME_WIDTH|macro|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME_WIDTH
DECL|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME|macro|XCVR_AGC_CTRL_2_BBF_GAIN_SETTLE_TIME
DECL|XCVR_AGC_CTRL_2_BBF_PDET_RST_MASK|macro|XCVR_AGC_CTRL_2_BBF_PDET_RST_MASK
DECL|XCVR_AGC_CTRL_2_BBF_PDET_RST_SHIFT|macro|XCVR_AGC_CTRL_2_BBF_PDET_RST_SHIFT
DECL|XCVR_AGC_CTRL_2_BBF_PDET_RST_WIDTH|macro|XCVR_AGC_CTRL_2_BBF_PDET_RST_WIDTH
DECL|XCVR_AGC_CTRL_2_BBF_PDET_RST|macro|XCVR_AGC_CTRL_2_BBF_PDET_RST
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI_MASK|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI_MASK
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI_SHIFT|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI_SHIFT
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI_WIDTH|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI_WIDTH
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_HI
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO_MASK|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO_MASK
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO_SHIFT|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO_SHIFT
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO_WIDTH|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO_WIDTH
DECL|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO|macro|XCVR_AGC_CTRL_2_BBF_PDET_THRESH_LO
DECL|XCVR_AGC_CTRL_2_REG|macro|XCVR_AGC_CTRL_2_REG
DECL|XCVR_AGC_CTRL_2_TZA_PDET_RST_MASK|macro|XCVR_AGC_CTRL_2_TZA_PDET_RST_MASK
DECL|XCVR_AGC_CTRL_2_TZA_PDET_RST_SHIFT|macro|XCVR_AGC_CTRL_2_TZA_PDET_RST_SHIFT
DECL|XCVR_AGC_CTRL_2_TZA_PDET_RST_WIDTH|macro|XCVR_AGC_CTRL_2_TZA_PDET_RST_WIDTH
DECL|XCVR_AGC_CTRL_2_TZA_PDET_RST|macro|XCVR_AGC_CTRL_2_TZA_PDET_RST
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI_MASK|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI_MASK
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI_SHIFT|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI_SHIFT
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI_WIDTH|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI_WIDTH
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_HI
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO_MASK|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO_MASK
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO_SHIFT|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO_SHIFT
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO_WIDTH|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO_WIDTH
DECL|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO|macro|XCVR_AGC_CTRL_2_TZA_PDET_THRESH_LO
DECL|XCVR_AGC_CTRL_2|macro|XCVR_AGC_CTRL_2
DECL|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ_MASK|macro|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ_MASK
DECL|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ_SHIFT|macro|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ_SHIFT
DECL|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ_WIDTH|macro|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ_WIDTH
DECL|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ|macro|XCVR_AGC_CTRL_3_AGC_H2S_STEP_SZ
DECL|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY_MASK|macro|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY_MASK
DECL|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY_SHIFT|macro|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY_SHIFT
DECL|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY_WIDTH|macro|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY_WIDTH
DECL|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY|macro|XCVR_AGC_CTRL_3_AGC_PDET_LO_DLY
DECL|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S_MASK|macro|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S_MASK
DECL|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S_SHIFT|macro|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S_SHIFT
DECL|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S_WIDTH|macro|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S_WIDTH
DECL|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S|macro|XCVR_AGC_CTRL_3_AGC_RSSI_DELT_H2S
DECL|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME_MASK|macro|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME_MASK
DECL|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME_SHIFT|macro|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME_SHIFT
DECL|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME_WIDTH|macro|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME_WIDTH
DECL|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME|macro|XCVR_AGC_CTRL_3_AGC_UNFREEZE_TIME
DECL|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ_MASK|macro|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ_MASK
DECL|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ_SHIFT|macro|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ_SHIFT
DECL|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ_WIDTH|macro|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ_WIDTH
DECL|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ|macro|XCVR_AGC_CTRL_3_AGC_UP_STEP_SZ
DECL|XCVR_AGC_CTRL_3_REG|macro|XCVR_AGC_CTRL_3_REG
DECL|XCVR_AGC_CTRL_3|macro|XCVR_AGC_CTRL_3
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_00
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_01
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_02
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03|macro|XCVR_AGC_GAIN_TBL_03_00_BBF_GAIN_03
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_00
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_01
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_02
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03_MASK|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03_MASK
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03_SHIFT|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03_SHIFT
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03_WIDTH|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03_WIDTH
DECL|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03|macro|XCVR_AGC_GAIN_TBL_03_00_LNM_GAIN_03
DECL|XCVR_AGC_GAIN_TBL_03_00_REG|macro|XCVR_AGC_GAIN_TBL_03_00_REG
DECL|XCVR_AGC_GAIN_TBL_03_00|macro|XCVR_AGC_GAIN_TBL_03_00
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_04
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_05
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_06
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07|macro|XCVR_AGC_GAIN_TBL_07_04_BBF_GAIN_07
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_04
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_05
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_06
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07_MASK|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07_MASK
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07_SHIFT|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07_SHIFT
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07_WIDTH|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07_WIDTH
DECL|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07|macro|XCVR_AGC_GAIN_TBL_07_04_LNM_GAIN_07
DECL|XCVR_AGC_GAIN_TBL_07_04_REG|macro|XCVR_AGC_GAIN_TBL_07_04_REG
DECL|XCVR_AGC_GAIN_TBL_07_04|macro|XCVR_AGC_GAIN_TBL_07_04
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_08
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_09
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_10
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11|macro|XCVR_AGC_GAIN_TBL_11_08_BBF_GAIN_11
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_08
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_09
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_10
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11_MASK|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11_MASK
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11_SHIFT|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11_SHIFT
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11_WIDTH|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11_WIDTH
DECL|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11|macro|XCVR_AGC_GAIN_TBL_11_08_LNM_GAIN_11
DECL|XCVR_AGC_GAIN_TBL_11_08_REG|macro|XCVR_AGC_GAIN_TBL_11_08_REG
DECL|XCVR_AGC_GAIN_TBL_11_08|macro|XCVR_AGC_GAIN_TBL_11_08
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_12
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_13
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_14
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15|macro|XCVR_AGC_GAIN_TBL_15_12_BBF_GAIN_15
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_12
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_13
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_14
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15_MASK|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15_MASK
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15_SHIFT|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15_SHIFT
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15_WIDTH|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15_WIDTH
DECL|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15|macro|XCVR_AGC_GAIN_TBL_15_12_LNM_GAIN_15
DECL|XCVR_AGC_GAIN_TBL_15_12_REG|macro|XCVR_AGC_GAIN_TBL_15_12_REG
DECL|XCVR_AGC_GAIN_TBL_15_12|macro|XCVR_AGC_GAIN_TBL_15_12
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_16
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_17
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_18
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19|macro|XCVR_AGC_GAIN_TBL_19_16_BBF_GAIN_19
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_16
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_17
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_18
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19_MASK|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19_MASK
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19_SHIFT|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19_SHIFT
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19_WIDTH|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19_WIDTH
DECL|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19|macro|XCVR_AGC_GAIN_TBL_19_16_LNM_GAIN_19
DECL|XCVR_AGC_GAIN_TBL_19_16_REG|macro|XCVR_AGC_GAIN_TBL_19_16_REG
DECL|XCVR_AGC_GAIN_TBL_19_16|macro|XCVR_AGC_GAIN_TBL_19_16
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_20
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_21
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_22
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23|macro|XCVR_AGC_GAIN_TBL_23_20_BBF_GAIN_23
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_20
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_21
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_22
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23_MASK|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23_MASK
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23_SHIFT|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23_SHIFT
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23_WIDTH|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23_WIDTH
DECL|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23|macro|XCVR_AGC_GAIN_TBL_23_20_LNM_GAIN_23
DECL|XCVR_AGC_GAIN_TBL_23_20_REG|macro|XCVR_AGC_GAIN_TBL_23_20_REG
DECL|XCVR_AGC_GAIN_TBL_23_20|macro|XCVR_AGC_GAIN_TBL_23_20
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24_MASK|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24_MASK
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24_SHIFT|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24_SHIFT
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24_WIDTH|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24_WIDTH
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_24
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25_MASK|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25_MASK
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25_SHIFT|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25_SHIFT
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25_WIDTH|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25_WIDTH
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_25
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26_MASK|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26_MASK
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26_SHIFT|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26_SHIFT
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26_WIDTH|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26_WIDTH
DECL|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26|macro|XCVR_AGC_GAIN_TBL_26_24_BBF_GAIN_26
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24_MASK|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24_MASK
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24_SHIFT|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24_SHIFT
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24_WIDTH|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24_WIDTH
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_24
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25_MASK|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25_MASK
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25_SHIFT|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25_SHIFT
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25_WIDTH|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25_WIDTH
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_25
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26_MASK|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26_MASK
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26_SHIFT|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26_SHIFT
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26_WIDTH|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26_WIDTH
DECL|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26|macro|XCVR_AGC_GAIN_TBL_26_24_LNM_GAIN_26
DECL|XCVR_AGC_GAIN_TBL_26_24_REG|macro|XCVR_AGC_GAIN_TBL_26_24_REG
DECL|XCVR_AGC_GAIN_TBL_26_24|macro|XCVR_AGC_GAIN_TBL_26_24
DECL|XCVR_AGC_STAT_AGC_FROZEN_MASK|macro|XCVR_AGC_STAT_AGC_FROZEN_MASK
DECL|XCVR_AGC_STAT_AGC_FROZEN_SHIFT|macro|XCVR_AGC_STAT_AGC_FROZEN_SHIFT
DECL|XCVR_AGC_STAT_AGC_FROZEN_WIDTH|macro|XCVR_AGC_STAT_AGC_FROZEN_WIDTH
DECL|XCVR_AGC_STAT_AGC_FROZEN|macro|XCVR_AGC_STAT_AGC_FROZEN
DECL|XCVR_AGC_STAT_BBF_PDET_HI_STAT_MASK|macro|XCVR_AGC_STAT_BBF_PDET_HI_STAT_MASK
DECL|XCVR_AGC_STAT_BBF_PDET_HI_STAT_SHIFT|macro|XCVR_AGC_STAT_BBF_PDET_HI_STAT_SHIFT
DECL|XCVR_AGC_STAT_BBF_PDET_HI_STAT_WIDTH|macro|XCVR_AGC_STAT_BBF_PDET_HI_STAT_WIDTH
DECL|XCVR_AGC_STAT_BBF_PDET_HI_STAT|macro|XCVR_AGC_STAT_BBF_PDET_HI_STAT
DECL|XCVR_AGC_STAT_BBF_PDET_LO_STAT_MASK|macro|XCVR_AGC_STAT_BBF_PDET_LO_STAT_MASK
DECL|XCVR_AGC_STAT_BBF_PDET_LO_STAT_SHIFT|macro|XCVR_AGC_STAT_BBF_PDET_LO_STAT_SHIFT
DECL|XCVR_AGC_STAT_BBF_PDET_LO_STAT_WIDTH|macro|XCVR_AGC_STAT_BBF_PDET_LO_STAT_WIDTH
DECL|XCVR_AGC_STAT_BBF_PDET_LO_STAT|macro|XCVR_AGC_STAT_BBF_PDET_LO_STAT
DECL|XCVR_AGC_STAT_CURR_AGC_IDX_MASK|macro|XCVR_AGC_STAT_CURR_AGC_IDX_MASK
DECL|XCVR_AGC_STAT_CURR_AGC_IDX_SHIFT|macro|XCVR_AGC_STAT_CURR_AGC_IDX_SHIFT
DECL|XCVR_AGC_STAT_CURR_AGC_IDX_WIDTH|macro|XCVR_AGC_STAT_CURR_AGC_IDX_WIDTH
DECL|XCVR_AGC_STAT_CURR_AGC_IDX|macro|XCVR_AGC_STAT_CURR_AGC_IDX
DECL|XCVR_AGC_STAT_REG|macro|XCVR_AGC_STAT_REG
DECL|XCVR_AGC_STAT_RSSI_ADC_RAW_MASK|macro|XCVR_AGC_STAT_RSSI_ADC_RAW_MASK
DECL|XCVR_AGC_STAT_RSSI_ADC_RAW_SHIFT|macro|XCVR_AGC_STAT_RSSI_ADC_RAW_SHIFT
DECL|XCVR_AGC_STAT_RSSI_ADC_RAW_WIDTH|macro|XCVR_AGC_STAT_RSSI_ADC_RAW_WIDTH
DECL|XCVR_AGC_STAT_RSSI_ADC_RAW|macro|XCVR_AGC_STAT_RSSI_ADC_RAW
DECL|XCVR_AGC_STAT_TZA_PDET_HI_STAT_MASK|macro|XCVR_AGC_STAT_TZA_PDET_HI_STAT_MASK
DECL|XCVR_AGC_STAT_TZA_PDET_HI_STAT_SHIFT|macro|XCVR_AGC_STAT_TZA_PDET_HI_STAT_SHIFT
DECL|XCVR_AGC_STAT_TZA_PDET_HI_STAT_WIDTH|macro|XCVR_AGC_STAT_TZA_PDET_HI_STAT_WIDTH
DECL|XCVR_AGC_STAT_TZA_PDET_HI_STAT|macro|XCVR_AGC_STAT_TZA_PDET_HI_STAT
DECL|XCVR_AGC_STAT_TZA_PDET_LO_STAT_MASK|macro|XCVR_AGC_STAT_TZA_PDET_LO_STAT_MASK
DECL|XCVR_AGC_STAT_TZA_PDET_LO_STAT_SHIFT|macro|XCVR_AGC_STAT_TZA_PDET_LO_STAT_SHIFT
DECL|XCVR_AGC_STAT_TZA_PDET_LO_STAT_WIDTH|macro|XCVR_AGC_STAT_TZA_PDET_LO_STAT_WIDTH
DECL|XCVR_AGC_STAT_TZA_PDET_LO_STAT|macro|XCVR_AGC_STAT_TZA_PDET_LO_STAT
DECL|XCVR_AGC_STAT|macro|XCVR_AGC_STAT
DECL|XCVR_ANA_SPARE_ANA_DTEST_MASK|macro|XCVR_ANA_SPARE_ANA_DTEST_MASK
DECL|XCVR_ANA_SPARE_ANA_DTEST_SHIFT|macro|XCVR_ANA_SPARE_ANA_DTEST_SHIFT
DECL|XCVR_ANA_SPARE_ANA_DTEST_WIDTH|macro|XCVR_ANA_SPARE_ANA_DTEST_WIDTH
DECL|XCVR_ANA_SPARE_ANA_DTEST|macro|XCVR_ANA_SPARE_ANA_DTEST
DECL|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT_MASK|macro|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT_MASK
DECL|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT_SHIFT|macro|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT_SHIFT
DECL|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT_WIDTH|macro|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT_WIDTH
DECL|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT|macro|XCVR_ANA_SPARE_DCOC_TRK_EST_GS_CNT
DECL|XCVR_ANA_SPARE_HPM_LSB_INVERT_MASK|macro|XCVR_ANA_SPARE_HPM_LSB_INVERT_MASK
DECL|XCVR_ANA_SPARE_HPM_LSB_INVERT_SHIFT|macro|XCVR_ANA_SPARE_HPM_LSB_INVERT_SHIFT
DECL|XCVR_ANA_SPARE_HPM_LSB_INVERT_WIDTH|macro|XCVR_ANA_SPARE_HPM_LSB_INVERT_WIDTH
DECL|XCVR_ANA_SPARE_HPM_LSB_INVERT|macro|XCVR_ANA_SPARE_HPM_LSB_INVERT
DECL|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ_MASK|macro|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ_MASK
DECL|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ_SHIFT|macro|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ_SHIFT
DECL|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ_WIDTH|macro|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ_WIDTH
DECL|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ|macro|XCVR_ANA_SPARE_IQMC_DC_GAIN_ADJ
DECL|XCVR_ANA_SPARE_REG|macro|XCVR_ANA_SPARE_REG
DECL|XCVR_ANA_SPARE|macro|XCVR_ANA_SPARE
DECL|XCVR_BASE_ADDRS|macro|XCVR_BASE_ADDRS
DECL|XCVR_BASE_PTRS|macro|XCVR_BASE_PTRS
DECL|XCVR_BASE_PTR|macro|XCVR_BASE_PTR
DECL|XCVR_BASE|macro|XCVR_BASE
DECL|XCVR_BBF_CTRL_BBF_CAP_TUNE_MASK|macro|XCVR_BBF_CTRL_BBF_CAP_TUNE_MASK
DECL|XCVR_BBF_CTRL_BBF_CAP_TUNE_SHIFT|macro|XCVR_BBF_CTRL_BBF_CAP_TUNE_SHIFT
DECL|XCVR_BBF_CTRL_BBF_CAP_TUNE_WIDTH|macro|XCVR_BBF_CTRL_BBF_CAP_TUNE_WIDTH
DECL|XCVR_BBF_CTRL_BBF_CAP_TUNE|macro|XCVR_BBF_CTRL_BBF_CAP_TUNE
DECL|XCVR_BBF_CTRL_BBF_CUR_CNTL_MASK|macro|XCVR_BBF_CTRL_BBF_CUR_CNTL_MASK
DECL|XCVR_BBF_CTRL_BBF_CUR_CNTL_SHIFT|macro|XCVR_BBF_CTRL_BBF_CUR_CNTL_SHIFT
DECL|XCVR_BBF_CTRL_BBF_CUR_CNTL_WIDTH|macro|XCVR_BBF_CTRL_BBF_CUR_CNTL_WIDTH
DECL|XCVR_BBF_CTRL_BBF_CUR_CNTL|macro|XCVR_BBF_CTRL_BBF_CUR_CNTL
DECL|XCVR_BBF_CTRL_BBF_DCOC_ON_MASK|macro|XCVR_BBF_CTRL_BBF_DCOC_ON_MASK
DECL|XCVR_BBF_CTRL_BBF_DCOC_ON_SHIFT|macro|XCVR_BBF_CTRL_BBF_DCOC_ON_SHIFT
DECL|XCVR_BBF_CTRL_BBF_DCOC_ON_WIDTH|macro|XCVR_BBF_CTRL_BBF_DCOC_ON_WIDTH
DECL|XCVR_BBF_CTRL_BBF_DCOC_ON|macro|XCVR_BBF_CTRL_BBF_DCOC_ON
DECL|XCVR_BBF_CTRL_BBF_RES_TUNE2_MASK|macro|XCVR_BBF_CTRL_BBF_RES_TUNE2_MASK
DECL|XCVR_BBF_CTRL_BBF_RES_TUNE2_SHIFT|macro|XCVR_BBF_CTRL_BBF_RES_TUNE2_SHIFT
DECL|XCVR_BBF_CTRL_BBF_RES_TUNE2_WIDTH|macro|XCVR_BBF_CTRL_BBF_RES_TUNE2_WIDTH
DECL|XCVR_BBF_CTRL_BBF_RES_TUNE2|macro|XCVR_BBF_CTRL_BBF_RES_TUNE2
DECL|XCVR_BBF_CTRL_BBF_SPARE_3_2_MASK|macro|XCVR_BBF_CTRL_BBF_SPARE_3_2_MASK
DECL|XCVR_BBF_CTRL_BBF_SPARE_3_2_SHIFT|macro|XCVR_BBF_CTRL_BBF_SPARE_3_2_SHIFT
DECL|XCVR_BBF_CTRL_BBF_SPARE_3_2_WIDTH|macro|XCVR_BBF_CTRL_BBF_SPARE_3_2_WIDTH
DECL|XCVR_BBF_CTRL_BBF_SPARE_3_2|macro|XCVR_BBF_CTRL_BBF_SPARE_3_2
DECL|XCVR_BBF_CTRL_BBF_TMUX_ON_MASK|macro|XCVR_BBF_CTRL_BBF_TMUX_ON_MASK
DECL|XCVR_BBF_CTRL_BBF_TMUX_ON_SHIFT|macro|XCVR_BBF_CTRL_BBF_TMUX_ON_SHIFT
DECL|XCVR_BBF_CTRL_BBF_TMUX_ON_WIDTH|macro|XCVR_BBF_CTRL_BBF_TMUX_ON_WIDTH
DECL|XCVR_BBF_CTRL_BBF_TMUX_ON|macro|XCVR_BBF_CTRL_BBF_TMUX_ON
DECL|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX_MASK|macro|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX_MASK
DECL|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX_SHIFT|macro|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX_SHIFT
DECL|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX_WIDTH|macro|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX_WIDTH
DECL|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX|macro|XCVR_BBF_CTRL_DCOC_ALPHAC_SCALE_GS_IDX
DECL|XCVR_BBF_CTRL_REG|macro|XCVR_BBF_CTRL_REG
DECL|XCVR_BBF_CTRL|macro|XCVR_BBF_CTRL
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_10
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_8
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_BBF_RES_TUNE_LIN_VAL_9
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_REG|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8_REG
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_10_8|macro|XCVR_BBF_RES_TUNE_LIN_VAL_10_8
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_0
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_1
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_2
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_BBF_RES_TUNE_LIN_VAL_3
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_REG|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0_REG
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_3_0|macro|XCVR_BBF_RES_TUNE_LIN_VAL_3_0
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_4
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_5
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_6
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7_MASK|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7_MASK
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7_SHIFT|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7_SHIFT
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7_WIDTH|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7_WIDTH
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_BBF_RES_TUNE_LIN_VAL_7
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_REG|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4_REG
DECL|XCVR_BBF_RES_TUNE_LIN_VAL_7_4|macro|XCVR_BBF_RES_TUNE_LIN_VAL_7_4
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10_MASK|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_10
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8_MASK|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_8
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9_MASK|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9|macro|XCVR_BBF_RES_TUNE_VAL_10_8_BBF_RES_TUNE_VAL_9
DECL|XCVR_BBF_RES_TUNE_VAL_10_8_REG|macro|XCVR_BBF_RES_TUNE_VAL_10_8_REG
DECL|XCVR_BBF_RES_TUNE_VAL_10_8|macro|XCVR_BBF_RES_TUNE_VAL_10_8
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_0
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_1
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_2
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_3
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_4
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_5
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_6
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7_MASK|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7_MASK
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7_SHIFT|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7_SHIFT
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7_WIDTH|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7_WIDTH
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7|macro|XCVR_BBF_RES_TUNE_VAL_7_0_BBF_RES_TUNE_VAL_7
DECL|XCVR_BBF_RES_TUNE_VAL_7_0_REG|macro|XCVR_BBF_RES_TUNE_VAL_7_0_REG
DECL|XCVR_BBF_RES_TUNE_VAL_7_0|macro|XCVR_BBF_RES_TUNE_VAL_7_0
DECL|XCVR_BGAP_CTRL_BGAP_ATST_ON_MASK|macro|XCVR_BGAP_CTRL_BGAP_ATST_ON_MASK
DECL|XCVR_BGAP_CTRL_BGAP_ATST_ON_SHIFT|macro|XCVR_BGAP_CTRL_BGAP_ATST_ON_SHIFT
DECL|XCVR_BGAP_CTRL_BGAP_ATST_ON_WIDTH|macro|XCVR_BGAP_CTRL_BGAP_ATST_ON_WIDTH
DECL|XCVR_BGAP_CTRL_BGAP_ATST_ON|macro|XCVR_BGAP_CTRL_BGAP_ATST_ON
DECL|XCVR_BGAP_CTRL_BGAP_ATST_SEL_MASK|macro|XCVR_BGAP_CTRL_BGAP_ATST_SEL_MASK
DECL|XCVR_BGAP_CTRL_BGAP_ATST_SEL_SHIFT|macro|XCVR_BGAP_CTRL_BGAP_ATST_SEL_SHIFT
DECL|XCVR_BGAP_CTRL_BGAP_ATST_SEL_WIDTH|macro|XCVR_BGAP_CTRL_BGAP_ATST_SEL_WIDTH
DECL|XCVR_BGAP_CTRL_BGAP_ATST_SEL|macro|XCVR_BGAP_CTRL_BGAP_ATST_SEL
DECL|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM_MASK|macro|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM_MASK
DECL|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM_SHIFT|macro|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM_SHIFT
DECL|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM_WIDTH|macro|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM_WIDTH
DECL|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM|macro|XCVR_BGAP_CTRL_BGAP_CURRENT_TRIM
DECL|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM_MASK|macro|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM_MASK
DECL|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM_SHIFT|macro|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM_SHIFT
DECL|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM_WIDTH|macro|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM_WIDTH
DECL|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM|macro|XCVR_BGAP_CTRL_BGAP_VOLTAGE_TRIM
DECL|XCVR_BGAP_CTRL_REG|macro|XCVR_BGAP_CTRL_REG
DECL|XCVR_BGAP_CTRL|macro|XCVR_BGAP_CTRL
DECL|XCVR_CORR_CTRL_CORR_NVAL_MASK|macro|XCVR_CORR_CTRL_CORR_NVAL_MASK
DECL|XCVR_CORR_CTRL_CORR_NVAL_SHIFT|macro|XCVR_CORR_CTRL_CORR_NVAL_SHIFT
DECL|XCVR_CORR_CTRL_CORR_NVAL_WIDTH|macro|XCVR_CORR_CTRL_CORR_NVAL_WIDTH
DECL|XCVR_CORR_CTRL_CORR_NVAL|macro|XCVR_CORR_CTRL_CORR_NVAL
DECL|XCVR_CORR_CTRL_CORR_VT_MASK|macro|XCVR_CORR_CTRL_CORR_VT_MASK
DECL|XCVR_CORR_CTRL_CORR_VT_SHIFT|macro|XCVR_CORR_CTRL_CORR_VT_SHIFT
DECL|XCVR_CORR_CTRL_CORR_VT_WIDTH|macro|XCVR_CORR_CTRL_CORR_VT_WIDTH
DECL|XCVR_CORR_CTRL_CORR_VT|macro|XCVR_CORR_CTRL_CORR_VT
DECL|XCVR_CORR_CTRL_MAX_CORR_EN_MASK|macro|XCVR_CORR_CTRL_MAX_CORR_EN_MASK
DECL|XCVR_CORR_CTRL_MAX_CORR_EN_SHIFT|macro|XCVR_CORR_CTRL_MAX_CORR_EN_SHIFT
DECL|XCVR_CORR_CTRL_MAX_CORR_EN_WIDTH|macro|XCVR_CORR_CTRL_MAX_CORR_EN_WIDTH
DECL|XCVR_CORR_CTRL_MAX_CORR_EN|macro|XCVR_CORR_CTRL_MAX_CORR_EN
DECL|XCVR_CORR_CTRL_REG|macro|XCVR_CORR_CTRL_REG
DECL|XCVR_CORR_CTRL_RX_MAX_CORR_MASK|macro|XCVR_CORR_CTRL_RX_MAX_CORR_MASK
DECL|XCVR_CORR_CTRL_RX_MAX_CORR_SHIFT|macro|XCVR_CORR_CTRL_RX_MAX_CORR_SHIFT
DECL|XCVR_CORR_CTRL_RX_MAX_CORR_WIDTH|macro|XCVR_CORR_CTRL_RX_MAX_CORR_WIDTH
DECL|XCVR_CORR_CTRL_RX_MAX_CORR|macro|XCVR_CORR_CTRL_RX_MAX_CORR
DECL|XCVR_CORR_CTRL_RX_MAX_PREAMBLE_MASK|macro|XCVR_CORR_CTRL_RX_MAX_PREAMBLE_MASK
DECL|XCVR_CORR_CTRL_RX_MAX_PREAMBLE_SHIFT|macro|XCVR_CORR_CTRL_RX_MAX_PREAMBLE_SHIFT
DECL|XCVR_CORR_CTRL_RX_MAX_PREAMBLE_WIDTH|macro|XCVR_CORR_CTRL_RX_MAX_PREAMBLE_WIDTH
DECL|XCVR_CORR_CTRL_RX_MAX_PREAMBLE|macro|XCVR_CORR_CTRL_RX_MAX_PREAMBLE
DECL|XCVR_CORR_CTRL|macro|XCVR_CORR_CTRL
DECL|XCVR_CTRL_PROTOCOL_MASK|macro|XCVR_CTRL_PROTOCOL_MASK
DECL|XCVR_CTRL_PROTOCOL_SHIFT|macro|XCVR_CTRL_PROTOCOL_SHIFT
DECL|XCVR_CTRL_PROTOCOL_WIDTH|macro|XCVR_CTRL_PROTOCOL_WIDTH
DECL|XCVR_CTRL_PROTOCOL|macro|XCVR_CTRL_PROTOCOL
DECL|XCVR_CTRL_REF_CLK_FREQ_MASK|macro|XCVR_CTRL_REF_CLK_FREQ_MASK
DECL|XCVR_CTRL_REF_CLK_FREQ_SHIFT|macro|XCVR_CTRL_REF_CLK_FREQ_SHIFT
DECL|XCVR_CTRL_REF_CLK_FREQ_WIDTH|macro|XCVR_CTRL_REF_CLK_FREQ_WIDTH
DECL|XCVR_CTRL_REF_CLK_FREQ|macro|XCVR_CTRL_REF_CLK_FREQ
DECL|XCVR_CTRL_REG|macro|XCVR_CTRL_REG
DECL|XCVR_CTRL_TGT_PWR_SRC_MASK|macro|XCVR_CTRL_TGT_PWR_SRC_MASK
DECL|XCVR_CTRL_TGT_PWR_SRC_SHIFT|macro|XCVR_CTRL_TGT_PWR_SRC_SHIFT
DECL|XCVR_CTRL_TGT_PWR_SRC_WIDTH|macro|XCVR_CTRL_TGT_PWR_SRC_WIDTH
DECL|XCVR_CTRL_TGT_PWR_SRC|macro|XCVR_CTRL_TGT_PWR_SRC
DECL|XCVR_CTRL|macro|XCVR_CTRL
DECL|XCVR_DCOC_CAL1|macro|XCVR_DCOC_CAL1
DECL|XCVR_DCOC_CAL2|macro|XCVR_DCOC_CAL2
DECL|XCVR_DCOC_CAL3|macro|XCVR_DCOC_CAL3
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_MASK|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_MASK
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_SHIFT|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_SHIFT
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_WIDTH|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I_WIDTH
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_I
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_MASK|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_MASK
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_SHIFT|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_SHIFT
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_WIDTH|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q_WIDTH
DECL|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q|macro|XCVR_DCOC_CAL_ALPHA_DCOC_CAL_ALPHA_Q
DECL|XCVR_DCOC_CAL_ALPHA_REG|macro|XCVR_DCOC_CAL_ALPHA_REG
DECL|XCVR_DCOC_CAL_ALPHA|macro|XCVR_DCOC_CAL_ALPHA
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I_MASK|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I_MASK
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I_SHIFT|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I_SHIFT
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I_WIDTH|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I_WIDTH
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_I
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q_MASK|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q_MASK
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q_SHIFT|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q_SHIFT
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q_WIDTH|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q_WIDTH
DECL|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q|macro|XCVR_DCOC_CAL_BETA_DCOC_CAL_BETA_Q
DECL|XCVR_DCOC_CAL_BETA_REG|macro|XCVR_DCOC_CAL_BETA_REG
DECL|XCVR_DCOC_CAL_BETA|macro|XCVR_DCOC_CAL_BETA
DECL|XCVR_DCOC_CAL_COUNT|macro|XCVR_DCOC_CAL_COUNT
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_I_MASK|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_I_MASK
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_I_SHIFT|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_I_SHIFT
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_I_WIDTH|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_I_WIDTH
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_I|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_I
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_Q_MASK|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_Q_MASK
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_Q_SHIFT|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_Q_SHIFT
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_Q_WIDTH|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_Q_WIDTH
DECL|XCVR_DCOC_CAL_DCOC_CAL_RES_Q|macro|XCVR_DCOC_CAL_DCOC_CAL_RES_Q
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1_MASK|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1_MASK
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1_SHIFT|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1_SHIFT
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1_WIDTH|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1_WIDTH
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN1
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2_MASK|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2_MASK
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2_SHIFT|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2_SHIFT
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2_WIDTH|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2_WIDTH
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN2
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3_MASK|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3_MASK
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3_SHIFT|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3_SHIFT
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3_WIDTH|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3_WIDTH
DECL|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3|macro|XCVR_DCOC_CAL_GAIN_DCOC_BBF_CAL_GAIN3
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1_MASK|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1_MASK
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1_SHIFT|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1_SHIFT
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1_WIDTH|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1_WIDTH
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN1
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2_MASK|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2_MASK
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2_SHIFT|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2_SHIFT
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2_WIDTH|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2_WIDTH
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN2
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3_MASK|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3_MASK
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3_SHIFT|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3_SHIFT
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3_WIDTH|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3_WIDTH
DECL|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3|macro|XCVR_DCOC_CAL_GAIN_DCOC_TZA_CAL_GAIN3
DECL|XCVR_DCOC_CAL_GAIN_REG|macro|XCVR_DCOC_CAL_GAIN_REG
DECL|XCVR_DCOC_CAL_GAIN|macro|XCVR_DCOC_CAL_GAIN
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_MASK|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_MASK
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_SHIFT|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_SHIFT
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_WIDTH|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I_WIDTH
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_I
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_MASK|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_MASK
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_SHIFT|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_SHIFT
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_WIDTH|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q_WIDTH
DECL|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q|macro|XCVR_DCOC_CAL_GAMMA_DCOC_CAL_GAMMA_Q
DECL|XCVR_DCOC_CAL_GAMMA_REG|macro|XCVR_DCOC_CAL_GAMMA_REG
DECL|XCVR_DCOC_CAL_GAMMA|macro|XCVR_DCOC_CAL_GAMMA
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_MASK|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_MASK
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_SHIFT|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_SHIFT
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_WIDTH|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX_WIDTH
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR1A_IDX
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_MASK|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_MASK
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_SHIFT|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_SHIFT
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_WIDTH|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX_WIDTH
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR2A_IDX
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_MASK|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_MASK
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_SHIFT|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_SHIFT
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_WIDTH|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX_WIDTH
DECL|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX|macro|XCVR_DCOC_CAL_IIR_DCOC_CAL_IIR3A_IDX
DECL|XCVR_DCOC_CAL_IIR_REG|macro|XCVR_DCOC_CAL_IIR_REG
DECL|XCVR_DCOC_CAL_IIR|macro|XCVR_DCOC_CAL_IIR
DECL|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP_MASK|macro|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP_MASK
DECL|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP_SHIFT|macro|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP_SHIFT
DECL|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP_WIDTH|macro|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP_WIDTH
DECL|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP|macro|XCVR_DCOC_CAL_RCP_ALPHA_CALC_RECIP
DECL|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_MASK|macro|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_MASK
DECL|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_SHIFT|macro|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_SHIFT
DECL|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_WIDTH|macro|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP_WIDTH
DECL|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP|macro|XCVR_DCOC_CAL_RCP_DCOC_TMP_CALC_RECIP
DECL|XCVR_DCOC_CAL_RCP_REG|macro|XCVR_DCOC_CAL_RCP_REG
DECL|XCVR_DCOC_CAL_RCP|macro|XCVR_DCOC_CAL_RCP
DECL|XCVR_DCOC_CAL_REG|macro|XCVR_DCOC_CAL_REG
DECL|XCVR_DCOC_CAL|macro|XCVR_DCOC_CAL
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHAC_SCALE_IDX
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX|macro|XCVR_DCOC_CTRL_0_DCOC_ALPHA_RADIUS_IDX
DECL|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION|macro|XCVR_DCOC_CTRL_0_DCOC_CAL_DURATION
DECL|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN|macro|XCVR_DCOC_CTRL_0_DCOC_CORRECT_EN
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_DLY
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME|macro|XCVR_DCOC_CTRL_0_DCOC_CORR_HOLD_TIME
DECL|XCVR_DCOC_CTRL_0_DCOC_MAN_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_MAN_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_MAN_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_MAN_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_MAN_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_MAN_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_MAN|macro|XCVR_DCOC_CTRL_0_DCOC_MAN
DECL|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX|macro|XCVR_DCOC_CTRL_0_DCOC_SIGN_SCALE_IDX
DECL|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN_MASK|macro|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN_MASK
DECL|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN_SHIFT|macro|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN_SHIFT
DECL|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN_WIDTH|macro|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN_WIDTH
DECL|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN|macro|XCVR_DCOC_CTRL_0_DCOC_TRACK_EN
DECL|XCVR_DCOC_CTRL_0_REG|macro|XCVR_DCOC_CTRL_0_REG
DECL|XCVR_DCOC_CTRL_0|macro|XCVR_DCOC_CTRL_0
DECL|XCVR_DCOC_CTRL_1_BBA_CORR_POL_MASK|macro|XCVR_DCOC_CTRL_1_BBA_CORR_POL_MASK
DECL|XCVR_DCOC_CTRL_1_BBA_CORR_POL_SHIFT|macro|XCVR_DCOC_CTRL_1_BBA_CORR_POL_SHIFT
DECL|XCVR_DCOC_CTRL_1_BBA_CORR_POL_WIDTH|macro|XCVR_DCOC_CTRL_1_BBA_CORR_POL_WIDTH
DECL|XCVR_DCOC_CTRL_1_BBA_CORR_POL|macro|XCVR_DCOC_CTRL_1_BBA_CORR_POL
DECL|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP_MASK|macro|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP_MASK
DECL|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP_SHIFT|macro|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP_SHIFT
DECL|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP_WIDTH|macro|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP_WIDTH
DECL|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP|macro|XCVR_DCOC_CTRL_1_BBF_DCOC_STEP
DECL|XCVR_DCOC_CTRL_1_REG|macro|XCVR_DCOC_CTRL_1_REG
DECL|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO_MASK|macro|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO_MASK
DECL|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO_SHIFT|macro|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO_SHIFT
DECL|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO_WIDTH|macro|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO_WIDTH
DECL|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO|macro|XCVR_DCOC_CTRL_1_TRACK_FROM_ZERO
DECL|XCVR_DCOC_CTRL_1_TZA_CORR_POL_MASK|macro|XCVR_DCOC_CTRL_1_TZA_CORR_POL_MASK
DECL|XCVR_DCOC_CTRL_1_TZA_CORR_POL_SHIFT|macro|XCVR_DCOC_CTRL_1_TZA_CORR_POL_SHIFT
DECL|XCVR_DCOC_CTRL_1_TZA_CORR_POL_WIDTH|macro|XCVR_DCOC_CTRL_1_TZA_CORR_POL_WIDTH
DECL|XCVR_DCOC_CTRL_1_TZA_CORR_POL|macro|XCVR_DCOC_CTRL_1_TZA_CORR_POL
DECL|XCVR_DCOC_CTRL_1|macro|XCVR_DCOC_CTRL_1
DECL|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP_MASK|macro|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP_MASK
DECL|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP_SHIFT|macro|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP_SHIFT
DECL|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP_WIDTH|macro|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP_WIDTH
DECL|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP|macro|XCVR_DCOC_CTRL_2_BBF_DCOC_STEP_RECIP
DECL|XCVR_DCOC_CTRL_2_REG|macro|XCVR_DCOC_CTRL_2_REG
DECL|XCVR_DCOC_CTRL_2|macro|XCVR_DCOC_CTRL_2
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I_MASK|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I_MASK
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I_SHIFT|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I_SHIFT
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I_WIDTH|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I_WIDTH
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_I
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q_MASK|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q_MASK
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q_SHIFT|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q_SHIFT
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q_WIDTH|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q_WIDTH
DECL|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q|macro|XCVR_DCOC_CTRL_3_BBF_DCOC_INIT_Q
DECL|XCVR_DCOC_CTRL_3_REG|macro|XCVR_DCOC_CTRL_3_REG
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I_MASK|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I_MASK
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I_SHIFT|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I_SHIFT
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I_WIDTH|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I_WIDTH
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_I
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q_MASK|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q_MASK
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q_SHIFT|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q_SHIFT
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q_WIDTH|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q_WIDTH
DECL|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q|macro|XCVR_DCOC_CTRL_3_TZA_DCOC_INIT_Q
DECL|XCVR_DCOC_CTRL_3|macro|XCVR_DCOC_CTRL_3
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I_MASK|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I_MASK
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I_SHIFT|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I_SHIFT
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I_WIDTH|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I_WIDTH
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_I
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q_MASK|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q_MASK
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q_SHIFT|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q_SHIFT
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q_WIDTH|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q_WIDTH
DECL|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q|macro|XCVR_DCOC_CTRL_4_DIG_DCOC_INIT_Q
DECL|XCVR_DCOC_CTRL_4_REG|macro|XCVR_DCOC_CTRL_4_REG
DECL|XCVR_DCOC_CTRL_4|macro|XCVR_DCOC_CTRL_4
DECL|XCVR_DCOC_DC_EST_DC_EST_I_MASK|macro|XCVR_DCOC_DC_EST_DC_EST_I_MASK
DECL|XCVR_DCOC_DC_EST_DC_EST_I_SHIFT|macro|XCVR_DCOC_DC_EST_DC_EST_I_SHIFT
DECL|XCVR_DCOC_DC_EST_DC_EST_I_WIDTH|macro|XCVR_DCOC_DC_EST_DC_EST_I_WIDTH
DECL|XCVR_DCOC_DC_EST_DC_EST_I|macro|XCVR_DCOC_DC_EST_DC_EST_I
DECL|XCVR_DCOC_DC_EST_DC_EST_Q_MASK|macro|XCVR_DCOC_DC_EST_DC_EST_Q_MASK
DECL|XCVR_DCOC_DC_EST_DC_EST_Q_SHIFT|macro|XCVR_DCOC_DC_EST_DC_EST_Q_SHIFT
DECL|XCVR_DCOC_DC_EST_DC_EST_Q_WIDTH|macro|XCVR_DCOC_DC_EST_DC_EST_Q_WIDTH
DECL|XCVR_DCOC_DC_EST_DC_EST_Q|macro|XCVR_DCOC_DC_EST_DC_EST_Q
DECL|XCVR_DCOC_DC_EST_REG|macro|XCVR_DCOC_DC_EST_REG
DECL|XCVR_DCOC_DC_EST|macro|XCVR_DCOC_DC_EST
DECL|XCVR_DCOC_OFFSET_00|macro|XCVR_DCOC_OFFSET_00
DECL|XCVR_DCOC_OFFSET_01|macro|XCVR_DCOC_OFFSET_01
DECL|XCVR_DCOC_OFFSET_02|macro|XCVR_DCOC_OFFSET_02
DECL|XCVR_DCOC_OFFSET_03|macro|XCVR_DCOC_OFFSET_03
DECL|XCVR_DCOC_OFFSET_04|macro|XCVR_DCOC_OFFSET_04
DECL|XCVR_DCOC_OFFSET_05|macro|XCVR_DCOC_OFFSET_05
DECL|XCVR_DCOC_OFFSET_06|macro|XCVR_DCOC_OFFSET_06
DECL|XCVR_DCOC_OFFSET_07|macro|XCVR_DCOC_OFFSET_07
DECL|XCVR_DCOC_OFFSET_08|macro|XCVR_DCOC_OFFSET_08
DECL|XCVR_DCOC_OFFSET_09|macro|XCVR_DCOC_OFFSET_09
DECL|XCVR_DCOC_OFFSET_10|macro|XCVR_DCOC_OFFSET_10
DECL|XCVR_DCOC_OFFSET_11|macro|XCVR_DCOC_OFFSET_11
DECL|XCVR_DCOC_OFFSET_12|macro|XCVR_DCOC_OFFSET_12
DECL|XCVR_DCOC_OFFSET_13|macro|XCVR_DCOC_OFFSET_13
DECL|XCVR_DCOC_OFFSET_14|macro|XCVR_DCOC_OFFSET_14
DECL|XCVR_DCOC_OFFSET_15|macro|XCVR_DCOC_OFFSET_15
DECL|XCVR_DCOC_OFFSET_16|macro|XCVR_DCOC_OFFSET_16
DECL|XCVR_DCOC_OFFSET_17|macro|XCVR_DCOC_OFFSET_17
DECL|XCVR_DCOC_OFFSET_18|macro|XCVR_DCOC_OFFSET_18
DECL|XCVR_DCOC_OFFSET_19|macro|XCVR_DCOC_OFFSET_19
DECL|XCVR_DCOC_OFFSET_20|macro|XCVR_DCOC_OFFSET_20
DECL|XCVR_DCOC_OFFSET_21|macro|XCVR_DCOC_OFFSET_21
DECL|XCVR_DCOC_OFFSET_22|macro|XCVR_DCOC_OFFSET_22
DECL|XCVR_DCOC_OFFSET_23|macro|XCVR_DCOC_OFFSET_23
DECL|XCVR_DCOC_OFFSET_24|macro|XCVR_DCOC_OFFSET_24
DECL|XCVR_DCOC_OFFSET_25|macro|XCVR_DCOC_OFFSET_25
DECL|XCVR_DCOC_OFFSET_26|macro|XCVR_DCOC_OFFSET_26
DECL|XCVR_DCOC_OFFSET__COUNT|macro|XCVR_DCOC_OFFSET__COUNT
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I_MASK|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I_MASK
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I_SHIFT|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I_SHIFT
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I_WIDTH|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I_WIDTH
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_I
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q_MASK|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q_MASK
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q_SHIFT|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q_SHIFT
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q_WIDTH|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q_WIDTH
DECL|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q|macro|XCVR_DCOC_OFFSET__DCOC_BBF_OFFSET_Q
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I_MASK|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I_MASK
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I_SHIFT|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I_SHIFT
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I_WIDTH|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I_WIDTH
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_I
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q_MASK|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q_MASK
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q_SHIFT|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q_SHIFT
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q_WIDTH|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q_WIDTH
DECL|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q|macro|XCVR_DCOC_OFFSET__DCOC_TZA_OFFSET_Q
DECL|XCVR_DCOC_OFFSET__REG|macro|XCVR_DCOC_OFFSET__REG
DECL|XCVR_DCOC_OFFSET_|macro|XCVR_DCOC_OFFSET_
DECL|XCVR_DCOC_STAT_BBF_DCOC_I_MASK|macro|XCVR_DCOC_STAT_BBF_DCOC_I_MASK
DECL|XCVR_DCOC_STAT_BBF_DCOC_I_SHIFT|macro|XCVR_DCOC_STAT_BBF_DCOC_I_SHIFT
DECL|XCVR_DCOC_STAT_BBF_DCOC_I_WIDTH|macro|XCVR_DCOC_STAT_BBF_DCOC_I_WIDTH
DECL|XCVR_DCOC_STAT_BBF_DCOC_I|macro|XCVR_DCOC_STAT_BBF_DCOC_I
DECL|XCVR_DCOC_STAT_BBF_DCOC_Q_MASK|macro|XCVR_DCOC_STAT_BBF_DCOC_Q_MASK
DECL|XCVR_DCOC_STAT_BBF_DCOC_Q_SHIFT|macro|XCVR_DCOC_STAT_BBF_DCOC_Q_SHIFT
DECL|XCVR_DCOC_STAT_BBF_DCOC_Q_WIDTH|macro|XCVR_DCOC_STAT_BBF_DCOC_Q_WIDTH
DECL|XCVR_DCOC_STAT_BBF_DCOC_Q|macro|XCVR_DCOC_STAT_BBF_DCOC_Q
DECL|XCVR_DCOC_STAT_REG|macro|XCVR_DCOC_STAT_REG
DECL|XCVR_DCOC_STAT_TZA_DCOC_I_MASK|macro|XCVR_DCOC_STAT_TZA_DCOC_I_MASK
DECL|XCVR_DCOC_STAT_TZA_DCOC_I_SHIFT|macro|XCVR_DCOC_STAT_TZA_DCOC_I_SHIFT
DECL|XCVR_DCOC_STAT_TZA_DCOC_I_WIDTH|macro|XCVR_DCOC_STAT_TZA_DCOC_I_WIDTH
DECL|XCVR_DCOC_STAT_TZA_DCOC_I|macro|XCVR_DCOC_STAT_TZA_DCOC_I
DECL|XCVR_DCOC_STAT_TZA_DCOC_Q_MASK|macro|XCVR_DCOC_STAT_TZA_DCOC_Q_MASK
DECL|XCVR_DCOC_STAT_TZA_DCOC_Q_SHIFT|macro|XCVR_DCOC_STAT_TZA_DCOC_Q_SHIFT
DECL|XCVR_DCOC_STAT_TZA_DCOC_Q_WIDTH|macro|XCVR_DCOC_STAT_TZA_DCOC_Q_WIDTH
DECL|XCVR_DCOC_STAT_TZA_DCOC_Q|macro|XCVR_DCOC_STAT_TZA_DCOC_Q
DECL|XCVR_DCOC_STAT|macro|XCVR_DCOC_STAT
DECL|XCVR_DCOC_TZA_STEP_00|macro|XCVR_DCOC_TZA_STEP_00
DECL|XCVR_DCOC_TZA_STEP_01|macro|XCVR_DCOC_TZA_STEP_01
DECL|XCVR_DCOC_TZA_STEP_02|macro|XCVR_DCOC_TZA_STEP_02
DECL|XCVR_DCOC_TZA_STEP_03|macro|XCVR_DCOC_TZA_STEP_03
DECL|XCVR_DCOC_TZA_STEP_04|macro|XCVR_DCOC_TZA_STEP_04
DECL|XCVR_DCOC_TZA_STEP_05|macro|XCVR_DCOC_TZA_STEP_05
DECL|XCVR_DCOC_TZA_STEP_06|macro|XCVR_DCOC_TZA_STEP_06
DECL|XCVR_DCOC_TZA_STEP_07|macro|XCVR_DCOC_TZA_STEP_07
DECL|XCVR_DCOC_TZA_STEP_08|macro|XCVR_DCOC_TZA_STEP_08
DECL|XCVR_DCOC_TZA_STEP_09|macro|XCVR_DCOC_TZA_STEP_09
DECL|XCVR_DCOC_TZA_STEP_10|macro|XCVR_DCOC_TZA_STEP_10
DECL|XCVR_DCOC_TZA_STEP__COUNT|macro|XCVR_DCOC_TZA_STEP__COUNT
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN_MASK|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN_MASK
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN_SHIFT|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN_SHIFT
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN_WIDTH|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN_WIDTH
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_GAIN
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP_MASK|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP_MASK
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP_SHIFT|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP_SHIFT
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP_WIDTH|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP_WIDTH
DECL|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP|macro|XCVR_DCOC_TZA_STEP__DCOC_TZA_STEP_RCP
DECL|XCVR_DCOC_TZA_STEP__REG|macro|XCVR_DCOC_TZA_STEP__REG
DECL|XCVR_DCOC_TZA_STEP_|macro|XCVR_DCOC_TZA_STEP_
DECL|XCVR_DMA_CTRL_DMA_I_EN_MASK|macro|XCVR_DMA_CTRL_DMA_I_EN_MASK
DECL|XCVR_DMA_CTRL_DMA_I_EN_SHIFT|macro|XCVR_DMA_CTRL_DMA_I_EN_SHIFT
DECL|XCVR_DMA_CTRL_DMA_I_EN_WIDTH|macro|XCVR_DMA_CTRL_DMA_I_EN_WIDTH
DECL|XCVR_DMA_CTRL_DMA_I_EN|macro|XCVR_DMA_CTRL_DMA_I_EN
DECL|XCVR_DMA_CTRL_DMA_Q_EN_MASK|macro|XCVR_DMA_CTRL_DMA_Q_EN_MASK
DECL|XCVR_DMA_CTRL_DMA_Q_EN_SHIFT|macro|XCVR_DMA_CTRL_DMA_Q_EN_SHIFT
DECL|XCVR_DMA_CTRL_DMA_Q_EN_WIDTH|macro|XCVR_DMA_CTRL_DMA_Q_EN_WIDTH
DECL|XCVR_DMA_CTRL_DMA_Q_EN|macro|XCVR_DMA_CTRL_DMA_Q_EN
DECL|XCVR_DMA_CTRL_REG|macro|XCVR_DMA_CTRL_REG
DECL|XCVR_DMA_CTRL|macro|XCVR_DMA_CTRL
DECL|XCVR_DMA_DATA_DMA_DATA_11_0_MASK|macro|XCVR_DMA_DATA_DMA_DATA_11_0_MASK
DECL|XCVR_DMA_DATA_DMA_DATA_11_0_SHIFT|macro|XCVR_DMA_DATA_DMA_DATA_11_0_SHIFT
DECL|XCVR_DMA_DATA_DMA_DATA_11_0_WIDTH|macro|XCVR_DMA_DATA_DMA_DATA_11_0_WIDTH
DECL|XCVR_DMA_DATA_DMA_DATA_11_0|macro|XCVR_DMA_DATA_DMA_DATA_11_0
DECL|XCVR_DMA_DATA_DMA_DATA_27_16_MASK|macro|XCVR_DMA_DATA_DMA_DATA_27_16_MASK
DECL|XCVR_DMA_DATA_DMA_DATA_27_16_SHIFT|macro|XCVR_DMA_DATA_DMA_DATA_27_16_SHIFT
DECL|XCVR_DMA_DATA_DMA_DATA_27_16_WIDTH|macro|XCVR_DMA_DATA_DMA_DATA_27_16_WIDTH
DECL|XCVR_DMA_DATA_DMA_DATA_27_16|macro|XCVR_DMA_DATA_DMA_DATA_27_16
DECL|XCVR_DMA_DATA_REG|macro|XCVR_DMA_DATA_REG
DECL|XCVR_DMA_DATA|macro|XCVR_DMA_DATA
DECL|XCVR_DTEST_CTRL_DTEST_EN_MASK|macro|XCVR_DTEST_CTRL_DTEST_EN_MASK
DECL|XCVR_DTEST_CTRL_DTEST_EN_SHIFT|macro|XCVR_DTEST_CTRL_DTEST_EN_SHIFT
DECL|XCVR_DTEST_CTRL_DTEST_EN_WIDTH|macro|XCVR_DTEST_CTRL_DTEST_EN_WIDTH
DECL|XCVR_DTEST_CTRL_DTEST_EN|macro|XCVR_DTEST_CTRL_DTEST_EN
DECL|XCVR_DTEST_CTRL_DTEST_PAGE_MASK|macro|XCVR_DTEST_CTRL_DTEST_PAGE_MASK
DECL|XCVR_DTEST_CTRL_DTEST_PAGE_SHIFT|macro|XCVR_DTEST_CTRL_DTEST_PAGE_SHIFT
DECL|XCVR_DTEST_CTRL_DTEST_PAGE_WIDTH|macro|XCVR_DTEST_CTRL_DTEST_PAGE_WIDTH
DECL|XCVR_DTEST_CTRL_DTEST_PAGE|macro|XCVR_DTEST_CTRL_DTEST_PAGE
DECL|XCVR_DTEST_CTRL_DTEST_SHFT_MASK|macro|XCVR_DTEST_CTRL_DTEST_SHFT_MASK
DECL|XCVR_DTEST_CTRL_DTEST_SHFT_SHIFT|macro|XCVR_DTEST_CTRL_DTEST_SHFT_SHIFT
DECL|XCVR_DTEST_CTRL_DTEST_SHFT_WIDTH|macro|XCVR_DTEST_CTRL_DTEST_SHFT_WIDTH
DECL|XCVR_DTEST_CTRL_DTEST_SHFT|macro|XCVR_DTEST_CTRL_DTEST_SHFT
DECL|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN_MASK|macro|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN_MASK
DECL|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN_SHIFT|macro|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN_SHIFT
DECL|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN_WIDTH|macro|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN_WIDTH
DECL|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN|macro|XCVR_DTEST_CTRL_GPIO0_OVLAY_PIN
DECL|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN_MASK|macro|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN_MASK
DECL|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN_SHIFT|macro|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN_SHIFT
DECL|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN_WIDTH|macro|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN_WIDTH
DECL|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN|macro|XCVR_DTEST_CTRL_GPIO1_OVLAY_PIN
DECL|XCVR_DTEST_CTRL_RAW_MODE_I_MASK|macro|XCVR_DTEST_CTRL_RAW_MODE_I_MASK
DECL|XCVR_DTEST_CTRL_RAW_MODE_I_SHIFT|macro|XCVR_DTEST_CTRL_RAW_MODE_I_SHIFT
DECL|XCVR_DTEST_CTRL_RAW_MODE_I_WIDTH|macro|XCVR_DTEST_CTRL_RAW_MODE_I_WIDTH
DECL|XCVR_DTEST_CTRL_RAW_MODE_I|macro|XCVR_DTEST_CTRL_RAW_MODE_I
DECL|XCVR_DTEST_CTRL_RAW_MODE_Q_MASK|macro|XCVR_DTEST_CTRL_RAW_MODE_Q_MASK
DECL|XCVR_DTEST_CTRL_RAW_MODE_Q_SHIFT|macro|XCVR_DTEST_CTRL_RAW_MODE_Q_SHIFT
DECL|XCVR_DTEST_CTRL_RAW_MODE_Q_WIDTH|macro|XCVR_DTEST_CTRL_RAW_MODE_Q_WIDTH
DECL|XCVR_DTEST_CTRL_RAW_MODE_Q|macro|XCVR_DTEST_CTRL_RAW_MODE_Q
DECL|XCVR_DTEST_CTRL_REG|macro|XCVR_DTEST_CTRL_REG
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0_MASK|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0_MASK
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0_SHIFT|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0_SHIFT
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0_WIDTH|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0_WIDTH
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_0
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1_MASK|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1_MASK
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1_SHIFT|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1_SHIFT
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1_WIDTH|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1_WIDTH
DECL|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1|macro|XCVR_DTEST_CTRL_TSM_GPIO_OVLAY_1
DECL|XCVR_DTEST_CTRL|macro|XCVR_DTEST_CTRL
DECL|XCVR_END_OF_SEQ_END_OF_RX_WD_MASK|macro|XCVR_END_OF_SEQ_END_OF_RX_WD_MASK
DECL|XCVR_END_OF_SEQ_END_OF_RX_WD_SHIFT|macro|XCVR_END_OF_SEQ_END_OF_RX_WD_SHIFT
DECL|XCVR_END_OF_SEQ_END_OF_RX_WD_WIDTH|macro|XCVR_END_OF_SEQ_END_OF_RX_WD_WIDTH
DECL|XCVR_END_OF_SEQ_END_OF_RX_WD|macro|XCVR_END_OF_SEQ_END_OF_RX_WD
DECL|XCVR_END_OF_SEQ_END_OF_RX_WU_MASK|macro|XCVR_END_OF_SEQ_END_OF_RX_WU_MASK
DECL|XCVR_END_OF_SEQ_END_OF_RX_WU_SHIFT|macro|XCVR_END_OF_SEQ_END_OF_RX_WU_SHIFT
DECL|XCVR_END_OF_SEQ_END_OF_RX_WU_WIDTH|macro|XCVR_END_OF_SEQ_END_OF_RX_WU_WIDTH
DECL|XCVR_END_OF_SEQ_END_OF_RX_WU|macro|XCVR_END_OF_SEQ_END_OF_RX_WU
DECL|XCVR_END_OF_SEQ_END_OF_TX_WD_MASK|macro|XCVR_END_OF_SEQ_END_OF_TX_WD_MASK
DECL|XCVR_END_OF_SEQ_END_OF_TX_WD_SHIFT|macro|XCVR_END_OF_SEQ_END_OF_TX_WD_SHIFT
DECL|XCVR_END_OF_SEQ_END_OF_TX_WD_WIDTH|macro|XCVR_END_OF_SEQ_END_OF_TX_WD_WIDTH
DECL|XCVR_END_OF_SEQ_END_OF_TX_WD|macro|XCVR_END_OF_SEQ_END_OF_TX_WD
DECL|XCVR_END_OF_SEQ_END_OF_TX_WU_MASK|macro|XCVR_END_OF_SEQ_END_OF_TX_WU_MASK
DECL|XCVR_END_OF_SEQ_END_OF_TX_WU_SHIFT|macro|XCVR_END_OF_SEQ_END_OF_TX_WU_SHIFT
DECL|XCVR_END_OF_SEQ_END_OF_TX_WU_WIDTH|macro|XCVR_END_OF_SEQ_END_OF_TX_WU_WIDTH
DECL|XCVR_END_OF_SEQ_END_OF_TX_WU|macro|XCVR_END_OF_SEQ_END_OF_TX_WU
DECL|XCVR_END_OF_SEQ_REG|macro|XCVR_END_OF_SEQ_REG
DECL|XCVR_END_OF_SEQ|macro|XCVR_END_OF_SEQ
DECL|XCVR_FAD_THR_FAD_THR_MASK|macro|XCVR_FAD_THR_FAD_THR_MASK
DECL|XCVR_FAD_THR_FAD_THR_SHIFT|macro|XCVR_FAD_THR_FAD_THR_SHIFT
DECL|XCVR_FAD_THR_FAD_THR_WIDTH|macro|XCVR_FAD_THR_FAD_THR_WIDTH
DECL|XCVR_FAD_THR_FAD_THR|macro|XCVR_FAD_THR_FAD_THR
DECL|XCVR_FAD_THR_REG|macro|XCVR_FAD_THR_REG
DECL|XCVR_FAD_THR|macro|XCVR_FAD_THR
DECL|XCVR_IQMC_CAL_IQMC_GAIN_ADJ_MASK|macro|XCVR_IQMC_CAL_IQMC_GAIN_ADJ_MASK
DECL|XCVR_IQMC_CAL_IQMC_GAIN_ADJ_SHIFT|macro|XCVR_IQMC_CAL_IQMC_GAIN_ADJ_SHIFT
DECL|XCVR_IQMC_CAL_IQMC_GAIN_ADJ_WIDTH|macro|XCVR_IQMC_CAL_IQMC_GAIN_ADJ_WIDTH
DECL|XCVR_IQMC_CAL_IQMC_GAIN_ADJ|macro|XCVR_IQMC_CAL_IQMC_GAIN_ADJ
DECL|XCVR_IQMC_CAL_IQMC_PHASE_ADJ_MASK|macro|XCVR_IQMC_CAL_IQMC_PHASE_ADJ_MASK
DECL|XCVR_IQMC_CAL_IQMC_PHASE_ADJ_SHIFT|macro|XCVR_IQMC_CAL_IQMC_PHASE_ADJ_SHIFT
DECL|XCVR_IQMC_CAL_IQMC_PHASE_ADJ_WIDTH|macro|XCVR_IQMC_CAL_IQMC_PHASE_ADJ_WIDTH
DECL|XCVR_IQMC_CAL_IQMC_PHASE_ADJ|macro|XCVR_IQMC_CAL_IQMC_PHASE_ADJ
DECL|XCVR_IQMC_CAL_REG|macro|XCVR_IQMC_CAL_REG
DECL|XCVR_IQMC_CAL|macro|XCVR_IQMC_CAL
DECL|XCVR_IQMC_CTRL_IQMC_CAL_EN_MASK|macro|XCVR_IQMC_CTRL_IQMC_CAL_EN_MASK
DECL|XCVR_IQMC_CTRL_IQMC_CAL_EN_SHIFT|macro|XCVR_IQMC_CTRL_IQMC_CAL_EN_SHIFT
DECL|XCVR_IQMC_CTRL_IQMC_CAL_EN_WIDTH|macro|XCVR_IQMC_CTRL_IQMC_CAL_EN_WIDTH
DECL|XCVR_IQMC_CTRL_IQMC_CAL_EN|macro|XCVR_IQMC_CTRL_IQMC_CAL_EN
DECL|XCVR_IQMC_CTRL_IQMC_NUM_ITER_MASK|macro|XCVR_IQMC_CTRL_IQMC_NUM_ITER_MASK
DECL|XCVR_IQMC_CTRL_IQMC_NUM_ITER_SHIFT|macro|XCVR_IQMC_CTRL_IQMC_NUM_ITER_SHIFT
DECL|XCVR_IQMC_CTRL_IQMC_NUM_ITER_WIDTH|macro|XCVR_IQMC_CTRL_IQMC_NUM_ITER_WIDTH
DECL|XCVR_IQMC_CTRL_IQMC_NUM_ITER|macro|XCVR_IQMC_CTRL_IQMC_NUM_ITER
DECL|XCVR_IQMC_CTRL_REG|macro|XCVR_IQMC_CTRL_REG
DECL|XCVR_IQMC_CTRL|macro|XCVR_IQMC_CTRL
DECL|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_ADC_ALLOW
DECL|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_ADC_CLK_ALLOW
DECL|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_ADC_DAC_ALLOW
DECL|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_ADC_I_Q_ALLOW
DECL|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_BBF_ALLOW
DECL|XCVR_LPPS_CTRL_LPPS_ENABLE_MASK|macro|XCVR_LPPS_CTRL_LPPS_ENABLE_MASK
DECL|XCVR_LPPS_CTRL_LPPS_ENABLE_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_ENABLE_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_ENABLE_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_ENABLE_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_ENABLE|macro|XCVR_LPPS_CTRL_LPPS_ENABLE
DECL|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_QGEN25_ALLOW
DECL|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW_MASK|macro|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW_MASK
DECL|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW_SHIFT|macro|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW_SHIFT
DECL|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW_WIDTH|macro|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW_WIDTH
DECL|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW|macro|XCVR_LPPS_CTRL_LPPS_TCA_ALLOW
DECL|XCVR_LPPS_CTRL_REG|macro|XCVR_LPPS_CTRL_REG
DECL|XCVR_LPPS_CTRL|macro|XCVR_LPPS_CTRL
DECL|XCVR_MemMapPtr|typedef|} XCVR_Type, *XCVR_MemMapPtr;
DECL|XCVR_OVERWRITE_VER_OVERWRITE_VER_MASK|macro|XCVR_OVERWRITE_VER_OVERWRITE_VER_MASK
DECL|XCVR_OVERWRITE_VER_OVERWRITE_VER_SHIFT|macro|XCVR_OVERWRITE_VER_OVERWRITE_VER_SHIFT
DECL|XCVR_OVERWRITE_VER_OVERWRITE_VER_WIDTH|macro|XCVR_OVERWRITE_VER_OVERWRITE_VER_WIDTH
DECL|XCVR_OVERWRITE_VER_OVERWRITE_VER|macro|XCVR_OVERWRITE_VER_OVERWRITE_VER
DECL|XCVR_OVERWRITE_VER_REG|macro|XCVR_OVERWRITE_VER_REG
DECL|XCVR_OVERWRITE_VER|macro|XCVR_OVERWRITE_VER
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS0_MASK|macro|XCVR_PA_BIAS_TBL0_PA_BIAS0_MASK
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS0_SHIFT|macro|XCVR_PA_BIAS_TBL0_PA_BIAS0_SHIFT
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS0_WIDTH|macro|XCVR_PA_BIAS_TBL0_PA_BIAS0_WIDTH
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS0|macro|XCVR_PA_BIAS_TBL0_PA_BIAS0
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS1_MASK|macro|XCVR_PA_BIAS_TBL0_PA_BIAS1_MASK
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS1_SHIFT|macro|XCVR_PA_BIAS_TBL0_PA_BIAS1_SHIFT
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS1_WIDTH|macro|XCVR_PA_BIAS_TBL0_PA_BIAS1_WIDTH
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS1|macro|XCVR_PA_BIAS_TBL0_PA_BIAS1
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS2_MASK|macro|XCVR_PA_BIAS_TBL0_PA_BIAS2_MASK
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS2_SHIFT|macro|XCVR_PA_BIAS_TBL0_PA_BIAS2_SHIFT
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS2_WIDTH|macro|XCVR_PA_BIAS_TBL0_PA_BIAS2_WIDTH
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS2|macro|XCVR_PA_BIAS_TBL0_PA_BIAS2
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS3_MASK|macro|XCVR_PA_BIAS_TBL0_PA_BIAS3_MASK
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS3_SHIFT|macro|XCVR_PA_BIAS_TBL0_PA_BIAS3_SHIFT
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS3_WIDTH|macro|XCVR_PA_BIAS_TBL0_PA_BIAS3_WIDTH
DECL|XCVR_PA_BIAS_TBL0_PA_BIAS3|macro|XCVR_PA_BIAS_TBL0_PA_BIAS3
DECL|XCVR_PA_BIAS_TBL0_REG|macro|XCVR_PA_BIAS_TBL0_REG
DECL|XCVR_PA_BIAS_TBL0|macro|XCVR_PA_BIAS_TBL0
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS4_MASK|macro|XCVR_PA_BIAS_TBL1_PA_BIAS4_MASK
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS4_SHIFT|macro|XCVR_PA_BIAS_TBL1_PA_BIAS4_SHIFT
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS4_WIDTH|macro|XCVR_PA_BIAS_TBL1_PA_BIAS4_WIDTH
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS4|macro|XCVR_PA_BIAS_TBL1_PA_BIAS4
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS5_MASK|macro|XCVR_PA_BIAS_TBL1_PA_BIAS5_MASK
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS5_SHIFT|macro|XCVR_PA_BIAS_TBL1_PA_BIAS5_SHIFT
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS5_WIDTH|macro|XCVR_PA_BIAS_TBL1_PA_BIAS5_WIDTH
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS5|macro|XCVR_PA_BIAS_TBL1_PA_BIAS5
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS6_MASK|macro|XCVR_PA_BIAS_TBL1_PA_BIAS6_MASK
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS6_SHIFT|macro|XCVR_PA_BIAS_TBL1_PA_BIAS6_SHIFT
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS6_WIDTH|macro|XCVR_PA_BIAS_TBL1_PA_BIAS6_WIDTH
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS6|macro|XCVR_PA_BIAS_TBL1_PA_BIAS6
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS7_MASK|macro|XCVR_PA_BIAS_TBL1_PA_BIAS7_MASK
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS7_SHIFT|macro|XCVR_PA_BIAS_TBL1_PA_BIAS7_SHIFT
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS7_WIDTH|macro|XCVR_PA_BIAS_TBL1_PA_BIAS7_WIDTH
DECL|XCVR_PA_BIAS_TBL1_PA_BIAS7|macro|XCVR_PA_BIAS_TBL1_PA_BIAS7
DECL|XCVR_PA_BIAS_TBL1_REG|macro|XCVR_PA_BIAS_TBL1_REG
DECL|XCVR_PA_BIAS_TBL1|macro|XCVR_PA_BIAS_TBL1
DECL|XCVR_PA_POWER_PA_POWER_MASK|macro|XCVR_PA_POWER_PA_POWER_MASK
DECL|XCVR_PA_POWER_PA_POWER_SHIFT|macro|XCVR_PA_POWER_PA_POWER_SHIFT
DECL|XCVR_PA_POWER_PA_POWER_WIDTH|macro|XCVR_PA_POWER_PA_POWER_WIDTH
DECL|XCVR_PA_POWER_PA_POWER|macro|XCVR_PA_POWER_PA_POWER
DECL|XCVR_PA_POWER_REG|macro|XCVR_PA_POWER_REG
DECL|XCVR_PA_POWER|macro|XCVR_PA_POWER
DECL|XCVR_PB_CTRL_PB_PROTECT_MASK|macro|XCVR_PB_CTRL_PB_PROTECT_MASK
DECL|XCVR_PB_CTRL_PB_PROTECT_SHIFT|macro|XCVR_PB_CTRL_PB_PROTECT_SHIFT
DECL|XCVR_PB_CTRL_PB_PROTECT_WIDTH|macro|XCVR_PB_CTRL_PB_PROTECT_WIDTH
DECL|XCVR_PB_CTRL_PB_PROTECT|macro|XCVR_PB_CTRL_PB_PROTECT
DECL|XCVR_PB_CTRL_REG|macro|XCVR_PB_CTRL_REG
DECL|XCVR_PB_CTRL|macro|XCVR_PB_CTRL
DECL|XCVR_PLL_CHAN_MAP_BMR_MASK|macro|XCVR_PLL_CHAN_MAP_BMR_MASK
DECL|XCVR_PLL_CHAN_MAP_BMR_SHIFT|macro|XCVR_PLL_CHAN_MAP_BMR_SHIFT
DECL|XCVR_PLL_CHAN_MAP_BMR_WIDTH|macro|XCVR_PLL_CHAN_MAP_BMR_WIDTH
DECL|XCVR_PLL_CHAN_MAP_BMR|macro|XCVR_PLL_CHAN_MAP_BMR
DECL|XCVR_PLL_CHAN_MAP_BOC_MASK|macro|XCVR_PLL_CHAN_MAP_BOC_MASK
DECL|XCVR_PLL_CHAN_MAP_BOC_SHIFT|macro|XCVR_PLL_CHAN_MAP_BOC_SHIFT
DECL|XCVR_PLL_CHAN_MAP_BOC_WIDTH|macro|XCVR_PLL_CHAN_MAP_BOC_WIDTH
DECL|XCVR_PLL_CHAN_MAP_BOC|macro|XCVR_PLL_CHAN_MAP_BOC
DECL|XCVR_PLL_CHAN_MAP_CHANNEL_NUM_MASK|macro|XCVR_PLL_CHAN_MAP_CHANNEL_NUM_MASK
DECL|XCVR_PLL_CHAN_MAP_CHANNEL_NUM_SHIFT|macro|XCVR_PLL_CHAN_MAP_CHANNEL_NUM_SHIFT
DECL|XCVR_PLL_CHAN_MAP_CHANNEL_NUM_WIDTH|macro|XCVR_PLL_CHAN_MAP_CHANNEL_NUM_WIDTH
DECL|XCVR_PLL_CHAN_MAP_CHANNEL_NUM|macro|XCVR_PLL_CHAN_MAP_CHANNEL_NUM
DECL|XCVR_PLL_CHAN_MAP_REG|macro|XCVR_PLL_CHAN_MAP_REG
DECL|XCVR_PLL_CHAN_MAP_ZOC_MASK|macro|XCVR_PLL_CHAN_MAP_ZOC_MASK
DECL|XCVR_PLL_CHAN_MAP_ZOC_SHIFT|macro|XCVR_PLL_CHAN_MAP_ZOC_SHIFT
DECL|XCVR_PLL_CHAN_MAP_ZOC_WIDTH|macro|XCVR_PLL_CHAN_MAP_ZOC_WIDTH
DECL|XCVR_PLL_CHAN_MAP_ZOC|macro|XCVR_PLL_CHAN_MAP_ZOC
DECL|XCVR_PLL_CHAN_MAP|macro|XCVR_PLL_CHAN_MAP
DECL|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE_MASK|macro|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE_MASK
DECL|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE_SHIFT|macro|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE_SHIFT
DECL|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE_WIDTH|macro|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE_WIDTH
DECL|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE|macro|XCVR_PLL_CTRL2_PLL_KMOD_SLOPE
DECL|XCVR_PLL_CTRL2_PLL_TMUX_ON_MASK|macro|XCVR_PLL_CTRL2_PLL_TMUX_ON_MASK
DECL|XCVR_PLL_CTRL2_PLL_TMUX_ON_SHIFT|macro|XCVR_PLL_CTRL2_PLL_TMUX_ON_SHIFT
DECL|XCVR_PLL_CTRL2_PLL_TMUX_ON_WIDTH|macro|XCVR_PLL_CTRL2_PLL_TMUX_ON_WIDTH
DECL|XCVR_PLL_CTRL2_PLL_TMUX_ON|macro|XCVR_PLL_CTRL2_PLL_TMUX_ON
DECL|XCVR_PLL_CTRL2_PLL_VCO_KV_MASK|macro|XCVR_PLL_CTRL2_PLL_VCO_KV_MASK
DECL|XCVR_PLL_CTRL2_PLL_VCO_KV_SHIFT|macro|XCVR_PLL_CTRL2_PLL_VCO_KV_SHIFT
DECL|XCVR_PLL_CTRL2_PLL_VCO_KV_WIDTH|macro|XCVR_PLL_CTRL2_PLL_VCO_KV_WIDTH
DECL|XCVR_PLL_CTRL2_PLL_VCO_KV|macro|XCVR_PLL_CTRL2_PLL_VCO_KV
DECL|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY_MASK|macro|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY_MASK
DECL|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY_SHIFT|macro|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY_SHIFT
DECL|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY_WIDTH|macro|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY_WIDTH
DECL|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY|macro|XCVR_PLL_CTRL2_PLL_VCO_REG_SUPPLY
DECL|XCVR_PLL_CTRL2_REG|macro|XCVR_PLL_CTRL2_REG
DECL|XCVR_PLL_CTRL2|macro|XCVR_PLL_CTRL2
DECL|XCVR_PLL_CTRL_HPM_BIAS_MASK|macro|XCVR_PLL_CTRL_HPM_BIAS_MASK
DECL|XCVR_PLL_CTRL_HPM_BIAS_SHIFT|macro|XCVR_PLL_CTRL_HPM_BIAS_SHIFT
DECL|XCVR_PLL_CTRL_HPM_BIAS_WIDTH|macro|XCVR_PLL_CTRL_HPM_BIAS_WIDTH
DECL|XCVR_PLL_CTRL_HPM_BIAS|macro|XCVR_PLL_CTRL_HPM_BIAS
DECL|XCVR_PLL_CTRL_PLL_LFILT_CNTL_MASK|macro|XCVR_PLL_CTRL_PLL_LFILT_CNTL_MASK
DECL|XCVR_PLL_CTRL_PLL_LFILT_CNTL_SHIFT|macro|XCVR_PLL_CTRL_PLL_LFILT_CNTL_SHIFT
DECL|XCVR_PLL_CTRL_PLL_LFILT_CNTL_WIDTH|macro|XCVR_PLL_CTRL_PLL_LFILT_CNTL_WIDTH
DECL|XCVR_PLL_CTRL_PLL_LFILT_CNTL|macro|XCVR_PLL_CTRL_PLL_LFILT_CNTL
DECL|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON_MASK|macro|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON_MASK
DECL|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON_SHIFT|macro|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON_SHIFT
DECL|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON_WIDTH|macro|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON_WIDTH
DECL|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON|macro|XCVR_PLL_CTRL_PLL_REG_BYPASS_ON
DECL|XCVR_PLL_CTRL_PLL_REG_SUPPLY_MASK|macro|XCVR_PLL_CTRL_PLL_REG_SUPPLY_MASK
DECL|XCVR_PLL_CTRL_PLL_REG_SUPPLY_SHIFT|macro|XCVR_PLL_CTRL_PLL_REG_SUPPLY_SHIFT
DECL|XCVR_PLL_CTRL_PLL_REG_SUPPLY_WIDTH|macro|XCVR_PLL_CTRL_PLL_REG_SUPPLY_WIDTH
DECL|XCVR_PLL_CTRL_PLL_REG_SUPPLY|macro|XCVR_PLL_CTRL_PLL_REG_SUPPLY
DECL|XCVR_PLL_CTRL_PLL_VCO_BIAS_MASK|macro|XCVR_PLL_CTRL_PLL_VCO_BIAS_MASK
DECL|XCVR_PLL_CTRL_PLL_VCO_BIAS_SHIFT|macro|XCVR_PLL_CTRL_PLL_VCO_BIAS_SHIFT
DECL|XCVR_PLL_CTRL_PLL_VCO_BIAS_WIDTH|macro|XCVR_PLL_CTRL_PLL_VCO_BIAS_WIDTH
DECL|XCVR_PLL_CTRL_PLL_VCO_BIAS|macro|XCVR_PLL_CTRL_PLL_VCO_BIAS
DECL|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS_MASK|macro|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS_MASK
DECL|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS_SHIFT|macro|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS_SHIFT
DECL|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS_WIDTH|macro|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS_WIDTH
DECL|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS|macro|XCVR_PLL_CTRL_PLL_VCO_LDO_BYPASS
DECL|XCVR_PLL_CTRL_PLL_VCO_SPARE7_MASK|macro|XCVR_PLL_CTRL_PLL_VCO_SPARE7_MASK
DECL|XCVR_PLL_CTRL_PLL_VCO_SPARE7_SHIFT|macro|XCVR_PLL_CTRL_PLL_VCO_SPARE7_SHIFT
DECL|XCVR_PLL_CTRL_PLL_VCO_SPARE7_WIDTH|macro|XCVR_PLL_CTRL_PLL_VCO_SPARE7_WIDTH
DECL|XCVR_PLL_CTRL_PLL_VCO_SPARE7|macro|XCVR_PLL_CTRL_PLL_VCO_SPARE7
DECL|XCVR_PLL_CTRL_REG|macro|XCVR_PLL_CTRL_REG
DECL|XCVR_PLL_CTRL|macro|XCVR_PLL_CTRL
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0_MASK|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0_MASK
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0_SHIFT|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0_SHIFT
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0_WIDTH|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0_WIDTH
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_0
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1_MASK|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1_MASK
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1_SHIFT|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1_SHIFT
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1_WIDTH|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1_WIDTH
DECL|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1|macro|XCVR_PLL_CTUNE_CNT1_0_CTUNE_COUNT_1
DECL|XCVR_PLL_CTUNE_CNT1_0_REG|macro|XCVR_PLL_CTUNE_CNT1_0_REG
DECL|XCVR_PLL_CTUNE_CNT1_0|macro|XCVR_PLL_CTUNE_CNT1_0
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2_MASK|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2_MASK
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2_SHIFT|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2_SHIFT
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2_WIDTH|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2_WIDTH
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_2
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3_MASK|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3_MASK
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3_SHIFT|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3_SHIFT
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3_WIDTH|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3_WIDTH
DECL|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3|macro|XCVR_PLL_CTUNE_CNT3_2_CTUNE_COUNT_3
DECL|XCVR_PLL_CTUNE_CNT3_2_REG|macro|XCVR_PLL_CTUNE_CNT3_2_REG
DECL|XCVR_PLL_CTUNE_CNT3_2|macro|XCVR_PLL_CTUNE_CNT3_2
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4_MASK|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4_MASK
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4_SHIFT|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4_SHIFT
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4_WIDTH|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4_WIDTH
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_4
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5_MASK|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5_MASK
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5_SHIFT|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5_SHIFT
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5_WIDTH|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5_WIDTH
DECL|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5|macro|XCVR_PLL_CTUNE_CNT5_4_CTUNE_COUNT_5
DECL|XCVR_PLL_CTUNE_CNT5_4_REG|macro|XCVR_PLL_CTUNE_CNT5_4_REG
DECL|XCVR_PLL_CTUNE_CNT5_4|macro|XCVR_PLL_CTUNE_CNT5_4
DECL|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6_MASK|macro|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6_MASK
DECL|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6_SHIFT|macro|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6_SHIFT
DECL|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6_WIDTH|macro|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6_WIDTH
DECL|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6|macro|XCVR_PLL_CTUNE_CNT6_CTUNE_COUNT_6
DECL|XCVR_PLL_CTUNE_CNT6_REG|macro|XCVR_PLL_CTUNE_CNT6_REG
DECL|XCVR_PLL_CTUNE_CNT6|macro|XCVR_PLL_CTUNE_CNT6
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST_MASK|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST_MASK
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST_SHIFT|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST_SHIFT
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST_WIDTH|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST_WIDTH
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_ADJUST
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS_MASK|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS_MASK
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS_SHIFT|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS_SHIFT
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS_WIDTH|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS_WIDTH
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_DIS
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL_MASK|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL_MASK
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL_SHIFT|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL_SHIFT
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL_WIDTH|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL_WIDTH
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_MANUAL
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL_MASK|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL_MASK
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL_SHIFT|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL_SHIFT
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL_WIDTH|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL_WIDTH
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TARGET_MANUAL
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TD_MASK|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TD_MASK
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TD_SHIFT|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TD_SHIFT
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TD_WIDTH|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TD_WIDTH
DECL|XCVR_PLL_CTUNE_CTRL_CTUNE_TD|macro|XCVR_PLL_CTUNE_CTRL_CTUNE_TD
DECL|XCVR_PLL_CTUNE_CTRL_REG|macro|XCVR_PLL_CTUNE_CTRL_REG
DECL|XCVR_PLL_CTUNE_CTRL|macro|XCVR_PLL_CTUNE_CTRL
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF_MASK|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF_MASK
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF_SHIFT|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF_SHIFT
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF_WIDTH|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF_WIDTH
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_BEST_DIFF
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET_MASK|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET_MASK
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET_SHIFT|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET_SHIFT
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET_WIDTH|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET_WIDTH
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_FREQ_TARGET
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED_MASK|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED_MASK
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED_SHIFT|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED_SHIFT
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED_WIDTH|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED_WIDTH
DECL|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED|macro|XCVR_PLL_CTUNE_RESULTS_CTUNE_SELECTED
DECL|XCVR_PLL_CTUNE_RESULTS_REG|macro|XCVR_PLL_CTUNE_RESULTS_REG
DECL|XCVR_PLL_CTUNE_RESULTS|macro|XCVR_PLL_CTUNE_RESULTS
DECL|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY_MASK|macro|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY_MASK
DECL|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY_SHIFT|macro|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY_SHIFT
DECL|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY_WIDTH|macro|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY_WIDTH
DECL|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY|macro|XCVR_PLL_DELAY_MATCH_HPM_BANK_DELAY
DECL|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY_MASK|macro|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY_MASK
DECL|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY_SHIFT|macro|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY_SHIFT
DECL|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY_WIDTH|macro|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY_WIDTH
DECL|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY|macro|XCVR_PLL_DELAY_MATCH_HPM_SDM_DELAY
DECL|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY_MASK|macro|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY_MASK
DECL|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY_SHIFT|macro|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY_SHIFT
DECL|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY_WIDTH|macro|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY_WIDTH
DECL|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY|macro|XCVR_PLL_DELAY_MATCH_LP_SDM_DELAY
DECL|XCVR_PLL_DELAY_MATCH_REG|macro|XCVR_PLL_DELAY_MATCH_REG
DECL|XCVR_PLL_DELAY_MATCH|macro|XCVR_PLL_DELAY_MATCH
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL_MASK|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL_MASK
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL_SHIFT|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL_SHIFT
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL_WIDTH|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL_WIDTH
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MANUAL
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MASK|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_MASK
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_SHIFT|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_SHIFT
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_WIDTH|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR_WIDTH
DECL|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR|macro|XCVR_PLL_HPM_CAL_CTRL_HPM_CAL_FACTOR
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY_MASK|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY_MASK
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY_SHIFT|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY_SHIFT
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY_WIDTH|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY_WIDTH
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_ARY
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS_MASK|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS_MASK
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS_SHIFT|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS_SHIFT
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS_WIDTH|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS_WIDTH
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_DIS
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME_MASK|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME_MASK
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME_SHIFT|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME_SHIFT
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME_WIDTH|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME_WIDTH
DECL|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME|macro|XCVR_PLL_HPM_CAL_CTRL_HP_CAL_TIME
DECL|XCVR_PLL_HPM_CAL_CTRL_REG|macro|XCVR_PLL_HPM_CAL_CTRL_REG
DECL|XCVR_PLL_HPM_CAL_CTRL|macro|XCVR_PLL_HPM_CAL_CTRL
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM_MASK|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM_MASK
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM_SHIFT|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM_SHIFT
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM_WIDTH|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM_WIDTH
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_DENOM
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED_MASK|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED_MASK
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED_SHIFT|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED_SHIFT
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED_WIDTH|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED_WIDTH
DECL|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED|macro|XCVR_PLL_HPM_SDM_FRACTION_HPM_NUM_SELECTED
DECL|XCVR_PLL_HPM_SDM_FRACTION_REG|macro|XCVR_PLL_HPM_SDM_FRACTION_REG
DECL|XCVR_PLL_HPM_SDM_FRACTION|macro|XCVR_PLL_HPM_SDM_FRACTION
DECL|XCVR_PLL_HP_MOD_CTRL_HPFF_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HPFF_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HPFF_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HPFF_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HPFF_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HPFF_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HPFF|macro|XCVR_PLL_HP_MOD_CTRL_HPFF
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN|macro|XCVR_PLL_HP_MOD_CTRL_HPM_DTH_EN
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN|macro|XCVR_PLL_HP_MOD_CTRL_HPM_LFSR_LEN
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SCALE
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL|macro|XCVR_PLL_HP_MOD_CTRL_HPM_SDM_MANUAL
DECL|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL|macro|XCVR_PLL_HP_MOD_CTRL_HP_DTH_SCL
DECL|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV|macro|XCVR_PLL_HP_MOD_CTRL_HP_MOD_INV
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_DIS
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV_MASK|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV_MASK
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV_SHIFT|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV_SHIFT
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV_WIDTH|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV_WIDTH
DECL|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV|macro|XCVR_PLL_HP_MOD_CTRL_HP_SDM_INV
DECL|XCVR_PLL_HP_MOD_CTRL_REG|macro|XCVR_PLL_HP_MOD_CTRL_REG
DECL|XCVR_PLL_HP_MOD_CTRL|macro|XCVR_PLL_HP_MOD_CTRL
DECL|XCVR_PLL_LD_HPM_CAL1_CNT_1_MASK|macro|XCVR_PLL_LD_HPM_CAL1_CNT_1_MASK
DECL|XCVR_PLL_LD_HPM_CAL1_CNT_1_SHIFT|macro|XCVR_PLL_LD_HPM_CAL1_CNT_1_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL1_CNT_1_WIDTH|macro|XCVR_PLL_LD_HPM_CAL1_CNT_1_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL1_CNT_1|macro|XCVR_PLL_LD_HPM_CAL1_CNT_1
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FCNT_MASK|macro|XCVR_PLL_LD_HPM_CAL1_CS_FCNT_MASK
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FCNT_SHIFT|macro|XCVR_PLL_LD_HPM_CAL1_CS_FCNT_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FCNT_WIDTH|macro|XCVR_PLL_LD_HPM_CAL1_CS_FCNT_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FCNT|macro|XCVR_PLL_LD_HPM_CAL1_CS_FCNT
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FW_MASK|macro|XCVR_PLL_LD_HPM_CAL1_CS_FW_MASK
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FW_SHIFT|macro|XCVR_PLL_LD_HPM_CAL1_CS_FW_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FW_WIDTH|macro|XCVR_PLL_LD_HPM_CAL1_CS_FW_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL1_CS_FW|macro|XCVR_PLL_LD_HPM_CAL1_CS_FW
DECL|XCVR_PLL_LD_HPM_CAL1_CS_WT_MASK|macro|XCVR_PLL_LD_HPM_CAL1_CS_WT_MASK
DECL|XCVR_PLL_LD_HPM_CAL1_CS_WT_SHIFT|macro|XCVR_PLL_LD_HPM_CAL1_CS_WT_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL1_CS_WT_WIDTH|macro|XCVR_PLL_LD_HPM_CAL1_CS_WT_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL1_CS_WT|macro|XCVR_PLL_LD_HPM_CAL1_CS_WT
DECL|XCVR_PLL_LD_HPM_CAL1_REG|macro|XCVR_PLL_LD_HPM_CAL1_REG
DECL|XCVR_PLL_LD_HPM_CAL1|macro|XCVR_PLL_LD_HPM_CAL1
DECL|XCVR_PLL_LD_HPM_CAL2_CNT_2_MASK|macro|XCVR_PLL_LD_HPM_CAL2_CNT_2_MASK
DECL|XCVR_PLL_LD_HPM_CAL2_CNT_2_SHIFT|macro|XCVR_PLL_LD_HPM_CAL2_CNT_2_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL2_CNT_2_WIDTH|macro|XCVR_PLL_LD_HPM_CAL2_CNT_2_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL2_CNT_2|macro|XCVR_PLL_LD_HPM_CAL2_CNT_2
DECL|XCVR_PLL_LD_HPM_CAL2_CS_FT_MASK|macro|XCVR_PLL_LD_HPM_CAL2_CS_FT_MASK
DECL|XCVR_PLL_LD_HPM_CAL2_CS_FT_SHIFT|macro|XCVR_PLL_LD_HPM_CAL2_CS_FT_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL2_CS_FT_WIDTH|macro|XCVR_PLL_LD_HPM_CAL2_CS_FT_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL2_CS_FT|macro|XCVR_PLL_LD_HPM_CAL2_CS_FT
DECL|XCVR_PLL_LD_HPM_CAL2_CS_RC_MASK|macro|XCVR_PLL_LD_HPM_CAL2_CS_RC_MASK
DECL|XCVR_PLL_LD_HPM_CAL2_CS_RC_SHIFT|macro|XCVR_PLL_LD_HPM_CAL2_CS_RC_SHIFT
DECL|XCVR_PLL_LD_HPM_CAL2_CS_RC_WIDTH|macro|XCVR_PLL_LD_HPM_CAL2_CS_RC_WIDTH
DECL|XCVR_PLL_LD_HPM_CAL2_CS_RC|macro|XCVR_PLL_LD_HPM_CAL2_CS_RC
DECL|XCVR_PLL_LD_HPM_CAL2_REG|macro|XCVR_PLL_LD_HPM_CAL2_REG
DECL|XCVR_PLL_LD_HPM_CAL2|macro|XCVR_PLL_LD_HPM_CAL2
DECL|XCVR_PLL_LOCK_DETECT_CSFF_MASK|macro|XCVR_PLL_LOCK_DETECT_CSFF_MASK
DECL|XCVR_PLL_LOCK_DETECT_CSFF_SHIFT|macro|XCVR_PLL_LOCK_DETECT_CSFF_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_CSFF_WIDTH|macro|XCVR_PLL_LOCK_DETECT_CSFF_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_CSFF|macro|XCVR_PLL_LOCK_DETECT_CSFF
DECL|XCVR_PLL_LOCK_DETECT_CS_FAIL_MASK|macro|XCVR_PLL_LOCK_DETECT_CS_FAIL_MASK
DECL|XCVR_PLL_LOCK_DETECT_CS_FAIL_SHIFT|macro|XCVR_PLL_LOCK_DETECT_CS_FAIL_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_CS_FAIL_WIDTH|macro|XCVR_PLL_LOCK_DETECT_CS_FAIL_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_CS_FAIL|macro|XCVR_PLL_LOCK_DETECT_CS_FAIL
DECL|XCVR_PLL_LOCK_DETECT_CTFF_MASK|macro|XCVR_PLL_LOCK_DETECT_CTFF_MASK
DECL|XCVR_PLL_LOCK_DETECT_CTFF_SHIFT|macro|XCVR_PLL_LOCK_DETECT_CTFF_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_CTFF_WIDTH|macro|XCVR_PLL_LOCK_DETECT_CTFF_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_CTFF|macro|XCVR_PLL_LOCK_DETECT_CTFF
DECL|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV_MASK|macro|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV_MASK
DECL|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV_SHIFT|macro|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV_WIDTH|macro|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV|macro|XCVR_PLL_LOCK_DETECT_CTUNE_LDF_LEV
DECL|XCVR_PLL_LOCK_DETECT_CT_FAIL_MASK|macro|XCVR_PLL_LOCK_DETECT_CT_FAIL_MASK
DECL|XCVR_PLL_LOCK_DETECT_CT_FAIL_SHIFT|macro|XCVR_PLL_LOCK_DETECT_CT_FAIL_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_CT_FAIL_WIDTH|macro|XCVR_PLL_LOCK_DETECT_CT_FAIL_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_CT_FAIL|macro|XCVR_PLL_LOCK_DETECT_CT_FAIL
DECL|XCVR_PLL_LOCK_DETECT_FTFF_MASK|macro|XCVR_PLL_LOCK_DETECT_FTFF_MASK
DECL|XCVR_PLL_LOCK_DETECT_FTFF_SHIFT|macro|XCVR_PLL_LOCK_DETECT_FTFF_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_FTFF_WIDTH|macro|XCVR_PLL_LOCK_DETECT_FTFF_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_FTFF|macro|XCVR_PLL_LOCK_DETECT_FTFF
DECL|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH_MASK|macro|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH_MASK
DECL|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH_SHIFT|macro|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH_WIDTH|macro|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH|macro|XCVR_PLL_LOCK_DETECT_FTF_RX_THRSH
DECL|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH_MASK|macro|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH_MASK
DECL|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH_SHIFT|macro|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH_WIDTH|macro|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH|macro|XCVR_PLL_LOCK_DETECT_FTF_TX_THRSH
DECL|XCVR_PLL_LOCK_DETECT_FTW_RX_MASK|macro|XCVR_PLL_LOCK_DETECT_FTW_RX_MASK
DECL|XCVR_PLL_LOCK_DETECT_FTW_RX_SHIFT|macro|XCVR_PLL_LOCK_DETECT_FTW_RX_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_FTW_RX_WIDTH|macro|XCVR_PLL_LOCK_DETECT_FTW_RX_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_FTW_RX|macro|XCVR_PLL_LOCK_DETECT_FTW_RX
DECL|XCVR_PLL_LOCK_DETECT_FTW_TX_MASK|macro|XCVR_PLL_LOCK_DETECT_FTW_TX_MASK
DECL|XCVR_PLL_LOCK_DETECT_FTW_TX_SHIFT|macro|XCVR_PLL_LOCK_DETECT_FTW_TX_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_FTW_TX_WIDTH|macro|XCVR_PLL_LOCK_DETECT_FTW_TX_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_FTW_TX|macro|XCVR_PLL_LOCK_DETECT_FTW_TX
DECL|XCVR_PLL_LOCK_DETECT_FT_FAIL_MASK|macro|XCVR_PLL_LOCK_DETECT_FT_FAIL_MASK
DECL|XCVR_PLL_LOCK_DETECT_FT_FAIL_SHIFT|macro|XCVR_PLL_LOCK_DETECT_FT_FAIL_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_FT_FAIL_WIDTH|macro|XCVR_PLL_LOCK_DETECT_FT_FAIL_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_FT_FAIL|macro|XCVR_PLL_LOCK_DETECT_FT_FAIL
DECL|XCVR_PLL_LOCK_DETECT_REG|macro|XCVR_PLL_LOCK_DETECT_REG
DECL|XCVR_PLL_LOCK_DETECT_TAFF_MASK|macro|XCVR_PLL_LOCK_DETECT_TAFF_MASK
DECL|XCVR_PLL_LOCK_DETECT_TAFF_SHIFT|macro|XCVR_PLL_LOCK_DETECT_TAFF_SHIFT
DECL|XCVR_PLL_LOCK_DETECT_TAFF_WIDTH|macro|XCVR_PLL_LOCK_DETECT_TAFF_WIDTH
DECL|XCVR_PLL_LOCK_DETECT_TAFF|macro|XCVR_PLL_LOCK_DETECT_TAFF
DECL|XCVR_PLL_LOCK_DETECT|macro|XCVR_PLL_LOCK_DETECT
DECL|XCVR_PLL_LP_MOD_CTRL_LPFF_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPFF_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPFF_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPFF_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPFF_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPFF_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPFF|macro|XCVR_PLL_LP_MOD_CTRL_LPFF
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL|macro|XCVR_PLL_LP_MOD_CTRL_LPM_DTH_SCL
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_CTRL
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD|macro|XCVR_PLL_LP_MOD_CTRL_LPM_D_OVRD
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SCALE
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_DIS
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV_MASK|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV|macro|XCVR_PLL_LP_MOD_CTRL_LPM_SDM_INV
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS_MASK|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LD_DIS
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL_MASK|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL_MASK
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL_SHIFT|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL_SHIFT
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL_WIDTH|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL_WIDTH
DECL|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL|macro|XCVR_PLL_LP_MOD_CTRL_PLL_LOOP_DIVIDER_MANUAL
DECL|XCVR_PLL_LP_MOD_CTRL_REG|macro|XCVR_PLL_LP_MOD_CTRL_REG
DECL|XCVR_PLL_LP_MOD_CTRL|macro|XCVR_PLL_LP_MOD_CTRL
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_MASK|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_MASK
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED_MASK|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED_MASK
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED_SHIFT|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED_SHIFT
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED_WIDTH|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED_WIDTH
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SELECTED
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SHIFT|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_SHIFT
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_WIDTH|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG_WIDTH
DECL|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG|macro|XCVR_PLL_LP_SDM_CTRL1_LPM_INTG
DECL|XCVR_PLL_LP_SDM_CTRL1_REG|macro|XCVR_PLL_LP_SDM_CTRL1_REG
DECL|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS_MASK|macro|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS_MASK
DECL|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS_SHIFT|macro|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS_SHIFT
DECL|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS_WIDTH|macro|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS_WIDTH
DECL|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS|macro|XCVR_PLL_LP_SDM_CTRL1_SDM_MAP_DIS
DECL|XCVR_PLL_LP_SDM_CTRL1|macro|XCVR_PLL_LP_SDM_CTRL1
DECL|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM_MASK|macro|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM_MASK
DECL|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM_SHIFT|macro|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM_SHIFT
DECL|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM_WIDTH|macro|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM_WIDTH
DECL|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM|macro|XCVR_PLL_LP_SDM_CTRL2_LPM_NUM
DECL|XCVR_PLL_LP_SDM_CTRL2_REG|macro|XCVR_PLL_LP_SDM_CTRL2_REG
DECL|XCVR_PLL_LP_SDM_CTRL2|macro|XCVR_PLL_LP_SDM_CTRL2
DECL|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM_MASK|macro|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM_MASK
DECL|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM_SHIFT|macro|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM_SHIFT
DECL|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM_WIDTH|macro|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM_WIDTH
DECL|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM|macro|XCVR_PLL_LP_SDM_CTRL3_LPM_DENOM
DECL|XCVR_PLL_LP_SDM_CTRL3_REG|macro|XCVR_PLL_LP_SDM_CTRL3_REG
DECL|XCVR_PLL_LP_SDM_CTRL3|macro|XCVR_PLL_LP_SDM_CTRL3
DECL|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED_MASK|macro|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED_MASK
DECL|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED_SHIFT|macro|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED_SHIFT
DECL|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED_WIDTH|macro|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED_WIDTH
DECL|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED|macro|XCVR_PLL_LP_SDM_DENOM_LPM_DENOM_SELECTED
DECL|XCVR_PLL_LP_SDM_DENOM_REG|macro|XCVR_PLL_LP_SDM_DENOM_REG
DECL|XCVR_PLL_LP_SDM_DENOM|macro|XCVR_PLL_LP_SDM_DENOM
DECL|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED_MASK|macro|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED_MASK
DECL|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED_SHIFT|macro|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED_SHIFT
DECL|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED_WIDTH|macro|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED_WIDTH
DECL|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED|macro|XCVR_PLL_LP_SDM_NUM_LPM_NUM_SELECTED
DECL|XCVR_PLL_LP_SDM_NUM_REG|macro|XCVR_PLL_LP_SDM_NUM_REG
DECL|XCVR_PLL_LP_SDM_NUM|macro|XCVR_PLL_LP_SDM_NUM
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS_MASK|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS_MASK
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS_SHIFT|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS_SHIFT
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS_WIDTH|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS_WIDTH
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_DIS
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL_MASK|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL_MASK
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL_SHIFT|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL_SHIFT
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL_WIDTH|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL_WIDTH
DECL|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL|macro|XCVR_PLL_MOD_OVRD_HPM_BANK_MANUAL
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS_MASK|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS_MASK
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS_SHIFT|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS_SHIFT
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS_WIDTH|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS_WIDTH
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_DIS
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL_MASK|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL_MASK
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL_SHIFT|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL_SHIFT
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL_WIDTH|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL_WIDTH
DECL|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL|macro|XCVR_PLL_MOD_OVRD_HPM_LSB_MANUAL
DECL|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL_MASK|macro|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL_MASK
DECL|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL_SHIFT|macro|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL_SHIFT
DECL|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL_WIDTH|macro|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL_WIDTH
DECL|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL|macro|XCVR_PLL_MOD_OVRD_MODULATION_WORD_MANUAL
DECL|XCVR_PLL_MOD_OVRD_MOD_DIS_MASK|macro|XCVR_PLL_MOD_OVRD_MOD_DIS_MASK
DECL|XCVR_PLL_MOD_OVRD_MOD_DIS_SHIFT|macro|XCVR_PLL_MOD_OVRD_MOD_DIS_SHIFT
DECL|XCVR_PLL_MOD_OVRD_MOD_DIS_WIDTH|macro|XCVR_PLL_MOD_OVRD_MOD_DIS_WIDTH
DECL|XCVR_PLL_MOD_OVRD_MOD_DIS|macro|XCVR_PLL_MOD_OVRD_MOD_DIS
DECL|XCVR_PLL_MOD_OVRD_REG|macro|XCVR_PLL_MOD_OVRD_REG
DECL|XCVR_PLL_MOD_OVRD|macro|XCVR_PLL_MOD_OVRD
DECL|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY_MASK|macro|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY_MASK
DECL|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY_SHIFT|macro|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY_SHIFT
DECL|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY_WIDTH|macro|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY_WIDTH
DECL|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY|macro|XCVR_PLL_TEST_CTRL_PLL_FORCE_VTUNE_EXTERNALLY
DECL|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL_MASK|macro|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL_MASK
DECL|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL_SHIFT|macro|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL_SHIFT
DECL|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL_WIDTH|macro|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL_WIDTH
DECL|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL|macro|XCVR_PLL_TEST_CTRL_PLL_REG_ATST_SEL
DECL|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE_MASK|macro|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE_MASK
DECL|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE_SHIFT|macro|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE_SHIFT
DECL|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE_WIDTH|macro|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE_WIDTH
DECL|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE|macro|XCVR_PLL_TEST_CTRL_PLL_RIPPLE_COUNTER_TEST_MODE
DECL|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL_MASK|macro|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL_MASK
DECL|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL_SHIFT|macro|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL_SHIFT
DECL|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL_WIDTH|macro|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL_WIDTH
DECL|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL|macro|XCVR_PLL_TEST_CTRL_PLL_TMUX_SEL
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST_MASK|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST_MASK
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST_SHIFT|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST_SHIFT
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST_WIDTH|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST_WIDTH
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_REG_ATST
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE_MASK|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE_MASK
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE_SHIFT|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE_SHIFT
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE_WIDTH|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE_WIDTH
DECL|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE|macro|XCVR_PLL_TEST_CTRL_PLL_VCO_TEST_CLK_MODE
DECL|XCVR_PLL_TEST_CTRL_REG|macro|XCVR_PLL_TEST_CTRL_REG
DECL|XCVR_PLL_TEST_CTRL|macro|XCVR_PLL_TEST_CTRL
DECL|XCVR_PN_CODE_PN_LSB_MASK|macro|XCVR_PN_CODE_PN_LSB_MASK
DECL|XCVR_PN_CODE_PN_LSB_SHIFT|macro|XCVR_PN_CODE_PN_LSB_SHIFT
DECL|XCVR_PN_CODE_PN_LSB_WIDTH|macro|XCVR_PN_CODE_PN_LSB_WIDTH
DECL|XCVR_PN_CODE_PN_LSB|macro|XCVR_PN_CODE_PN_LSB
DECL|XCVR_PN_CODE_PN_MSB_MASK|macro|XCVR_PN_CODE_PN_MSB_MASK
DECL|XCVR_PN_CODE_PN_MSB_SHIFT|macro|XCVR_PN_CODE_PN_MSB_SHIFT
DECL|XCVR_PN_CODE_PN_MSB_WIDTH|macro|XCVR_PN_CODE_PN_MSB_WIDTH
DECL|XCVR_PN_CODE_PN_MSB|macro|XCVR_PN_CODE_PN_MSB
DECL|XCVR_PN_CODE_REG|macro|XCVR_PN_CODE_REG
DECL|XCVR_PN_CODE|macro|XCVR_PN_CODE
DECL|XCVR_PN_TYPE_PN_TYPE_MASK|macro|XCVR_PN_TYPE_PN_TYPE_MASK
DECL|XCVR_PN_TYPE_PN_TYPE_SHIFT|macro|XCVR_PN_TYPE_PN_TYPE_SHIFT
DECL|XCVR_PN_TYPE_PN_TYPE_WIDTH|macro|XCVR_PN_TYPE_PN_TYPE_WIDTH
DECL|XCVR_PN_TYPE_PN_TYPE|macro|XCVR_PN_TYPE_PN_TYPE
DECL|XCVR_PN_TYPE_REG|macro|XCVR_PN_TYPE_REG
DECL|XCVR_PN_TYPE_TX_INV_MASK|macro|XCVR_PN_TYPE_TX_INV_MASK
DECL|XCVR_PN_TYPE_TX_INV_SHIFT|macro|XCVR_PN_TYPE_TX_INV_SHIFT
DECL|XCVR_PN_TYPE_TX_INV_WIDTH|macro|XCVR_PN_TYPE_TX_INV_WIDTH
DECL|XCVR_PN_TYPE_TX_INV|macro|XCVR_PN_TYPE_TX_INV
DECL|XCVR_PN_TYPE|macro|XCVR_PN_TYPE
DECL|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL_MASK|macro|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL_MASK
DECL|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL_SHIFT|macro|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL_SHIFT
DECL|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL_WIDTH|macro|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL_WIDTH
DECL|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL|macro|XCVR_QGEN_CTRL_QGEN_REG_ATST_SEL
DECL|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON_MASK|macro|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON_MASK
DECL|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON_SHIFT|macro|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON_SHIFT
DECL|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON_WIDTH|macro|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON_WIDTH
DECL|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON|macro|XCVR_QGEN_CTRL_QGEN_REG_BYPASS_ON
DECL|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY_MASK|macro|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY_MASK
DECL|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY_SHIFT|macro|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY_SHIFT
DECL|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY_WIDTH|macro|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY_WIDTH
DECL|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY|macro|XCVR_QGEN_CTRL_QGEN_REG_SUPPLY
DECL|XCVR_QGEN_CTRL_REG|macro|XCVR_QGEN_CTRL_REG
DECL|XCVR_QGEN_CTRL|macro|XCVR_QGEN_CTRL
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0_MASK|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0_MASK
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0_SHIFT|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0_SHIFT
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0_WIDTH|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0_WIDTH
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT0
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1_MASK|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1_MASK
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1_SHIFT|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1_SHIFT
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1_WIDTH|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1_WIDTH
DECL|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1|macro|XCVR_RECYCLE_COUNT_RECYCLE_COUNT1
DECL|XCVR_RECYCLE_COUNT_REG|macro|XCVR_RECYCLE_COUNT_REG
DECL|XCVR_RECYCLE_COUNT|macro|XCVR_RECYCLE_COUNT
DECL|XCVR_RSSI_CTRL_0_REG|macro|XCVR_RSSI_CTRL_0_REG
DECL|XCVR_RSSI_CTRL_0_RSSI_ADJ_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_ADJ_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_ADJ_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_ADJ_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_ADJ_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_ADJ_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_ADJ|macro|XCVR_RSSI_CTRL_0_RSSI_ADJ
DECL|XCVR_RSSI_CTRL_0_RSSI_DEC_EN_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_DEC_EN_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_DEC_EN_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_DEC_EN_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_DEC_EN_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_DEC_EN_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_DEC_EN|macro|XCVR_RSSI_CTRL_0_RSSI_DEC_EN
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_EN
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC|macro|XCVR_RSSI_CTRL_0_RSSI_HOLD_SRC
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_CW_WEIGHT
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT|macro|XCVR_RSSI_CTRL_0_RSSI_IIR_WEIGHT
DECL|XCVR_RSSI_CTRL_0_RSSI_USE_VALS_MASK|macro|XCVR_RSSI_CTRL_0_RSSI_USE_VALS_MASK
DECL|XCVR_RSSI_CTRL_0_RSSI_USE_VALS_SHIFT|macro|XCVR_RSSI_CTRL_0_RSSI_USE_VALS_SHIFT
DECL|XCVR_RSSI_CTRL_0_RSSI_USE_VALS_WIDTH|macro|XCVR_RSSI_CTRL_0_RSSI_USE_VALS_WIDTH
DECL|XCVR_RSSI_CTRL_0_RSSI_USE_VALS|macro|XCVR_RSSI_CTRL_0_RSSI_USE_VALS
DECL|XCVR_RSSI_CTRL_0|macro|XCVR_RSSI_CTRL_0
DECL|XCVR_RSSI_CTRL_1_REG|macro|XCVR_RSSI_CTRL_1_REG
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H_MASK|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H_MASK
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H_SHIFT|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H_SHIFT
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H_WIDTH|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H_WIDTH
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_H
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_MASK|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_MASK
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_SHIFT|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_SHIFT
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_WIDTH|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0_WIDTH
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH0
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H_MASK|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H_MASK
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H_SHIFT|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H_SHIFT
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H_WIDTH|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H_WIDTH
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_H
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_MASK|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_MASK
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_SHIFT|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_SHIFT
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_WIDTH|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1_WIDTH
DECL|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1|macro|XCVR_RSSI_CTRL_1_RSSI_ED_THRESH1
DECL|XCVR_RSSI_CTRL_1_RSSI_OUT_MASK|macro|XCVR_RSSI_CTRL_1_RSSI_OUT_MASK
DECL|XCVR_RSSI_CTRL_1_RSSI_OUT_SHIFT|macro|XCVR_RSSI_CTRL_1_RSSI_OUT_SHIFT
DECL|XCVR_RSSI_CTRL_1_RSSI_OUT_WIDTH|macro|XCVR_RSSI_CTRL_1_RSSI_OUT_WIDTH
DECL|XCVR_RSSI_CTRL_1_RSSI_OUT|macro|XCVR_RSSI_CTRL_1_RSSI_OUT
DECL|XCVR_RSSI_CTRL_1|macro|XCVR_RSSI_CTRL_1
DECL|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN_MASK|macro|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN_MASK
DECL|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN_SHIFT|macro|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN_SHIFT
DECL|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN_WIDTH|macro|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN_WIDTH
DECL|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN|macro|XCVR_RX_ANA_CTRL_IQMC_DC_GAIN_ADJ_EN
DECL|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1_MASK|macro|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1_MASK
DECL|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1_SHIFT|macro|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1_SHIFT
DECL|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1_WIDTH|macro|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1_WIDTH
DECL|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1|macro|XCVR_RX_ANA_CTRL_LNM_SPARE_3_2_1
DECL|XCVR_RX_ANA_CTRL_REG|macro|XCVR_RX_ANA_CTRL_REG
DECL|XCVR_RX_ANA_CTRL_RX_ATST_SEL_MASK|macro|XCVR_RX_ANA_CTRL_RX_ATST_SEL_MASK
DECL|XCVR_RX_ANA_CTRL_RX_ATST_SEL_SHIFT|macro|XCVR_RX_ANA_CTRL_RX_ATST_SEL_SHIFT
DECL|XCVR_RX_ANA_CTRL_RX_ATST_SEL_WIDTH|macro|XCVR_RX_ANA_CTRL_RX_ATST_SEL_WIDTH
DECL|XCVR_RX_ANA_CTRL_RX_ATST_SEL|macro|XCVR_RX_ANA_CTRL_RX_ATST_SEL
DECL|XCVR_RX_ANA_CTRL|macro|XCVR_RX_ANA_CTRL
DECL|XCVR_RX_CHF_COEF0|macro|XCVR_RX_CHF_COEF0
DECL|XCVR_RX_CHF_COEF1|macro|XCVR_RX_CHF_COEF1
DECL|XCVR_RX_CHF_COEF2|macro|XCVR_RX_CHF_COEF2
DECL|XCVR_RX_CHF_COEF3|macro|XCVR_RX_CHF_COEF3
DECL|XCVR_RX_CHF_COEF4|macro|XCVR_RX_CHF_COEF4
DECL|XCVR_RX_CHF_COEF5|macro|XCVR_RX_CHF_COEF5
DECL|XCVR_RX_CHF_COEF6|macro|XCVR_RX_CHF_COEF6
DECL|XCVR_RX_CHF_COEF7|macro|XCVR_RX_CHF_COEF7
DECL|XCVR_RX_CHF_COEF_COUNT|macro|XCVR_RX_CHF_COEF_COUNT
DECL|XCVR_RX_CHF_COEF_REG|macro|XCVR_RX_CHF_COEF_REG
DECL|XCVR_RX_CHF_COEF_RX_CH_FILT_HX_MASK|macro|XCVR_RX_CHF_COEF_RX_CH_FILT_HX_MASK
DECL|XCVR_RX_CHF_COEF_RX_CH_FILT_HX_SHIFT|macro|XCVR_RX_CHF_COEF_RX_CH_FILT_HX_SHIFT
DECL|XCVR_RX_CHF_COEF_RX_CH_FILT_HX_WIDTH|macro|XCVR_RX_CHF_COEF_RX_CH_FILT_HX_WIDTH
DECL|XCVR_RX_CHF_COEF_RX_CH_FILT_HX|macro|XCVR_RX_CHF_COEF_RX_CH_FILT_HX
DECL|XCVR_RX_CHF_COEF|macro|XCVR_RX_CHF_COEF
DECL|XCVR_RX_DIG_CTRL_REG|macro|XCVR_RX_DIG_CTRL_REG
DECL|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE_MASK|macro|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE_MASK
DECL|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE|macro|XCVR_RX_DIG_CTRL_RX_ADC_NEGEDGE
DECL|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN|macro|XCVR_RX_DIG_CTRL_RX_ADC_RAW_EN
DECL|XCVR_RX_DIG_CTRL_RX_AGC_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_AGC_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_AGC_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_AGC_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_AGC_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_AGC_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_AGC_EN|macro|XCVR_RX_DIG_CTRL_RX_AGC_EN
DECL|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS_MASK|macro|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS_MASK
DECL|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS|macro|XCVR_RX_DIG_CTRL_RX_CH_FILT_BYPASS
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN|macro|XCVR_RX_DIG_CTRL_RX_DCOC_CAL_EN
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_DCOC_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_DCOC_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_DCOC_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_DCOC_EN|macro|XCVR_RX_DIG_CTRL_RX_DCOC_EN
DECL|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR_MASK|macro|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR_MASK
DECL|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR|macro|XCVR_RX_DIG_CTRL_RX_DEC_FILT_OSR
DECL|XCVR_RX_DIG_CTRL_RX_INTERP_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_INTERP_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_INTERP_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_INTERP_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_INTERP_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_INTERP_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_INTERP_EN|macro|XCVR_RX_DIG_CTRL_RX_INTERP_EN
DECL|XCVR_RX_DIG_CTRL_RX_IQ_SWAP_MASK|macro|XCVR_RX_DIG_CTRL_RX_IQ_SWAP_MASK
DECL|XCVR_RX_DIG_CTRL_RX_IQ_SWAP_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_IQ_SWAP_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_IQ_SWAP_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_IQ_SWAP_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_IQ_SWAP|macro|XCVR_RX_DIG_CTRL_RX_IQ_SWAP
DECL|XCVR_RX_DIG_CTRL_RX_NORM_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_NORM_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_NORM_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_NORM_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_NORM_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_NORM_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_NORM_EN|macro|XCVR_RX_DIG_CTRL_RX_NORM_EN
DECL|XCVR_RX_DIG_CTRL_RX_RSSI_EN_MASK|macro|XCVR_RX_DIG_CTRL_RX_RSSI_EN_MASK
DECL|XCVR_RX_DIG_CTRL_RX_RSSI_EN_SHIFT|macro|XCVR_RX_DIG_CTRL_RX_RSSI_EN_SHIFT
DECL|XCVR_RX_DIG_CTRL_RX_RSSI_EN_WIDTH|macro|XCVR_RX_DIG_CTRL_RX_RSSI_EN_WIDTH
DECL|XCVR_RX_DIG_CTRL_RX_RSSI_EN|macro|XCVR_RX_DIG_CTRL_RX_RSSI_EN
DECL|XCVR_RX_DIG_CTRL|macro|XCVR_RX_DIG_CTRL
DECL|XCVR_SNF_THR_REG|macro|XCVR_SNF_THR_REG
DECL|XCVR_SNF_THR_SNF_THR_MASK|macro|XCVR_SNF_THR_SNF_THR_MASK
DECL|XCVR_SNF_THR_SNF_THR_SHIFT|macro|XCVR_SNF_THR_SNF_THR_SHIFT
DECL|XCVR_SNF_THR_SNF_THR_WIDTH|macro|XCVR_SNF_THR_SNF_THR_WIDTH
DECL|XCVR_SNF_THR_SNF_THR|macro|XCVR_SNF_THR_SNF_THR
DECL|XCVR_SNF_THR|macro|XCVR_SNF_THR
DECL|XCVR_SOFT_RESET_REG|macro|XCVR_SOFT_RESET_REG
DECL|XCVR_SOFT_RESET|macro|XCVR_SOFT_RESET
DECL|XCVR_STATUS_BTLE_SYSCLK_REQ_MASK|macro|XCVR_STATUS_BTLE_SYSCLK_REQ_MASK
DECL|XCVR_STATUS_BTLE_SYSCLK_REQ_SHIFT|macro|XCVR_STATUS_BTLE_SYSCLK_REQ_SHIFT
DECL|XCVR_STATUS_BTLE_SYSCLK_REQ_WIDTH|macro|XCVR_STATUS_BTLE_SYSCLK_REQ_WIDTH
DECL|XCVR_STATUS_BTLE_SYSCLK_REQ|macro|XCVR_STATUS_BTLE_SYSCLK_REQ
DECL|XCVR_STATUS_PLL_SEQ_STATE_MASK|macro|XCVR_STATUS_PLL_SEQ_STATE_MASK
DECL|XCVR_STATUS_PLL_SEQ_STATE_SHIFT|macro|XCVR_STATUS_PLL_SEQ_STATE_SHIFT
DECL|XCVR_STATUS_PLL_SEQ_STATE_WIDTH|macro|XCVR_STATUS_PLL_SEQ_STATE_WIDTH
DECL|XCVR_STATUS_PLL_SEQ_STATE|macro|XCVR_STATUS_PLL_SEQ_STATE
DECL|XCVR_STATUS_REG|macro|XCVR_STATUS_REG
DECL|XCVR_STATUS_RIF_LL_ACTIVE_MASK|macro|XCVR_STATUS_RIF_LL_ACTIVE_MASK
DECL|XCVR_STATUS_RIF_LL_ACTIVE_SHIFT|macro|XCVR_STATUS_RIF_LL_ACTIVE_SHIFT
DECL|XCVR_STATUS_RIF_LL_ACTIVE_WIDTH|macro|XCVR_STATUS_RIF_LL_ACTIVE_WIDTH
DECL|XCVR_STATUS_RIF_LL_ACTIVE|macro|XCVR_STATUS_RIF_LL_ACTIVE
DECL|XCVR_STATUS_RX_MODE_MASK|macro|XCVR_STATUS_RX_MODE_MASK
DECL|XCVR_STATUS_RX_MODE_SHIFT|macro|XCVR_STATUS_RX_MODE_SHIFT
DECL|XCVR_STATUS_RX_MODE_WIDTH|macro|XCVR_STATUS_RX_MODE_WIDTH
DECL|XCVR_STATUS_RX_MODE|macro|XCVR_STATUS_RX_MODE
DECL|XCVR_STATUS_SOC_USING_RF_OSC_CLK_MASK|macro|XCVR_STATUS_SOC_USING_RF_OSC_CLK_MASK
DECL|XCVR_STATUS_SOC_USING_RF_OSC_CLK_SHIFT|macro|XCVR_STATUS_SOC_USING_RF_OSC_CLK_SHIFT
DECL|XCVR_STATUS_SOC_USING_RF_OSC_CLK_WIDTH|macro|XCVR_STATUS_SOC_USING_RF_OSC_CLK_WIDTH
DECL|XCVR_STATUS_SOC_USING_RF_OSC_CLK|macro|XCVR_STATUS_SOC_USING_RF_OSC_CLK
DECL|XCVR_STATUS_TSM_COUNT_MASK|macro|XCVR_STATUS_TSM_COUNT_MASK
DECL|XCVR_STATUS_TSM_COUNT_SHIFT|macro|XCVR_STATUS_TSM_COUNT_SHIFT
DECL|XCVR_STATUS_TSM_COUNT_WIDTH|macro|XCVR_STATUS_TSM_COUNT_WIDTH
DECL|XCVR_STATUS_TSM_COUNT|macro|XCVR_STATUS_TSM_COUNT
DECL|XCVR_STATUS_TX_MODE_MASK|macro|XCVR_STATUS_TX_MODE_MASK
DECL|XCVR_STATUS_TX_MODE_SHIFT|macro|XCVR_STATUS_TX_MODE_SHIFT
DECL|XCVR_STATUS_TX_MODE_WIDTH|macro|XCVR_STATUS_TX_MODE_WIDTH
DECL|XCVR_STATUS_TX_MODE|macro|XCVR_STATUS_TX_MODE
DECL|XCVR_STATUS_XTAL_READY_MASK|macro|XCVR_STATUS_XTAL_READY_MASK
DECL|XCVR_STATUS_XTAL_READY_SHIFT|macro|XCVR_STATUS_XTAL_READY_SHIFT
DECL|XCVR_STATUS_XTAL_READY_WIDTH|macro|XCVR_STATUS_XTAL_READY_WIDTH
DECL|XCVR_STATUS_XTAL_READY|macro|XCVR_STATUS_XTAL_READY
DECL|XCVR_STATUS|macro|XCVR_STATUS
DECL|XCVR_SYNC_CTRL_REG|macro|XCVR_SYNC_CTRL_REG
DECL|XCVR_SYNC_CTRL_SYNC_PER_MASK|macro|XCVR_SYNC_CTRL_SYNC_PER_MASK
DECL|XCVR_SYNC_CTRL_SYNC_PER_SHIFT|macro|XCVR_SYNC_CTRL_SYNC_PER_SHIFT
DECL|XCVR_SYNC_CTRL_SYNC_PER_WIDTH|macro|XCVR_SYNC_CTRL_SYNC_PER_WIDTH
DECL|XCVR_SYNC_CTRL_SYNC_PER|macro|XCVR_SYNC_CTRL_SYNC_PER
DECL|XCVR_SYNC_CTRL_TRACK_ENABLE_MASK|macro|XCVR_SYNC_CTRL_TRACK_ENABLE_MASK
DECL|XCVR_SYNC_CTRL_TRACK_ENABLE_SHIFT|macro|XCVR_SYNC_CTRL_TRACK_ENABLE_SHIFT
DECL|XCVR_SYNC_CTRL_TRACK_ENABLE_WIDTH|macro|XCVR_SYNC_CTRL_TRACK_ENABLE_WIDTH
DECL|XCVR_SYNC_CTRL_TRACK_ENABLE|macro|XCVR_SYNC_CTRL_TRACK_ENABLE
DECL|XCVR_SYNC_CTRL|macro|XCVR_SYNC_CTRL
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_REG|macro|XCVR_TCA_AGC_LIN_VAL_2_0_REG
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0_MASK|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_0
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1_MASK|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_1
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2_MASK|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2|macro|XCVR_TCA_AGC_LIN_VAL_2_0_TCA_AGC_LIN_VAL_2
DECL|XCVR_TCA_AGC_LIN_VAL_2_0|macro|XCVR_TCA_AGC_LIN_VAL_2_0
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_REG|macro|XCVR_TCA_AGC_LIN_VAL_5_3_REG
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3_MASK|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_3
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4_MASK|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_4
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5_MASK|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5|macro|XCVR_TCA_AGC_LIN_VAL_5_3_TCA_AGC_LIN_VAL_5
DECL|XCVR_TCA_AGC_LIN_VAL_5_3|macro|XCVR_TCA_AGC_LIN_VAL_5_3
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_REG|macro|XCVR_TCA_AGC_LIN_VAL_8_6_REG
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6_MASK|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_6
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7_MASK|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_7
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8_MASK|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8_MASK
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8_SHIFT|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8_SHIFT
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8_WIDTH|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8_WIDTH
DECL|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8|macro|XCVR_TCA_AGC_LIN_VAL_8_6_TCA_AGC_LIN_VAL_8
DECL|XCVR_TCA_AGC_LIN_VAL_8_6|macro|XCVR_TCA_AGC_LIN_VAL_8_6
DECL|XCVR_TCA_AGC_VAL_3_0_REG|macro|XCVR_TCA_AGC_VAL_3_0_REG
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0_MASK|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0_MASK
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0_SHIFT|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0_SHIFT
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0_WIDTH|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0_WIDTH
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_0
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1_MASK|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1_MASK
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1_SHIFT|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1_SHIFT
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1_WIDTH|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1_WIDTH
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_1
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2_MASK|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2_MASK
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2_SHIFT|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2_SHIFT
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2_WIDTH|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2_WIDTH
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_2
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3_MASK|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3_MASK
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3_SHIFT|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3_SHIFT
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3_WIDTH|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3_WIDTH
DECL|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3|macro|XCVR_TCA_AGC_VAL_3_0_TCA_AGC_VAL_3
DECL|XCVR_TCA_AGC_VAL_3_0|macro|XCVR_TCA_AGC_VAL_3_0
DECL|XCVR_TCA_AGC_VAL_7_4_REG|macro|XCVR_TCA_AGC_VAL_7_4_REG
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4_MASK|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4_MASK
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4_SHIFT|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4_SHIFT
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4_WIDTH|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4_WIDTH
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_4
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5_MASK|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5_MASK
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5_SHIFT|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5_SHIFT
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5_WIDTH|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5_WIDTH
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_5
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6_MASK|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6_MASK
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6_SHIFT|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6_SHIFT
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6_WIDTH|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6_WIDTH
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_6
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7_MASK|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7_MASK
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7_SHIFT|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7_SHIFT
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7_WIDTH|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7_WIDTH
DECL|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7|macro|XCVR_TCA_AGC_VAL_7_4_TCA_AGC_VAL_7
DECL|XCVR_TCA_AGC_VAL_7_4|macro|XCVR_TCA_AGC_VAL_7_4
DECL|XCVR_TCA_AGC_VAL_8_REG|macro|XCVR_TCA_AGC_VAL_8_REG
DECL|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8_MASK|macro|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8_MASK
DECL|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8_SHIFT|macro|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8_SHIFT
DECL|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8_WIDTH|macro|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8_WIDTH
DECL|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8|macro|XCVR_TCA_AGC_VAL_8_TCA_AGC_VAL_8
DECL|XCVR_TCA_AGC_VAL_8|macro|XCVR_TCA_AGC_VAL_8
DECL|XCVR_TCA_CTRL_REG|macro|XCVR_TCA_CTRL_REG
DECL|XCVR_TCA_CTRL_TCA_BIAS_CURR_MASK|macro|XCVR_TCA_CTRL_TCA_BIAS_CURR_MASK
DECL|XCVR_TCA_CTRL_TCA_BIAS_CURR_SHIFT|macro|XCVR_TCA_CTRL_TCA_BIAS_CURR_SHIFT
DECL|XCVR_TCA_CTRL_TCA_BIAS_CURR_WIDTH|macro|XCVR_TCA_CTRL_TCA_BIAS_CURR_WIDTH
DECL|XCVR_TCA_CTRL_TCA_BIAS_CURR|macro|XCVR_TCA_CTRL_TCA_BIAS_CURR
DECL|XCVR_TCA_CTRL_TCA_LOW_PWR_ON_MASK|macro|XCVR_TCA_CTRL_TCA_LOW_PWR_ON_MASK
DECL|XCVR_TCA_CTRL_TCA_LOW_PWR_ON_SHIFT|macro|XCVR_TCA_CTRL_TCA_LOW_PWR_ON_SHIFT
DECL|XCVR_TCA_CTRL_TCA_LOW_PWR_ON_WIDTH|macro|XCVR_TCA_CTRL_TCA_LOW_PWR_ON_WIDTH
DECL|XCVR_TCA_CTRL_TCA_LOW_PWR_ON|macro|XCVR_TCA_CTRL_TCA_LOW_PWR_ON
DECL|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL_MASK|macro|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL_MASK
DECL|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL_SHIFT|macro|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL_SHIFT
DECL|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL_WIDTH|macro|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL_WIDTH
DECL|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL|macro|XCVR_TCA_CTRL_TCA_TX_REG_ATST_SEL
DECL|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON_MASK|macro|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON_MASK
DECL|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON_SHIFT|macro|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON_SHIFT
DECL|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON_WIDTH|macro|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON_WIDTH
DECL|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON|macro|XCVR_TCA_CTRL_TCA_TX_REG_BYPASS_ON
DECL|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY_MASK|macro|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY_MASK
DECL|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY_SHIFT|macro|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY_SHIFT
DECL|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY_WIDTH|macro|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY_WIDTH
DECL|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY|macro|XCVR_TCA_CTRL_TCA_TX_REG_SUPPLY
DECL|XCVR_TCA_CTRL|macro|XCVR_TCA_CTRL
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE_MASK|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE_MASK
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE_SHIFT|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE_SHIFT
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE_WIDTH|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE_WIDTH
DECL|XCVR_TSM_CTRL_ABORT_ON_CTUNE|macro|XCVR_TSM_CTRL_ABORT_ON_CTUNE
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_MASK|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_MASK
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_SHIFT|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_SHIFT
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_WIDTH|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP_WIDTH
DECL|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP|macro|XCVR_TSM_CTRL_ABORT_ON_CYCLE_SLIP
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_MASK|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_MASK
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_SHIFT|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_SHIFT
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_WIDTH|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG_WIDTH
DECL|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG|macro|XCVR_TSM_CTRL_ABORT_ON_FREQ_TARG
DECL|XCVR_TSM_CTRL_BKPT_MASK|macro|XCVR_TSM_CTRL_BKPT_MASK
DECL|XCVR_TSM_CTRL_BKPT_SHIFT|macro|XCVR_TSM_CTRL_BKPT_SHIFT
DECL|XCVR_TSM_CTRL_BKPT_WIDTH|macro|XCVR_TSM_CTRL_BKPT_WIDTH
DECL|XCVR_TSM_CTRL_BKPT|macro|XCVR_TSM_CTRL_BKPT
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN_MASK|macro|XCVR_TSM_CTRL_DATA_PADDING_EN_MASK
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN_SHIFT|macro|XCVR_TSM_CTRL_DATA_PADDING_EN_SHIFT
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN_WIDTH|macro|XCVR_TSM_CTRL_DATA_PADDING_EN_WIDTH
DECL|XCVR_TSM_CTRL_DATA_PADDING_EN|macro|XCVR_TSM_CTRL_DATA_PADDING_EN
DECL|XCVR_TSM_CTRL_FORCE_RX_EN_MASK|macro|XCVR_TSM_CTRL_FORCE_RX_EN_MASK
DECL|XCVR_TSM_CTRL_FORCE_RX_EN_SHIFT|macro|XCVR_TSM_CTRL_FORCE_RX_EN_SHIFT
DECL|XCVR_TSM_CTRL_FORCE_RX_EN_WIDTH|macro|XCVR_TSM_CTRL_FORCE_RX_EN_WIDTH
DECL|XCVR_TSM_CTRL_FORCE_RX_EN|macro|XCVR_TSM_CTRL_FORCE_RX_EN
DECL|XCVR_TSM_CTRL_FORCE_TX_EN_MASK|macro|XCVR_TSM_CTRL_FORCE_TX_EN_MASK
DECL|XCVR_TSM_CTRL_FORCE_TX_EN_SHIFT|macro|XCVR_TSM_CTRL_FORCE_TX_EN_SHIFT
DECL|XCVR_TSM_CTRL_FORCE_TX_EN_WIDTH|macro|XCVR_TSM_CTRL_FORCE_TX_EN_WIDTH
DECL|XCVR_TSM_CTRL_FORCE_TX_EN|macro|XCVR_TSM_CTRL_FORCE_TX_EN
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL_MASK|macro|XCVR_TSM_CTRL_PA_RAMP_SEL_MASK
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL_SHIFT|macro|XCVR_TSM_CTRL_PA_RAMP_SEL_SHIFT
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL_WIDTH|macro|XCVR_TSM_CTRL_PA_RAMP_SEL_WIDTH
DECL|XCVR_TSM_CTRL_PA_RAMP_SEL|macro|XCVR_TSM_CTRL_PA_RAMP_SEL
DECL|XCVR_TSM_CTRL_REG|macro|XCVR_TSM_CTRL_REG
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS_MASK|macro|XCVR_TSM_CTRL_RX_ABORT_DIS_MASK
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS_SHIFT|macro|XCVR_TSM_CTRL_RX_ABORT_DIS_SHIFT
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS_WIDTH|macro|XCVR_TSM_CTRL_RX_ABORT_DIS_WIDTH
DECL|XCVR_TSM_CTRL_RX_ABORT_DIS|macro|XCVR_TSM_CTRL_RX_ABORT_DIS
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS_MASK|macro|XCVR_TSM_CTRL_TX_ABORT_DIS_MASK
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS_SHIFT|macro|XCVR_TSM_CTRL_TX_ABORT_DIS_SHIFT
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS_WIDTH|macro|XCVR_TSM_CTRL_TX_ABORT_DIS_WIDTH
DECL|XCVR_TSM_CTRL_TX_ABORT_DIS|macro|XCVR_TSM_CTRL_TX_ABORT_DIS
DECL|XCVR_TSM_CTRL|macro|XCVR_TSM_CTRL
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD|macro|XCVR_TSM_OVRD0_ADC_ANA_REG_EN_OVRD
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD|macro|XCVR_TSM_OVRD0_ADC_DIG_REG_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_CYCLE_SLIP_LD_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_LDV_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_PA_BUF_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_REG_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_RX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_VCO_AUTOTUNE_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_RX_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_VCO_BUF_TX_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_VCO_EN_OVRD
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD|macro|XCVR_TSM_OVRD0_PLL_VCO_REG_EN_OVRD
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD|macro|XCVR_TSM_OVRD0_QGEN_REG_EN_OVRD
DECL|XCVR_TSM_OVRD0_REG|macro|XCVR_TSM_OVRD0_REG
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD|macro|XCVR_TSM_OVRD0_TCA_TX_REG_EN_OVRD
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD|macro|XCVR_TSM_OVRD0_XTAL_ADC_REF_CLK_EN_OVRD
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD|macro|XCVR_TSM_OVRD0_XTAL_PLL_REF_CLK_EN_OVRD
DECL|XCVR_TSM_OVRD0|macro|XCVR_TSM_OVRD0
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_BIAS_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_CLK_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_DAC1_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_DAC2_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_I_ADC_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_Q_ADC_EN_OVRD
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD|macro|XCVR_TSM_OVRD1_ADC_RST_EN_OVRD
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_BBF_I_EN_OVRD|macro|XCVR_TSM_OVRD1_BBF_I_EN_OVRD
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD|macro|XCVR_TSM_OVRD1_BBF_PDET_EN_OVRD
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD|macro|XCVR_TSM_OVRD1_BBF_Q_EN_OVRD
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD|macro|XCVR_TSM_OVRD1_PLL_FILTER_CHARGE_EN_OVRD
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD|macro|XCVR_TSM_OVRD1_PLL_PHDET_EN_OVRD
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD|macro|XCVR_TSM_OVRD1_PLL_TX_LDV_RIPPLE_MUX_EN_OVRD
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_QGEN25_EN_OVRD|macro|XCVR_TSM_OVRD1_QGEN25_EN_OVRD
DECL|XCVR_TSM_OVRD1_REG|macro|XCVR_TSM_OVRD1_REG
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_EN|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD1_TX_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD1_TX_EN_OVRD|macro|XCVR_TSM_OVRD1_TX_EN_OVRD
DECL|XCVR_TSM_OVRD1|macro|XCVR_TSM_OVRD1
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD|macro|XCVR_TSM_OVRD2_BBF_DCOC_EN_OVRD
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_DCOC_EN_OVRD|macro|XCVR_TSM_OVRD2_DCOC_EN_OVRD
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_EN
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_MASK|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_MASK
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_DCOC_INIT_OVRD|macro|XCVR_TSM_OVRD2_DCOC_INIT_OVRD
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD|macro|XCVR_TSM_OVRD2_FREQ_TARG_LD_EN_OVRD
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD|macro|XCVR_TSM_OVRD2_PLL_DIG_EN_OVRD
DECL|XCVR_TSM_OVRD2_REG|macro|XCVR_TSM_OVRD2_REG
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD|macro|XCVR_TSM_OVRD2_RX_DIG_EN_OVRD
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_EN
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_MASK|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_MASK
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_RX_INIT_OVRD|macro|XCVR_TSM_OVRD2_RX_INIT_OVRD
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD|macro|XCVR_TSM_OVRD2_SAR_ADC_TRIG_EN_OVRD
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD|macro|XCVR_TSM_OVRD2_SIGMA_DELTA_EN_OVRD
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_TCA_EN_OVRD|macro|XCVR_TSM_OVRD2_TCA_EN_OVRD
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD|macro|XCVR_TSM_OVRD2_TX_DIG_EN_OVRD
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD|macro|XCVR_TSM_OVRD2_TZA_DCOC_EN_OVRD
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_I_EN_OVRD|macro|XCVR_TSM_OVRD2_TZA_I_EN_OVRD
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD|macro|XCVR_TSM_OVRD2_TZA_PDET_EN_OVRD
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD|macro|XCVR_TSM_OVRD2_TZA_Q_EN_OVRD
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_EN
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_MASK|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD|macro|XCVR_TSM_OVRD2_ZBDEM_RX_EN_OVRD
DECL|XCVR_TSM_OVRD2|macro|XCVR_TSM_OVRD2
DECL|XCVR_TSM_OVRD3_REG|macro|XCVR_TSM_OVRD3_REG
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_EN
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_MASK|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_MASK
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD_WIDTH|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD_WIDTH
DECL|XCVR_TSM_OVRD3_RX_MODE_OVRD|macro|XCVR_TSM_OVRD3_RX_MODE_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE0_EN_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE1_EN_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE2_EN_OVRD
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_EN
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_MASK|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_WIDTH|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD_WIDTH
DECL|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD|macro|XCVR_TSM_OVRD3_TSM_SPARE3_EN_OVRD
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_MASK|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_MASK
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_SHIFT|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_SHIFT
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_WIDTH|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN_WIDTH
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_EN
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_MASK|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_MASK
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_SHIFT|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_SHIFT
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD_WIDTH|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD_WIDTH
DECL|XCVR_TSM_OVRD3_TX_MODE_OVRD|macro|XCVR_TSM_OVRD3_TX_MODE_OVRD
DECL|XCVR_TSM_OVRD3|macro|XCVR_TSM_OVRD3
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_HI
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO|macro|XCVR_TSM_TIMING00_PLL_REG_EN_RX_LO
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_HI
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO|macro|XCVR_TSM_TIMING00_PLL_REG_EN_TX_LO
DECL|XCVR_TSM_TIMING00_REG|macro|XCVR_TSM_TIMING00_REG
DECL|XCVR_TSM_TIMING00|macro|XCVR_TSM_TIMING00
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_HI
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_RX_LO
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_HI
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO|macro|XCVR_TSM_TIMING01_PLL_VCO_REG_EN_TX_LO
DECL|XCVR_TSM_TIMING01_REG|macro|XCVR_TSM_TIMING01_REG
DECL|XCVR_TSM_TIMING01|macro|XCVR_TSM_TIMING01
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_HI
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_RX_LO
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_HI
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO|macro|XCVR_TSM_TIMING02_QGEN_REG_EN_TX_LO
DECL|XCVR_TSM_TIMING02_REG|macro|XCVR_TSM_TIMING02_REG
DECL|XCVR_TSM_TIMING02|macro|XCVR_TSM_TIMING02
DECL|XCVR_TSM_TIMING03_REG|macro|XCVR_TSM_TIMING03_REG
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_HI
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_RX_LO
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_HI
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO|macro|XCVR_TSM_TIMING03_TCA_TX_REG_EN_TX_LO
DECL|XCVR_TSM_TIMING03|macro|XCVR_TSM_TIMING03
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_HI
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO|macro|XCVR_TSM_TIMING04_ADC_REG_EN_RX_LO
DECL|XCVR_TSM_TIMING04_REG|macro|XCVR_TSM_TIMING04_REG
DECL|XCVR_TSM_TIMING04|macro|XCVR_TSM_TIMING04
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_HI
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_RX_LO
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_HI
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO|macro|XCVR_TSM_TIMING05_PLL_REF_CLK_EN_TX_LO
DECL|XCVR_TSM_TIMING05_REG|macro|XCVR_TSM_TIMING05_REG
DECL|XCVR_TSM_TIMING05|macro|XCVR_TSM_TIMING05
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_HI
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO|macro|XCVR_TSM_TIMING06_ADC_CLK_EN_RX_LO
DECL|XCVR_TSM_TIMING06_REG|macro|XCVR_TSM_TIMING06_REG
DECL|XCVR_TSM_TIMING06|macro|XCVR_TSM_TIMING06
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_HI
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_RX_LO
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_HI
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO|macro|XCVR_TSM_TIMING07_PLL_VCO_AUTOTUNE_EN_TX_LO
DECL|XCVR_TSM_TIMING07_REG|macro|XCVR_TSM_TIMING07_REG
DECL|XCVR_TSM_TIMING07|macro|XCVR_TSM_TIMING07
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_HI
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_RX_LO
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_HI
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO|macro|XCVR_TSM_TIMING08_PLL_CYCLE_SLIP_LD_EN_TX_LO
DECL|XCVR_TSM_TIMING08_REG|macro|XCVR_TSM_TIMING08_REG
DECL|XCVR_TSM_TIMING08|macro|XCVR_TSM_TIMING08
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_HI
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_RX_LO
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_HI
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO|macro|XCVR_TSM_TIMING09_PLL_VCO_EN_TX_LO
DECL|XCVR_TSM_TIMING09_REG|macro|XCVR_TSM_TIMING09_REG
DECL|XCVR_TSM_TIMING09|macro|XCVR_TSM_TIMING09
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_HI
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO|macro|XCVR_TSM_TIMING10_PLL_VCO_BUF_RX_EN_RX_LO
DECL|XCVR_TSM_TIMING10_REG|macro|XCVR_TSM_TIMING10_REG
DECL|XCVR_TSM_TIMING10|macro|XCVR_TSM_TIMING10
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_HI
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO|macro|XCVR_TSM_TIMING11_PLL_VCO_BUF_TX_EN_TX_LO
DECL|XCVR_TSM_TIMING11_REG|macro|XCVR_TSM_TIMING11_REG
DECL|XCVR_TSM_TIMING11|macro|XCVR_TSM_TIMING11
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_HI
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO|macro|XCVR_TSM_TIMING12_PLL_PA_BUF_EN_TX_LO
DECL|XCVR_TSM_TIMING12_REG|macro|XCVR_TSM_TIMING12_REG
DECL|XCVR_TSM_TIMING12|macro|XCVR_TSM_TIMING12
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_HI
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_RX_LO
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_HI
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO|macro|XCVR_TSM_TIMING13_PLL_LDV_EN_TX_LO
DECL|XCVR_TSM_TIMING13_REG|macro|XCVR_TSM_TIMING13_REG
DECL|XCVR_TSM_TIMING13|macro|XCVR_TSM_TIMING13
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_HI
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO|macro|XCVR_TSM_TIMING14_PLL_RX_LDV_RIPPLE_MUX_EN_RX_LO
DECL|XCVR_TSM_TIMING14_REG|macro|XCVR_TSM_TIMING14_REG
DECL|XCVR_TSM_TIMING14|macro|XCVR_TSM_TIMING14
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_HI
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO|macro|XCVR_TSM_TIMING15_PLL_TX_LDV_RIPPLE_MUX_EN_TX_LO
DECL|XCVR_TSM_TIMING15_REG|macro|XCVR_TSM_TIMING15_REG
DECL|XCVR_TSM_TIMING15|macro|XCVR_TSM_TIMING15
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_HI
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_RX_LO
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_HI
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO|macro|XCVR_TSM_TIMING16_PLL_FILTER_CHARGE_EN_TX_LO
DECL|XCVR_TSM_TIMING16_REG|macro|XCVR_TSM_TIMING16_REG
DECL|XCVR_TSM_TIMING16|macro|XCVR_TSM_TIMING16
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_HI
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_RX_LO
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_HI
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO|macro|XCVR_TSM_TIMING17_PLL_PHDET_EN_TX_LO
DECL|XCVR_TSM_TIMING17_REG|macro|XCVR_TSM_TIMING17_REG
DECL|XCVR_TSM_TIMING17|macro|XCVR_TSM_TIMING17
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_HI
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO|macro|XCVR_TSM_TIMING18_QGEN25_EN_RX_LO
DECL|XCVR_TSM_TIMING18_REG|macro|XCVR_TSM_TIMING18_REG
DECL|XCVR_TSM_TIMING18|macro|XCVR_TSM_TIMING18
DECL|XCVR_TSM_TIMING19_REG|macro|XCVR_TSM_TIMING19_REG
DECL|XCVR_TSM_TIMING19_TX_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING19_TX_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING19_TX_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING19_TX_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING19_TX_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING19_TX_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING19_TX_EN_TX_HI|macro|XCVR_TSM_TIMING19_TX_EN_TX_HI
DECL|XCVR_TSM_TIMING19_TX_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING19_TX_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING19_TX_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING19_TX_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING19_TX_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING19_TX_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING19_TX_EN_TX_LO|macro|XCVR_TSM_TIMING19_TX_EN_TX_LO
DECL|XCVR_TSM_TIMING19|macro|XCVR_TSM_TIMING19
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING20_ADC_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING20_ADC_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING20_ADC_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_HI|macro|XCVR_TSM_TIMING20_ADC_EN_RX_HI
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING20_ADC_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING20_ADC_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING20_ADC_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING20_ADC_EN_RX_LO|macro|XCVR_TSM_TIMING20_ADC_EN_RX_LO
DECL|XCVR_TSM_TIMING20_REG|macro|XCVR_TSM_TIMING20_REG
DECL|XCVR_TSM_TIMING20|macro|XCVR_TSM_TIMING20
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_HI
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO|macro|XCVR_TSM_TIMING21_ADC_I_Q_EN_RX_LO
DECL|XCVR_TSM_TIMING21_REG|macro|XCVR_TSM_TIMING21_REG
DECL|XCVR_TSM_TIMING21|macro|XCVR_TSM_TIMING21
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_HI
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO|macro|XCVR_TSM_TIMING22_ADC_DAC_EN_RX_LO
DECL|XCVR_TSM_TIMING22_REG|macro|XCVR_TSM_TIMING22_REG
DECL|XCVR_TSM_TIMING22|macro|XCVR_TSM_TIMING22
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_HI
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO|macro|XCVR_TSM_TIMING23_ADC_RST_EN_RX_LO
DECL|XCVR_TSM_TIMING23_REG|macro|XCVR_TSM_TIMING23_REG
DECL|XCVR_TSM_TIMING23|macro|XCVR_TSM_TIMING23
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING24_BBF_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING24_BBF_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING24_BBF_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_HI|macro|XCVR_TSM_TIMING24_BBF_EN_RX_HI
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING24_BBF_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING24_BBF_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING24_BBF_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING24_BBF_EN_RX_LO|macro|XCVR_TSM_TIMING24_BBF_EN_RX_LO
DECL|XCVR_TSM_TIMING24_REG|macro|XCVR_TSM_TIMING24_REG
DECL|XCVR_TSM_TIMING24|macro|XCVR_TSM_TIMING24
DECL|XCVR_TSM_TIMING25_REG|macro|XCVR_TSM_TIMING25_REG
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING25_TCA_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING25_TCA_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING25_TCA_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_HI|macro|XCVR_TSM_TIMING25_TCA_EN_RX_HI
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING25_TCA_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING25_TCA_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING25_TCA_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING25_TCA_EN_RX_LO|macro|XCVR_TSM_TIMING25_TCA_EN_RX_LO
DECL|XCVR_TSM_TIMING25|macro|XCVR_TSM_TIMING25
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_HI
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_RX_LO
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_HI
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO|macro|XCVR_TSM_TIMING26_PLL_DIG_EN_TX_LO
DECL|XCVR_TSM_TIMING26_REG|macro|XCVR_TSM_TIMING26_REG
DECL|XCVR_TSM_TIMING26|macro|XCVR_TSM_TIMING26
DECL|XCVR_TSM_TIMING27_REG|macro|XCVR_TSM_TIMING27_REG
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_HI
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO|macro|XCVR_TSM_TIMING27_TX_DIG_EN_TX_LO
DECL|XCVR_TSM_TIMING27|macro|XCVR_TSM_TIMING27
DECL|XCVR_TSM_TIMING28_REG|macro|XCVR_TSM_TIMING28_REG
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_HI
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO|macro|XCVR_TSM_TIMING28_RX_DIG_EN_RX_LO
DECL|XCVR_TSM_TIMING28|macro|XCVR_TSM_TIMING28
DECL|XCVR_TSM_TIMING29_REG|macro|XCVR_TSM_TIMING29_REG
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_HI_MASK|macro|XCVR_TSM_TIMING29_RX_INIT_RX_HI_MASK
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_HI_SHIFT|macro|XCVR_TSM_TIMING29_RX_INIT_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_HI_WIDTH|macro|XCVR_TSM_TIMING29_RX_INIT_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_HI|macro|XCVR_TSM_TIMING29_RX_INIT_RX_HI
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_LO_MASK|macro|XCVR_TSM_TIMING29_RX_INIT_RX_LO_MASK
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_LO_SHIFT|macro|XCVR_TSM_TIMING29_RX_INIT_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_LO_WIDTH|macro|XCVR_TSM_TIMING29_RX_INIT_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING29_RX_INIT_RX_LO|macro|XCVR_TSM_TIMING29_RX_INIT_RX_LO
DECL|XCVR_TSM_TIMING29|macro|XCVR_TSM_TIMING29
DECL|XCVR_TSM_TIMING30_REG|macro|XCVR_TSM_TIMING30_REG
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_HI
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_RX_LO
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_HI
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO|macro|XCVR_TSM_TIMING30_SIGMA_DELTA_EN_TX_LO
DECL|XCVR_TSM_TIMING30|macro|XCVR_TSM_TIMING30
DECL|XCVR_TSM_TIMING31_REG|macro|XCVR_TSM_TIMING31_REG
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_HI
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO|macro|XCVR_TSM_TIMING31_ZBDEM_RX_EN_RX_LO
DECL|XCVR_TSM_TIMING31|macro|XCVR_TSM_TIMING31
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_HI|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_HI
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING32_DCOC_EN_RX_LO|macro|XCVR_TSM_TIMING32_DCOC_EN_RX_LO
DECL|XCVR_TSM_TIMING32_REG|macro|XCVR_TSM_TIMING32_REG
DECL|XCVR_TSM_TIMING32|macro|XCVR_TSM_TIMING32
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI_MASK|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI_MASK
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI_SHIFT|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI_WIDTH|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_HI
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO_MASK|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO_MASK
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO_SHIFT|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO_WIDTH|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO|macro|XCVR_TSM_TIMING33_DCOC_INIT_RX_LO
DECL|XCVR_TSM_TIMING33_REG|macro|XCVR_TSM_TIMING33_REG
DECL|XCVR_TSM_TIMING33|macro|XCVR_TSM_TIMING33
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_HI
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_RX_LO
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_HI
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO|macro|XCVR_TSM_TIMING34_FREQ_TARG_LD_EN_TX_LO
DECL|XCVR_TSM_TIMING34_REG|macro|XCVR_TSM_TIMING34_REG
DECL|XCVR_TSM_TIMING34|macro|XCVR_TSM_TIMING34
DECL|XCVR_TSM_TIMING35_REG|macro|XCVR_TSM_TIMING35_REG
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING35_SAR_ADC_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING35|macro|XCVR_TSM_TIMING35
DECL|XCVR_TSM_TIMING36_REG|macro|XCVR_TSM_TIMING36_REG
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_HI
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_RX_LO
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_HI
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO|macro|XCVR_TSM_TIMING36_TSM_SPARE0_EN_TX_LO
DECL|XCVR_TSM_TIMING36|macro|XCVR_TSM_TIMING36
DECL|XCVR_TSM_TIMING37_REG|macro|XCVR_TSM_TIMING37_REG
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_HI
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_RX_LO
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_HI
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO|macro|XCVR_TSM_TIMING37_TSM_SPARE1_EN_TX_LO
DECL|XCVR_TSM_TIMING37|macro|XCVR_TSM_TIMING37
DECL|XCVR_TSM_TIMING38_REG|macro|XCVR_TSM_TIMING38_REG
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_HI
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_RX_LO
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_HI
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO|macro|XCVR_TSM_TIMING38_TSM_SPARE2_EN_TX_LO
DECL|XCVR_TSM_TIMING38|macro|XCVR_TSM_TIMING38
DECL|XCVR_TSM_TIMING39_REG|macro|XCVR_TSM_TIMING39_REG
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_HI
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_RX_LO
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_HI
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO|macro|XCVR_TSM_TIMING39_TSM_SPARE3_EN_TX_LO
DECL|XCVR_TSM_TIMING39|macro|XCVR_TSM_TIMING39
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING40_GPIO0_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING40_REG|macro|XCVR_TSM_TIMING40_REG
DECL|XCVR_TSM_TIMING40|macro|XCVR_TSM_TIMING40
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING41_GPIO1_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING41_REG|macro|XCVR_TSM_TIMING41_REG
DECL|XCVR_TSM_TIMING41|macro|XCVR_TSM_TIMING41
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING42_GPIO2_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING42_REG|macro|XCVR_TSM_TIMING42_REG
DECL|XCVR_TSM_TIMING42|macro|XCVR_TSM_TIMING42
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI_MASK|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI_MASK
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI_SHIFT|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI_SHIFT
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI_WIDTH|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI_WIDTH
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_HI
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO_MASK|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO_MASK
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO_SHIFT|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO_SHIFT
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO_WIDTH|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO_WIDTH
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_RX_LO
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI_MASK|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI_MASK
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI_SHIFT|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI_SHIFT
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI_WIDTH|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI_WIDTH
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_HI
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO_MASK|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO_MASK
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO_SHIFT|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO_SHIFT
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO_WIDTH|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO_WIDTH
DECL|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO|macro|XCVR_TSM_TIMING43_GPIO3_TRIG_EN_TX_LO
DECL|XCVR_TSM_TIMING43_REG|macro|XCVR_TSM_TIMING43_REG
DECL|XCVR_TSM_TIMING43|macro|XCVR_TSM_TIMING43
DECL|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST_MASK|macro|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST_MASK
DECL|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST_SHIFT|macro|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST_SHIFT
DECL|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST_WIDTH|macro|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST_WIDTH
DECL|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST|macro|XCVR_TX_ANA_CTRL_HPM_CAL_ADJUST
DECL|XCVR_TX_ANA_CTRL_REG|macro|XCVR_TX_ANA_CTRL_REG
DECL|XCVR_TX_ANA_CTRL|macro|XCVR_TX_ANA_CTRL
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0_MASK|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0_MASK
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0_SHIFT|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0_SHIFT
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0_WIDTH|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0_WIDTH
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_0
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1_MASK|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1_MASK
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1_SHIFT|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1_SHIFT
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1_WIDTH|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1_WIDTH
DECL|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1|macro|XCVR_TX_DATA_PAD_PAT_DATA_PADDING_PAT_1
DECL|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT_MASK|macro|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT_MASK
DECL|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT_SHIFT|macro|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT_SHIFT
DECL|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT_WIDTH|macro|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT_WIDTH
DECL|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT|macro|XCVR_TX_DATA_PAD_PAT_DFT_LFSR_OUT
DECL|XCVR_TX_DATA_PAD_PAT_LRM_MASK|macro|XCVR_TX_DATA_PAD_PAT_LRM_MASK
DECL|XCVR_TX_DATA_PAD_PAT_LRM_SHIFT|macro|XCVR_TX_DATA_PAD_PAT_LRM_SHIFT
DECL|XCVR_TX_DATA_PAD_PAT_LRM_WIDTH|macro|XCVR_TX_DATA_PAD_PAT_LRM_WIDTH
DECL|XCVR_TX_DATA_PAD_PAT_LRM|macro|XCVR_TX_DATA_PAD_PAT_LRM
DECL|XCVR_TX_DATA_PAD_PAT_REG|macro|XCVR_TX_DATA_PAD_PAT_REG
DECL|XCVR_TX_DATA_PAD_PAT|macro|XCVR_TX_DATA_PAD_PAT
DECL|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN_MASK|macro|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN_MASK
DECL|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN_SHIFT|macro|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN_SHIFT
DECL|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN_WIDTH|macro|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN_WIDTH
DECL|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN|macro|XCVR_TX_DFT_MOD_PAT_DFT_MOD_PATTERN
DECL|XCVR_TX_DFT_MOD_PAT_REG|macro|XCVR_TX_DFT_MOD_PAT_REG
DECL|XCVR_TX_DFT_MOD_PAT|macro|XCVR_TX_DFT_MOD_PAT
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0_MASK|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0_MASK
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0_SHIFT|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0_SHIFT
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0_WIDTH|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0_WIDTH
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_0
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1_MASK|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1_MASK
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1_SHIFT|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1_SHIFT
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1_WIDTH|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1_WIDTH
DECL|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1|macro|XCVR_TX_DFT_TONE_0_1_DFT_TONE_1
DECL|XCVR_TX_DFT_TONE_0_1_REG|macro|XCVR_TX_DFT_TONE_0_1_REG
DECL|XCVR_TX_DFT_TONE_0_1|macro|XCVR_TX_DFT_TONE_0_1
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2_MASK|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2_MASK
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2_SHIFT|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2_SHIFT
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2_WIDTH|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2_WIDTH
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_2
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3_MASK|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3_MASK
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3_SHIFT|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3_SHIFT
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3_WIDTH|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3_WIDTH
DECL|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3|macro|XCVR_TX_DFT_TONE_2_3_DFT_TONE_3
DECL|XCVR_TX_DFT_TONE_2_3_REG|macro|XCVR_TX_DFT_TONE_2_3_REG
DECL|XCVR_TX_DFT_TONE_2_3|macro|XCVR_TX_DFT_TONE_2_3
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_MASK|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_MASK
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_SHIFT|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_SHIFT
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_WIDTH|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL_WIDTH
DECL|XCVR_TX_DIG_CTRL_DFT_CLK_SEL|macro|XCVR_TX_DIG_CTRL_DFT_CLK_SEL
DECL|XCVR_TX_DIG_CTRL_DFT_EN_MASK|macro|XCVR_TX_DIG_CTRL_DFT_EN_MASK
DECL|XCVR_TX_DIG_CTRL_DFT_EN_SHIFT|macro|XCVR_TX_DIG_CTRL_DFT_EN_SHIFT
DECL|XCVR_TX_DIG_CTRL_DFT_EN_WIDTH|macro|XCVR_TX_DIG_CTRL_DFT_EN_WIDTH
DECL|XCVR_TX_DIG_CTRL_DFT_EN|macro|XCVR_TX_DIG_CTRL_DFT_EN
DECL|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN_MASK|macro|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN_MASK
DECL|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN_SHIFT|macro|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN_SHIFT
DECL|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN_WIDTH|macro|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN_WIDTH
DECL|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN|macro|XCVR_TX_DIG_CTRL_DFT_LFSR_LEN
DECL|XCVR_TX_DIG_CTRL_DFT_MODE_MASK|macro|XCVR_TX_DIG_CTRL_DFT_MODE_MASK
DECL|XCVR_TX_DIG_CTRL_DFT_MODE_SHIFT|macro|XCVR_TX_DIG_CTRL_DFT_MODE_SHIFT
DECL|XCVR_TX_DIG_CTRL_DFT_MODE_WIDTH|macro|XCVR_TX_DIG_CTRL_DFT_MODE_WIDTH
DECL|XCVR_TX_DIG_CTRL_DFT_MODE|macro|XCVR_TX_DIG_CTRL_DFT_MODE
DECL|XCVR_TX_DIG_CTRL_DP_SEL_MASK|macro|XCVR_TX_DIG_CTRL_DP_SEL_MASK
DECL|XCVR_TX_DIG_CTRL_DP_SEL_SHIFT|macro|XCVR_TX_DIG_CTRL_DP_SEL_SHIFT
DECL|XCVR_TX_DIG_CTRL_DP_SEL_WIDTH|macro|XCVR_TX_DIG_CTRL_DP_SEL_WIDTH
DECL|XCVR_TX_DIG_CTRL_DP_SEL|macro|XCVR_TX_DIG_CTRL_DP_SEL
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_MASK|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_MASK
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_SHIFT|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_SHIFT
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_WIDTH|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ_WIDTH
DECL|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ|macro|XCVR_TX_DIG_CTRL_FREQ_WORD_ADJ
DECL|XCVR_TX_DIG_CTRL_LFSR_EN_MASK|macro|XCVR_TX_DIG_CTRL_LFSR_EN_MASK
DECL|XCVR_TX_DIG_CTRL_LFSR_EN_SHIFT|macro|XCVR_TX_DIG_CTRL_LFSR_EN_SHIFT
DECL|XCVR_TX_DIG_CTRL_LFSR_EN_WIDTH|macro|XCVR_TX_DIG_CTRL_LFSR_EN_WIDTH
DECL|XCVR_TX_DIG_CTRL_LFSR_EN|macro|XCVR_TX_DIG_CTRL_LFSR_EN
DECL|XCVR_TX_DIG_CTRL_POL_MASK|macro|XCVR_TX_DIG_CTRL_POL_MASK
DECL|XCVR_TX_DIG_CTRL_POL_SHIFT|macro|XCVR_TX_DIG_CTRL_POL_SHIFT
DECL|XCVR_TX_DIG_CTRL_POL_WIDTH|macro|XCVR_TX_DIG_CTRL_POL_WIDTH
DECL|XCVR_TX_DIG_CTRL_POL|macro|XCVR_TX_DIG_CTRL_POL
DECL|XCVR_TX_DIG_CTRL_REG|macro|XCVR_TX_DIG_CTRL_REG
DECL|XCVR_TX_DIG_CTRL_TONE_SEL_MASK|macro|XCVR_TX_DIG_CTRL_TONE_SEL_MASK
DECL|XCVR_TX_DIG_CTRL_TONE_SEL_SHIFT|macro|XCVR_TX_DIG_CTRL_TONE_SEL_SHIFT
DECL|XCVR_TX_DIG_CTRL_TONE_SEL_WIDTH|macro|XCVR_TX_DIG_CTRL_TONE_SEL_WIDTH
DECL|XCVR_TX_DIG_CTRL_TONE_SEL|macro|XCVR_TX_DIG_CTRL_TONE_SEL
DECL|XCVR_TX_DIG_CTRL|macro|XCVR_TX_DIG_CTRL
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0_MASK|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0_MASK
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0_SHIFT|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0_SHIFT
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0_WIDTH|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0_WIDTH
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_0
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1_MASK|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1_MASK
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1_SHIFT|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1_SHIFT
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1_WIDTH|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1_WIDTH
DECL|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1|macro|XCVR_TX_FSK_MOD_SCALE_FSK_MODULATION_SCALE_1
DECL|XCVR_TX_FSK_MOD_SCALE_REG|macro|XCVR_TX_FSK_MOD_SCALE_REG
DECL|XCVR_TX_FSK_MOD_SCALE|macro|XCVR_TX_FSK_MOD_SCALE
DECL|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_MASK|macro|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_MASK
DECL|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_SHIFT|macro|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_SHIFT
DECL|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_WIDTH|macro|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1_WIDTH
DECL|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1|macro|XCVR_TX_GFSK_COEFF1_GFSK_FILTER_COEFF_MANUAL1
DECL|XCVR_TX_GFSK_COEFF1_REG|macro|XCVR_TX_GFSK_COEFF1_REG
DECL|XCVR_TX_GFSK_COEFF1|macro|XCVR_TX_GFSK_COEFF1
DECL|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_MASK|macro|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_MASK
DECL|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_SHIFT|macro|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_SHIFT
DECL|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_WIDTH|macro|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2_WIDTH
DECL|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2|macro|XCVR_TX_GFSK_COEFF2_GFSK_FILTER_COEFF_MANUAL2
DECL|XCVR_TX_GFSK_COEFF2_REG|macro|XCVR_TX_GFSK_COEFF2_REG
DECL|XCVR_TX_GFSK_COEFF2|macro|XCVR_TX_GFSK_COEFF2
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD_MASK|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD_MASK
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD_SHIFT|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD_SHIFT
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD_WIDTH|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD_WIDTH
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_FLD
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI_MASK|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI_MASK
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI_SHIFT|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI_SHIFT
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI_WIDTH|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI_WIDTH
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MI
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD_MASK|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD_MASK
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD_SHIFT|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD_SHIFT
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD_WIDTH|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD_WIDTH
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MLD
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_MASK|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_MASK
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_SHIFT|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_SHIFT
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_WIDTH|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL_WIDTH
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_MULTIPLY_TABLE_MANUAL
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE_MASK|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE_MASK
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE_SHIFT|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE_SHIFT
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE_WIDTH|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE_WIDTH
DECL|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE|macro|XCVR_TX_GFSK_MOD_CTRL_GFSK_SYMBOL_RATE
DECL|XCVR_TX_GFSK_MOD_CTRL_REG|macro|XCVR_TX_GFSK_MOD_CTRL_REG
DECL|XCVR_TX_GFSK_MOD_CTRL|macro|XCVR_TX_GFSK_MOD_CTRL
DECL|XCVR_TZA_CTRL_REG|macro|XCVR_TZA_CTRL_REG
DECL|XCVR_TZA_CTRL_TZA_CAP_TUNE_MASK|macro|XCVR_TZA_CTRL_TZA_CAP_TUNE_MASK
DECL|XCVR_TZA_CTRL_TZA_CAP_TUNE_SHIFT|macro|XCVR_TZA_CTRL_TZA_CAP_TUNE_SHIFT
DECL|XCVR_TZA_CTRL_TZA_CAP_TUNE_WIDTH|macro|XCVR_TZA_CTRL_TZA_CAP_TUNE_WIDTH
DECL|XCVR_TZA_CTRL_TZA_CAP_TUNE|macro|XCVR_TZA_CTRL_TZA_CAP_TUNE
DECL|XCVR_TZA_CTRL_TZA_CUR_CNTL_MASK|macro|XCVR_TZA_CTRL_TZA_CUR_CNTL_MASK
DECL|XCVR_TZA_CTRL_TZA_CUR_CNTL_SHIFT|macro|XCVR_TZA_CTRL_TZA_CUR_CNTL_SHIFT
DECL|XCVR_TZA_CTRL_TZA_CUR_CNTL_WIDTH|macro|XCVR_TZA_CTRL_TZA_CUR_CNTL_WIDTH
DECL|XCVR_TZA_CTRL_TZA_CUR_CNTL|macro|XCVR_TZA_CTRL_TZA_CUR_CNTL
DECL|XCVR_TZA_CTRL_TZA_DCOC_ON_MASK|macro|XCVR_TZA_CTRL_TZA_DCOC_ON_MASK
DECL|XCVR_TZA_CTRL_TZA_DCOC_ON_SHIFT|macro|XCVR_TZA_CTRL_TZA_DCOC_ON_SHIFT
DECL|XCVR_TZA_CTRL_TZA_DCOC_ON_WIDTH|macro|XCVR_TZA_CTRL_TZA_DCOC_ON_WIDTH
DECL|XCVR_TZA_CTRL_TZA_DCOC_ON|macro|XCVR_TZA_CTRL_TZA_DCOC_ON
DECL|XCVR_TZA_CTRL_TZA_GAIN_MASK|macro|XCVR_TZA_CTRL_TZA_GAIN_MASK
DECL|XCVR_TZA_CTRL_TZA_GAIN_SHIFT|macro|XCVR_TZA_CTRL_TZA_GAIN_SHIFT
DECL|XCVR_TZA_CTRL_TZA_GAIN_WIDTH|macro|XCVR_TZA_CTRL_TZA_GAIN_WIDTH
DECL|XCVR_TZA_CTRL_TZA_GAIN|macro|XCVR_TZA_CTRL_TZA_GAIN
DECL|XCVR_TZA_CTRL_TZA_SPARE_MASK|macro|XCVR_TZA_CTRL_TZA_SPARE_MASK
DECL|XCVR_TZA_CTRL_TZA_SPARE_SHIFT|macro|XCVR_TZA_CTRL_TZA_SPARE_SHIFT
DECL|XCVR_TZA_CTRL_TZA_SPARE_WIDTH|macro|XCVR_TZA_CTRL_TZA_SPARE_WIDTH
DECL|XCVR_TZA_CTRL_TZA_SPARE|macro|XCVR_TZA_CTRL_TZA_SPARE
DECL|XCVR_TZA_CTRL|macro|XCVR_TZA_CTRL
DECL|XCVR_Type|typedef|} XCVR_Type, *XCVR_MemMapPtr;
DECL|XCVR_XTAL_CTRL2_REG|macro|XCVR_XTAL_CTRL2_REG
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_ON_MASK|macro|XCVR_XTAL_CTRL2_XTAL_ATST_ON_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_ON_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_ATST_ON_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_ON_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_ATST_ON_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_ON|macro|XCVR_XTAL_CTRL2_XTAL_ATST_ON
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_SEL_MASK|macro|XCVR_XTAL_CTRL2_XTAL_ATST_SEL_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_SEL_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_ATST_SEL_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_SEL_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_ATST_SEL_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_ATST_SEL|macro|XCVR_XTAL_CTRL2_XTAL_ATST_SEL
DECL|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON_MASK|macro|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON|macro|XCVR_XTAL_CTRL2_XTAL_DIG_CLK_OUT_ON
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_MASK|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON_MASK|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_ON
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_ON_OVRD|macro|XCVR_XTAL_CTRL2_XTAL_ON_OVRD
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL_MASK|macro|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL|macro|XCVR_XTAL_CTRL2_XTAL_REG_ATST_SEL
DECL|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON_MASK|macro|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON|macro|XCVR_XTAL_CTRL2_XTAL_REG_BYPASS_ON
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_MASK|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON_MASK|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_ON
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD|macro|XCVR_XTAL_CTRL2_XTAL_REG_ON_OVRD
DECL|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY_MASK|macro|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY|macro|XCVR_XTAL_CTRL2_XTAL_REG_SUPPLY
DECL|XCVR_XTAL_CTRL2_XTAL_SPARE_MASK|macro|XCVR_XTAL_CTRL2_XTAL_SPARE_MASK
DECL|XCVR_XTAL_CTRL2_XTAL_SPARE_SHIFT|macro|XCVR_XTAL_CTRL2_XTAL_SPARE_SHIFT
DECL|XCVR_XTAL_CTRL2_XTAL_SPARE_WIDTH|macro|XCVR_XTAL_CTRL2_XTAL_SPARE_WIDTH
DECL|XCVR_XTAL_CTRL2_XTAL_SPARE|macro|XCVR_XTAL_CTRL2_XTAL_SPARE
DECL|XCVR_XTAL_CTRL2|macro|XCVR_XTAL_CTRL2
DECL|XCVR_XTAL_CTRL_REG|macro|XCVR_XTAL_CTRL_REG
DECL|XCVR_XTAL_CTRL_XTAL_ALC_ON_MASK|macro|XCVR_XTAL_CTRL_XTAL_ALC_ON_MASK
DECL|XCVR_XTAL_CTRL_XTAL_ALC_ON_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_ALC_ON_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_ALC_ON_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_ALC_ON_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_ALC_ON|macro|XCVR_XTAL_CTRL_XTAL_ALC_ON
DECL|XCVR_XTAL_CTRL_XTAL_ALC_START_512U_MASK|macro|XCVR_XTAL_CTRL_XTAL_ALC_START_512U_MASK
DECL|XCVR_XTAL_CTRL_XTAL_ALC_START_512U_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_ALC_START_512U_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_ALC_START_512U_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_ALC_START_512U_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_ALC_START_512U|macro|XCVR_XTAL_CTRL_XTAL_ALC_START_512U
DECL|XCVR_XTAL_CTRL_XTAL_BYPASS_MASK|macro|XCVR_XTAL_CTRL_XTAL_BYPASS_MASK
DECL|XCVR_XTAL_CTRL_XTAL_BYPASS_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_BYPASS_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_BYPASS_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_BYPASS_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_BYPASS|macro|XCVR_XTAL_CTRL_XTAL_BYPASS
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI_MASK|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI_MASK
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_HI
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO_MASK|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO_MASK
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO|macro|XCVR_XTAL_CTRL_XTAL_COMP_BIAS_LO
DECL|XCVR_XTAL_CTRL_XTAL_GM_MASK|macro|XCVR_XTAL_CTRL_XTAL_GM_MASK
DECL|XCVR_XTAL_CTRL_XTAL_GM_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_GM_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_GM_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_GM_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_GM|macro|XCVR_XTAL_CTRL_XTAL_GM
DECL|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL_MASK|macro|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL_MASK
DECL|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL|macro|XCVR_XTAL_CTRL_XTAL_READY_COUNT_SEL
DECL|XCVR_XTAL_CTRL_XTAL_READY_MASK|macro|XCVR_XTAL_CTRL_XTAL_READY_MASK
DECL|XCVR_XTAL_CTRL_XTAL_READY_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_READY_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_READY_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_READY_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_READY|macro|XCVR_XTAL_CTRL_XTAL_READY
DECL|XCVR_XTAL_CTRL_XTAL_TRIM_MASK|macro|XCVR_XTAL_CTRL_XTAL_TRIM_MASK
DECL|XCVR_XTAL_CTRL_XTAL_TRIM_SHIFT|macro|XCVR_XTAL_CTRL_XTAL_TRIM_SHIFT
DECL|XCVR_XTAL_CTRL_XTAL_TRIM_WIDTH|macro|XCVR_XTAL_CTRL_XTAL_TRIM_WIDTH
DECL|XCVR_XTAL_CTRL_XTAL_TRIM|macro|XCVR_XTAL_CTRL_XTAL_TRIM
DECL|XCVR_XTAL_CTRL|macro|XCVR_XTAL_CTRL
DECL|XCVR_ZBDEM_AFC_AFC_EN_MASK|macro|XCVR_ZBDEM_AFC_AFC_EN_MASK
DECL|XCVR_ZBDEM_AFC_AFC_EN_SHIFT|macro|XCVR_ZBDEM_AFC_AFC_EN_SHIFT
DECL|XCVR_ZBDEM_AFC_AFC_EN_WIDTH|macro|XCVR_ZBDEM_AFC_AFC_EN_WIDTH
DECL|XCVR_ZBDEM_AFC_AFC_EN|macro|XCVR_ZBDEM_AFC_AFC_EN
DECL|XCVR_ZBDEM_AFC_AFC_OUT_MASK|macro|XCVR_ZBDEM_AFC_AFC_OUT_MASK
DECL|XCVR_ZBDEM_AFC_AFC_OUT_SHIFT|macro|XCVR_ZBDEM_AFC_AFC_OUT_SHIFT
DECL|XCVR_ZBDEM_AFC_AFC_OUT_WIDTH|macro|XCVR_ZBDEM_AFC_AFC_OUT_WIDTH
DECL|XCVR_ZBDEM_AFC_AFC_OUT|macro|XCVR_ZBDEM_AFC_AFC_OUT
DECL|XCVR_ZBDEM_AFC_DCD_EN_MASK|macro|XCVR_ZBDEM_AFC_DCD_EN_MASK
DECL|XCVR_ZBDEM_AFC_DCD_EN_SHIFT|macro|XCVR_ZBDEM_AFC_DCD_EN_SHIFT
DECL|XCVR_ZBDEM_AFC_DCD_EN_WIDTH|macro|XCVR_ZBDEM_AFC_DCD_EN_WIDTH
DECL|XCVR_ZBDEM_AFC_DCD_EN|macro|XCVR_ZBDEM_AFC_DCD_EN
DECL|XCVR_ZBDEM_AFC_REG|macro|XCVR_ZBDEM_AFC_REG
DECL|XCVR_ZBDEM_AFC|macro|XCVR_ZBDEM_AFC
DECL|XCVR|macro|XCVR
DECL|XTAL_CTRL2|member|__IO uint32_t XTAL_CTRL2; /**< Crystal Oscillator Control Register 2, offset: 0x438 */
DECL|XTAL_CTRL|member|__IO uint32_t XTAL_CTRL; /**< Crystal Oscillator Control Register 1, offset: 0x434 */
DECL|ZBDEM_AFC|member|__IO uint32_t ZBDEM_AFC; /**< ZBDEM_AFC, offset: 0x3D8 */
DECL|ZLL_ACKDELAY_ACKDELAY_MASK|macro|ZLL_ACKDELAY_ACKDELAY_MASK
DECL|ZLL_ACKDELAY_ACKDELAY_SHIFT|macro|ZLL_ACKDELAY_ACKDELAY_SHIFT
DECL|ZLL_ACKDELAY_ACKDELAY_WIDTH|macro|ZLL_ACKDELAY_ACKDELAY_WIDTH
DECL|ZLL_ACKDELAY_ACKDELAY|macro|ZLL_ACKDELAY_ACKDELAY
DECL|ZLL_ACKDELAY_REG|macro|ZLL_ACKDELAY_REG
DECL|ZLL_ACKDELAY_TXDELAY_MASK|macro|ZLL_ACKDELAY_TXDELAY_MASK
DECL|ZLL_ACKDELAY_TXDELAY_SHIFT|macro|ZLL_ACKDELAY_TXDELAY_SHIFT
DECL|ZLL_ACKDELAY_TXDELAY_WIDTH|macro|ZLL_ACKDELAY_TXDELAY_WIDTH
DECL|ZLL_ACKDELAY_TXDELAY|macro|ZLL_ACKDELAY_TXDELAY
DECL|ZLL_ACKDELAY|macro|ZLL_ACKDELAY
DECL|ZLL_BASE_ADDRS|macro|ZLL_BASE_ADDRS
DECL|ZLL_BASE_PTRS|macro|ZLL_BASE_PTRS
DECL|ZLL_BASE_PTR|macro|ZLL_BASE_PTR
DECL|ZLL_BASE|macro|ZLL_BASE
DECL|ZLL_BSM_CTRL_BSM_EN_MASK|macro|ZLL_BSM_CTRL_BSM_EN_MASK
DECL|ZLL_BSM_CTRL_BSM_EN_SHIFT|macro|ZLL_BSM_CTRL_BSM_EN_SHIFT
DECL|ZLL_BSM_CTRL_BSM_EN_WIDTH|macro|ZLL_BSM_CTRL_BSM_EN_WIDTH
DECL|ZLL_BSM_CTRL_BSM_EN|macro|ZLL_BSM_CTRL_BSM_EN
DECL|ZLL_BSM_CTRL_REG|macro|ZLL_BSM_CTRL_REG
DECL|ZLL_BSM_CTRL|macro|ZLL_BSM_CTRL
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_MASK|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_MASK
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_SHIFT|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_SHIFT
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_WIDTH|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH_WIDTH
DECL|ZLL_CCA2_CTRL_CCA2_CORR_THRESH|macro|ZLL_CCA2_CTRL_CCA2_CORR_THRESH
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_MASK|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_MASK
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_SHIFT|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_SHIFT
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_WIDTH|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH_WIDTH
DECL|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH|macro|ZLL_CCA2_CTRL_CCA2_MIN_NUM_CORR_TH
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_MASK|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_MASK
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_SHIFT|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_SHIFT
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_WIDTH|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS_WIDTH
DECL|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS|macro|ZLL_CCA2_CTRL_CCA2_NUM_CORR_PEAKS
DECL|ZLL_CCA2_CTRL_REG|macro|ZLL_CCA2_CTRL_REG
DECL|ZLL_CCA2_CTRL|macro|ZLL_CCA2_CTRL
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH_MASK|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH_MASK
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH_SHIFT|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH_SHIFT
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH_WIDTH|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH_WIDTH
DECL|ZLL_CCA_LQI_CTRL_CCA1_THRESH|macro|ZLL_CCA_LQI_CTRL_CCA1_THRESH
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_MASK|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_MASK
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_SHIFT|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_SHIFT
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_WIDTH|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR_WIDTH
DECL|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR|macro|ZLL_CCA_LQI_CTRL_CCA3_AND_NOT_OR
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_MASK|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_MASK
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_SHIFT|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_SHIFT
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_WIDTH|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP_WIDTH
DECL|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP|macro|ZLL_CCA_LQI_CTRL_LQI_OFFSET_COMP
DECL|ZLL_CCA_LQI_CTRL_REG|macro|ZLL_CCA_LQI_CTRL_REG
DECL|ZLL_CCA_LQI_CTRL|macro|ZLL_CCA_LQI_CTRL
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_MASK|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_MASK
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_SHIFT|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_SHIFT
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_WIDTH|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0_WIDTH
DECL|ZLL_CHANNEL_NUM0_CHANNEL_NUM0|macro|ZLL_CHANNEL_NUM0_CHANNEL_NUM0
DECL|ZLL_CHANNEL_NUM0_REG|macro|ZLL_CHANNEL_NUM0_REG
DECL|ZLL_CHANNEL_NUM0|macro|ZLL_CHANNEL_NUM0
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_MASK|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_MASK
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_SHIFT|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_SHIFT
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_WIDTH|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1_WIDTH
DECL|ZLL_CHANNEL_NUM1_CHANNEL_NUM1|macro|ZLL_CHANNEL_NUM1_CHANNEL_NUM1
DECL|ZLL_CHANNEL_NUM1_REG|macro|ZLL_CHANNEL_NUM1_REG
DECL|ZLL_CHANNEL_NUM1|macro|ZLL_CHANNEL_NUM1
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_MASK|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_MASK
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_SHIFT|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_WIDTH|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK|macro|ZLL_DUAL_PAN_CTRL_ACTIVE_NETWORK
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_MASK|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_MASK
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_SHIFT|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_WIDTH|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK|macro|ZLL_DUAL_PAN_CTRL_CURRENT_NETWORK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_MASK|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_MASK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_SHIFT|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_WIDTH|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_AUTO
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_MASK|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_MASK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_SHIFT|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_WIDTH|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_DWELL
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_MASK|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_MASK
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_SHIFT|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_WIDTH|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN|macro|ZLL_DUAL_PAN_CTRL_DUAL_PAN_REMAIN
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_MASK|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_MASK
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_SHIFT|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_WIDTH|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_PANCORDNTR1|macro|ZLL_DUAL_PAN_CTRL_PANCORDNTR1
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_MASK|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_MASK
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_SHIFT|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_WIDTH|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN0
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_MASK|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_MASK
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_SHIFT|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_WIDTH|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1|macro|ZLL_DUAL_PAN_CTRL_RECD_ON_PAN1
DECL|ZLL_DUAL_PAN_CTRL_REG|macro|ZLL_DUAL_PAN_CTRL_REG
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_MASK|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_MASK
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_SHIFT|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_WIDTH|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_EN
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_MASK|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_MASK
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_SHIFT|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_SHIFT
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_WIDTH|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL_WIDTH
DECL|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL|macro|ZLL_DUAL_PAN_CTRL_ZB_DP_CHAN_OVRD_SEL
DECL|ZLL_DUAL_PAN_CTRL|macro|ZLL_DUAL_PAN_CTRL
DECL|ZLL_EVENT_TMR_EVENT_TMR_MASK|macro|ZLL_EVENT_TMR_EVENT_TMR_MASK
DECL|ZLL_EVENT_TMR_EVENT_TMR_SHIFT|macro|ZLL_EVENT_TMR_EVENT_TMR_SHIFT
DECL|ZLL_EVENT_TMR_EVENT_TMR_WIDTH|macro|ZLL_EVENT_TMR_EVENT_TMR_WIDTH
DECL|ZLL_EVENT_TMR_EVENT_TMR|macro|ZLL_EVENT_TMR_EVENT_TMR
DECL|ZLL_EVENT_TMR_REG|macro|ZLL_EVENT_TMR_REG
DECL|ZLL_EVENT_TMR|macro|ZLL_EVENT_TMR
DECL|ZLL_FAD_CTRL_ANTX_CTRLMODE_MASK|macro|ZLL_FAD_CTRL_ANTX_CTRLMODE_MASK
DECL|ZLL_FAD_CTRL_ANTX_CTRLMODE_SHIFT|macro|ZLL_FAD_CTRL_ANTX_CTRLMODE_SHIFT
DECL|ZLL_FAD_CTRL_ANTX_CTRLMODE_WIDTH|macro|ZLL_FAD_CTRL_ANTX_CTRLMODE_WIDTH
DECL|ZLL_FAD_CTRL_ANTX_CTRLMODE|macro|ZLL_FAD_CTRL_ANTX_CTRLMODE
DECL|ZLL_FAD_CTRL_ANTX_EN_MASK|macro|ZLL_FAD_CTRL_ANTX_EN_MASK
DECL|ZLL_FAD_CTRL_ANTX_EN_SHIFT|macro|ZLL_FAD_CTRL_ANTX_EN_SHIFT
DECL|ZLL_FAD_CTRL_ANTX_EN_WIDTH|macro|ZLL_FAD_CTRL_ANTX_EN_WIDTH
DECL|ZLL_FAD_CTRL_ANTX_EN|macro|ZLL_FAD_CTRL_ANTX_EN
DECL|ZLL_FAD_CTRL_ANTX_HZ_MASK|macro|ZLL_FAD_CTRL_ANTX_HZ_MASK
DECL|ZLL_FAD_CTRL_ANTX_HZ_SHIFT|macro|ZLL_FAD_CTRL_ANTX_HZ_SHIFT
DECL|ZLL_FAD_CTRL_ANTX_HZ_WIDTH|macro|ZLL_FAD_CTRL_ANTX_HZ_WIDTH
DECL|ZLL_FAD_CTRL_ANTX_HZ|macro|ZLL_FAD_CTRL_ANTX_HZ
DECL|ZLL_FAD_CTRL_ANTX_MASK|macro|ZLL_FAD_CTRL_ANTX_MASK
DECL|ZLL_FAD_CTRL_ANTX_POL_MASK|macro|ZLL_FAD_CTRL_ANTX_POL_MASK
DECL|ZLL_FAD_CTRL_ANTX_POL_SHIFT|macro|ZLL_FAD_CTRL_ANTX_POL_SHIFT
DECL|ZLL_FAD_CTRL_ANTX_POL_WIDTH|macro|ZLL_FAD_CTRL_ANTX_POL_WIDTH
DECL|ZLL_FAD_CTRL_ANTX_POL|macro|ZLL_FAD_CTRL_ANTX_POL
DECL|ZLL_FAD_CTRL_ANTX_SHIFT|macro|ZLL_FAD_CTRL_ANTX_SHIFT
DECL|ZLL_FAD_CTRL_ANTX_WIDTH|macro|ZLL_FAD_CTRL_ANTX_WIDTH
DECL|ZLL_FAD_CTRL_ANTX|macro|ZLL_FAD_CTRL_ANTX
DECL|ZLL_FAD_CTRL_FAD_EN_MASK|macro|ZLL_FAD_CTRL_FAD_EN_MASK
DECL|ZLL_FAD_CTRL_FAD_EN_SHIFT|macro|ZLL_FAD_CTRL_FAD_EN_SHIFT
DECL|ZLL_FAD_CTRL_FAD_EN_WIDTH|macro|ZLL_FAD_CTRL_FAD_EN_WIDTH
DECL|ZLL_FAD_CTRL_FAD_EN|macro|ZLL_FAD_CTRL_FAD_EN
DECL|ZLL_FAD_CTRL_FAD_NOT_GPIO_MASK|macro|ZLL_FAD_CTRL_FAD_NOT_GPIO_MASK
DECL|ZLL_FAD_CTRL_FAD_NOT_GPIO_SHIFT|macro|ZLL_FAD_CTRL_FAD_NOT_GPIO_SHIFT
DECL|ZLL_FAD_CTRL_FAD_NOT_GPIO_WIDTH|macro|ZLL_FAD_CTRL_FAD_NOT_GPIO_WIDTH
DECL|ZLL_FAD_CTRL_FAD_NOT_GPIO|macro|ZLL_FAD_CTRL_FAD_NOT_GPIO
DECL|ZLL_FAD_CTRL_REG|macro|ZLL_FAD_CTRL_REG
DECL|ZLL_FAD_CTRL|macro|ZLL_FAD_CTRL
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_MASK|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_MASK
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_SHIFT|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_SHIFT
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_WIDTH|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE_WIDTH
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_CODE
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_MASK|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_MASK
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_SHIFT|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_SHIFT
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_WIDTH|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL_WIDTH
DECL|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL|macro|ZLL_FILTERFAIL_CODE_FILTERFAIL_PAN_SEL
DECL|ZLL_FILTERFAIL_CODE_REG|macro|ZLL_FILTERFAIL_CODE_REG
DECL|ZLL_FILTERFAIL_CODE|macro|ZLL_FILTERFAIL_CODE
DECL|ZLL_IRQSTS_CCAIRQ_MASK|macro|ZLL_IRQSTS_CCAIRQ_MASK
DECL|ZLL_IRQSTS_CCAIRQ_SHIFT|macro|ZLL_IRQSTS_CCAIRQ_SHIFT
DECL|ZLL_IRQSTS_CCAIRQ_WIDTH|macro|ZLL_IRQSTS_CCAIRQ_WIDTH
DECL|ZLL_IRQSTS_CCAIRQ|macro|ZLL_IRQSTS_CCAIRQ
DECL|ZLL_IRQSTS_CCA_MASK|macro|ZLL_IRQSTS_CCA_MASK
DECL|ZLL_IRQSTS_CCA_SHIFT|macro|ZLL_IRQSTS_CCA_SHIFT
DECL|ZLL_IRQSTS_CCA_WIDTH|macro|ZLL_IRQSTS_CCA_WIDTH
DECL|ZLL_IRQSTS_CCA|macro|ZLL_IRQSTS_CCA
DECL|ZLL_IRQSTS_CRCVALID_MASK|macro|ZLL_IRQSTS_CRCVALID_MASK
DECL|ZLL_IRQSTS_CRCVALID_SHIFT|macro|ZLL_IRQSTS_CRCVALID_SHIFT
DECL|ZLL_IRQSTS_CRCVALID_WIDTH|macro|ZLL_IRQSTS_CRCVALID_WIDTH
DECL|ZLL_IRQSTS_CRCVALID|macro|ZLL_IRQSTS_CRCVALID
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ_MASK|macro|ZLL_IRQSTS_FILTERFAIL_IRQ_MASK
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ_SHIFT|macro|ZLL_IRQSTS_FILTERFAIL_IRQ_SHIFT
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ_WIDTH|macro|ZLL_IRQSTS_FILTERFAIL_IRQ_WIDTH
DECL|ZLL_IRQSTS_FILTERFAIL_IRQ|macro|ZLL_IRQSTS_FILTERFAIL_IRQ
DECL|ZLL_IRQSTS_PB_ERR_IRQ_MASK|macro|ZLL_IRQSTS_PB_ERR_IRQ_MASK
DECL|ZLL_IRQSTS_PB_ERR_IRQ_SHIFT|macro|ZLL_IRQSTS_PB_ERR_IRQ_SHIFT
DECL|ZLL_IRQSTS_PB_ERR_IRQ_WIDTH|macro|ZLL_IRQSTS_PB_ERR_IRQ_WIDTH
DECL|ZLL_IRQSTS_PB_ERR_IRQ|macro|ZLL_IRQSTS_PB_ERR_IRQ
DECL|ZLL_IRQSTS_PI_MASK|macro|ZLL_IRQSTS_PI_MASK
DECL|ZLL_IRQSTS_PI_SHIFT|macro|ZLL_IRQSTS_PI_SHIFT
DECL|ZLL_IRQSTS_PI_WIDTH|macro|ZLL_IRQSTS_PI_WIDTH
DECL|ZLL_IRQSTS_PI|macro|ZLL_IRQSTS_PI
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ_MASK|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ_MASK
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ_SHIFT|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ_SHIFT
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ_WIDTH|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ_WIDTH
DECL|ZLL_IRQSTS_PLL_UNLOCK_IRQ|macro|ZLL_IRQSTS_PLL_UNLOCK_IRQ
DECL|ZLL_IRQSTS_REG|macro|ZLL_IRQSTS_REG
DECL|ZLL_IRQSTS_RXIRQ_MASK|macro|ZLL_IRQSTS_RXIRQ_MASK
DECL|ZLL_IRQSTS_RXIRQ_SHIFT|macro|ZLL_IRQSTS_RXIRQ_SHIFT
DECL|ZLL_IRQSTS_RXIRQ_WIDTH|macro|ZLL_IRQSTS_RXIRQ_WIDTH
DECL|ZLL_IRQSTS_RXIRQ|macro|ZLL_IRQSTS_RXIRQ
DECL|ZLL_IRQSTS_RXWTRMRKIRQ_MASK|macro|ZLL_IRQSTS_RXWTRMRKIRQ_MASK
DECL|ZLL_IRQSTS_RXWTRMRKIRQ_SHIFT|macro|ZLL_IRQSTS_RXWTRMRKIRQ_SHIFT
DECL|ZLL_IRQSTS_RXWTRMRKIRQ_WIDTH|macro|ZLL_IRQSTS_RXWTRMRKIRQ_WIDTH
DECL|ZLL_IRQSTS_RXWTRMRKIRQ|macro|ZLL_IRQSTS_RXWTRMRKIRQ
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH_MASK|macro|ZLL_IRQSTS_RX_FRAME_LENGTH_MASK
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH_SHIFT|macro|ZLL_IRQSTS_RX_FRAME_LENGTH_SHIFT
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH_WIDTH|macro|ZLL_IRQSTS_RX_FRAME_LENGTH_WIDTH
DECL|ZLL_IRQSTS_RX_FRAME_LENGTH|macro|ZLL_IRQSTS_RX_FRAME_LENGTH
DECL|ZLL_IRQSTS_RX_FRM_PEND_MASK|macro|ZLL_IRQSTS_RX_FRM_PEND_MASK
DECL|ZLL_IRQSTS_RX_FRM_PEND_SHIFT|macro|ZLL_IRQSTS_RX_FRM_PEND_SHIFT
DECL|ZLL_IRQSTS_RX_FRM_PEND_WIDTH|macro|ZLL_IRQSTS_RX_FRM_PEND_WIDTH
DECL|ZLL_IRQSTS_RX_FRM_PEND|macro|ZLL_IRQSTS_RX_FRM_PEND
DECL|ZLL_IRQSTS_SEQIRQ_MASK|macro|ZLL_IRQSTS_SEQIRQ_MASK
DECL|ZLL_IRQSTS_SEQIRQ_SHIFT|macro|ZLL_IRQSTS_SEQIRQ_SHIFT
DECL|ZLL_IRQSTS_SEQIRQ_WIDTH|macro|ZLL_IRQSTS_SEQIRQ_WIDTH
DECL|ZLL_IRQSTS_SEQIRQ|macro|ZLL_IRQSTS_SEQIRQ
DECL|ZLL_IRQSTS_SRCADDR_MASK|macro|ZLL_IRQSTS_SRCADDR_MASK
DECL|ZLL_IRQSTS_SRCADDR_SHIFT|macro|ZLL_IRQSTS_SRCADDR_SHIFT
DECL|ZLL_IRQSTS_SRCADDR_WIDTH|macro|ZLL_IRQSTS_SRCADDR_WIDTH
DECL|ZLL_IRQSTS_SRCADDR|macro|ZLL_IRQSTS_SRCADDR
DECL|ZLL_IRQSTS_TMR1IRQ_MASK|macro|ZLL_IRQSTS_TMR1IRQ_MASK
DECL|ZLL_IRQSTS_TMR1IRQ_SHIFT|macro|ZLL_IRQSTS_TMR1IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR1IRQ_WIDTH|macro|ZLL_IRQSTS_TMR1IRQ_WIDTH
DECL|ZLL_IRQSTS_TMR1IRQ|macro|ZLL_IRQSTS_TMR1IRQ
DECL|ZLL_IRQSTS_TMR1MSK_MASK|macro|ZLL_IRQSTS_TMR1MSK_MASK
DECL|ZLL_IRQSTS_TMR1MSK_SHIFT|macro|ZLL_IRQSTS_TMR1MSK_SHIFT
DECL|ZLL_IRQSTS_TMR1MSK_WIDTH|macro|ZLL_IRQSTS_TMR1MSK_WIDTH
DECL|ZLL_IRQSTS_TMR1MSK|macro|ZLL_IRQSTS_TMR1MSK
DECL|ZLL_IRQSTS_TMR2IRQ_MASK|macro|ZLL_IRQSTS_TMR2IRQ_MASK
DECL|ZLL_IRQSTS_TMR2IRQ_SHIFT|macro|ZLL_IRQSTS_TMR2IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR2IRQ_WIDTH|macro|ZLL_IRQSTS_TMR2IRQ_WIDTH
DECL|ZLL_IRQSTS_TMR2IRQ|macro|ZLL_IRQSTS_TMR2IRQ
DECL|ZLL_IRQSTS_TMR2MSK_MASK|macro|ZLL_IRQSTS_TMR2MSK_MASK
DECL|ZLL_IRQSTS_TMR2MSK_SHIFT|macro|ZLL_IRQSTS_TMR2MSK_SHIFT
DECL|ZLL_IRQSTS_TMR2MSK_WIDTH|macro|ZLL_IRQSTS_TMR2MSK_WIDTH
DECL|ZLL_IRQSTS_TMR2MSK|macro|ZLL_IRQSTS_TMR2MSK
DECL|ZLL_IRQSTS_TMR3IRQ_MASK|macro|ZLL_IRQSTS_TMR3IRQ_MASK
DECL|ZLL_IRQSTS_TMR3IRQ_SHIFT|macro|ZLL_IRQSTS_TMR3IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR3IRQ_WIDTH|macro|ZLL_IRQSTS_TMR3IRQ_WIDTH
DECL|ZLL_IRQSTS_TMR3IRQ|macro|ZLL_IRQSTS_TMR3IRQ
DECL|ZLL_IRQSTS_TMR3MSK_MASK|macro|ZLL_IRQSTS_TMR3MSK_MASK
DECL|ZLL_IRQSTS_TMR3MSK_SHIFT|macro|ZLL_IRQSTS_TMR3MSK_SHIFT
DECL|ZLL_IRQSTS_TMR3MSK_WIDTH|macro|ZLL_IRQSTS_TMR3MSK_WIDTH
DECL|ZLL_IRQSTS_TMR3MSK|macro|ZLL_IRQSTS_TMR3MSK
DECL|ZLL_IRQSTS_TMR4IRQ_MASK|macro|ZLL_IRQSTS_TMR4IRQ_MASK
DECL|ZLL_IRQSTS_TMR4IRQ_SHIFT|macro|ZLL_IRQSTS_TMR4IRQ_SHIFT
DECL|ZLL_IRQSTS_TMR4IRQ_WIDTH|macro|ZLL_IRQSTS_TMR4IRQ_WIDTH
DECL|ZLL_IRQSTS_TMR4IRQ|macro|ZLL_IRQSTS_TMR4IRQ
DECL|ZLL_IRQSTS_TMR4MSK_MASK|macro|ZLL_IRQSTS_TMR4MSK_MASK
DECL|ZLL_IRQSTS_TMR4MSK_SHIFT|macro|ZLL_IRQSTS_TMR4MSK_SHIFT
DECL|ZLL_IRQSTS_TMR4MSK_WIDTH|macro|ZLL_IRQSTS_TMR4MSK_WIDTH
DECL|ZLL_IRQSTS_TMR4MSK|macro|ZLL_IRQSTS_TMR4MSK
DECL|ZLL_IRQSTS_TMRSTATUS_MASK|macro|ZLL_IRQSTS_TMRSTATUS_MASK
DECL|ZLL_IRQSTS_TMRSTATUS_SHIFT|macro|ZLL_IRQSTS_TMRSTATUS_SHIFT
DECL|ZLL_IRQSTS_TMRSTATUS_WIDTH|macro|ZLL_IRQSTS_TMRSTATUS_WIDTH
DECL|ZLL_IRQSTS_TMRSTATUS|macro|ZLL_IRQSTS_TMRSTATUS
DECL|ZLL_IRQSTS_TXIRQ_MASK|macro|ZLL_IRQSTS_TXIRQ_MASK
DECL|ZLL_IRQSTS_TXIRQ_SHIFT|macro|ZLL_IRQSTS_TXIRQ_SHIFT
DECL|ZLL_IRQSTS_TXIRQ_WIDTH|macro|ZLL_IRQSTS_TXIRQ_WIDTH
DECL|ZLL_IRQSTS_TXIRQ|macro|ZLL_IRQSTS_TXIRQ
DECL|ZLL_IRQSTS|macro|ZLL_IRQSTS
DECL|ZLL_LENIENCY_LSB_LENIENCY_REGISTER_MASK|macro|ZLL_LENIENCY_LSB_LENIENCY_REGISTER_MASK
DECL|ZLL_LENIENCY_LSB_LENIENCY_REGISTER_SHIFT|macro|ZLL_LENIENCY_LSB_LENIENCY_REGISTER_SHIFT
DECL|ZLL_LENIENCY_LSB_LENIENCY_REGISTER_WIDTH|macro|ZLL_LENIENCY_LSB_LENIENCY_REGISTER_WIDTH
DECL|ZLL_LENIENCY_LSB_LENIENCY_REGISTER|macro|ZLL_LENIENCY_LSB_LENIENCY_REGISTER
DECL|ZLL_LENIENCY_LSB_REG|macro|ZLL_LENIENCY_LSB_REG
DECL|ZLL_LENIENCY_LSB|macro|ZLL_LENIENCY_LSB
DECL|ZLL_LENIENCY_MSB_LENIENCY_REGISTER_MASK|macro|ZLL_LENIENCY_MSB_LENIENCY_REGISTER_MASK
DECL|ZLL_LENIENCY_MSB_LENIENCY_REGISTER_SHIFT|macro|ZLL_LENIENCY_MSB_LENIENCY_REGISTER_SHIFT
DECL|ZLL_LENIENCY_MSB_LENIENCY_REGISTER_WIDTH|macro|ZLL_LENIENCY_MSB_LENIENCY_REGISTER_WIDTH
DECL|ZLL_LENIENCY_MSB_LENIENCY_REGISTER|macro|ZLL_LENIENCY_MSB_LENIENCY_REGISTER
DECL|ZLL_LENIENCY_MSB_REG|macro|ZLL_LENIENCY_MSB_REG
DECL|ZLL_LENIENCY_MSB|macro|ZLL_LENIENCY_MSB
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_MASK|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_MASK
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_SHIFT|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_SHIFT
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_WIDTH|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL_WIDTH
DECL|ZLL_LQI_AND_RSSI_CCA1_ED_FNL|macro|ZLL_LQI_AND_RSSI_CCA1_ED_FNL
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE_MASK|macro|ZLL_LQI_AND_RSSI_LQI_VALUE_MASK
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE_SHIFT|macro|ZLL_LQI_AND_RSSI_LQI_VALUE_SHIFT
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE_WIDTH|macro|ZLL_LQI_AND_RSSI_LQI_VALUE_WIDTH
DECL|ZLL_LQI_AND_RSSI_LQI_VALUE|macro|ZLL_LQI_AND_RSSI_LQI_VALUE
DECL|ZLL_LQI_AND_RSSI_REG|macro|ZLL_LQI_AND_RSSI_REG
DECL|ZLL_LQI_AND_RSSI_RSSI_MASK|macro|ZLL_LQI_AND_RSSI_RSSI_MASK
DECL|ZLL_LQI_AND_RSSI_RSSI_SHIFT|macro|ZLL_LQI_AND_RSSI_RSSI_SHIFT
DECL|ZLL_LQI_AND_RSSI_RSSI_WIDTH|macro|ZLL_LQI_AND_RSSI_RSSI_WIDTH
DECL|ZLL_LQI_AND_RSSI_RSSI|macro|ZLL_LQI_AND_RSSI_RSSI
DECL|ZLL_LQI_AND_RSSI|macro|ZLL_LQI_AND_RSSI
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_MASK|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_MASK
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_SHIFT|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_SHIFT
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_WIDTH|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB_WIDTH
DECL|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB|macro|ZLL_MACLONGADDRS0_LSB_MACLONGADDRS0_LSB
DECL|ZLL_MACLONGADDRS0_LSB_REG|macro|ZLL_MACLONGADDRS0_LSB_REG
DECL|ZLL_MACLONGADDRS0_LSB|macro|ZLL_MACLONGADDRS0_LSB
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_MASK|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_MASK
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_SHIFT|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_SHIFT
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_WIDTH|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB_WIDTH
DECL|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB|macro|ZLL_MACLONGADDRS0_MSB_MACLONGADDRS0_MSB
DECL|ZLL_MACLONGADDRS0_MSB_REG|macro|ZLL_MACLONGADDRS0_MSB_REG
DECL|ZLL_MACLONGADDRS0_MSB|macro|ZLL_MACLONGADDRS0_MSB
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_MASK|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_MASK
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_SHIFT|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_SHIFT
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_WIDTH|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB_WIDTH
DECL|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB|macro|ZLL_MACLONGADDRS1_LSB_MACLONGADDRS1_LSB
DECL|ZLL_MACLONGADDRS1_LSB_REG|macro|ZLL_MACLONGADDRS1_LSB_REG
DECL|ZLL_MACLONGADDRS1_LSB|macro|ZLL_MACLONGADDRS1_LSB
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_MASK|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_MASK
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_SHIFT|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_SHIFT
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_WIDTH|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB_WIDTH
DECL|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB|macro|ZLL_MACLONGADDRS1_MSB_MACLONGADDRS1_MSB
DECL|ZLL_MACLONGADDRS1_MSB_REG|macro|ZLL_MACLONGADDRS1_MSB_REG
DECL|ZLL_MACLONGADDRS1_MSB|macro|ZLL_MACLONGADDRS1_MSB
DECL|ZLL_MACSHORTADDRS0_MACPANID0_MASK|macro|ZLL_MACSHORTADDRS0_MACPANID0_MASK
DECL|ZLL_MACSHORTADDRS0_MACPANID0_SHIFT|macro|ZLL_MACSHORTADDRS0_MACPANID0_SHIFT
DECL|ZLL_MACSHORTADDRS0_MACPANID0_WIDTH|macro|ZLL_MACSHORTADDRS0_MACPANID0_WIDTH
DECL|ZLL_MACSHORTADDRS0_MACPANID0|macro|ZLL_MACSHORTADDRS0_MACPANID0
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_MASK|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_MASK
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_SHIFT|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_SHIFT
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_WIDTH|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0_WIDTH
DECL|ZLL_MACSHORTADDRS0_MACSHORTADDRS0|macro|ZLL_MACSHORTADDRS0_MACSHORTADDRS0
DECL|ZLL_MACSHORTADDRS0_REG|macro|ZLL_MACSHORTADDRS0_REG
DECL|ZLL_MACSHORTADDRS0|macro|ZLL_MACSHORTADDRS0
DECL|ZLL_MACSHORTADDRS1_MACPANID1_MASK|macro|ZLL_MACSHORTADDRS1_MACPANID1_MASK
DECL|ZLL_MACSHORTADDRS1_MACPANID1_SHIFT|macro|ZLL_MACSHORTADDRS1_MACPANID1_SHIFT
DECL|ZLL_MACSHORTADDRS1_MACPANID1_WIDTH|macro|ZLL_MACSHORTADDRS1_MACPANID1_WIDTH
DECL|ZLL_MACSHORTADDRS1_MACPANID1|macro|ZLL_MACSHORTADDRS1_MACPANID1
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_MASK|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_MASK
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_SHIFT|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_SHIFT
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_WIDTH|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1_WIDTH
DECL|ZLL_MACSHORTADDRS1_MACSHORTADDRS1|macro|ZLL_MACSHORTADDRS1_MACSHORTADDRS1
DECL|ZLL_MACSHORTADDRS1_REG|macro|ZLL_MACSHORTADDRS1_REG
DECL|ZLL_MACSHORTADDRS1|macro|ZLL_MACSHORTADDRS1
DECL|ZLL_MemMapPtr|typedef|} ZLL_Type, *ZLL_MemMapPtr;
DECL|ZLL_PART_ID_PART_ID_MASK|macro|ZLL_PART_ID_PART_ID_MASK
DECL|ZLL_PART_ID_PART_ID_SHIFT|macro|ZLL_PART_ID_PART_ID_SHIFT
DECL|ZLL_PART_ID_PART_ID_WIDTH|macro|ZLL_PART_ID_PART_ID_WIDTH
DECL|ZLL_PART_ID_PART_ID|macro|ZLL_PART_ID_PART_ID
DECL|ZLL_PART_ID_REG|macro|ZLL_PART_ID_REG
DECL|ZLL_PART_ID|macro|ZLL_PART_ID
DECL|ZLL_PA_PWR_PA_PWR_MASK|macro|ZLL_PA_PWR_PA_PWR_MASK
DECL|ZLL_PA_PWR_PA_PWR_SHIFT|macro|ZLL_PA_PWR_PA_PWR_SHIFT
DECL|ZLL_PA_PWR_PA_PWR_WIDTH|macro|ZLL_PA_PWR_PA_PWR_WIDTH
DECL|ZLL_PA_PWR_PA_PWR|macro|ZLL_PA_PWR_PA_PWR
DECL|ZLL_PA_PWR_REG|macro|ZLL_PA_PWR_REG
DECL|ZLL_PA_PWR|macro|ZLL_PA_PWR
DECL|ZLL_PHY_CTRL_AUTOACK_MASK|macro|ZLL_PHY_CTRL_AUTOACK_MASK
DECL|ZLL_PHY_CTRL_AUTOACK_SHIFT|macro|ZLL_PHY_CTRL_AUTOACK_SHIFT
DECL|ZLL_PHY_CTRL_AUTOACK_WIDTH|macro|ZLL_PHY_CTRL_AUTOACK_WIDTH
DECL|ZLL_PHY_CTRL_AUTOACK|macro|ZLL_PHY_CTRL_AUTOACK
DECL|ZLL_PHY_CTRL_CCABFRTX_MASK|macro|ZLL_PHY_CTRL_CCABFRTX_MASK
DECL|ZLL_PHY_CTRL_CCABFRTX_SHIFT|macro|ZLL_PHY_CTRL_CCABFRTX_SHIFT
DECL|ZLL_PHY_CTRL_CCABFRTX_WIDTH|macro|ZLL_PHY_CTRL_CCABFRTX_WIDTH
DECL|ZLL_PHY_CTRL_CCABFRTX|macro|ZLL_PHY_CTRL_CCABFRTX
DECL|ZLL_PHY_CTRL_CCAMSK_MASK|macro|ZLL_PHY_CTRL_CCAMSK_MASK
DECL|ZLL_PHY_CTRL_CCAMSK_SHIFT|macro|ZLL_PHY_CTRL_CCAMSK_SHIFT
DECL|ZLL_PHY_CTRL_CCAMSK_WIDTH|macro|ZLL_PHY_CTRL_CCAMSK_WIDTH
DECL|ZLL_PHY_CTRL_CCAMSK|macro|ZLL_PHY_CTRL_CCAMSK
DECL|ZLL_PHY_CTRL_CCATYPE_MASK|macro|ZLL_PHY_CTRL_CCATYPE_MASK
DECL|ZLL_PHY_CTRL_CCATYPE_SHIFT|macro|ZLL_PHY_CTRL_CCATYPE_SHIFT
DECL|ZLL_PHY_CTRL_CCATYPE_WIDTH|macro|ZLL_PHY_CTRL_CCATYPE_WIDTH
DECL|ZLL_PHY_CTRL_CCATYPE|macro|ZLL_PHY_CTRL_CCATYPE
DECL|ZLL_PHY_CTRL_CRC_MSK_MASK|macro|ZLL_PHY_CTRL_CRC_MSK_MASK
DECL|ZLL_PHY_CTRL_CRC_MSK_SHIFT|macro|ZLL_PHY_CTRL_CRC_MSK_SHIFT
DECL|ZLL_PHY_CTRL_CRC_MSK_WIDTH|macro|ZLL_PHY_CTRL_CRC_MSK_WIDTH
DECL|ZLL_PHY_CTRL_CRC_MSK|macro|ZLL_PHY_CTRL_CRC_MSK
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK_MASK|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK_MASK
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK_SHIFT|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK_SHIFT
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK_WIDTH|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK_WIDTH
DECL|ZLL_PHY_CTRL_FILTERFAIL_MSK|macro|ZLL_PHY_CTRL_FILTERFAIL_MSK
DECL|ZLL_PHY_CTRL_PANCORDNTR0_MASK|macro|ZLL_PHY_CTRL_PANCORDNTR0_MASK
DECL|ZLL_PHY_CTRL_PANCORDNTR0_SHIFT|macro|ZLL_PHY_CTRL_PANCORDNTR0_SHIFT
DECL|ZLL_PHY_CTRL_PANCORDNTR0_WIDTH|macro|ZLL_PHY_CTRL_PANCORDNTR0_WIDTH
DECL|ZLL_PHY_CTRL_PANCORDNTR0|macro|ZLL_PHY_CTRL_PANCORDNTR0
DECL|ZLL_PHY_CTRL_PB_ERR_MSK_MASK|macro|ZLL_PHY_CTRL_PB_ERR_MSK_MASK
DECL|ZLL_PHY_CTRL_PB_ERR_MSK_SHIFT|macro|ZLL_PHY_CTRL_PB_ERR_MSK_SHIFT
DECL|ZLL_PHY_CTRL_PB_ERR_MSK_WIDTH|macro|ZLL_PHY_CTRL_PB_ERR_MSK_WIDTH
DECL|ZLL_PHY_CTRL_PB_ERR_MSK|macro|ZLL_PHY_CTRL_PB_ERR_MSK
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_MASK|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_MASK
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_SHIFT|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_SHIFT
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_WIDTH|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK_WIDTH
DECL|ZLL_PHY_CTRL_PLL_UNLOCK_MSK|macro|ZLL_PHY_CTRL_PLL_UNLOCK_MSK
DECL|ZLL_PHY_CTRL_PROMISCUOUS_MASK|macro|ZLL_PHY_CTRL_PROMISCUOUS_MASK
DECL|ZLL_PHY_CTRL_PROMISCUOUS_SHIFT|macro|ZLL_PHY_CTRL_PROMISCUOUS_SHIFT
DECL|ZLL_PHY_CTRL_PROMISCUOUS_WIDTH|macro|ZLL_PHY_CTRL_PROMISCUOUS_WIDTH
DECL|ZLL_PHY_CTRL_PROMISCUOUS|macro|ZLL_PHY_CTRL_PROMISCUOUS
DECL|ZLL_PHY_CTRL_REG|macro|ZLL_PHY_CTRL_REG
DECL|ZLL_PHY_CTRL_RXACKRQD_MASK|macro|ZLL_PHY_CTRL_RXACKRQD_MASK
DECL|ZLL_PHY_CTRL_RXACKRQD_SHIFT|macro|ZLL_PHY_CTRL_RXACKRQD_SHIFT
DECL|ZLL_PHY_CTRL_RXACKRQD_WIDTH|macro|ZLL_PHY_CTRL_RXACKRQD_WIDTH
DECL|ZLL_PHY_CTRL_RXACKRQD|macro|ZLL_PHY_CTRL_RXACKRQD
DECL|ZLL_PHY_CTRL_RXMSK_MASK|macro|ZLL_PHY_CTRL_RXMSK_MASK
DECL|ZLL_PHY_CTRL_RXMSK_SHIFT|macro|ZLL_PHY_CTRL_RXMSK_SHIFT
DECL|ZLL_PHY_CTRL_RXMSK_WIDTH|macro|ZLL_PHY_CTRL_RXMSK_WIDTH
DECL|ZLL_PHY_CTRL_RXMSK|macro|ZLL_PHY_CTRL_RXMSK
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK_MASK|macro|ZLL_PHY_CTRL_RX_WMRK_MSK_MASK
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK_SHIFT|macro|ZLL_PHY_CTRL_RX_WMRK_MSK_SHIFT
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK_WIDTH|macro|ZLL_PHY_CTRL_RX_WMRK_MSK_WIDTH
DECL|ZLL_PHY_CTRL_RX_WMRK_MSK|macro|ZLL_PHY_CTRL_RX_WMRK_MSK
DECL|ZLL_PHY_CTRL_SEQMSK_MASK|macro|ZLL_PHY_CTRL_SEQMSK_MASK
DECL|ZLL_PHY_CTRL_SEQMSK_SHIFT|macro|ZLL_PHY_CTRL_SEQMSK_SHIFT
DECL|ZLL_PHY_CTRL_SEQMSK_WIDTH|macro|ZLL_PHY_CTRL_SEQMSK_WIDTH
DECL|ZLL_PHY_CTRL_SEQMSK|macro|ZLL_PHY_CTRL_SEQMSK
DECL|ZLL_PHY_CTRL_SLOTTED_MASK|macro|ZLL_PHY_CTRL_SLOTTED_MASK
DECL|ZLL_PHY_CTRL_SLOTTED_SHIFT|macro|ZLL_PHY_CTRL_SLOTTED_SHIFT
DECL|ZLL_PHY_CTRL_SLOTTED_WIDTH|macro|ZLL_PHY_CTRL_SLOTTED_WIDTH
DECL|ZLL_PHY_CTRL_SLOTTED|macro|ZLL_PHY_CTRL_SLOTTED
DECL|ZLL_PHY_CTRL_TC2PRIME_EN_MASK|macro|ZLL_PHY_CTRL_TC2PRIME_EN_MASK
DECL|ZLL_PHY_CTRL_TC2PRIME_EN_SHIFT|macro|ZLL_PHY_CTRL_TC2PRIME_EN_SHIFT
DECL|ZLL_PHY_CTRL_TC2PRIME_EN_WIDTH|macro|ZLL_PHY_CTRL_TC2PRIME_EN_WIDTH
DECL|ZLL_PHY_CTRL_TC2PRIME_EN|macro|ZLL_PHY_CTRL_TC2PRIME_EN
DECL|ZLL_PHY_CTRL_TC3TMOUT_MASK|macro|ZLL_PHY_CTRL_TC3TMOUT_MASK
DECL|ZLL_PHY_CTRL_TC3TMOUT_SHIFT|macro|ZLL_PHY_CTRL_TC3TMOUT_SHIFT
DECL|ZLL_PHY_CTRL_TC3TMOUT_WIDTH|macro|ZLL_PHY_CTRL_TC3TMOUT_WIDTH
DECL|ZLL_PHY_CTRL_TC3TMOUT|macro|ZLL_PHY_CTRL_TC3TMOUT
DECL|ZLL_PHY_CTRL_TMR1CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR1CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR1CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR1CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR1CMP_EN_WIDTH|macro|ZLL_PHY_CTRL_TMR1CMP_EN_WIDTH
DECL|ZLL_PHY_CTRL_TMR1CMP_EN|macro|ZLL_PHY_CTRL_TMR1CMP_EN
DECL|ZLL_PHY_CTRL_TMR2CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR2CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR2CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR2CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR2CMP_EN_WIDTH|macro|ZLL_PHY_CTRL_TMR2CMP_EN_WIDTH
DECL|ZLL_PHY_CTRL_TMR2CMP_EN|macro|ZLL_PHY_CTRL_TMR2CMP_EN
DECL|ZLL_PHY_CTRL_TMR3CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR3CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR3CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR3CMP_EN_WIDTH|macro|ZLL_PHY_CTRL_TMR3CMP_EN_WIDTH
DECL|ZLL_PHY_CTRL_TMR3CMP_EN|macro|ZLL_PHY_CTRL_TMR3CMP_EN
DECL|ZLL_PHY_CTRL_TMR4CMP_EN_MASK|macro|ZLL_PHY_CTRL_TMR4CMP_EN_MASK
DECL|ZLL_PHY_CTRL_TMR4CMP_EN_SHIFT|macro|ZLL_PHY_CTRL_TMR4CMP_EN_SHIFT
DECL|ZLL_PHY_CTRL_TMR4CMP_EN_WIDTH|macro|ZLL_PHY_CTRL_TMR4CMP_EN_WIDTH
DECL|ZLL_PHY_CTRL_TMR4CMP_EN|macro|ZLL_PHY_CTRL_TMR4CMP_EN
DECL|ZLL_PHY_CTRL_TMRLOAD_MASK|macro|ZLL_PHY_CTRL_TMRLOAD_MASK
DECL|ZLL_PHY_CTRL_TMRLOAD_SHIFT|macro|ZLL_PHY_CTRL_TMRLOAD_SHIFT
DECL|ZLL_PHY_CTRL_TMRLOAD_WIDTH|macro|ZLL_PHY_CTRL_TMRLOAD_WIDTH
DECL|ZLL_PHY_CTRL_TMRLOAD|macro|ZLL_PHY_CTRL_TMRLOAD
DECL|ZLL_PHY_CTRL_TMRTRIGEN_MASK|macro|ZLL_PHY_CTRL_TMRTRIGEN_MASK
DECL|ZLL_PHY_CTRL_TMRTRIGEN_SHIFT|macro|ZLL_PHY_CTRL_TMRTRIGEN_SHIFT
DECL|ZLL_PHY_CTRL_TMRTRIGEN_WIDTH|macro|ZLL_PHY_CTRL_TMRTRIGEN_WIDTH
DECL|ZLL_PHY_CTRL_TMRTRIGEN|macro|ZLL_PHY_CTRL_TMRTRIGEN
DECL|ZLL_PHY_CTRL_TRCV_MSK_MASK|macro|ZLL_PHY_CTRL_TRCV_MSK_MASK
DECL|ZLL_PHY_CTRL_TRCV_MSK_SHIFT|macro|ZLL_PHY_CTRL_TRCV_MSK_SHIFT
DECL|ZLL_PHY_CTRL_TRCV_MSK_WIDTH|macro|ZLL_PHY_CTRL_TRCV_MSK_WIDTH
DECL|ZLL_PHY_CTRL_TRCV_MSK|macro|ZLL_PHY_CTRL_TRCV_MSK
DECL|ZLL_PHY_CTRL_TXMSK_MASK|macro|ZLL_PHY_CTRL_TXMSK_MASK
DECL|ZLL_PHY_CTRL_TXMSK_SHIFT|macro|ZLL_PHY_CTRL_TXMSK_SHIFT
DECL|ZLL_PHY_CTRL_TXMSK_WIDTH|macro|ZLL_PHY_CTRL_TXMSK_WIDTH
DECL|ZLL_PHY_CTRL_TXMSK|macro|ZLL_PHY_CTRL_TXMSK
DECL|ZLL_PHY_CTRL_XCVSEQ_MASK|macro|ZLL_PHY_CTRL_XCVSEQ_MASK
DECL|ZLL_PHY_CTRL_XCVSEQ_SHIFT|macro|ZLL_PHY_CTRL_XCVSEQ_SHIFT
DECL|ZLL_PHY_CTRL_XCVSEQ_WIDTH|macro|ZLL_PHY_CTRL_XCVSEQ_WIDTH
DECL|ZLL_PHY_CTRL_XCVSEQ|macro|ZLL_PHY_CTRL_XCVSEQ
DECL|ZLL_PHY_CTRL|macro|ZLL_PHY_CTRL
DECL|ZLL_PKT_BUFFER0|macro|ZLL_PKT_BUFFER0
DECL|ZLL_PKT_BUFFER10|macro|ZLL_PKT_BUFFER10
DECL|ZLL_PKT_BUFFER11|macro|ZLL_PKT_BUFFER11
DECL|ZLL_PKT_BUFFER12|macro|ZLL_PKT_BUFFER12
DECL|ZLL_PKT_BUFFER13|macro|ZLL_PKT_BUFFER13
DECL|ZLL_PKT_BUFFER14|macro|ZLL_PKT_BUFFER14
DECL|ZLL_PKT_BUFFER15|macro|ZLL_PKT_BUFFER15
DECL|ZLL_PKT_BUFFER16|macro|ZLL_PKT_BUFFER16
DECL|ZLL_PKT_BUFFER17|macro|ZLL_PKT_BUFFER17
DECL|ZLL_PKT_BUFFER18|macro|ZLL_PKT_BUFFER18
DECL|ZLL_PKT_BUFFER19|macro|ZLL_PKT_BUFFER19
DECL|ZLL_PKT_BUFFER1|macro|ZLL_PKT_BUFFER1
DECL|ZLL_PKT_BUFFER20|macro|ZLL_PKT_BUFFER20
DECL|ZLL_PKT_BUFFER21|macro|ZLL_PKT_BUFFER21
DECL|ZLL_PKT_BUFFER22|macro|ZLL_PKT_BUFFER22
DECL|ZLL_PKT_BUFFER23|macro|ZLL_PKT_BUFFER23
DECL|ZLL_PKT_BUFFER24|macro|ZLL_PKT_BUFFER24
DECL|ZLL_PKT_BUFFER25|macro|ZLL_PKT_BUFFER25
DECL|ZLL_PKT_BUFFER26|macro|ZLL_PKT_BUFFER26
DECL|ZLL_PKT_BUFFER27|macro|ZLL_PKT_BUFFER27
DECL|ZLL_PKT_BUFFER28|macro|ZLL_PKT_BUFFER28
DECL|ZLL_PKT_BUFFER29|macro|ZLL_PKT_BUFFER29
DECL|ZLL_PKT_BUFFER2|macro|ZLL_PKT_BUFFER2
DECL|ZLL_PKT_BUFFER30|macro|ZLL_PKT_BUFFER30
DECL|ZLL_PKT_BUFFER31|macro|ZLL_PKT_BUFFER31
DECL|ZLL_PKT_BUFFER3|macro|ZLL_PKT_BUFFER3
DECL|ZLL_PKT_BUFFER4|macro|ZLL_PKT_BUFFER4
DECL|ZLL_PKT_BUFFER5|macro|ZLL_PKT_BUFFER5
DECL|ZLL_PKT_BUFFER6|macro|ZLL_PKT_BUFFER6
DECL|ZLL_PKT_BUFFER7|macro|ZLL_PKT_BUFFER7
DECL|ZLL_PKT_BUFFER8|macro|ZLL_PKT_BUFFER8
DECL|ZLL_PKT_BUFFER9|macro|ZLL_PKT_BUFFER9
DECL|ZLL_PKT_BUFFER_COUNT|macro|ZLL_PKT_BUFFER_COUNT
DECL|ZLL_PKT_BUFFER_PKT_BUFFER_MASK|macro|ZLL_PKT_BUFFER_PKT_BUFFER_MASK
DECL|ZLL_PKT_BUFFER_PKT_BUFFER_SHIFT|macro|ZLL_PKT_BUFFER_PKT_BUFFER_SHIFT
DECL|ZLL_PKT_BUFFER_PKT_BUFFER_WIDTH|macro|ZLL_PKT_BUFFER_PKT_BUFFER_WIDTH
DECL|ZLL_PKT_BUFFER_PKT_BUFFER|macro|ZLL_PKT_BUFFER_PKT_BUFFER
DECL|ZLL_PKT_BUFFER_REG|macro|ZLL_PKT_BUFFER_REG
DECL|ZLL_PKT_BUFFER|macro|ZLL_PKT_BUFFER
DECL|ZLL_RX_FRAME_FILTER_ACK_FT_MASK|macro|ZLL_RX_FRAME_FILTER_ACK_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_ACK_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_ACK_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_ACK_FT_WIDTH|macro|ZLL_RX_FRAME_FILTER_ACK_FT_WIDTH
DECL|ZLL_RX_FRAME_FILTER_ACK_FT|macro|ZLL_RX_FRAME_FILTER_ACK_FT
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_MASK|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_MASK
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_SHIFT|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_SHIFT
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_WIDTH|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS_WIDTH
DECL|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS|macro|ZLL_RX_FRAME_FILTER_ACTIVE_PROMISCUOUS
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT_MASK|macro|ZLL_RX_FRAME_FILTER_BEACON_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_BEACON_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT_WIDTH|macro|ZLL_RX_FRAME_FILTER_BEACON_FT_WIDTH
DECL|ZLL_RX_FRAME_FILTER_BEACON_FT|macro|ZLL_RX_FRAME_FILTER_BEACON_FT
DECL|ZLL_RX_FRAME_FILTER_CMD_FT_MASK|macro|ZLL_RX_FRAME_FILTER_CMD_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_CMD_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_CMD_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_CMD_FT_WIDTH|macro|ZLL_RX_FRAME_FILTER_CMD_FT_WIDTH
DECL|ZLL_RX_FRAME_FILTER_CMD_FT|macro|ZLL_RX_FRAME_FILTER_CMD_FT
DECL|ZLL_RX_FRAME_FILTER_DATA_FT_MASK|macro|ZLL_RX_FRAME_FILTER_DATA_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_DATA_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_DATA_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_DATA_FT_WIDTH|macro|ZLL_RX_FRAME_FILTER_DATA_FT_WIDTH
DECL|ZLL_RX_FRAME_FILTER_DATA_FT|macro|ZLL_RX_FRAME_FILTER_DATA_FT
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_MASK|macro|ZLL_RX_FRAME_FILTER_FRM_VER_MASK
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_SHIFT|macro|ZLL_RX_FRAME_FILTER_FRM_VER_SHIFT
DECL|ZLL_RX_FRAME_FILTER_FRM_VER_WIDTH|macro|ZLL_RX_FRAME_FILTER_FRM_VER_WIDTH
DECL|ZLL_RX_FRAME_FILTER_FRM_VER|macro|ZLL_RX_FRAME_FILTER_FRM_VER
DECL|ZLL_RX_FRAME_FILTER_NS_FT_MASK|macro|ZLL_RX_FRAME_FILTER_NS_FT_MASK
DECL|ZLL_RX_FRAME_FILTER_NS_FT_SHIFT|macro|ZLL_RX_FRAME_FILTER_NS_FT_SHIFT
DECL|ZLL_RX_FRAME_FILTER_NS_FT_WIDTH|macro|ZLL_RX_FRAME_FILTER_NS_FT_WIDTH
DECL|ZLL_RX_FRAME_FILTER_NS_FT|macro|ZLL_RX_FRAME_FILTER_NS_FT
DECL|ZLL_RX_FRAME_FILTER_REG|macro|ZLL_RX_FRAME_FILTER_REG
DECL|ZLL_RX_FRAME_FILTER|macro|ZLL_RX_FRAME_FILTER
DECL|ZLL_RX_WTR_MARK_REG|macro|ZLL_RX_WTR_MARK_REG
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK_MASK|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK_MASK
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK_SHIFT|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK_SHIFT
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK_WIDTH|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK_WIDTH
DECL|ZLL_RX_WTR_MARK_RX_WTR_MARK|macro|ZLL_RX_WTR_MARK_RX_WTR_MARK
DECL|ZLL_RX_WTR_MARK|macro|ZLL_RX_WTR_MARK
DECL|ZLL_SAM_CTRL_REG|macro|ZLL_SAM_CTRL_REG
DECL|ZLL_SAM_CTRL_SAA0_EN_MASK|macro|ZLL_SAM_CTRL_SAA0_EN_MASK
DECL|ZLL_SAM_CTRL_SAA0_EN_SHIFT|macro|ZLL_SAM_CTRL_SAA0_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAA0_EN_WIDTH|macro|ZLL_SAM_CTRL_SAA0_EN_WIDTH
DECL|ZLL_SAM_CTRL_SAA0_EN|macro|ZLL_SAM_CTRL_SAA0_EN
DECL|ZLL_SAM_CTRL_SAA0_START_MASK|macro|ZLL_SAM_CTRL_SAA0_START_MASK
DECL|ZLL_SAM_CTRL_SAA0_START_SHIFT|macro|ZLL_SAM_CTRL_SAA0_START_SHIFT
DECL|ZLL_SAM_CTRL_SAA0_START_WIDTH|macro|ZLL_SAM_CTRL_SAA0_START_WIDTH
DECL|ZLL_SAM_CTRL_SAA0_START|macro|ZLL_SAM_CTRL_SAA0_START
DECL|ZLL_SAM_CTRL_SAA1_EN_MASK|macro|ZLL_SAM_CTRL_SAA1_EN_MASK
DECL|ZLL_SAM_CTRL_SAA1_EN_SHIFT|macro|ZLL_SAM_CTRL_SAA1_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAA1_EN_WIDTH|macro|ZLL_SAM_CTRL_SAA1_EN_WIDTH
DECL|ZLL_SAM_CTRL_SAA1_EN|macro|ZLL_SAM_CTRL_SAA1_EN
DECL|ZLL_SAM_CTRL_SAA1_START_MASK|macro|ZLL_SAM_CTRL_SAA1_START_MASK
DECL|ZLL_SAM_CTRL_SAA1_START_SHIFT|macro|ZLL_SAM_CTRL_SAA1_START_SHIFT
DECL|ZLL_SAM_CTRL_SAA1_START_WIDTH|macro|ZLL_SAM_CTRL_SAA1_START_WIDTH
DECL|ZLL_SAM_CTRL_SAA1_START|macro|ZLL_SAM_CTRL_SAA1_START
DECL|ZLL_SAM_CTRL_SAP0_EN_MASK|macro|ZLL_SAM_CTRL_SAP0_EN_MASK
DECL|ZLL_SAM_CTRL_SAP0_EN_SHIFT|macro|ZLL_SAM_CTRL_SAP0_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAP0_EN_WIDTH|macro|ZLL_SAM_CTRL_SAP0_EN_WIDTH
DECL|ZLL_SAM_CTRL_SAP0_EN|macro|ZLL_SAM_CTRL_SAP0_EN
DECL|ZLL_SAM_CTRL_SAP1_EN_MASK|macro|ZLL_SAM_CTRL_SAP1_EN_MASK
DECL|ZLL_SAM_CTRL_SAP1_EN_SHIFT|macro|ZLL_SAM_CTRL_SAP1_EN_SHIFT
DECL|ZLL_SAM_CTRL_SAP1_EN_WIDTH|macro|ZLL_SAM_CTRL_SAP1_EN_WIDTH
DECL|ZLL_SAM_CTRL_SAP1_EN|macro|ZLL_SAM_CTRL_SAP1_EN
DECL|ZLL_SAM_CTRL_SAP1_START_MASK|macro|ZLL_SAM_CTRL_SAP1_START_MASK
DECL|ZLL_SAM_CTRL_SAP1_START_SHIFT|macro|ZLL_SAM_CTRL_SAP1_START_SHIFT
DECL|ZLL_SAM_CTRL_SAP1_START_WIDTH|macro|ZLL_SAM_CTRL_SAP1_START_WIDTH
DECL|ZLL_SAM_CTRL_SAP1_START|macro|ZLL_SAM_CTRL_SAP1_START
DECL|ZLL_SAM_CTRL|macro|ZLL_SAM_CTRL
DECL|ZLL_SAM_FREE_IDX_REG|macro|ZLL_SAM_FREE_IDX_REG
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_WIDTH|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX_WIDTH
DECL|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAA0_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_WIDTH|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX_WIDTH
DECL|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAA1_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_WIDTH|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX_WIDTH
DECL|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAP0_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_MASK|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_MASK
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_SHIFT|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_SHIFT
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_WIDTH|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX_WIDTH
DECL|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX|macro|ZLL_SAM_FREE_IDX_SAP1_1ST_FREE_IDX
DECL|ZLL_SAM_FREE_IDX|macro|ZLL_SAM_FREE_IDX
DECL|ZLL_SAM_MATCH_REG|macro|ZLL_SAM_MATCH_REG
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_MASK|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_MASK
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_SHIFT|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_SHIFT
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_WIDTH|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT_WIDTH
DECL|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT|macro|ZLL_SAM_MATCH_SAA0_ADDR_ABSENT
DECL|ZLL_SAM_MATCH_SAA0_MATCH_MASK|macro|ZLL_SAM_MATCH_SAA0_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAA0_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAA0_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAA0_MATCH_WIDTH|macro|ZLL_SAM_MATCH_SAA0_MATCH_WIDTH
DECL|ZLL_SAM_MATCH_SAA0_MATCH|macro|ZLL_SAM_MATCH_SAA0_MATCH
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_MASK|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_MASK
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_SHIFT|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_SHIFT
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_WIDTH|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT_WIDTH
DECL|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT|macro|ZLL_SAM_MATCH_SAA1_ADDR_ABSENT
DECL|ZLL_SAM_MATCH_SAA1_MATCH_MASK|macro|ZLL_SAM_MATCH_SAA1_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAA1_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAA1_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAA1_MATCH_WIDTH|macro|ZLL_SAM_MATCH_SAA1_MATCH_WIDTH
DECL|ZLL_SAM_MATCH_SAA1_MATCH|macro|ZLL_SAM_MATCH_SAA1_MATCH
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_MASK
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_SHIFT
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_WIDTH|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT_WIDTH
DECL|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT|macro|ZLL_SAM_MATCH_SAP0_ADDR_PRESENT
DECL|ZLL_SAM_MATCH_SAP0_MATCH_MASK|macro|ZLL_SAM_MATCH_SAP0_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAP0_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAP0_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAP0_MATCH_WIDTH|macro|ZLL_SAM_MATCH_SAP0_MATCH_WIDTH
DECL|ZLL_SAM_MATCH_SAP0_MATCH|macro|ZLL_SAM_MATCH_SAP0_MATCH
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_MASK|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_MASK
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_SHIFT|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_SHIFT
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_WIDTH|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT_WIDTH
DECL|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT|macro|ZLL_SAM_MATCH_SAP1_ADDR_PRESENT
DECL|ZLL_SAM_MATCH_SAP1_MATCH_MASK|macro|ZLL_SAM_MATCH_SAP1_MATCH_MASK
DECL|ZLL_SAM_MATCH_SAP1_MATCH_SHIFT|macro|ZLL_SAM_MATCH_SAP1_MATCH_SHIFT
DECL|ZLL_SAM_MATCH_SAP1_MATCH_WIDTH|macro|ZLL_SAM_MATCH_SAP1_MATCH_WIDTH
DECL|ZLL_SAM_MATCH_SAP1_MATCH|macro|ZLL_SAM_MATCH_SAP1_MATCH
DECL|ZLL_SAM_MATCH|macro|ZLL_SAM_MATCH
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_MASK|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_MASK
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_SHIFT|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_SHIFT
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_WIDTH|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL_WIDTH
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL|macro|ZLL_SAM_TABLE_ACK_FRM_PND_CTRL
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_MASK|macro|ZLL_SAM_TABLE_ACK_FRM_PND_MASK
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_SHIFT|macro|ZLL_SAM_TABLE_ACK_FRM_PND_SHIFT
DECL|ZLL_SAM_TABLE_ACK_FRM_PND_WIDTH|macro|ZLL_SAM_TABLE_ACK_FRM_PND_WIDTH
DECL|ZLL_SAM_TABLE_ACK_FRM_PND|macro|ZLL_SAM_TABLE_ACK_FRM_PND
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX_MASK|macro|ZLL_SAM_TABLE_FIND_FREE_IDX_MASK
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX_SHIFT|macro|ZLL_SAM_TABLE_FIND_FREE_IDX_SHIFT
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX_WIDTH|macro|ZLL_SAM_TABLE_FIND_FREE_IDX_WIDTH
DECL|ZLL_SAM_TABLE_FIND_FREE_IDX|macro|ZLL_SAM_TABLE_FIND_FREE_IDX
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL_MASK|macro|ZLL_SAM_TABLE_INVALIDATE_ALL_MASK
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL_SHIFT|macro|ZLL_SAM_TABLE_INVALIDATE_ALL_SHIFT
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL_WIDTH|macro|ZLL_SAM_TABLE_INVALIDATE_ALL_WIDTH
DECL|ZLL_SAM_TABLE_INVALIDATE_ALL|macro|ZLL_SAM_TABLE_INVALIDATE_ALL
DECL|ZLL_SAM_TABLE_REG|macro|ZLL_SAM_TABLE_REG
DECL|ZLL_SAM_TABLE_SAM_BUSY_MASK|macro|ZLL_SAM_TABLE_SAM_BUSY_MASK
DECL|ZLL_SAM_TABLE_SAM_BUSY_SHIFT|macro|ZLL_SAM_TABLE_SAM_BUSY_SHIFT
DECL|ZLL_SAM_TABLE_SAM_BUSY_WIDTH|macro|ZLL_SAM_TABLE_SAM_BUSY_WIDTH
DECL|ZLL_SAM_TABLE_SAM_BUSY|macro|ZLL_SAM_TABLE_SAM_BUSY
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM_MASK|macro|ZLL_SAM_TABLE_SAM_CHECKSUM_MASK
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM_SHIFT|macro|ZLL_SAM_TABLE_SAM_CHECKSUM_SHIFT
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM_WIDTH|macro|ZLL_SAM_TABLE_SAM_CHECKSUM_WIDTH
DECL|ZLL_SAM_TABLE_SAM_CHECKSUM|macro|ZLL_SAM_TABLE_SAM_CHECKSUM
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_EN_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_EN_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN_WIDTH|macro|ZLL_SAM_TABLE_SAM_INDEX_EN_WIDTH
DECL|ZLL_SAM_TABLE_SAM_INDEX_EN|macro|ZLL_SAM_TABLE_SAM_INDEX_EN
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_INV_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_INV_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV_WIDTH|macro|ZLL_SAM_TABLE_SAM_INDEX_INV_WIDTH
DECL|ZLL_SAM_TABLE_SAM_INDEX_INV|macro|ZLL_SAM_TABLE_SAM_INDEX_INV
DECL|ZLL_SAM_TABLE_SAM_INDEX_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_WIDTH|macro|ZLL_SAM_TABLE_SAM_INDEX_WIDTH
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR_MASK|macro|ZLL_SAM_TABLE_SAM_INDEX_WR_MASK
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR_SHIFT|macro|ZLL_SAM_TABLE_SAM_INDEX_WR_SHIFT
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR_WIDTH|macro|ZLL_SAM_TABLE_SAM_INDEX_WR_WIDTH
DECL|ZLL_SAM_TABLE_SAM_INDEX_WR|macro|ZLL_SAM_TABLE_SAM_INDEX_WR
DECL|ZLL_SAM_TABLE_SAM_INDEX|macro|ZLL_SAM_TABLE_SAM_INDEX
DECL|ZLL_SAM_TABLE|macro|ZLL_SAM_TABLE
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_MASK|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_MASK
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_SHIFT|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_SHIFT
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_WIDTH|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT_WIDTH
DECL|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT|macro|ZLL_SEQ_CTRL_STS_CLR_NEW_SEQ_INHIBIT
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_MASK|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_MASK
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_SHIFT|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_SHIFT
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_WIDTH|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN_WIDTH
DECL|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN|macro|ZLL_SEQ_CTRL_STS_CONTINUOUS_EN
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_MASK|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_MASK
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_SHIFT|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_SHIFT
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_WIDTH|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH_WIDTH
DECL|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH|macro|ZLL_SEQ_CTRL_STS_EVENT_TMR_DO_NOT_LATCH
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_MASK|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_MASK
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_SHIFT|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_SHIFT
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_WIDTH|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR_WIDTH
DECL|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR|macro|ZLL_SEQ_CTRL_STS_FORCE_CRC_ERROR
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_MASK|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_MASK
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_SHIFT|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_WIDTH|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE_WIDTH
DECL|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE|macro|ZLL_SEQ_CTRL_STS_LATCH_PREAMBLE
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_MASK|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_MASK
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_SHIFT|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_SHIFT
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_WIDTH|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT_WIDTH
DECL|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT|macro|ZLL_SEQ_CTRL_STS_NEW_SEQ_INHIBIT
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_MASK|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_MASK
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_SHIFT|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_WIDTH|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE_WIDTH
DECL|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE|macro|ZLL_SEQ_CTRL_STS_NO_RX_RECYCLE
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED_MASK|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED_MASK
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED_SHIFT|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED_WIDTH|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED_WIDTH
DECL|ZLL_SEQ_CTRL_STS_PLL_ABORTED|macro|ZLL_SEQ_CTRL_STS_PLL_ABORTED
DECL|ZLL_SEQ_CTRL_STS_REG|macro|ZLL_SEQ_CTRL_STS_REG
DECL|ZLL_SEQ_CTRL_STS_RX_MODE_MASK|macro|ZLL_SEQ_CTRL_STS_RX_MODE_MASK
DECL|ZLL_SEQ_CTRL_STS_RX_MODE_SHIFT|macro|ZLL_SEQ_CTRL_STS_RX_MODE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_RX_MODE_WIDTH|macro|ZLL_SEQ_CTRL_STS_RX_MODE_WIDTH
DECL|ZLL_SEQ_CTRL_STS_RX_MODE|macro|ZLL_SEQ_CTRL_STS_RX_MODE
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_MASK|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_MASK
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_SHIFT|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_SHIFT
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_WIDTH|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING_WIDTH
DECL|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING|macro|ZLL_SEQ_CTRL_STS_RX_TIMEOUT_PENDING
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE_MASK|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE_MASK
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE_SHIFT|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE_SHIFT
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE_WIDTH|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE_WIDTH
DECL|ZLL_SEQ_CTRL_STS_SEQ_IDLE|macro|ZLL_SEQ_CTRL_STS_SEQ_IDLE
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_MASK|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_MASK
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_SHIFT|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_SHIFT
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_WIDTH|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS_WIDTH
DECL|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS|macro|ZLL_SEQ_CTRL_STS_SEQ_T_STATUS
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED_MASK|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED_MASK
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED_SHIFT|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED_WIDTH|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED_WIDTH
DECL|ZLL_SEQ_CTRL_STS_SW_ABORTED|macro|ZLL_SEQ_CTRL_STS_SW_ABORTED
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED_MASK|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED_MASK
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED_SHIFT|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED_WIDTH|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED_WIDTH
DECL|ZLL_SEQ_CTRL_STS_TC3_ABORTED|macro|ZLL_SEQ_CTRL_STS_TC3_ABORTED
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_MASK|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_MASK
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_SHIFT|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_SHIFT
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_WIDTH|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED_WIDTH
DECL|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED|macro|ZLL_SEQ_CTRL_STS_TMR2_SEQ_TRIG_ARMED
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_MASK|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_MASK
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_SHIFT|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_SHIFT
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_WIDTH|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL_WIDTH
DECL|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL|macro|ZLL_SEQ_CTRL_STS_XCVSEQ_ACTUAL
DECL|ZLL_SEQ_CTRL_STS|macro|ZLL_SEQ_CTRL_STS
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT_MASK|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT_MASK
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT_SHIFT|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT_SHIFT
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT_WIDTH|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT_WIDTH
DECL|ZLL_SEQ_STATE_CCCA_BUSY_CNT|macro|ZLL_SEQ_STATE_CCCA_BUSY_CNT
DECL|ZLL_SEQ_STATE_CRCVALID_MASK|macro|ZLL_SEQ_STATE_CRCVALID_MASK
DECL|ZLL_SEQ_STATE_CRCVALID_SHIFT|macro|ZLL_SEQ_STATE_CRCVALID_SHIFT
DECL|ZLL_SEQ_STATE_CRCVALID_WIDTH|macro|ZLL_SEQ_STATE_CRCVALID_WIDTH
DECL|ZLL_SEQ_STATE_CRCVALID|macro|ZLL_SEQ_STATE_CRCVALID
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_MASK|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_MASK
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_SHIFT|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_SHIFT
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_WIDTH|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL_WIDTH
DECL|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL|macro|ZLL_SEQ_STATE_FILTERFAIL_FLAG_SEL
DECL|ZLL_SEQ_STATE_PLL_ABORTED_MASK|macro|ZLL_SEQ_STATE_PLL_ABORTED_MASK
DECL|ZLL_SEQ_STATE_PLL_ABORTED_SHIFT|macro|ZLL_SEQ_STATE_PLL_ABORTED_SHIFT
DECL|ZLL_SEQ_STATE_PLL_ABORTED_WIDTH|macro|ZLL_SEQ_STATE_PLL_ABORTED_WIDTH
DECL|ZLL_SEQ_STATE_PLL_ABORTED|macro|ZLL_SEQ_STATE_PLL_ABORTED
DECL|ZLL_SEQ_STATE_PLL_ABORT_MASK|macro|ZLL_SEQ_STATE_PLL_ABORT_MASK
DECL|ZLL_SEQ_STATE_PLL_ABORT_SHIFT|macro|ZLL_SEQ_STATE_PLL_ABORT_SHIFT
DECL|ZLL_SEQ_STATE_PLL_ABORT_WIDTH|macro|ZLL_SEQ_STATE_PLL_ABORT_WIDTH
DECL|ZLL_SEQ_STATE_PLL_ABORT|macro|ZLL_SEQ_STATE_PLL_ABORT
DECL|ZLL_SEQ_STATE_PREAMBLE_DET_MASK|macro|ZLL_SEQ_STATE_PREAMBLE_DET_MASK
DECL|ZLL_SEQ_STATE_PREAMBLE_DET_SHIFT|macro|ZLL_SEQ_STATE_PREAMBLE_DET_SHIFT
DECL|ZLL_SEQ_STATE_PREAMBLE_DET_WIDTH|macro|ZLL_SEQ_STATE_PREAMBLE_DET_WIDTH
DECL|ZLL_SEQ_STATE_PREAMBLE_DET|macro|ZLL_SEQ_STATE_PREAMBLE_DET
DECL|ZLL_SEQ_STATE_REG|macro|ZLL_SEQ_STATE_REG
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT_MASK|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT_MASK
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT_SHIFT|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT_SHIFT
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT_WIDTH|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT_WIDTH
DECL|ZLL_SEQ_STATE_RX_BYTE_COUNT|macro|ZLL_SEQ_STATE_RX_BYTE_COUNT
DECL|ZLL_SEQ_STATE_SEQ_STATE_MASK|macro|ZLL_SEQ_STATE_SEQ_STATE_MASK
DECL|ZLL_SEQ_STATE_SEQ_STATE_SHIFT|macro|ZLL_SEQ_STATE_SEQ_STATE_SHIFT
DECL|ZLL_SEQ_STATE_SEQ_STATE_WIDTH|macro|ZLL_SEQ_STATE_SEQ_STATE_WIDTH
DECL|ZLL_SEQ_STATE_SEQ_STATE|macro|ZLL_SEQ_STATE_SEQ_STATE
DECL|ZLL_SEQ_STATE_SFD_DET_MASK|macro|ZLL_SEQ_STATE_SFD_DET_MASK
DECL|ZLL_SEQ_STATE_SFD_DET_SHIFT|macro|ZLL_SEQ_STATE_SFD_DET_SHIFT
DECL|ZLL_SEQ_STATE_SFD_DET_WIDTH|macro|ZLL_SEQ_STATE_SFD_DET_WIDTH
DECL|ZLL_SEQ_STATE_SFD_DET|macro|ZLL_SEQ_STATE_SFD_DET
DECL|ZLL_SEQ_STATE|macro|ZLL_SEQ_STATE
DECL|ZLL_SLOT_PRELOAD_REG|macro|ZLL_SLOT_PRELOAD_REG
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_MASK|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_MASK
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_SHIFT|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_SHIFT
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_WIDTH|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD_WIDTH
DECL|ZLL_SLOT_PRELOAD_SLOT_PRELOAD|macro|ZLL_SLOT_PRELOAD_SLOT_PRELOAD
DECL|ZLL_SLOT_PRELOAD|macro|ZLL_SLOT_PRELOAD
DECL|ZLL_SNF_CTRL_REG|macro|ZLL_SNF_CTRL_REG
DECL|ZLL_SNF_CTRL_SNF_EN_MASK|macro|ZLL_SNF_CTRL_SNF_EN_MASK
DECL|ZLL_SNF_CTRL_SNF_EN_SHIFT|macro|ZLL_SNF_CTRL_SNF_EN_SHIFT
DECL|ZLL_SNF_CTRL_SNF_EN_WIDTH|macro|ZLL_SNF_CTRL_SNF_EN_WIDTH
DECL|ZLL_SNF_CTRL_SNF_EN|macro|ZLL_SNF_CTRL_SNF_EN
DECL|ZLL_SNF_CTRL|macro|ZLL_SNF_CTRL
DECL|ZLL_T1CMP_REG|macro|ZLL_T1CMP_REG
DECL|ZLL_T1CMP_T1CMP_MASK|macro|ZLL_T1CMP_T1CMP_MASK
DECL|ZLL_T1CMP_T1CMP_SHIFT|macro|ZLL_T1CMP_T1CMP_SHIFT
DECL|ZLL_T1CMP_T1CMP_WIDTH|macro|ZLL_T1CMP_T1CMP_WIDTH
DECL|ZLL_T1CMP_T1CMP|macro|ZLL_T1CMP_T1CMP
DECL|ZLL_T1CMP|macro|ZLL_T1CMP
DECL|ZLL_T2CMP_REG|macro|ZLL_T2CMP_REG
DECL|ZLL_T2CMP_T2CMP_MASK|macro|ZLL_T2CMP_T2CMP_MASK
DECL|ZLL_T2CMP_T2CMP_SHIFT|macro|ZLL_T2CMP_T2CMP_SHIFT
DECL|ZLL_T2CMP_T2CMP_WIDTH|macro|ZLL_T2CMP_T2CMP_WIDTH
DECL|ZLL_T2CMP_T2CMP|macro|ZLL_T2CMP_T2CMP
DECL|ZLL_T2CMP|macro|ZLL_T2CMP
DECL|ZLL_T2PRIMECMP_REG|macro|ZLL_T2PRIMECMP_REG
DECL|ZLL_T2PRIMECMP_T2PRIMECMP_MASK|macro|ZLL_T2PRIMECMP_T2PRIMECMP_MASK
DECL|ZLL_T2PRIMECMP_T2PRIMECMP_SHIFT|macro|ZLL_T2PRIMECMP_T2PRIMECMP_SHIFT
DECL|ZLL_T2PRIMECMP_T2PRIMECMP_WIDTH|macro|ZLL_T2PRIMECMP_T2PRIMECMP_WIDTH
DECL|ZLL_T2PRIMECMP_T2PRIMECMP|macro|ZLL_T2PRIMECMP_T2PRIMECMP
DECL|ZLL_T2PRIMECMP|macro|ZLL_T2PRIMECMP
DECL|ZLL_T3CMP_REG|macro|ZLL_T3CMP_REG
DECL|ZLL_T3CMP_T3CMP_MASK|macro|ZLL_T3CMP_T3CMP_MASK
DECL|ZLL_T3CMP_T3CMP_SHIFT|macro|ZLL_T3CMP_T3CMP_SHIFT
DECL|ZLL_T3CMP_T3CMP_WIDTH|macro|ZLL_T3CMP_T3CMP_WIDTH
DECL|ZLL_T3CMP_T3CMP|macro|ZLL_T3CMP_T3CMP
DECL|ZLL_T3CMP|macro|ZLL_T3CMP
DECL|ZLL_T4CMP_REG|macro|ZLL_T4CMP_REG
DECL|ZLL_T4CMP_T4CMP_MASK|macro|ZLL_T4CMP_T4CMP_MASK
DECL|ZLL_T4CMP_T4CMP_SHIFT|macro|ZLL_T4CMP_T4CMP_SHIFT
DECL|ZLL_T4CMP_T4CMP_WIDTH|macro|ZLL_T4CMP_T4CMP_WIDTH
DECL|ZLL_T4CMP_T4CMP|macro|ZLL_T4CMP_T4CMP
DECL|ZLL_T4CMP|macro|ZLL_T4CMP
DECL|ZLL_TIMESTAMP_REG|macro|ZLL_TIMESTAMP_REG
DECL|ZLL_TIMESTAMP_TIMESTAMP_MASK|macro|ZLL_TIMESTAMP_TIMESTAMP_MASK
DECL|ZLL_TIMESTAMP_TIMESTAMP_SHIFT|macro|ZLL_TIMESTAMP_TIMESTAMP_SHIFT
DECL|ZLL_TIMESTAMP_TIMESTAMP_WIDTH|macro|ZLL_TIMESTAMP_TIMESTAMP_WIDTH
DECL|ZLL_TIMESTAMP_TIMESTAMP|macro|ZLL_TIMESTAMP_TIMESTAMP
DECL|ZLL_TIMESTAMP|macro|ZLL_TIMESTAMP
DECL|ZLL_TMR_PRESCALE_REG|macro|ZLL_TMR_PRESCALE_REG
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE_MASK|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE_MASK
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE_SHIFT|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE_SHIFT
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE_WIDTH|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE_WIDTH
DECL|ZLL_TMR_PRESCALE_TMR_PRESCALE|macro|ZLL_TMR_PRESCALE_TMR_PRESCALE
DECL|ZLL_TMR_PRESCALE|macro|ZLL_TMR_PRESCALE
DECL|ZLL_Type|typedef|} ZLL_Type, *ZLL_MemMapPtr;
DECL|ZLL|macro|ZLL
DECL|ZigBee_IRQn|enumerator|ZigBee_IRQn = 26, /**< ZigBee interrupt */
DECL|__CM0PLUS_REV|macro|__CM0PLUS_REV
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__VTOR_PRESENT|macro|__VTOR_PRESENT
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
