GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\dvi_tx\dvi_tx.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gowin_rpll2\gowin_rpll2.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gpio\ip_gpio.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\msx_slot\msx_slot.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\ram\ip_ram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v'
Undeclared symbol 'slot_int', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v":144)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_bus.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_decoder.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic123m.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_inst.v'
Undeclared symbol 'p_video_dh_clk', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_inst.v":210)
Undeclared symbol 'p_video_dl_clk', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_inst.v":211)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_interrupt.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_256byte.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_register.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_spinforam.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_double_buffer.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out_bilinear.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out_hmag.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_ram_line_buffer.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\ws2812_led\ip_ws2812_led.v'
Compiling module 'tangnano20k_vdp_cartridge'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v":24)
Compiling module 'Gowin_rPLL'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_rPLL2'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gowin_rpll2\gowin_rpll2.v":10)
Compiling module 'Gowin_CLKDIV'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'msx_slot'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\msx_slot\msx_slot.v":58)
Compiling module 'ip_gpio'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\gpio\ip_gpio.v":57)
Compiling module 'ip_ws2812_led'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\ws2812_led\ip_ws2812_led.v":57)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\ws2812_led\ip_ws2812_led.v":155)
Compiling module 'vdp_inst'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_inst.v":58)
Compiling module 'vdp'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp.v":58)
Compiling module 'vdp_color_bus'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_bus.v":56)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_bus.v":314)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_bus.v":341)
WARN  (EX3791) : Expression size 18 truncated to fit in target size 17("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_bus.v":344)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 16 for port 'p_dram_rdata'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp.v":446)
Compiling module 'vdp_interrupt'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_interrupt.v":57)
Compiling module 'vdp_ssg'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":58)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":170)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":225)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":394)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":434)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":457)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ssg.v":571)
Compiling module 'vdp_color_decoder'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_color_decoder.v":56)
Compiling module 'vdp_text12'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":58)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":162)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":166)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":245)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":260)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":454)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_text12.v":471)
Compiling module 'vdp_graphic123m'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic123m.v":62)
Compiling module 'vdp_graphic4567'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":58)
Compiling module 'vdp_ram_256byte'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_256byte.v":32)
Extracting RAM for identifier 'ff_block_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_256byte.v":43)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":221)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":241)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":245)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":465)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":491)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_graphic4567.v":494)
Compiling module 'vdp_sprite'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":58)
Compiling module 'vdp_spinforam'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_spinforam.v":58)
Extracting RAM for identifier 'ff_memory'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_spinforam.v":66)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":730)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":741)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":828)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":866)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":868)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_sprite.v":879)
Compiling module 'vdp_ram_palette'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":32)
Extracting RAM for identifier 'ff_block_ram_r'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":60)
Extracting RAM for identifier 'ff_block_ram_g'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":61)
Extracting RAM for identifier 'ff_block_ram_b'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":62)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":152)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":153)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 5("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_ram_palette.v":154)
Compiling module 'vdp_register'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_register.v":56)
Compiling module 'vdp_command'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v":56)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v":515)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v":621)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v":703)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v":735)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_command.v":822)
Compiling module 'vdp_wait_control'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":31)
Extracting RAM for identifier 'c_wait_table_501'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":50)
Extracting RAM for identifier 'c_wait_table_502'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":52)
Extracting RAM for identifier 'c_wait_table_503'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":54)
Extracting RAM for identifier 'c_wait_table_504'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":56)
Extracting RAM for identifier 'c_wait_table_505'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":58)
Extracting RAM for identifier 'c_wait_table_601'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":60)
Extracting RAM for identifier 'c_wait_table_602'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":62)
Extracting RAM for identifier 'c_wait_table_603'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":64)
Extracting RAM for identifier 'c_wait_table_604'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":66)
Extracting RAM for identifier 'c_wait_table_605'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp_wait_control.v":68)
Compiling module 'video_out(hs_positive=1'b0,vs_positive=1'b0)'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out.v":60)
Compiling module 'video_out_hmag'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out_hmag.v":60)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out_hmag.v":141)
Compiling module 'video_double_buffer'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_double_buffer.v":58)
Compiling module 'video_ram_line_buffer'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_ram_line_buffer.v":58)
Extracting RAM for identifier 'ff_imem'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_ram_line_buffer.v":71)
Compiling module 'video_out_bilinear'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\video_out\video_out_bilinear.v":60)
Compiling module 'DVI_TX_Top'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\dvi_tx\dvi_tx.v":1072)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\dvi_tx\dvi_tx.v":1071)
Compiling module 'ip_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\ram\ip_ram.v":5)
Extracting RAM for identifier 'ff_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\ram\ip_ram.v":16)
NOTE  (EX0101) : Current top module is "tangnano20k_vdp_cartridge"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v":25)
WARN  (CV0016) : Input dipsw is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v":38)
WARN  (CV0016) : Input button is unused("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v":40)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "Gowin_rPLL2" instantiated to "u_pll2" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\tangnano20k_vdp_cartridge.v":120)
WARN  (NL0002) : The module "vdp_interrupt" instantiated to "u_vdp_interrupt" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\src\v9958\vdp.v":508)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\impl\gwsynthesis\tangnano20k_vdp_cartridge.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step6\impl\gwsynthesis\tangnano20k_vdp_cartridge_syn.rpt.html" completed
GowinSynthesis finish
