{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626868960788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626868960791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 21 15:02:40 2021 " "Processing started: Wed Jul 21 15:02:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626868960791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868960791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868960791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626868961054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626868961054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626868977458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868977458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_4_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_4_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4_main " "Found entity 1: Project_4_main" {  } { { "Project_4_main.bdf" "" { Schematic "E:/Verilog/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626868977459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868977459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count3.v 1 1 " "Found 1 design units, including 1 entities, in source file count3.v" { { "Info" "ISGN_ENTITY_NAME" "1 count3 " "Found entity 1: count3" {  } { { "count3.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/count3.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626868977461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868977461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626868977462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868977462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keep.v 1 1 " "Found 1 design units, including 1 entities, in source file keep.v" { { "Info" "ISGN_ENTITY_NAME" "1 keep " "Found entity 1: keep" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626868977464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868977464 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED0 keep.v(14) " "Verilog HDL Procedural Assignment error at keep.v(14): object \"LED0\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977464 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED1 keep.v(15) " "Verilog HDL Procedural Assignment error at keep.v(15): object \"LED1\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977464 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED2 keep.v(16) " "Verilog HDL Procedural Assignment error at keep.v(16): object \"LED2\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977464 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED0 keep.v(21) " "Verilog HDL Procedural Assignment error at keep.v(21): object \"LED0\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977464 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED1 keep.v(22) " "Verilog HDL Procedural Assignment error at keep.v(22): object \"LED1\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977464 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED2 keep.v(23) " "Verilog HDL Procedural Assignment error at keep.v(23): object \"LED2\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED0 keep.v(27) " "Verilog HDL Procedural Assignment error at keep.v(27): object \"LED0\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED1 keep.v(28) " "Verilog HDL Procedural Assignment error at keep.v(28): object \"LED1\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED2 keep.v(29) " "Verilog HDL Procedural Assignment error at keep.v(29): object \"LED2\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED0 keep.v(34) " "Verilog HDL Procedural Assignment error at keep.v(34): object \"LED0\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 34 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED1 keep.v(35) " "Verilog HDL Procedural Assignment error at keep.v(35): object \"LED1\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 35 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "LED2 keep.v(36) " "Verilog HDL Procedural Assignment error at keep.v(36): object \"LED2\" on left-hand side of assignment must have a variable data type" {  } { { "keep.v" "" { Text "E:/Verilog/RKSPRAC/PLIS/Project_4/keep.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1626868977465 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626868977505 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 21 15:02:57 2021 " "Processing ended: Wed Jul 21 15:02:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626868977505 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626868977505 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626868977505 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626868977505 ""}
