library ieee;
use ieee.std_logic_1164.all;

entity mydff is
port(d, en, c: in std_logic;
	q: out std_logic);
end mydff;

architecture bhv of mydff is
begin
	process(en, c)
	begin
		if(c'event and c = '1' and en = '1') then
			q <= d;
		end if;
	end process;
end bhv;