Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Sep 17 21:30:12 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file PynqDemoTop_timing_summary_routed.rpt -pb PynqDemoTop_timing_summary_routed.pb -rpx PynqDemoTop_timing_summary_routed.rpx -warn_on_violation
| Design       : PynqDemoTop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sw_i[1] (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[1]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[2]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[4]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[5]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[6]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: Menu/Selector/count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Pong/pong/clk_enable/led_enable_o_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: input_arr_reg[5][btn][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_arr_reg[5][pmodC][5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.262        0.000                      0                 2815        0.036        0.000                      0                 2815        3.500        0.000                       0                  1384  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                      7.845        0.000                       0                     1  
sys_clk_pin         0.262        0.000                      0                 2276        0.036        0.000                      0                 2276        3.500        0.000                       0                  1383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.865        0.000                      0                  539        0.457        0.000                      0                  539  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ProcessingSystem/PS_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  ProcessingSystem/PS_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 2.217ns (28.712%)  route 5.504ns (71.288%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X101Y89        FDRE                                         r  Pong/pong/motion/ball_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDRE (Prop_fdre_C_Q)         0.456     6.313 r  Pong/pong/motion/ball_y_o_reg[2]/Q
                         net (fo=75, routed)          1.115     7.428    Pong/pong/motion/Q[2]
    SLICE_X96Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.552 r  Pong/pong/motion/i__carry_i_13/O
                         net (fo=39, routed)          0.984     8.536    Pong/pong/motion/racket_y_pos1[1]
    SLICE_X96Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.660 r  Pong/pong/motion/current_state_i_39/O
                         net (fo=1, routed)           0.634     9.294    Pong/pong/motion/current_state_i_39_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.418 r  Pong/pong/motion/current_state_i_25/O
                         net (fo=2, routed)           0.487     9.905    Pong/pong/motion/current_state_i_25_n_0
    SLICE_X98Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.309 r  Pong/pong/motion/current_state_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.309    Pong/pong/motion/current_state_reg_i_20_n_0
    SLICE_X98Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.466 r  Pong/pong/motion/current_state_reg_i_13/CO[1]
                         net (fo=1, routed)           0.458    10.924    Pong/pong/motion/collision/Schlaeger/current_state432_in
    SLICE_X102Y92        LUT6 (Prop_lut6_I4_O)        0.332    11.256 f  Pong/pong/motion/current_state_i_9/O
                         net (fo=1, routed)           0.500    11.757    Pong/pong/motion/current_state_i_9_n_0
    SLICE_X102Y93        LUT6 (Prop_lut6_I4_O)        0.124    11.881 f  Pong/pong/motion/current_state_i_2/O
                         net (fo=2, routed)           0.324    12.205    Pong/pong/collision/Schlaeger/current_state_reg_1
    SLICE_X102Y94        LUT2 (Prop_lut2_I1_O)        0.124    12.329 r  Pong/pong/collision/Schlaeger/hit_racket_r_o[1]_i_2/O
                         net (fo=3, routed)           0.579    12.908    Pong/pong/motion/hit_racket_l_o_reg[1]
    SLICE_X102Y94        LUT5 (Prop_lut5_I0_O)        0.124    13.032 f  Pong/pong/motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.422    13.454    Pong/pong/motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X102Y94        LUT4 (Prop_lut4_I1_O)        0.124    13.578 r  Pong/pong/motion/Schlaeger/hit_racket_l_o[0]_i_1/O
                         net (fo=1, routed)           0.000    13.578    Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[0]_1
    SLICE_X102Y94        FDRE                                         r  Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.609    13.373    Pong/pong/collision/Schlaeger/clk_i_IBUF_BUFG
    SLICE_X102Y94        FDRE                                         r  Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[0]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X102Y94        FDRE (Setup_fdre_C_D)        0.079    13.840    Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[0]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                         -13.578    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.768ns  (logic 3.323ns (42.778%)  route 4.445ns (57.222%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.972     6.046    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X102Y114       FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.478     6.524 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.578     7.101    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X103Y113       LUT3 (Prop_lut3_I2_O)        0.295     7.396 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.459     7.855    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I1_O)        0.124     7.979 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_6/O
                         net (fo=36, routed)          0.511     8.491    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[10]_i_17[1]
    SLICE_X104Y114       LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=2, routed)           0.530     9.144    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_3
    SLICE_X106Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.268 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18/O
                         net (fo=2, routed)           0.838    10.106    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I0_O)        0.124    10.230 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21/O
                         net (fo=1, routed)           0.000    10.230    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.631 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.631    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.475    11.328    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_6_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.299    11.627 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_15/O
                         net (fo=2, routed)           0.582    12.208    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_4
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124    12.332 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.473    12.806    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_0
    SLICE_X107Y115       LUT4 (Prop_lut4_I0_O)        0.124    12.930 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.930    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.480 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.814 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.814    Pong/pong/sound/DAC/D[9]
    SLICE_X107Y116       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.850    13.615    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X107Y116       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[9]/C
                         clock pessimism              0.441    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X107Y116       FDCE (Setup_fdce_C_D)        0.062    14.082    Pong/pong/sound/DAC/ampl_sample_reg[9]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.210ns (28.648%)  route 5.504ns (71.352%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X101Y89        FDRE                                         r  Pong/pong/motion/ball_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDRE (Prop_fdre_C_Q)         0.456     6.313 r  Pong/pong/motion/ball_y_o_reg[2]/Q
                         net (fo=75, routed)          1.115     7.428    Pong/pong/motion/Q[2]
    SLICE_X96Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.552 r  Pong/pong/motion/i__carry_i_13/O
                         net (fo=39, routed)          0.984     8.536    Pong/pong/motion/racket_y_pos1[1]
    SLICE_X96Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.660 r  Pong/pong/motion/current_state_i_39/O
                         net (fo=1, routed)           0.634     9.294    Pong/pong/motion/current_state_i_39_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.418 r  Pong/pong/motion/current_state_i_25/O
                         net (fo=2, routed)           0.487     9.905    Pong/pong/motion/current_state_i_25_n_0
    SLICE_X98Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.309 r  Pong/pong/motion/current_state_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.309    Pong/pong/motion/current_state_reg_i_20_n_0
    SLICE_X98Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.466 r  Pong/pong/motion/current_state_reg_i_13/CO[1]
                         net (fo=1, routed)           0.458    10.924    Pong/pong/motion/collision/Schlaeger/current_state432_in
    SLICE_X102Y92        LUT6 (Prop_lut6_I4_O)        0.332    11.256 f  Pong/pong/motion/current_state_i_9/O
                         net (fo=1, routed)           0.500    11.757    Pong/pong/motion/current_state_i_9_n_0
    SLICE_X102Y93        LUT6 (Prop_lut6_I4_O)        0.124    11.881 f  Pong/pong/motion/current_state_i_2/O
                         net (fo=2, routed)           0.324    12.205    Pong/pong/collision/Schlaeger/current_state_reg_1
    SLICE_X102Y94        LUT2 (Prop_lut2_I1_O)        0.124    12.329 r  Pong/pong/collision/Schlaeger/hit_racket_r_o[1]_i_2/O
                         net (fo=3, routed)           0.579    12.908    Pong/pong/motion/hit_racket_l_o_reg[1]
    SLICE_X102Y94        LUT5 (Prop_lut5_I0_O)        0.124    13.032 f  Pong/pong/motion/hit_racket_l_o[1]_i_3/O
                         net (fo=2, routed)           0.422    13.454    Pong/pong/motion/hit_racket_l_o[1]_i_3_n_0
    SLICE_X102Y94        LUT4 (Prop_lut4_I1_O)        0.117    13.571 r  Pong/pong/motion/Schlaeger/hit_racket_l_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.571    Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[1]_1
    SLICE_X102Y94        FDRE                                         r  Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.609    13.373    Pong/pong/collision/Schlaeger/clk_i_IBUF_BUFG
    SLICE_X102Y94        FDRE                                         r  Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[1]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X102Y94        FDRE (Setup_fdre_C_D)        0.118    13.879    Pong/pong/collision/Schlaeger/hit_racket_l_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.879    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 3.217ns (41.986%)  route 4.445ns (58.014%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.972     6.046    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X102Y114       FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.478     6.524 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.578     7.101    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X103Y113       LUT3 (Prop_lut3_I2_O)        0.295     7.396 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.459     7.855    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I1_O)        0.124     7.979 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_6/O
                         net (fo=36, routed)          0.511     8.491    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[10]_i_17[1]
    SLICE_X104Y114       LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=2, routed)           0.530     9.144    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_3
    SLICE_X106Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.268 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18/O
                         net (fo=2, routed)           0.838    10.106    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I0_O)        0.124    10.230 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21/O
                         net (fo=1, routed)           0.000    10.230    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.631 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.631    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.475    11.328    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_6_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.299    11.627 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_15/O
                         net (fo=2, routed)           0.582    12.208    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_4
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124    12.332 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.473    12.806    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_0
    SLICE_X107Y115       LUT4 (Prop_lut4_I0_O)        0.124    12.930 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.930    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.480 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.708 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/CO[2]
                         net (fo=1, routed)           0.000    13.708    Pong/pong/sound/DAC/D[10]
    SLICE_X107Y116       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.850    13.615    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X107Y116       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[10]/C
                         clock pessimism              0.441    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X107Y116       FDCE (Setup_fdce_C_D)        0.046    14.066    Pong/pong/sound/DAC/ampl_sample_reg[10]
  -------------------------------------------------------------------
                         required time                         14.066    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 3.212ns (41.948%)  route 4.445ns (58.052%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.615ns = ( 13.615 - 8.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.972     6.046    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X102Y114       FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.478     6.524 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.578     7.101    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X103Y113       LUT3 (Prop_lut3_I2_O)        0.295     7.396 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.459     7.855    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I1_O)        0.124     7.979 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_6/O
                         net (fo=36, routed)          0.511     8.491    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[10]_i_17[1]
    SLICE_X104Y114       LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=2, routed)           0.530     9.144    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_3
    SLICE_X106Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.268 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18/O
                         net (fo=2, routed)           0.838    10.106    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I0_O)        0.124    10.230 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21/O
                         net (fo=1, routed)           0.000    10.230    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.631 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.631    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.475    11.328    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_6_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.299    11.627 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_15/O
                         net (fo=2, routed)           0.582    12.208    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_4
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124    12.332 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.473    12.806    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_0
    SLICE_X107Y115       LUT4 (Prop_lut4_I0_O)        0.124    12.930 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.930    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.480 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.480    Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/CO[0]
    SLICE_X107Y116       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.703 r  Pong/pong/sound/Melody_bass/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.703    Pong/pong/sound/DAC/D[8]
    SLICE_X107Y116       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.850    13.615    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X107Y116       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[8]/C
                         clock pessimism              0.441    14.056    
                         clock uncertainty           -0.035    14.020    
    SLICE_X107Y116       FDCE (Setup_fdce_C_D)        0.062    14.082    Pong/pong/sound/DAC/ampl_sample_reg[8]
  -------------------------------------------------------------------
                         required time                         14.082    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 3.079ns (40.922%)  route 4.445ns (59.078%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.972     6.046    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X102Y114       FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.478     6.524 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.578     7.101    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X103Y113       LUT3 (Prop_lut3_I2_O)        0.295     7.396 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.459     7.855    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I1_O)        0.124     7.979 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_6/O
                         net (fo=36, routed)          0.511     8.491    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[10]_i_17[1]
    SLICE_X104Y114       LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=2, routed)           0.530     9.144    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_3
    SLICE_X106Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.268 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18/O
                         net (fo=2, routed)           0.838    10.106    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I0_O)        0.124    10.230 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21/O
                         net (fo=1, routed)           0.000    10.230    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.631 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.631    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.475    11.328    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_6_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.299    11.627 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_15/O
                         net (fo=2, routed)           0.582    12.208    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_4
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124    12.332 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.473    12.806    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_0
    SLICE_X107Y115       LUT4 (Prop_lut4_I0_O)        0.124    12.930 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.930    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.570 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.570    Pong/pong/sound/DAC/D[7]
    SLICE_X107Y115       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.851    13.616    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X107Y115       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[7]/C
                         clock pessimism              0.441    14.057    
                         clock uncertainty           -0.035    14.021    
    SLICE_X107Y115       FDCE (Setup_fdce_C_D)        0.062    14.083    Pong/pong/sound/DAC/ampl_sample_reg[7]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 3.019ns (40.447%)  route 4.445ns (59.553%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.972     6.046    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X102Y114       FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.478     6.524 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.578     7.101    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X103Y113       LUT3 (Prop_lut3_I2_O)        0.295     7.396 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.459     7.855    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I1_O)        0.124     7.979 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_6/O
                         net (fo=36, routed)          0.511     8.491    Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[10]_i_17[1]
    SLICE_X104Y114       LUT5 (Prop_lut5_I4_O)        0.124     8.615 r  Pong/pong/sound/Melody_looser/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_25/O
                         net (fo=2, routed)           0.530     9.144    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_3
    SLICE_X106Y113       LUT6 (Prop_lut6_I4_O)        0.124     9.268 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18/O
                         net (fo=2, routed)           0.838    10.106    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_18_n_0
    SLICE_X106Y114       LUT4 (Prop_lut4_I0_O)        0.124    10.230 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21/O
                         net (fo=1, routed)           0.000    10.230    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_21_n_0
    SLICE_X106Y114       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.631 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/CO[3]
                         net (fo=1, routed)           0.000    10.631    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15_n_0
    SLICE_X106Y115       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.853 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[10]_i_6/O[0]
                         net (fo=2, routed)           0.475    11.328    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_6_0[0]
    SLICE_X108Y115       LUT6 (Prop_lut6_I4_O)        0.299    11.627 f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_15/O
                         net (fo=2, routed)           0.582    12.208    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_4
    SLICE_X108Y115       LUT6 (Prop_lut6_I1_O)        0.124    12.332 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4/O
                         net (fo=2, routed)           0.473    12.806    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_n_0
    SLICE_X107Y115       LUT4 (Prop_lut4_I0_O)        0.124    12.930 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8/O
                         net (fo=1, routed)           0.000    12.930    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_8_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.510 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.510    Pong/pong/sound/DAC/D[6]
    SLICE_X107Y115       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.851    13.616    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X107Y115       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[6]/C
                         clock pessimism              0.441    14.057    
                         clock uncertainty           -0.035    14.021    
    SLICE_X107Y115       FDCE (Setup_fdce_C_D)        0.062    14.083    Pong/pong/sound/DAC/ampl_sample_reg[6]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                         -13.510    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/DAC/ampl_sample_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 2.964ns (40.458%)  route 4.362ns (59.542%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.616ns = ( 13.616 - 8.000 ) 
    Source Clock Delay      (SCD):    6.046ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.972     6.046    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X102Y114       FDCE                                         r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y114       FDCE (Prop_fdce_C_Q)         0.478     6.524 r  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/Q
                         net (fo=1, routed)           0.578     7.101    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o[7]
    SLICE_X103Y113       LUT3 (Prop_lut3_I2_O)        0.295     7.396 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7/O
                         net (fo=8, routed)           0.459     7.855    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_7_n_0
    SLICE_X102Y114       LUT6 (Prop_lut6_I1_O)        0.124     7.979 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/g0_b0__11_i_6/O
                         net (fo=36, routed)          0.689     8.669    Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/sel[1]
    SLICE_X103Y114       LUT2 (Prop_lut2_I0_O)        0.124     8.793 f  Pong/pong/sound/Melody_looser/ADDRESSGENERATOR/ADDRESS_COUNTER/ampl_sample[3]_i_29/O
                         net (fo=2, routed)           0.450     9.243    Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15
    SLICE_X105Y114       LUT6 (Prop_lut6_I2_O)        0.124     9.367 r  Pong/pong/sound/Melody/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_20/O
                         net (fo=2, routed)           0.711    10.079    Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/DI[0]
    SLICE_X106Y114       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    10.616 r  Pong/pong/sound/Melody_racket/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_15/O[2]
                         net (fo=2, routed)           0.490    11.105    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[7]_i_4_1[2]
    SLICE_X109Y114       LUT6 (Prop_lut6_I5_O)        0.302    11.407 r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_10/O
                         net (fo=2, routed)           0.411    11.819    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_3
    SLICE_X109Y114       LUT6 (Prop_lut6_I5_O)        0.124    11.943 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_3/O
                         net (fo=2, routed)           0.573    12.516    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_3_n_0
    SLICE_X107Y114       LUT6 (Prop_lut6_I0_O)        0.124    12.640 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_7/O
                         net (fo=1, routed)           0.000    12.640    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample[3]_i_7_n_0
    SLICE_X107Y114       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.038 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.038    Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[3]_i_1_n_0
    SLICE_X107Y115       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.372 r  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/ampl_sample_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.372    Pong/pong/sound/DAC/D[5]
    SLICE_X107Y115       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.851    13.616    Pong/pong/sound/DAC/clk_i_IBUF_BUFG
    SLICE_X107Y115       FDCE                                         r  Pong/pong/sound/DAC/ampl_sample_reg[5]/C
                         clock pessimism              0.441    14.057    
                         clock uncertainty           -0.035    14.021    
    SLICE_X107Y115       FDCE (Setup_fdce_C_D)        0.062    14.083    Pong/pong/sound/DAC/ampl_sample_reg[5]
  -------------------------------------------------------------------
                         required time                         14.083    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/Schlaeger/hit_racket_r_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.207ns  (logic 2.093ns (29.040%)  route 5.114ns (70.960%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.373ns = ( 13.373 - 8.000 ) 
    Source Clock Delay      (SCD):    5.857ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.783     5.857    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X101Y89        FDRE                                         r  Pong/pong/motion/ball_y_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y89        FDRE (Prop_fdre_C_Q)         0.456     6.313 r  Pong/pong/motion/ball_y_o_reg[2]/Q
                         net (fo=75, routed)          1.115     7.428    Pong/pong/motion/Q[2]
    SLICE_X96Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.552 r  Pong/pong/motion/i__carry_i_13/O
                         net (fo=39, routed)          0.984     8.536    Pong/pong/motion/racket_y_pos1[1]
    SLICE_X96Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.660 r  Pong/pong/motion/current_state_i_39/O
                         net (fo=1, routed)           0.634     9.294    Pong/pong/motion/current_state_i_39_n_0
    SLICE_X97Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.418 r  Pong/pong/motion/current_state_i_25/O
                         net (fo=2, routed)           0.487     9.905    Pong/pong/motion/current_state_i_25_n_0
    SLICE_X98Y91         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.309 r  Pong/pong/motion/current_state_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.309    Pong/pong/motion/current_state_reg_i_20_n_0
    SLICE_X98Y92         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.466 r  Pong/pong/motion/current_state_reg_i_13/CO[1]
                         net (fo=1, routed)           0.458    10.924    Pong/pong/motion/collision/Schlaeger/current_state432_in
    SLICE_X102Y92        LUT6 (Prop_lut6_I4_O)        0.332    11.256 f  Pong/pong/motion/current_state_i_9/O
                         net (fo=1, routed)           0.500    11.757    Pong/pong/motion/current_state_i_9_n_0
    SLICE_X102Y93        LUT6 (Prop_lut6_I4_O)        0.124    11.881 f  Pong/pong/motion/current_state_i_2/O
                         net (fo=2, routed)           0.324    12.205    Pong/pong/collision/Schlaeger/current_state_reg_1
    SLICE_X102Y94        LUT2 (Prop_lut2_I1_O)        0.124    12.329 r  Pong/pong/collision/Schlaeger/hit_racket_r_o[1]_i_2/O
                         net (fo=3, routed)           0.611    12.940    Pong/pong/collision/Schlaeger/current_state_reg_0
    SLICE_X102Y95        LUT5 (Prop_lut5_I0_O)        0.124    13.064 r  Pong/pong/collision/Schlaeger/hit_racket_r_o[1]_i_1/O
                         net (fo=1, routed)           0.000    13.064    Pong/pong/collision/Schlaeger/hit_racket_r_o[1]_i_1_n_0
    SLICE_X102Y95        FDRE                                         r  Pong/pong/collision/Schlaeger/hit_racket_r_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.609    13.373    Pong/pong/collision/Schlaeger/clk_i_IBUF_BUFG
    SLICE_X102Y95        FDRE                                         r  Pong/pong/collision/Schlaeger/hit_racket_r_o_reg[1]/C
                         clock pessimism              0.423    13.797    
                         clock uncertainty           -0.035    13.761    
    SLICE_X102Y95        FDRE (Setup_fdre_C_D)        0.081    13.842    Pong/pong/collision/Schlaeger/hit_racket_r_o_reg[1]
  -------------------------------------------------------------------
                         required time                         13.842    
                         arrival time                         -13.064    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 Pong/pong/motion/ball_y_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/collision/Schlaeger/current_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 2.043ns (28.585%)  route 5.104ns (71.415%))
  Logic Levels:           7  (CARRY4=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.371ns = ( 13.371 - 8.000 ) 
    Source Clock Delay      (SCD):    5.858ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.784     5.858    Pong/pong/motion/clk_i_IBUF_BUFG
    SLICE_X100Y91        FDRE                                         r  Pong/pong/motion/ball_y_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y91        FDRE (Prop_fdre_C_Q)         0.518     6.376 r  Pong/pong/motion/ball_y_o_reg[3]/Q
                         net (fo=59, routed)          0.855     7.230    Pong/pong/motion/Q[3]
    SLICE_X100Y92        LUT6 (Prop_lut6_I1_O)        0.124     7.354 r  Pong/pong/motion/current_state2_carry_i_13/O
                         net (fo=41, routed)          0.942     8.296    Pong/pong/motion/racket_y_pos2[2]
    SLICE_X92Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.420 r  Pong/pong/motion/i__carry_i_9/O
                         net (fo=4, routed)           0.693     9.113    Pong/pong/motion/i__carry_i_9_n_0
    SLICE_X92Y93         LUT6 (Prop_lut6_I1_O)        0.124     9.237 r  Pong/pong/motion/i__carry_i_1__2/O
                         net (fo=1, routed)           0.478     9.715    Pong/pong/collision/Schlaeger/current_state2_inferred__2/i__carry__0_0[3]
    SLICE_X95Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.100 r  Pong/pong/collision/Schlaeger/current_state2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.100    Pong/pong/collision/Schlaeger/current_state2_inferred__2/i__carry_n_0
    SLICE_X95Y94         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.371 r  Pong/pong/collision/Schlaeger/current_state2_inferred__2/i__carry__0/CO[0]
                         net (fo=2, routed)           1.116    11.487    Pong/pong/collision/Schlaeger/current_state26_in
    SLICE_X102Y95        LUT6 (Prop_lut6_I1_O)        0.373    11.860 f  Pong/pong/collision/Schlaeger/current_state_i_5/O
                         net (fo=2, routed)           1.020    12.881    Pong/pong/collision/Schlaeger/current_state_i_5_n_0
    SLICE_X99Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.005 r  Pong/pong/collision/Schlaeger/current_state_i_1/O
                         net (fo=1, routed)           0.000    13.005    Pong/pong/collision/Schlaeger/current_state_i_1_n_0
    SLICE_X99Y92         FDRE                                         r  Pong/pong/collision/Schlaeger/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.607    13.371    Pong/pong/collision/Schlaeger/clk_i_IBUF_BUFG
    SLICE_X99Y92         FDRE                                         r  Pong/pong/collision/Schlaeger/current_state_reg/C
                         clock pessimism              0.461    13.833    
                         clock uncertainty           -0.035    13.797    
    SLICE_X99Y92         FDRE (Setup_fdre_C_D)        0.029    13.826    Pong/pong/collision/Schlaeger/current_state_reg
  -------------------------------------------------------------------
                         required time                         13.826    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                  0.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[12]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.215 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     2.215    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_7
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[12]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y100        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[12]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[14]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.228 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     2.228    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_5
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[14]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y100        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[14]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.228    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[13]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.071%)  route 0.150ns (26.929%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.251 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     2.251    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_6
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[13]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y100        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[13]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[15]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.167%)  route 0.150ns (26.833%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.253 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.253    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_4
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y100        FDCE                                         r  Pong/pong/sound/Enable/count_reg[15]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y100        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[16]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.263%)  route 0.150ns (26.737%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.255 r  Pong/pong/sound/Enable/count_reg[16]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     2.255    Pong/pong/sound/Enable/count_reg[16]__0_i_1_n_7
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[16]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y101        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[16]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[18]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.424ns (73.868%)  route 0.150ns (26.132%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.268 r  Pong/pong/sound/Enable/count_reg[16]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     2.268    Pong/pong/sound/Enable/count_reg[16]__0_i_1_n_5
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[18]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y101        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[18]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[17]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.875%)  route 0.150ns (25.125%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.291 r  Pong/pong/sound/Enable/count_reg[16]__0_i_1/O[1]
                         net (fo=1, routed)           0.000     2.291    Pong/pong/sound/Enable/count_reg[16]__0_i_1_n_6
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[17]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y101        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[17]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[19]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.449ns (74.959%)  route 0.150ns (25.041%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.293 r  Pong/pong/sound/Enable/count_reg[16]__0_i_1/O[3]
                         net (fo=1, routed)           0.000     2.293    Pong/pong/sound/Enable/count_reg[16]__0_i_1_n_4
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[19]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y101        FDCE                                         r  Pong/pong/sound/Enable/count_reg[19]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y101        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[19]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[20]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.451ns (75.042%)  route 0.150ns (24.958%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.242 r  Pong/pong/sound/Enable/count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.242    Pong/pong/sound/Enable/count_reg[16]__0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.295 r  Pong/pong/sound/Enable/count_reg[20]__0_i_1/O[0]
                         net (fo=1, routed)           0.000     2.295    Pong/pong/sound/Enable/count_reg[20]__0_i_1_n_7
    SLICE_X96Y102        FDCE                                         r  Pong/pong/sound/Enable/count_reg[20]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y102        FDCE                                         r  Pong/pong/sound/Enable/count_reg[20]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y102        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[20]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Enable/count_reg[11]__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Enable/count_reg[22]__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.464ns (75.571%)  route 0.150ns (24.429%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.608     1.694    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y99         FDCE                                         r  Pong/pong/sound/Enable/count_reg[11]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y99         FDCE (Prop_fdce_C_Q)         0.164     1.858 r  Pong/pong/sound/Enable/count_reg[11]__0/Q
                         net (fo=3, routed)           0.149     2.007    Pong/pong/sound/Enable/count_reg[11]__0_n_0
    SLICE_X96Y99         LUT2 (Prop_lut2_I1_O)        0.045     2.052 r  Pong/pong/sound/Enable/count[8]__0_i_2/O
                         net (fo=1, routed)           0.000     2.052    Pong/pong/sound/Enable/count[8]__0_i_2_n_0
    SLICE_X96Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.161 r  Pong/pong/sound/Enable/count_reg[8]__0_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.162    Pong/pong/sound/Enable/count_reg[8]__0_i_1_n_0
    SLICE_X96Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.202 r  Pong/pong/sound/Enable/count_reg[12]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.202    Pong/pong/sound/Enable/count_reg[12]__0_i_1_n_0
    SLICE_X96Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.242 r  Pong/pong/sound/Enable/count_reg[16]__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.242    Pong/pong/sound/Enable/count_reg[16]__0_i_1_n_0
    SLICE_X96Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.308 r  Pong/pong/sound/Enable/count_reg[20]__0_i_1/O[2]
                         net (fo=1, routed)           0.000     2.308    Pong/pong/sound/Enable/count_reg[20]__0_i_1_n_5
    SLICE_X96Y102        FDCE                                         r  Pong/pong/sound/Enable/count_reg[22]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.964     2.306    Pong/pong/sound/Enable/clk_i_IBUF_BUFG
    SLICE_X96Y102        FDCE                                         r  Pong/pong/sound/Enable/count_reg[22]__0/C
                         clock pessimism             -0.261     2.045    
    SLICE_X96Y102        FDCE (Hold_fdce_C_D)         0.134     2.179    Pong/pong/sound/Enable/count_reg[22]__0
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X107Y75   Basic/Design/clk_ena_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y76   Basic/Design/color_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y76   Basic/Design/color_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X103Y76   Basic/Design/color_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y73   Basic/Design/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y73   Basic/Design/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X104Y72   Basic/Design/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y74   Kran/Crane/f_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X100Y75   Menu/EnableSignals/MovingText/i_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/lut_out_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/lut_out_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/lut_out_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y112  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/lut_out_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y111  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y113  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/phase_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X107Y113  Pong/pong/sound/Melody_wall/DigitalDirectSynthesizer/dds_synth/lut_out_delay_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y75   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X107Y75   Basic/Design/clk_ena_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y76   Basic/Design/color_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y76   Basic/Design/color_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X103Y76   Basic/Design/color_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y73   Basic/Design/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y73   Basic/Design/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X104Y72   Basic/Design/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y74   Kran/Crane/f_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X100Y75   Menu/EnableSignals/MovingText/i_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.456ns (9.919%)  route 4.141ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.141    10.726    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/AR[0]
    SLICE_X100Y106       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/clk_i_IBUF_BUFG
    SLICE_X100Y106       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y106       FDCE (Recov_fdce_C_CLR)     -0.361    13.591    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/enable_o_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.456ns (9.919%)  route 4.141ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.141    10.726    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/AR[0]
    SLICE_X100Y106       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/enable_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/clk_i_IBUF_BUFG
    SLICE_X100Y106       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/enable_o_reg/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y106       FDCE (Recov_fdce_C_CLR)     -0.361    13.591    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/enable_o_reg
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.456ns (9.919%)  route 4.141ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.141    10.726    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/AR[0]
    SLICE_X100Y106       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/clk_i_IBUF_BUFG
    SLICE_X100Y106       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y106       FDCE (Recov_fdce_C_CLR)     -0.319    13.633    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.456ns (9.919%)  route 4.141ns (90.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.141    10.726    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/AR[0]
    SLICE_X100Y106       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/clk_i_IBUF_BUFG
    SLICE_X100Y106       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y106       FDCE (Recov_fdce_C_CLR)     -0.319    13.633    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/DURATION_FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.456ns (10.227%)  route 4.003ns (89.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.003    10.588    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X101Y105       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X101Y105       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[5]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X101Y105       FDCE (Recov_fdce_C_CLR)     -0.405    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[5]
  -------------------------------------------------------------------
                         required time                         13.547    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.456ns (10.227%)  route 4.003ns (89.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.003    10.588    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X101Y105       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X101Y105       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X101Y105       FDCE (Recov_fdce_C_CLR)     -0.405    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[6]
  -------------------------------------------------------------------
                         required time                         13.547    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.456ns (10.227%)  route 4.003ns (89.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.003    10.588    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X101Y105       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X101Y105       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X101Y105       FDCE (Recov_fdce_C_CLR)     -0.405    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/address_o_reg[7]
  -------------------------------------------------------------------
                         required time                         13.547    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.456ns (10.227%)  route 4.003ns (89.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.003    10.588    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X100Y105       FDPE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X100Y105       FDPE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y105       FDPE (Recov_fdpe_C_PRE)     -0.361    13.591    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.456ns (10.227%)  route 4.003ns (89.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.003    10.588    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X100Y105       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X100Y105       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y105       FDCE (Recov_fdce_C_CLR)     -0.361    13.591    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.456ns (10.227%)  route 4.003ns (89.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.547ns = ( 13.547 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        2.055     6.129    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.456     6.585 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         4.003    10.588    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X100Y105       FDCE                                         f  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_i (IN)
                         net (fo=0)                   0.000     8.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        1.782    13.547    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X100Y105       FDCE                                         r  Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/C
                         clock pessimism              0.441    13.988    
                         clock uncertainty           -0.035    13.952    
    SLICE_X100Y105       FDCE (Recov_fdce_C_CLR)     -0.319    13.633    Pong/pong/sound/Melody_bass/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                         -10.588    
  -------------------------------------------------------------------
                         slack                                  3.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.973%)  route 0.240ns (63.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.240     2.185    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X107Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X107Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[1]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.973%)  route 0.240ns (63.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.240     2.185    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X107Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X107Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[2]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.973%)  route 0.240ns (63.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.240     2.185    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X107Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X107Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[3]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.973%)  route 0.240ns (63.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.240     2.185    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X107Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X107Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[4]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.973%)  route 0.240ns (63.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.240     2.185    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X107Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X107Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X107Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.556%)  route 0.245ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.189    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X106Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X106Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X106Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.556%)  route 0.245ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.189    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X106Y104       FDCE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X106Y104       FDCE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X106Y104       FDCE (Remov_fdce_C_CLR)     -0.092     1.728    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/bg_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.556%)  route 0.245ns (63.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X109Y103       FDPE                                         r  Pong/pong/sound/Activator/bg_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y103       FDPE (Prop_fdpe_C_Q)         0.141     1.945 f  Pong/pong/sound/Activator/bg_ena_reg_inv/Q
                         net (fo=165, routed)         0.245     2.189    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/AR[0]
    SLICE_X106Y104       FDPE                                         f  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/clk_i_IBUF_BUFG
    SLICE_X106Y104       FDPE                                         r  Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X106Y104       FDPE (Remov_fdpe_C_PRE)     -0.095     1.725    Pong/pong/sound/Melody/ADDRESSGENERATOR/ADDRESS_COUNTER/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/out_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.196%)  route 0.254ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X108Y103       FDPE                                         r  Pong/pong/sound/Activator/out_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDPE (Prop_fdpe_C_Q)         0.164     1.968 f  Pong/pong/sound/Activator/out_ena_reg_inv/Q
                         net (fo=83, routed)          0.254     2.222    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X108Y104       FDCE                                         f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X108Y104       FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[1]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X108Y104       FDCE (Remov_fdce_C_CLR)     -0.067     1.753    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Pong/pong/sound/Activator/out_ena_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.196%)  route 0.254ns (60.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.717     1.804    Pong/pong/sound/Activator/clk_i_IBUF_BUFG
    SLICE_X108Y103       FDPE                                         r  Pong/pong/sound/Activator/out_ena_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y103       FDPE (Prop_fdpe_C_Q)         0.164     1.968 f  Pong/pong/sound/Activator/out_ena_reg_inv/Q
                         net (fo=83, routed)          0.254     2.222    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/AR[0]
    SLICE_X108Y104       FDCE                                         f  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1382, routed)        0.991     2.333    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/clk_i_IBUF_BUFG
    SLICE_X108Y104       FDCE                                         r  Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[2]/C
                         clock pessimism             -0.514     1.820    
    SLICE_X108Y104       FDCE (Remov_fdce_C_CLR)     -0.067     1.753    Pong/pong/sound/Melody_out/DigitalDirectSynthesizer/dds_synth/ftw_accu_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.469    





