
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chown_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017a0 <.init>:
  4017a0:	stp	x29, x30, [sp, #-16]!
  4017a4:	mov	x29, sp
  4017a8:	bl	40216c <__fxstatat@plt+0x52c>
  4017ac:	ldp	x29, x30, [sp], #16
  4017b0:	ret

Disassembly of section .plt:

00000000004017c0 <mbrtowc@plt-0x20>:
  4017c0:	stp	x16, x30, [sp, #-16]!
  4017c4:	adrp	x16, 41d000 <__fxstatat@plt+0x1b3c0>
  4017c8:	ldr	x17, [x16, #4088]
  4017cc:	add	x16, x16, #0xff8
  4017d0:	br	x17
  4017d4:	nop
  4017d8:	nop
  4017dc:	nop

00000000004017e0 <mbrtowc@plt>:
  4017e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4017e4:	ldr	x17, [x16]
  4017e8:	add	x16, x16, #0x0
  4017ec:	br	x17

00000000004017f0 <memcpy@plt>:
  4017f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4017f4:	ldr	x17, [x16, #8]
  4017f8:	add	x16, x16, #0x8
  4017fc:	br	x17

0000000000401800 <memmove@plt>:
  401800:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401804:	ldr	x17, [x16, #16]
  401808:	add	x16, x16, #0x10
  40180c:	br	x17

0000000000401810 <_exit@plt>:
  401810:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401814:	ldr	x17, [x16, #24]
  401818:	add	x16, x16, #0x18
  40181c:	br	x17

0000000000401820 <strtoul@plt>:
  401820:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401824:	ldr	x17, [x16, #32]
  401828:	add	x16, x16, #0x20
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401834:	ldr	x17, [x16, #40]
  401838:	add	x16, x16, #0x28
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401844:	ldr	x17, [x16, #48]
  401848:	add	x16, x16, #0x30
  40184c:	br	x17

0000000000401850 <error@plt>:
  401850:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401854:	ldr	x17, [x16, #56]
  401858:	add	x16, x16, #0x38
  40185c:	br	x17

0000000000401860 <fchdir@plt>:
  401860:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401864:	ldr	x17, [x16, #64]
  401868:	add	x16, x16, #0x40
  40186c:	br	x17

0000000000401870 <getgrnam@plt>:
  401870:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401874:	ldr	x17, [x16, #72]
  401878:	add	x16, x16, #0x48
  40187c:	br	x17

0000000000401880 <__cxa_atexit@plt>:
  401880:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401884:	ldr	x17, [x16, #80]
  401888:	add	x16, x16, #0x50
  40188c:	br	x17

0000000000401890 <qsort@plt>:
  401890:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401894:	ldr	x17, [x16, #88]
  401898:	add	x16, x16, #0x58
  40189c:	br	x17

00000000004018a0 <endgrent@plt>:
  4018a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018a4:	ldr	x17, [x16, #96]
  4018a8:	add	x16, x16, #0x60
  4018ac:	br	x17

00000000004018b0 <lseek@plt>:
  4018b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018b4:	ldr	x17, [x16, #104]
  4018b8:	add	x16, x16, #0x68
  4018bc:	br	x17

00000000004018c0 <__fpending@plt>:
  4018c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018c4:	ldr	x17, [x16, #112]
  4018c8:	add	x16, x16, #0x70
  4018cc:	br	x17

00000000004018d0 <stpcpy@plt>:
  4018d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018d4:	ldr	x17, [x16, #120]
  4018d8:	add	x16, x16, #0x78
  4018dc:	br	x17

00000000004018e0 <fileno@plt>:
  4018e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018e4:	ldr	x17, [x16, #128]
  4018e8:	add	x16, x16, #0x80
  4018ec:	br	x17

00000000004018f0 <fclose@plt>:
  4018f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4018f4:	ldr	x17, [x16, #136]
  4018f8:	add	x16, x16, #0x88
  4018fc:	br	x17

0000000000401900 <nl_langinfo@plt>:
  401900:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401904:	ldr	x17, [x16, #144]
  401908:	add	x16, x16, #0x90
  40190c:	br	x17

0000000000401910 <malloc@plt>:
  401910:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401914:	ldr	x17, [x16, #152]
  401918:	add	x16, x16, #0x98
  40191c:	br	x17

0000000000401920 <open@plt>:
  401920:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401924:	ldr	x17, [x16, #160]
  401928:	add	x16, x16, #0xa0
  40192c:	br	x17

0000000000401930 <strncmp@plt>:
  401930:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401934:	ldr	x17, [x16, #168]
  401938:	add	x16, x16, #0xa8
  40193c:	br	x17

0000000000401940 <bindtextdomain@plt>:
  401940:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401944:	ldr	x17, [x16, #176]
  401948:	add	x16, x16, #0xb0
  40194c:	br	x17

0000000000401950 <__libc_start_main@plt>:
  401950:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401954:	ldr	x17, [x16, #184]
  401958:	add	x16, x16, #0xb8
  40195c:	br	x17

0000000000401960 <__printf_chk@plt>:
  401960:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401964:	ldr	x17, [x16, #192]
  401968:	add	x16, x16, #0xc0
  40196c:	br	x17

0000000000401970 <fstatfs@plt>:
  401970:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401974:	ldr	x17, [x16, #200]
  401978:	add	x16, x16, #0xc8
  40197c:	br	x17

0000000000401980 <memset@plt>:
  401980:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401984:	ldr	x17, [x16, #208]
  401988:	add	x16, x16, #0xd0
  40198c:	br	x17

0000000000401990 <getpwnam@plt>:
  401990:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401994:	ldr	x17, [x16, #216]
  401998:	add	x16, x16, #0xd8
  40199c:	br	x17

00000000004019a0 <calloc@plt>:
  4019a0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019a4:	ldr	x17, [x16, #224]
  4019a8:	add	x16, x16, #0xe0
  4019ac:	br	x17

00000000004019b0 <readdir@plt>:
  4019b0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019b4:	ldr	x17, [x16, #232]
  4019b8:	add	x16, x16, #0xe8
  4019bc:	br	x17

00000000004019c0 <realloc@plt>:
  4019c0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019c4:	ldr	x17, [x16, #240]
  4019c8:	add	x16, x16, #0xf0
  4019cc:	br	x17

00000000004019d0 <closedir@plt>:
  4019d0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019d4:	ldr	x17, [x16, #248]
  4019d8:	add	x16, x16, #0xf8
  4019dc:	br	x17

00000000004019e0 <__openat_2@plt>:
  4019e0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019e4:	ldr	x17, [x16, #256]
  4019e8:	add	x16, x16, #0x100
  4019ec:	br	x17

00000000004019f0 <close@plt>:
  4019f0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  4019f4:	ldr	x17, [x16, #264]
  4019f8:	add	x16, x16, #0x108
  4019fc:	br	x17

0000000000401a00 <strrchr@plt>:
  401a00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a04:	ldr	x17, [x16, #272]
  401a08:	add	x16, x16, #0x110
  401a0c:	br	x17

0000000000401a10 <__gmon_start__@plt>:
  401a10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a14:	ldr	x17, [x16, #280]
  401a18:	add	x16, x16, #0x118
  401a1c:	br	x17

0000000000401a20 <fdopendir@plt>:
  401a20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a24:	ldr	x17, [x16, #288]
  401a28:	add	x16, x16, #0x120
  401a2c:	br	x17

0000000000401a30 <abort@plt>:
  401a30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a34:	ldr	x17, [x16, #296]
  401a38:	add	x16, x16, #0x128
  401a3c:	br	x17

0000000000401a40 <mbsinit@plt>:
  401a40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a44:	ldr	x17, [x16, #304]
  401a48:	add	x16, x16, #0x130
  401a4c:	br	x17

0000000000401a50 <memcmp@plt>:
  401a50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a54:	ldr	x17, [x16, #312]
  401a58:	add	x16, x16, #0x138
  401a5c:	br	x17

0000000000401a60 <textdomain@plt>:
  401a60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a64:	ldr	x17, [x16, #320]
  401a68:	add	x16, x16, #0x140
  401a6c:	br	x17

0000000000401a70 <getopt_long@plt>:
  401a70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a74:	ldr	x17, [x16, #328]
  401a78:	add	x16, x16, #0x148
  401a7c:	br	x17

0000000000401a80 <__fprintf_chk@plt>:
  401a80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a84:	ldr	x17, [x16, #336]
  401a88:	add	x16, x16, #0x150
  401a8c:	br	x17

0000000000401a90 <strcmp@plt>:
  401a90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401a94:	ldr	x17, [x16, #344]
  401a98:	add	x16, x16, #0x158
  401a9c:	br	x17

0000000000401aa0 <getpwuid@plt>:
  401aa0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401aa4:	ldr	x17, [x16, #352]
  401aa8:	add	x16, x16, #0x160
  401aac:	br	x17

0000000000401ab0 <__ctype_b_loc@plt>:
  401ab0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ab4:	ldr	x17, [x16, #360]
  401ab8:	add	x16, x16, #0x168
  401abc:	br	x17

0000000000401ac0 <fseeko@plt>:
  401ac0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ac4:	ldr	x17, [x16, #368]
  401ac8:	add	x16, x16, #0x170
  401acc:	br	x17

0000000000401ad0 <free@plt>:
  401ad0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ad4:	ldr	x17, [x16, #376]
  401ad8:	add	x16, x16, #0x178
  401adc:	br	x17

0000000000401ae0 <__ctype_get_mb_cur_max@plt>:
  401ae0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ae4:	ldr	x17, [x16, #384]
  401ae8:	add	x16, x16, #0x180
  401aec:	br	x17

0000000000401af0 <fchownat@plt>:
  401af0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401af4:	ldr	x17, [x16, #392]
  401af8:	add	x16, x16, #0x188
  401afc:	br	x17

0000000000401b00 <strchr@plt>:
  401b00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b04:	ldr	x17, [x16, #400]
  401b08:	add	x16, x16, #0x190
  401b0c:	br	x17

0000000000401b10 <fwrite@plt>:
  401b10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b14:	ldr	x17, [x16, #408]
  401b18:	add	x16, x16, #0x198
  401b1c:	br	x17

0000000000401b20 <fcntl@plt>:
  401b20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b24:	ldr	x17, [x16, #416]
  401b28:	add	x16, x16, #0x1a0
  401b2c:	br	x17

0000000000401b30 <fflush@plt>:
  401b30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b34:	ldr	x17, [x16, #424]
  401b38:	add	x16, x16, #0x1a8
  401b3c:	br	x17

0000000000401b40 <strcpy@plt>:
  401b40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b44:	ldr	x17, [x16, #432]
  401b48:	add	x16, x16, #0x1b0
  401b4c:	br	x17

0000000000401b50 <dirfd@plt>:
  401b50:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b54:	ldr	x17, [x16, #440]
  401b58:	add	x16, x16, #0x1b8
  401b5c:	br	x17

0000000000401b60 <endpwent@plt>:
  401b60:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b64:	ldr	x17, [x16, #448]
  401b68:	add	x16, x16, #0x1c0
  401b6c:	br	x17

0000000000401b70 <__lxstat@plt>:
  401b70:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b74:	ldr	x17, [x16, #456]
  401b78:	add	x16, x16, #0x1c8
  401b7c:	br	x17

0000000000401b80 <__fxstat@plt>:
  401b80:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b84:	ldr	x17, [x16, #464]
  401b88:	add	x16, x16, #0x1d0
  401b8c:	br	x17

0000000000401b90 <dcgettext@plt>:
  401b90:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401b94:	ldr	x17, [x16, #472]
  401b98:	add	x16, x16, #0x1d8
  401b9c:	br	x17

0000000000401ba0 <fputs_unlocked@plt>:
  401ba0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401ba4:	ldr	x17, [x16, #480]
  401ba8:	add	x16, x16, #0x1e0
  401bac:	br	x17

0000000000401bb0 <__freading@plt>:
  401bb0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bb4:	ldr	x17, [x16, #488]
  401bb8:	add	x16, x16, #0x1e8
  401bbc:	br	x17

0000000000401bc0 <iswprint@plt>:
  401bc0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bc4:	ldr	x17, [x16, #496]
  401bc8:	add	x16, x16, #0x1f0
  401bcc:	br	x17

0000000000401bd0 <openat@plt>:
  401bd0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bd4:	ldr	x17, [x16, #504]
  401bd8:	add	x16, x16, #0x1f8
  401bdc:	br	x17

0000000000401be0 <__assert_fail@plt>:
  401be0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401be4:	ldr	x17, [x16, #512]
  401be8:	add	x16, x16, #0x200
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401bf4:	ldr	x17, [x16, #520]
  401bf8:	add	x16, x16, #0x208
  401bfc:	br	x17

0000000000401c00 <__xstat@plt>:
  401c00:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c04:	ldr	x17, [x16, #528]
  401c08:	add	x16, x16, #0x210
  401c0c:	br	x17

0000000000401c10 <getgrgid@plt>:
  401c10:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c14:	ldr	x17, [x16, #536]
  401c18:	add	x16, x16, #0x218
  401c1c:	br	x17

0000000000401c20 <fchown@plt>:
  401c20:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c24:	ldr	x17, [x16, #544]
  401c28:	add	x16, x16, #0x220
  401c2c:	br	x17

0000000000401c30 <setlocale@plt>:
  401c30:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c34:	ldr	x17, [x16, #552]
  401c38:	add	x16, x16, #0x228
  401c3c:	br	x17

0000000000401c40 <__fxstatat@plt>:
  401c40:	adrp	x16, 41e000 <__fxstatat@plt+0x1c3c0>
  401c44:	ldr	x17, [x16, #560]
  401c48:	add	x16, x16, #0x230
  401c4c:	br	x17

Disassembly of section .text:

0000000000401c50 <.text>:
  401c50:	stp	x29, x30, [sp, #-304]!
  401c54:	mov	x29, sp
  401c58:	stp	x23, x24, [sp, #48]
  401c5c:	mov	w24, w0
  401c60:	mov	x23, x1
  401c64:	ldr	x0, [x1]
  401c68:	stp	x19, x20, [sp, #16]
  401c6c:	mov	w19, #0xffffffff            	// #-1
  401c70:	stp	x21, x22, [sp, #32]
  401c74:	adrp	x21, 409000 <__fxstatat@plt+0x73c0>
  401c78:	add	x21, x21, #0xe50
  401c7c:	stp	x25, x26, [sp, #64]
  401c80:	adrp	x26, 40a000 <__fxstatat@plt+0x83c0>
  401c84:	add	x26, x26, #0x6a8
  401c88:	stp	x27, x28, [sp, #80]
  401c8c:	adrp	x25, 40a000 <__fxstatat@plt+0x83c0>
  401c90:	add	x25, x25, #0x9e0
  401c94:	stp	w19, w19, [sp, #120]
  401c98:	mov	w20, #0x10                  	// #16
  401c9c:	stp	w19, w19, [sp, #128]
  401ca0:	bl	403550 <__fxstatat@plt+0x1910>
  401ca4:	mov	x1, x26
  401ca8:	mov	w0, #0x6                   	// #6
  401cac:	bl	401c30 <setlocale@plt>
  401cb0:	mov	w22, #0x0                   	// #0
  401cb4:	mov	x0, x21
  401cb8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401cbc:	add	x1, x1, #0x9a0
  401cc0:	bl	401940 <bindtextdomain@plt>
  401cc4:	mov	x0, x21
  401cc8:	adrp	x21, 40a000 <__fxstatat@plt+0x83c0>
  401ccc:	add	x21, x21, #0xb18
  401cd0:	mov	w28, #0x1                   	// #1
  401cd4:	add	x21, x21, #0x70
  401cd8:	bl	401a60 <textdomain@plt>
  401cdc:	adrp	x27, 41e000 <__fxstatat@plt+0x1c3c0>
  401ce0:	adrp	x0, 403000 <__fxstatat@plt+0x13c0>
  401ce4:	add	x0, x0, #0x430
  401ce8:	bl	409e00 <__fxstatat@plt+0x81c0>
  401cec:	add	x0, sp, #0x88
  401cf0:	bl	4026a0 <__fxstatat@plt+0xa60>
  401cf4:	nop
  401cf8:	mov	x3, x21
  401cfc:	mov	x2, x25
  401d00:	mov	x1, x23
  401d04:	mov	w0, w24
  401d08:	mov	x4, #0x0                   	// #0
  401d0c:	bl	401a70 <getopt_long@plt>
  401d10:	cmn	w0, #0x1
  401d14:	b.eq	401d6c <__fxstatat@plt+0x12c>  // b.none
  401d18:	cmp	w0, #0x66
  401d1c:	b.eq	401f28 <__fxstatat@plt+0x2e8>  // b.none
  401d20:	b.le	401e24 <__fxstatat@plt+0x1e4>
  401d24:	cmp	w0, #0x101
  401d28:	b.eq	401ed0 <__fxstatat@plt+0x290>  // b.none
  401d2c:	b.le	401e5c <__fxstatat@plt+0x21c>
  401d30:	cmp	w0, #0x103
  401d34:	b.eq	401eb8 <__fxstatat@plt+0x278>  // b.none
  401d38:	cmp	w0, #0x104
  401d3c:	b.ne	401e4c <__fxstatat@plt+0x20c>  // b.any
  401d40:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401d44:	mov	x3, x21
  401d48:	ldr	x1, [x27, #704]
  401d4c:	str	x1, [x0, #744]
  401d50:	mov	x2, x25
  401d54:	mov	x1, x23
  401d58:	mov	w0, w24
  401d5c:	mov	x4, #0x0                   	// #0
  401d60:	bl	401a70 <getopt_long@plt>
  401d64:	cmn	w0, #0x1
  401d68:	b.ne	401d18 <__fxstatat@plt+0xd8>  // b.any
  401d6c:	ldrb	w0, [sp, #140]
  401d70:	cbnz	w0, 401f70 <__fxstatat@plt+0x330>
  401d74:	mov	w20, #0x10                  	// #16
  401d78:	adrp	x25, 41e000 <__fxstatat@plt+0x1c3c0>
  401d7c:	cmp	w19, #0x0
  401d80:	adrp	x21, 41e000 <__fxstatat@plt+0x1c3c0>
  401d84:	cset	w1, ne  // ne = any
  401d88:	ldr	x19, [x25, #744]
  401d8c:	strb	w1, [sp, #152]
  401d90:	ldr	w0, [x21, #712]
  401d94:	sub	w1, w24, w0
  401d98:	cbz	x19, 401f88 <__fxstatat@plt+0x348>
  401d9c:	cmp	w1, #0x0
  401da0:	b.le	402030 <__fxstatat@plt+0x3f0>
  401da4:	add	x2, sp, #0xb0
  401da8:	mov	x1, x19
  401dac:	mov	w0, #0x0                   	// #0
  401db0:	bl	401c00 <__xstat@plt>
  401db4:	cbnz	w0, 40209c <__fxstatat@plt+0x45c>
  401db8:	ldp	w0, w1, [sp, #200]
  401dbc:	stp	w0, w1, [sp, #120]
  401dc0:	bl	402730 <__fxstatat@plt+0xaf0>
  401dc4:	mov	x1, x0
  401dc8:	ldr	w0, [sp, #204]
  401dcc:	str	x1, [sp, #160]
  401dd0:	bl	4026e8 <__fxstatat@plt+0xaa8>
  401dd4:	str	x0, [sp, #168]
  401dd8:	ldrb	w0, [sp, #140]
  401ddc:	tst	w22, w0
  401de0:	b.ne	401fcc <__fxstatat@plt+0x38c>  // b.any
  401de4:	ldp	w2, w3, [sp, #120]
  401de8:	add	x6, sp, #0x88
  401dec:	ldp	w4, w5, [sp, #128]
  401df0:	orr	w1, w20, #0x400
  401df4:	ldrsw	x0, [x21, #712]
  401df8:	add	x0, x23, x0, lsl #3
  401dfc:	bl	402778 <__fxstatat@plt+0xb38>
  401e00:	and	w0, w0, #0xff
  401e04:	eor	w0, w0, #0x1
  401e08:	ldp	x19, x20, [sp, #16]
  401e0c:	ldp	x21, x22, [sp, #32]
  401e10:	ldp	x23, x24, [sp, #48]
  401e14:	ldp	x25, x26, [sp, #64]
  401e18:	ldp	x27, x28, [sp, #80]
  401e1c:	ldp	x29, x30, [sp], #304
  401e20:	ret
  401e24:	cmp	w0, #0x4c
  401e28:	b.eq	401ec0 <__fxstatat@plt+0x280>  // b.none
  401e2c:	b.le	401e90 <__fxstatat@plt+0x250>
  401e30:	cmp	w0, #0x52
  401e34:	b.eq	401f20 <__fxstatat@plt+0x2e0>  // b.none
  401e38:	cmp	w0, #0x63
  401e3c:	b.ne	401e80 <__fxstatat@plt+0x240>  // b.any
  401e40:	mov	w0, #0x1                   	// #1
  401e44:	str	w0, [sp, #136]
  401e48:	b	401cf8 <__fxstatat@plt+0xb8>
  401e4c:	cmp	w0, #0x102
  401e50:	b.ne	401eb0 <__fxstatat@plt+0x270>  // b.any
  401e54:	mov	w22, #0x0                   	// #0
  401e58:	b	401cf8 <__fxstatat@plt+0xb8>
  401e5c:	cmp	w0, #0x76
  401e60:	b.eq	401ec8 <__fxstatat@plt+0x288>  // b.none
  401e64:	cmp	w0, #0x100
  401e68:	mov	w19, #0x1                   	// #1
  401e6c:	b.eq	401cf8 <__fxstatat@plt+0xb8>  // b.none
  401e70:	cmp	w0, #0x68
  401e74:	b.ne	401eb0 <__fxstatat@plt+0x270>  // b.any
  401e78:	mov	w19, #0x0                   	// #0
  401e7c:	b	401cf8 <__fxstatat@plt+0xb8>
  401e80:	cmp	w0, #0x50
  401e84:	b.ne	401eb0 <__fxstatat@plt+0x270>  // b.any
  401e88:	mov	w20, #0x10                  	// #16
  401e8c:	b	401cf8 <__fxstatat@plt+0xb8>
  401e90:	cmn	w0, #0x2
  401e94:	b.eq	402028 <__fxstatat@plt+0x3e8>  // b.none
  401e98:	cmp	w0, #0x48
  401e9c:	b.ne	401ea8 <__fxstatat@plt+0x268>  // b.any
  401ea0:	mov	w20, #0x11                  	// #17
  401ea4:	b	401cf8 <__fxstatat@plt+0xb8>
  401ea8:	cmn	w0, #0x3
  401eac:	b.eq	401f30 <__fxstatat@plt+0x2f0>  // b.none
  401eb0:	mov	w0, #0x1                   	// #1
  401eb4:	bl	402228 <__fxstatat@plt+0x5e8>
  401eb8:	mov	w22, #0x1                   	// #1
  401ebc:	b	401cf8 <__fxstatat@plt+0xb8>
  401ec0:	mov	w20, #0x2                   	// #2
  401ec4:	b	401cf8 <__fxstatat@plt+0xb8>
  401ec8:	str	wzr, [sp, #136]
  401ecc:	b	401cf8 <__fxstatat@plt+0xb8>
  401ed0:	ldr	x0, [x27, #704]
  401ed4:	mov	x3, #0x0                   	// #0
  401ed8:	add	x2, sp, #0x84
  401edc:	add	x1, sp, #0x80
  401ee0:	mov	x4, #0x0                   	// #0
  401ee4:	bl	4053b8 <__fxstatat@plt+0x3778>
  401ee8:	mov	x3, x0
  401eec:	cbz	x0, 401cf8 <__fxstatat@plt+0xb8>
  401ef0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401ef4:	add	x0, x0, #0x2c0
  401ef8:	str	x3, [sp, #104]
  401efc:	ldr	x0, [x0]
  401f00:	bl	405060 <__fxstatat@plt+0x3420>
  401f04:	mov	x4, x0
  401f08:	ldr	x3, [sp, #104]
  401f0c:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  401f10:	mov	w1, #0x0                   	// #0
  401f14:	add	x2, x2, #0x9b8
  401f18:	mov	w0, #0x1                   	// #1
  401f1c:	bl	401850 <error@plt>
  401f20:	strb	w28, [sp, #140]
  401f24:	b	401cf8 <__fxstatat@plt+0xb8>
  401f28:	strb	w28, [sp, #153]
  401f2c:	b	401cf8 <__fxstatat@plt+0xb8>
  401f30:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  401f34:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  401f38:	adrp	x5, 40a000 <__fxstatat@plt+0x83c0>
  401f3c:	adrp	x4, 40a000 <__fxstatat@plt+0x83c0>
  401f40:	ldr	x3, [x1, #584]
  401f44:	add	x5, x5, #0x9c0
  401f48:	ldr	x0, [x0, #720]
  401f4c:	add	x4, x4, #0x9d0
  401f50:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  401f54:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  401f58:	add	x2, x2, #0x8e8
  401f5c:	add	x1, x1, #0xec8
  401f60:	mov	x6, #0x0                   	// #0
  401f64:	bl	4058b8 <__fxstatat@plt+0x3c78>
  401f68:	mov	w0, #0x0                   	// #0
  401f6c:	bl	401840 <exit@plt>
  401f70:	cmp	w20, #0x10
  401f74:	b.ne	401d78 <__fxstatat@plt+0x138>  // b.any
  401f78:	cmp	w19, #0x1
  401f7c:	b.eq	4020f8 <__fxstatat@plt+0x4b8>  // b.none
  401f80:	mov	w19, #0x0                   	// #0
  401f84:	b	401d78 <__fxstatat@plt+0x138>
  401f88:	cmp	w1, #0x1
  401f8c:	b.le	402030 <__fxstatat@plt+0x3f0>
  401f90:	ldr	x0, [x23, w0, sxtw #3]
  401f94:	add	x1, sp, #0x88
  401f98:	add	x3, x1, #0x18
  401f9c:	add	x4, sp, #0xa8
  401fa0:	add	x2, sp, #0x7c
  401fa4:	add	x1, sp, #0x78
  401fa8:	bl	4053b8 <__fxstatat@plt+0x3778>
  401fac:	mov	x19, x0
  401fb0:	cbnz	x0, 4020e0 <__fxstatat@plt+0x4a0>
  401fb4:	ldr	x0, [sp, #160]
  401fb8:	cbz	x0, 402010 <__fxstatat@plt+0x3d0>
  401fbc:	ldr	w0, [x21, #712]
  401fc0:	add	w0, w0, #0x1
  401fc4:	str	w0, [x21, #712]
  401fc8:	b	401dd8 <__fxstatat@plt+0x198>
  401fcc:	add	x0, x25, #0x2e8
  401fd0:	add	x0, x0, #0x8
  401fd4:	bl	405080 <__fxstatat@plt+0x3440>
  401fd8:	str	x0, [sp, #144]
  401fdc:	cbnz	x0, 401de4 <__fxstatat@plt+0x1a4>
  401fe0:	bl	401bf0 <__errno_location@plt>
  401fe4:	mov	x3, x0
  401fe8:	mov	w2, #0x5                   	// #5
  401fec:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  401ff0:	mov	x0, #0x0                   	// #0
  401ff4:	add	x1, x1, #0xa50
  401ff8:	ldr	w20, [x3]
  401ffc:	bl	401b90 <dcgettext@plt>
  402000:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402004:	mov	x19, x0
  402008:	add	x1, x1, #0xa70
  40200c:	b	4020c4 <__fxstatat@plt+0x484>
  402010:	ldr	x0, [sp, #168]
  402014:	cbz	x0, 401fbc <__fxstatat@plt+0x37c>
  402018:	mov	x0, x26
  40201c:	bl	405c28 <__fxstatat@plt+0x3fe8>
  402020:	str	x0, [sp, #160]
  402024:	b	401fbc <__fxstatat@plt+0x37c>
  402028:	mov	w0, #0x0                   	// #0
  40202c:	bl	402228 <__fxstatat@plt+0x5e8>
  402030:	cmp	w0, w24
  402034:	b.lt	402060 <__fxstatat@plt+0x420>  // b.tstop
  402038:	mov	w2, #0x5                   	// #5
  40203c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402040:	mov	x0, #0x0                   	// #0
  402044:	add	x1, x1, #0xa20
  402048:	bl	401b90 <dcgettext@plt>
  40204c:	mov	x2, x0
  402050:	mov	w1, #0x0                   	// #0
  402054:	mov	w0, #0x0                   	// #0
  402058:	bl	401850 <error@plt>
  40205c:	b	401eb0 <__fxstatat@plt+0x270>
  402060:	add	x23, x23, w24, sxtw #3
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0xa30
  402074:	bl	401b90 <dcgettext@plt>
  402078:	mov	x19, x0
  40207c:	ldur	x0, [x23, #-8]
  402080:	bl	405060 <__fxstatat@plt+0x3420>
  402084:	mov	x3, x0
  402088:	mov	x2, x19
  40208c:	mov	w1, #0x0                   	// #0
  402090:	mov	w0, #0x0                   	// #0
  402094:	bl	401850 <error@plt>
  402098:	b	401eb0 <__fxstatat@plt+0x270>
  40209c:	bl	401bf0 <__errno_location@plt>
  4020a0:	mov	x3, x0
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	add	x1, x1, #0xa50
  4020b4:	ldr	w20, [x3]
  4020b8:	bl	401b90 <dcgettext@plt>
  4020bc:	mov	x1, x19
  4020c0:	mov	x19, x0
  4020c4:	mov	w0, #0x4                   	// #4
  4020c8:	bl	404e18 <__fxstatat@plt+0x31d8>
  4020cc:	mov	x2, x19
  4020d0:	mov	x3, x0
  4020d4:	mov	w1, w20
  4020d8:	mov	w0, #0x1                   	// #1
  4020dc:	bl	401850 <error@plt>
  4020e0:	ldrsw	x0, [x21, #712]
  4020e4:	ldr	x0, [x23, x0, lsl #3]
  4020e8:	bl	405060 <__fxstatat@plt+0x3420>
  4020ec:	mov	x4, x0
  4020f0:	mov	x3, x19
  4020f4:	b	401f0c <__fxstatat@plt+0x2cc>
  4020f8:	mov	w2, #0x5                   	// #5
  4020fc:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402100:	mov	x0, #0x0                   	// #0
  402104:	add	x1, x1, #0x9f0
  402108:	bl	401b90 <dcgettext@plt>
  40210c:	mov	x2, x0
  402110:	mov	w1, #0x0                   	// #0
  402114:	mov	w0, w19
  402118:	bl	401850 <error@plt>
  40211c:	mov	x29, #0x0                   	// #0
  402120:	mov	x30, #0x0                   	// #0
  402124:	mov	x5, x0
  402128:	ldr	x1, [sp]
  40212c:	add	x2, sp, #0x8
  402130:	mov	x6, sp
  402134:	movz	x0, #0x0, lsl #48
  402138:	movk	x0, #0x0, lsl #32
  40213c:	movk	x0, #0x40, lsl #16
  402140:	movk	x0, #0x1c50
  402144:	movz	x3, #0x0, lsl #48
  402148:	movk	x3, #0x0, lsl #32
  40214c:	movk	x3, #0x40, lsl #16
  402150:	movk	x3, #0x9d78
  402154:	movz	x4, #0x0, lsl #48
  402158:	movk	x4, #0x0, lsl #32
  40215c:	movk	x4, #0x40, lsl #16
  402160:	movk	x4, #0x9df8
  402164:	bl	401950 <__libc_start_main@plt>
  402168:	bl	401a30 <abort@plt>
  40216c:	adrp	x0, 41d000 <__fxstatat@plt+0x1b3c0>
  402170:	ldr	x0, [x0, #4064]
  402174:	cbz	x0, 40217c <__fxstatat@plt+0x53c>
  402178:	b	401a10 <__gmon_start__@plt>
  40217c:	ret
  402180:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402184:	add	x0, x0, #0x2b0
  402188:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  40218c:	add	x1, x1, #0x2b0
  402190:	cmp	x1, x0
  402194:	b.eq	4021ac <__fxstatat@plt+0x56c>  // b.none
  402198:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  40219c:	ldr	x1, [x1, #3624]
  4021a0:	cbz	x1, 4021ac <__fxstatat@plt+0x56c>
  4021a4:	mov	x16, x1
  4021a8:	br	x16
  4021ac:	ret
  4021b0:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4021b4:	add	x0, x0, #0x2b0
  4021b8:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4021bc:	add	x1, x1, #0x2b0
  4021c0:	sub	x1, x1, x0
  4021c4:	lsr	x2, x1, #63
  4021c8:	add	x1, x2, x1, asr #3
  4021cc:	cmp	xzr, x1, asr #1
  4021d0:	asr	x1, x1, #1
  4021d4:	b.eq	4021ec <__fxstatat@plt+0x5ac>  // b.none
  4021d8:	adrp	x2, 409000 <__fxstatat@plt+0x73c0>
  4021dc:	ldr	x2, [x2, #3632]
  4021e0:	cbz	x2, 4021ec <__fxstatat@plt+0x5ac>
  4021e4:	mov	x16, x2
  4021e8:	br	x16
  4021ec:	ret
  4021f0:	stp	x29, x30, [sp, #-32]!
  4021f4:	mov	x29, sp
  4021f8:	str	x19, [sp, #16]
  4021fc:	adrp	x19, 41e000 <__fxstatat@plt+0x1c3c0>
  402200:	ldrb	w0, [x19, #736]
  402204:	cbnz	w0, 402214 <__fxstatat@plt+0x5d4>
  402208:	bl	402180 <__fxstatat@plt+0x540>
  40220c:	mov	w0, #0x1                   	// #1
  402210:	strb	w0, [x19, #736]
  402214:	ldr	x19, [sp, #16]
  402218:	ldp	x29, x30, [sp], #32
  40221c:	ret
  402220:	b	4021b0 <__fxstatat@plt+0x570>
  402224:	nop
  402228:	stp	x29, x30, [sp, #-176]!
  40222c:	mov	x29, sp
  402230:	stp	x19, x20, [sp, #16]
  402234:	mov	w20, w0
  402238:	stp	x21, x22, [sp, #32]
  40223c:	str	x23, [sp, #48]
  402240:	cbz	w0, 402280 <__fxstatat@plt+0x640>
  402244:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  402248:	mov	w2, #0x5                   	// #5
  40224c:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  402250:	add	x1, x1, #0xee0
  402254:	ldr	x19, [x0, #696]
  402258:	mov	x0, #0x0                   	// #0
  40225c:	bl	401b90 <dcgettext@plt>
  402260:	mov	x2, x0
  402264:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  402268:	mov	x0, x19
  40226c:	mov	w1, #0x1                   	// #1
  402270:	ldr	x3, [x3, #784]
  402274:	bl	401a80 <__fprintf_chk@plt>
  402278:	mov	w0, w20
  40227c:	bl	401840 <exit@plt>
  402280:	adrp	x21, 41e000 <__fxstatat@plt+0x1c3c0>
  402284:	mov	w2, #0x5                   	// #5
  402288:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  40228c:	mov	x0, #0x0                   	// #0
  402290:	add	x1, x1, #0xf08
  402294:	bl	401b90 <dcgettext@plt>
  402298:	ldr	x3, [x21, #784]
  40229c:	adrp	x19, 41e000 <__fxstatat@plt+0x1c3c0>
  4022a0:	mov	x1, x0
  4022a4:	mov	w0, #0x1                   	// #1
  4022a8:	mov	x2, x3
  4022ac:	adrp	x22, 409000 <__fxstatat@plt+0x73c0>
  4022b0:	bl	401960 <__printf_chk@plt>
  4022b4:	add	x22, x22, #0xec8
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	adrp	x1, 409000 <__fxstatat@plt+0x73c0>
  4022c0:	mov	x0, #0x0                   	// #0
  4022c4:	add	x1, x1, #0xf70
  4022c8:	bl	401b90 <dcgettext@plt>
  4022cc:	ldr	x1, [x19, #720]
  4022d0:	bl	401ba0 <fputs_unlocked@plt>
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4022dc:	mov	x0, #0x0                   	// #0
  4022e0:	add	x1, x1, #0x8
  4022e4:	bl	401b90 <dcgettext@plt>
  4022e8:	ldr	x1, [x19, #720]
  4022ec:	bl	401ba0 <fputs_unlocked@plt>
  4022f0:	mov	w2, #0x5                   	// #5
  4022f4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4022f8:	mov	x0, #0x0                   	// #0
  4022fc:	add	x1, x1, #0xd8
  402300:	bl	401b90 <dcgettext@plt>
  402304:	ldr	x1, [x19, #720]
  402308:	bl	401ba0 <fputs_unlocked@plt>
  40230c:	mov	w2, #0x5                   	// #5
  402310:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402314:	mov	x0, #0x0                   	// #0
  402318:	add	x1, x1, #0x1c0
  40231c:	bl	401b90 <dcgettext@plt>
  402320:	ldr	x1, [x19, #720]
  402324:	bl	401ba0 <fputs_unlocked@plt>
  402328:	mov	w2, #0x5                   	// #5
  40232c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402330:	mov	x0, #0x0                   	// #0
  402334:	add	x1, x1, #0x238
  402338:	bl	401b90 <dcgettext@plt>
  40233c:	ldr	x1, [x19, #720]
  402340:	bl	401ba0 <fputs_unlocked@plt>
  402344:	mov	w2, #0x5                   	// #5
  402348:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40234c:	mov	x0, #0x0                   	// #0
  402350:	add	x1, x1, #0x390
  402354:	bl	401b90 <dcgettext@plt>
  402358:	ldr	x1, [x19, #720]
  40235c:	bl	401ba0 <fputs_unlocked@plt>
  402360:	mov	w2, #0x5                   	// #5
  402364:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402368:	mov	x0, #0x0                   	// #0
  40236c:	add	x1, x1, #0x410
  402370:	bl	401b90 <dcgettext@plt>
  402374:	ldr	x1, [x19, #720]
  402378:	bl	401ba0 <fputs_unlocked@plt>
  40237c:	mov	w2, #0x5                   	// #5
  402380:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402384:	mov	x0, #0x0                   	// #0
  402388:	add	x1, x1, #0x490
  40238c:	bl	401b90 <dcgettext@plt>
  402390:	ldr	x1, [x19, #720]
  402394:	bl	401ba0 <fputs_unlocked@plt>
  402398:	mov	w2, #0x5                   	// #5
  40239c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	add	x1, x1, #0x4d8
  4023a8:	bl	401b90 <dcgettext@plt>
  4023ac:	ldr	x1, [x19, #720]
  4023b0:	bl	401ba0 <fputs_unlocked@plt>
  4023b4:	mov	w2, #0x5                   	// #5
  4023b8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4023bc:	mov	x0, #0x0                   	// #0
  4023c0:	add	x1, x1, #0x6b0
  4023c4:	bl	401b90 <dcgettext@plt>
  4023c8:	ldr	x1, [x19, #720]
  4023cc:	bl	401ba0 <fputs_unlocked@plt>
  4023d0:	mov	w2, #0x5                   	// #5
  4023d4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4023d8:	mov	x0, #0x0                   	// #0
  4023dc:	add	x1, x1, #0x6e0
  4023e0:	bl	401b90 <dcgettext@plt>
  4023e4:	ldr	x1, [x19, #720]
  4023e8:	bl	401ba0 <fputs_unlocked@plt>
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4023f4:	mov	x0, #0x0                   	// #0
  4023f8:	add	x1, x1, #0x718
  4023fc:	bl	401b90 <dcgettext@plt>
  402400:	ldr	x1, [x19, #720]
  402404:	bl	401ba0 <fputs_unlocked@plt>
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0x7d8
  402418:	bl	401b90 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	ldr	x4, [x21, #784]
  402424:	mov	w0, #0x1                   	// #1
  402428:	add	x21, sp, #0x40
  40242c:	mov	x3, x4
  402430:	mov	x2, x4
  402434:	bl	401960 <__printf_chk@plt>
  402438:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  40243c:	add	x2, x2, #0xb18
  402440:	ldp	x4, x5, [x2, #16]
  402444:	stp	x4, x5, [sp, #80]
  402448:	ldp	x1, x0, [x2]
  40244c:	stp	x1, x0, [sp, #64]
  402450:	ldp	x4, x5, [x2, #32]
  402454:	stp	x4, x5, [sp, #96]
  402458:	ldp	x4, x5, [x2, #48]
  40245c:	stp	x4, x5, [sp, #112]
  402460:	ldp	x4, x5, [x2, #64]
  402464:	stp	x4, x5, [sp, #128]
  402468:	ldp	x4, x5, [x2, #80]
  40246c:	stp	x4, x5, [sp, #144]
  402470:	ldp	x2, x3, [x2, #96]
  402474:	stp	x2, x3, [sp, #160]
  402478:	cbnz	x1, 40254c <__fxstatat@plt+0x90c>
  40247c:	ldr	x23, [x21, #8]
  402480:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402484:	mov	w2, #0x5                   	// #5
  402488:	add	x1, x1, #0x8a8
  40248c:	mov	x0, #0x0                   	// #0
  402490:	cbz	x23, 40255c <__fxstatat@plt+0x91c>
  402494:	bl	401b90 <dcgettext@plt>
  402498:	adrp	x21, 40a000 <__fxstatat@plt+0x83c0>
  40249c:	add	x21, x21, #0x8c0
  4024a0:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  4024a4:	mov	x3, x21
  4024a8:	add	x2, x2, #0x8e8
  4024ac:	mov	x1, x0
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	bl	401960 <__printf_chk@plt>
  4024b8:	mov	x1, #0x0                   	// #0
  4024bc:	mov	w0, #0x5                   	// #5
  4024c0:	bl	401c30 <setlocale@plt>
  4024c4:	cbz	x0, 4024dc <__fxstatat@plt+0x89c>
  4024c8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4024cc:	mov	x2, #0x3                   	// #3
  4024d0:	add	x1, x1, #0x8f8
  4024d4:	bl	401930 <strncmp@plt>
  4024d8:	cbnz	w0, 4025f8 <__fxstatat@plt+0x9b8>
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4024e4:	mov	x0, #0x0                   	// #0
  4024e8:	add	x1, x1, #0x948
  4024ec:	bl	401b90 <dcgettext@plt>
  4024f0:	mov	x1, x0
  4024f4:	mov	x3, x22
  4024f8:	mov	x2, x21
  4024fc:	mov	w0, #0x1                   	// #1
  402500:	bl	401960 <__printf_chk@plt>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40250c:	mov	x0, #0x0                   	// #0
  402510:	add	x1, x1, #0x968
  402514:	bl	401b90 <dcgettext@plt>
  402518:	mov	x1, x0
  40251c:	cmp	x23, x22
  402520:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402524:	adrp	x3, 409000 <__fxstatat@plt+0x73c0>
  402528:	add	x2, x2, #0x6a8
  40252c:	add	x3, x3, #0xed0
  402530:	csel	x3, x3, x2, eq  // eq = none
  402534:	mov	x2, x23
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	401960 <__printf_chk@plt>
  402540:	b	402278 <__fxstatat@plt+0x638>
  402544:	ldr	x1, [x21, #16]!
  402548:	cbz	x1, 40247c <__fxstatat@plt+0x83c>
  40254c:	mov	x0, x22
  402550:	bl	401a90 <strcmp@plt>
  402554:	cbnz	w0, 402544 <__fxstatat@plt+0x904>
  402558:	b	40247c <__fxstatat@plt+0x83c>
  40255c:	bl	401b90 <dcgettext@plt>
  402560:	adrp	x21, 40a000 <__fxstatat@plt+0x83c0>
  402564:	add	x21, x21, #0x8c0
  402568:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  40256c:	mov	x3, x21
  402570:	add	x2, x2, #0x8e8
  402574:	mov	x1, x0
  402578:	mov	w0, #0x1                   	// #1
  40257c:	bl	401960 <__printf_chk@plt>
  402580:	mov	x1, #0x0                   	// #0
  402584:	mov	w0, #0x5                   	// #5
  402588:	bl	401c30 <setlocale@plt>
  40258c:	cbz	x0, 4025a4 <__fxstatat@plt+0x964>
  402590:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402594:	mov	x2, #0x3                   	// #3
  402598:	add	x1, x1, #0x8f8
  40259c:	bl	401930 <strncmp@plt>
  4025a0:	cbnz	w0, 4025f4 <__fxstatat@plt+0x9b4>
  4025a4:	mov	w2, #0x5                   	// #5
  4025a8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4025ac:	mov	x0, #0x0                   	// #0
  4025b0:	add	x1, x1, #0x948
  4025b4:	bl	401b90 <dcgettext@plt>
  4025b8:	mov	x1, x0
  4025bc:	mov	x3, x22
  4025c0:	mov	x2, x21
  4025c4:	mov	w0, #0x1                   	// #1
  4025c8:	bl	401960 <__printf_chk@plt>
  4025cc:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4025d0:	mov	w2, #0x5                   	// #5
  4025d4:	add	x1, x1, #0x968
  4025d8:	mov	x0, #0x0                   	// #0
  4025dc:	bl	401b90 <dcgettext@plt>
  4025e0:	mov	x23, x22
  4025e4:	adrp	x3, 409000 <__fxstatat@plt+0x73c0>
  4025e8:	mov	x1, x0
  4025ec:	add	x3, x3, #0xed0
  4025f0:	b	402534 <__fxstatat@plt+0x8f4>
  4025f4:	mov	x23, x22
  4025f8:	mov	w2, #0x5                   	// #5
  4025fc:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402600:	mov	x0, #0x0                   	// #0
  402604:	add	x1, x1, #0x900
  402608:	bl	401b90 <dcgettext@plt>
  40260c:	ldr	x1, [x19, #720]
  402610:	bl	401ba0 <fputs_unlocked@plt>
  402614:	b	4024dc <__fxstatat@plt+0x89c>
  402618:	stp	x29, x30, [sp, #-48]!
  40261c:	mov	x29, sp
  402620:	stp	x19, x20, [sp, #16]
  402624:	mov	x19, x1
  402628:	cbz	x0, 402684 <__fxstatat@plt+0xa44>
  40262c:	cbz	x1, 40268c <__fxstatat@plt+0xa4c>
  402630:	mov	x20, x0
  402634:	str	x21, [sp, #32]
  402638:	bl	401830 <strlen@plt>
  40263c:	mov	x21, x0
  402640:	mov	x0, x19
  402644:	bl	401830 <strlen@plt>
  402648:	add	x0, x21, x0
  40264c:	add	x0, x0, #0x2
  402650:	bl	405a00 <__fxstatat@plt+0x3dc0>
  402654:	mov	x1, x20
  402658:	mov	x20, x0
  40265c:	bl	4018d0 <stpcpy@plt>
  402660:	mov	w2, #0x3a                  	// #58
  402664:	strb	w2, [x0], #1
  402668:	mov	x1, x19
  40266c:	bl	401b40 <strcpy@plt>
  402670:	ldr	x21, [sp, #32]
  402674:	mov	x0, x20
  402678:	ldp	x19, x20, [sp, #16]
  40267c:	ldp	x29, x30, [sp], #48
  402680:	ret
  402684:	cbz	x1, 402698 <__fxstatat@plt+0xa58>
  402688:	mov	x0, x1
  40268c:	ldp	x19, x20, [sp, #16]
  402690:	ldp	x29, x30, [sp], #48
  402694:	b	405c28 <__fxstatat@plt+0x3fe8>
  402698:	mov	x20, #0x0                   	// #0
  40269c:	b	402674 <__fxstatat@plt+0xa34>
  4026a0:	mov	w2, #0x2                   	// #2
  4026a4:	mov	w1, #0x1                   	// #1
  4026a8:	str	w2, [x0]
  4026ac:	strb	wzr, [x0, #4]
  4026b0:	str	xzr, [x0, #8]
  4026b4:	strh	w1, [x0, #16]
  4026b8:	stp	xzr, xzr, [x0, #24]
  4026bc:	ret
  4026c0:	stp	x29, x30, [sp, #-32]!
  4026c4:	mov	x29, sp
  4026c8:	str	x19, [sp, #16]
  4026cc:	mov	x19, x0
  4026d0:	ldr	x0, [x0, #24]
  4026d4:	bl	401ad0 <free@plt>
  4026d8:	ldr	x0, [x19, #32]
  4026dc:	ldr	x19, [sp, #16]
  4026e0:	ldp	x29, x30, [sp], #32
  4026e4:	b	401ad0 <free@plt>
  4026e8:	stp	x29, x30, [sp, #-64]!
  4026ec:	mov	x29, sp
  4026f0:	str	x19, [sp, #16]
  4026f4:	mov	w19, w0
  4026f8:	bl	401c10 <getgrgid@plt>
  4026fc:	cbz	x0, 402714 <__fxstatat@plt+0xad4>
  402700:	ldr	x0, [x0]
  402704:	bl	405c28 <__fxstatat@plt+0x3fe8>
  402708:	ldr	x19, [sp, #16]
  40270c:	ldp	x29, x30, [sp], #64
  402710:	ret
  402714:	add	x1, sp, #0x28
  402718:	mov	w0, w19
  40271c:	bl	403510 <__fxstatat@plt+0x18d0>
  402720:	bl	405c28 <__fxstatat@plt+0x3fe8>
  402724:	ldr	x19, [sp, #16]
  402728:	ldp	x29, x30, [sp], #64
  40272c:	ret
  402730:	stp	x29, x30, [sp, #-64]!
  402734:	mov	x29, sp
  402738:	str	x19, [sp, #16]
  40273c:	mov	w19, w0
  402740:	bl	401aa0 <getpwuid@plt>
  402744:	cbz	x0, 40275c <__fxstatat@plt+0xb1c>
  402748:	ldr	x0, [x0]
  40274c:	bl	405c28 <__fxstatat@plt+0x3fe8>
  402750:	ldr	x19, [sp, #16]
  402754:	ldp	x29, x30, [sp], #64
  402758:	ret
  40275c:	add	x1, sp, #0x28
  402760:	mov	w0, w19
  402764:	bl	403510 <__fxstatat@plt+0x18d0>
  402768:	bl	405c28 <__fxstatat@plt+0x3fe8>
  40276c:	ldr	x19, [sp, #16]
  402770:	ldp	x29, x30, [sp], #64
  402774:	ret
  402778:	stp	x29, x30, [sp, #-400]!
  40277c:	mov	x29, sp
  402780:	stp	x19, x20, [sp, #16]
  402784:	mov	x19, x6
  402788:	stp	x21, x22, [sp, #32]
  40278c:	stp	x23, x24, [sp, #48]
  402790:	stp	x25, x26, [sp, #64]
  402794:	stp	x27, x28, [sp, #80]
  402798:	stp	w2, w5, [sp, #112]
  40279c:	stp	w4, w3, [sp, #120]
  4027a0:	and	w4, w4, w5
  4027a4:	str	w4, [sp, #100]
  4027a8:	cmn	w4, #0x1
  4027ac:	b.eq	4030fc <__fxstatat@plt+0x14bc>  // b.none
  4027b0:	mov	x2, #0x0                   	// #0
  4027b4:	bl	405ca0 <__fxstatat@plt+0x4060>
  4027b8:	mov	x21, x0
  4027bc:	bl	401bf0 <__errno_location@plt>
  4027c0:	str	x0, [sp, #104]
  4027c4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4027c8:	add	x0, x1, #0xf50
  4027cc:	str	x0, [sp, #128]
  4027d0:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4027d4:	add	x0, x0, #0x58
  4027d8:	str	x0, [sp, #136]
  4027dc:	mov	w0, #0x1                   	// #1
  4027e0:	str	w0, [sp, #96]
  4027e4:	nop
  4027e8:	mov	x0, x21
  4027ec:	bl	407ce0 <__fxstatat@plt+0x60a0>
  4027f0:	mov	x27, x0
  4027f4:	cbz	x0, 402a14 <__fxstatat@plt+0xdd4>
  4027f8:	ldrh	w22, [x0, #108]
  4027fc:	ldr	x23, [x0, #56]
  402800:	cmp	w22, #0x6
  402804:	b.eq	402e14 <__fxstatat@plt+0x11d4>  // b.none
  402808:	b.hi	402924 <__fxstatat@plt+0xce4>  // b.pmore
  40280c:	cmp	w22, #0x2
  402810:	b.eq	402a5c <__fxstatat@plt+0xe1c>  // b.none
  402814:	cmp	w22, #0x4
  402818:	b.ne	40285c <__fxstatat@plt+0xc1c>  // b.any
  40281c:	ldrb	w24, [x19, #17]
  402820:	cbz	w24, 403068 <__fxstatat@plt+0x1428>
  402824:	mov	x20, #0x0                   	// #0
  402828:	mov	w0, #0x0                   	// #0
  40282c:	str	wzr, [sp, #96]
  402830:	ldr	w1, [x19]
  402834:	cmp	w1, #0x2
  402838:	b.eq	4029ec <__fxstatat@plt+0xdac>  // b.none
  40283c:	cbnz	w1, 4029ec <__fxstatat@plt+0xdac>
  402840:	mov	w1, #0x3                   	// #3
  402844:	mov	w22, w1
  402848:	cbnz	w0, 402f60 <__fxstatat@plt+0x1320>
  40284c:	cbnz	x20, 402ff0 <__fxstatat@plt+0x13b0>
  402850:	mov	x24, #0x0                   	// #0
  402854:	ldp	x26, x28, [x19, #24]
  402858:	b	402d70 <__fxstatat@plt+0x1130>
  40285c:	cmp	w22, #0x1
  402860:	b.ne	402a70 <__fxstatat@plt+0xe30>  // b.any
  402864:	ldrb	w0, [x19, #4]
  402868:	cbz	w0, 402a70 <__fxstatat@plt+0xe30>
  40286c:	ldr	x0, [x19, #8]
  402870:	cbz	x0, 4027e8 <__fxstatat@plt+0xba8>
  402874:	ldr	x1, [x0]
  402878:	ldr	x2, [x27, #128]
  40287c:	cmp	x2, x1
  402880:	b.ne	4027e8 <__fxstatat@plt+0xba8>  // b.any
  402884:	ldr	x0, [x0, #8]
  402888:	ldr	x1, [x27, #120]
  40288c:	cmp	x1, x0
  402890:	b.ne	4027e8 <__fxstatat@plt+0xba8>  // b.any
  402894:	ldrb	w0, [x23]
  402898:	cmp	w0, #0x2f
  40289c:	b.ne	403350 <__fxstatat@plt+0x1710>  // b.any
  4028a0:	ldrb	w0, [x23, #1]
  4028a4:	cbnz	w0, 403350 <__fxstatat@plt+0x1710>
  4028a8:	mov	w2, #0x5                   	// #5
  4028ac:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4028b0:	mov	x0, #0x0                   	// #0
  4028b4:	add	x1, x1, #0xd58
  4028b8:	bl	401b90 <dcgettext@plt>
  4028bc:	mov	x20, x0
  4028c0:	mov	x1, x23
  4028c4:	mov	w0, #0x4                   	// #4
  4028c8:	bl	404e18 <__fxstatat@plt+0x31d8>
  4028cc:	mov	x3, x0
  4028d0:	mov	x2, x20
  4028d4:	mov	w1, #0x0                   	// #0
  4028d8:	mov	w0, #0x0                   	// #0
  4028dc:	bl	401850 <error@plt>
  4028e0:	mov	w2, #0x5                   	// #5
  4028e4:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4028e8:	mov	x0, #0x0                   	// #0
  4028ec:	add	x1, x1, #0xdc8
  4028f0:	bl	401b90 <dcgettext@plt>
  4028f4:	mov	x2, x0
  4028f8:	mov	w1, #0x0                   	// #0
  4028fc:	mov	w0, #0x0                   	// #0
  402900:	bl	401850 <error@plt>
  402904:	str	wzr, [sp, #96]
  402908:	mov	x1, x27
  40290c:	mov	w2, #0x4                   	// #4
  402910:	mov	x0, x21
  402914:	bl	4083d8 <__fxstatat@plt+0x6798>
  402918:	mov	x0, x21
  40291c:	bl	407ce0 <__fxstatat@plt+0x60a0>
  402920:	b	4027e8 <__fxstatat@plt+0xba8>
  402924:	cmp	w22, #0x7
  402928:	b.eq	402dcc <__fxstatat@plt+0x118c>  // b.none
  40292c:	cmp	w22, #0xa
  402930:	b.ne	402a70 <__fxstatat@plt+0xe30>  // b.any
  402934:	ldr	x0, [x0, #88]
  402938:	cbnz	x0, 402944 <__fxstatat@plt+0xd04>
  40293c:	ldr	x0, [x27, #32]
  402940:	cbz	x0, 4031fc <__fxstatat@plt+0x15bc>
  402944:	ldrb	w24, [x19, #17]
  402948:	cbnz	w24, 402824 <__fxstatat@plt+0xbe4>
  40294c:	mov	w2, #0x5                   	// #5
  402950:	ldr	w22, [x27, #64]
  402954:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402958:	mov	x0, #0x0                   	// #0
  40295c:	add	x1, x1, #0xe00
  402960:	bl	401b90 <dcgettext@plt>
  402964:	mov	x1, x23
  402968:	mov	x20, x0
  40296c:	mov	w0, #0x4                   	// #4
  402970:	bl	404e18 <__fxstatat@plt+0x31d8>
  402974:	mov	x2, x20
  402978:	mov	x3, x0
  40297c:	mov	w1, w22
  402980:	mov	w0, #0x0                   	// #0
  402984:	b	402dfc <__fxstatat@plt+0x11bc>
  402988:	cbz	x26, 402f20 <__fxstatat@plt+0x12e0>
  40298c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  402990:	mov	w2, #0x5                   	// #5
  402994:	add	x1, x1, #0xd0
  402998:	mov	x0, #0x0                   	// #0
  40299c:	bl	401b90 <dcgettext@plt>
  4029a0:	mov	x28, x0
  4029a4:	nop
  4029a8:	mov	x1, x23
  4029ac:	mov	w0, #0x4                   	// #4
  4029b0:	bl	404e18 <__fxstatat@plt+0x31d8>
  4029b4:	mov	x2, x0
  4029b8:	mov	x4, x25
  4029bc:	mov	x3, x22
  4029c0:	mov	x1, x28
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	bl	401960 <__printf_chk@plt>
  4029cc:	mov	x0, x22
  4029d0:	bl	401ad0 <free@plt>
  4029d4:	mov	x0, x25
  4029d8:	bl	401ad0 <free@plt>
  4029dc:	mov	x0, x24
  4029e0:	bl	401ad0 <free@plt>
  4029e4:	mov	x0, x20
  4029e8:	bl	401ad0 <free@plt>
  4029ec:	ldrb	w0, [x19, #4]
  4029f0:	cbnz	w0, 4027e8 <__fxstatat@plt+0xba8>
  4029f4:	mov	x1, x27
  4029f8:	mov	w2, #0x4                   	// #4
  4029fc:	mov	x0, x21
  402a00:	bl	4083d8 <__fxstatat@plt+0x6798>
  402a04:	mov	x0, x21
  402a08:	bl	407ce0 <__fxstatat@plt+0x60a0>
  402a0c:	mov	x27, x0
  402a10:	cbnz	x0, 4027f8 <__fxstatat@plt+0xbb8>
  402a14:	ldr	x1, [sp, #104]
  402a18:	ldr	w20, [x1]
  402a1c:	cbz	w20, 402a30 <__fxstatat@plt+0xdf0>
  402a20:	ldrb	w1, [x19, #17]
  402a24:	str	w1, [sp, #96]
  402a28:	cbz	w1, 4031b4 <__fxstatat@plt+0x1574>
  402a2c:	str	wzr, [sp, #96]
  402a30:	mov	x0, x21
  402a34:	bl	407b70 <__fxstatat@plt+0x5f30>
  402a38:	cbnz	w0, 403118 <__fxstatat@plt+0x14d8>
  402a3c:	ldrb	w0, [sp, #96]
  402a40:	ldp	x19, x20, [sp, #16]
  402a44:	ldp	x21, x22, [sp, #32]
  402a48:	ldp	x23, x24, [sp, #48]
  402a4c:	ldp	x25, x26, [sp, #64]
  402a50:	ldp	x27, x28, [sp, #80]
  402a54:	ldp	x29, x30, [sp], #400
  402a58:	ret
  402a5c:	mov	x1, x0
  402a60:	mov	x0, x21
  402a64:	bl	405cf0 <__fxstatat@plt+0x40b0>
  402a68:	tst	w0, #0xff
  402a6c:	b.ne	402ff8 <__fxstatat@plt+0x13b8>  // b.any
  402a70:	ldr	w0, [sp, #100]
  402a74:	add	x20, x27, #0x78
  402a78:	ldrb	w24, [x19, #16]
  402a7c:	cmn	w0, #0x1
  402a80:	mov	x0, x20
  402a84:	ldr	x25, [x27, #48]
  402a88:	b.eq	402b94 <__fxstatat@plt+0xf54>  // b.none
  402a8c:	cbz	w24, 402aa0 <__fxstatat@plt+0xe60>
  402a90:	ldr	w0, [x0, #16]
  402a94:	and	w0, w0, #0xf000
  402a98:	cmp	w0, #0xa, lsl #12
  402a9c:	b.eq	4030c8 <__fxstatat@plt+0x1488>  // b.none
  402aa0:	sub	w0, w22, #0x1
  402aa4:	ldr	w2, [sp, #120]
  402aa8:	and	w0, w0, #0xffff
  402aac:	and	w22, w22, #0xfffffffd
  402ab0:	cmp	w0, #0x1
  402ab4:	cset	w0, ls  // ls = plast
  402ab8:	cmp	w22, #0x4
  402abc:	csinc	w0, w0, wzr, ne  // ne = any
  402ac0:	cmn	w2, #0x1
  402ac4:	b.eq	402bcc <__fxstatat@plt+0xf8c>  // b.none
  402ac8:	ldr	w1, [x20, #24]
  402acc:	cmp	w2, w1
  402ad0:	b.eq	402bcc <__fxstatat@plt+0xf8c>  // b.none
  402ad4:	cbz	w0, 40305c <__fxstatat@plt+0x141c>
  402ad8:	ldr	x1, [x19, #8]
  402adc:	cbz	x1, 403404 <__fxstatat@plt+0x17c4>
  402ae0:	ldr	x2, [x1]
  402ae4:	mov	w24, w0
  402ae8:	ldr	x3, [x20, #8]
  402aec:	cmp	x3, x2
  402af0:	b.ne	402830 <__fxstatat@plt+0xbf0>  // b.any
  402af4:	ldr	x2, [x20]
  402af8:	ldr	x1, [x1, #8]
  402afc:	cmp	x1, x2
  402b00:	b.ne	402830 <__fxstatat@plt+0xbf0>  // b.any
  402b04:	ldrb	w0, [x23]
  402b08:	cmp	w0, #0x2f
  402b0c:	b.eq	40322c <__fxstatat@plt+0x15ec>  // b.none
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402b18:	mov	x0, #0x0                   	// #0
  402b1c:	add	x1, x1, #0xd88
  402b20:	bl	401b90 <dcgettext@plt>
  402b24:	mov	x20, x0
  402b28:	mov	x2, x23
  402b2c:	mov	w1, #0x4                   	// #4
  402b30:	mov	w0, #0x0                   	// #0
  402b34:	bl	404d88 <__fxstatat@plt+0x3148>
  402b38:	mov	w1, #0x4                   	// #4
  402b3c:	mov	x22, x0
  402b40:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402b44:	mov	w0, #0x1                   	// #1
  402b48:	add	x2, x2, #0xa70
  402b4c:	bl	404d88 <__fxstatat@plt+0x3148>
  402b50:	mov	x3, x22
  402b54:	mov	x4, x0
  402b58:	mov	x2, x20
  402b5c:	mov	w1, #0x0                   	// #0
  402b60:	mov	w0, #0x0                   	// #0
  402b64:	bl	401850 <error@plt>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402b70:	mov	x0, #0x0                   	// #0
  402b74:	add	x1, x1, #0xdc8
  402b78:	bl	401b90 <dcgettext@plt>
  402b7c:	mov	x2, x0
  402b80:	mov	w1, #0x0                   	// #0
  402b84:	mov	w0, #0x0                   	// #0
  402b88:	str	wzr, [sp, #96]
  402b8c:	bl	401850 <error@plt>
  402b90:	b	4027e8 <__fxstatat@plt+0xba8>
  402b94:	ldr	w1, [x19]
  402b98:	cmp	w1, #0x2
  402b9c:	b.ne	402a8c <__fxstatat@plt+0xe4c>  // b.any
  402ba0:	ldr	x1, [x19, #8]
  402ba4:	cbnz	x1, 402a8c <__fxstatat@plt+0xe4c>
  402ba8:	cbnz	w24, 402a90 <__fxstatat@plt+0xe50>
  402bac:	and	w1, w22, #0xfffffffd
  402bb0:	sub	w0, w22, #0x1
  402bb4:	cmp	w1, #0x4
  402bb8:	and	w0, w0, #0xffff
  402bbc:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  402bc0:	b.hi	402bf8 <__fxstatat@plt+0xfb8>  // b.pmore
  402bc4:	ldr	w22, [x21, #44]
  402bc8:	b	402c00 <__fxstatat@plt+0xfc0>
  402bcc:	ldr	w1, [sp, #116]
  402bd0:	cmn	w1, #0x1
  402bd4:	b.eq	402e94 <__fxstatat@plt+0x1254>  // b.none
  402bd8:	ldr	w1, [x20, #28]
  402bdc:	cbz	w0, 402be8 <__fxstatat@plt+0xfa8>
  402be0:	ldr	x0, [x19, #8]
  402be4:	cbnz	x0, 4030a4 <__fxstatat@plt+0x1464>
  402be8:	ldr	w0, [sp, #116]
  402bec:	cmp	w0, w1
  402bf0:	b.ne	40305c <__fxstatat@plt+0x141c>  // b.any
  402bf4:	ldrb	w24, [x19, #16]
  402bf8:	ldr	w22, [x21, #44]
  402bfc:	cbnz	w24, 402c9c <__fxstatat@plt+0x105c>
  402c00:	ldr	w2, [sp, #112]
  402c04:	mov	x1, x25
  402c08:	ldr	w3, [sp, #124]
  402c0c:	mov	w0, w22
  402c10:	mov	w4, #0x100                 	// #256
  402c14:	bl	401af0 <fchownat@plt>
  402c18:	cmp	w0, #0x0
  402c1c:	cset	w1, eq  // eq = none
  402c20:	cbz	w0, 402c34 <__fxstatat@plt+0xff4>
  402c24:	ldr	x0, [sp, #104]
  402c28:	ldr	w0, [x0]
  402c2c:	cmp	w0, #0x5f
  402c30:	b.eq	402fb8 <__fxstatat@plt+0x1378>  // b.none
  402c34:	cbnz	w1, 402d28 <__fxstatat@plt+0x10e8>
  402c38:	ldrb	w24, [x19, #17]
  402c3c:	cbnz	w24, 402e88 <__fxstatat@plt+0x1248>
  402c40:	ldr	w0, [sp, #112]
  402c44:	cmn	w0, #0x1
  402c48:	ldr	x0, [sp, #104]
  402c4c:	ldr	w22, [x0]
  402c50:	b.eq	403168 <__fxstatat@plt+0x1528>  // b.none
  402c54:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402c58:	mov	w2, #0x5                   	// #5
  402c5c:	add	x1, x1, #0xf18
  402c60:	mov	x0, #0x0                   	// #0
  402c64:	bl	401b90 <dcgettext@plt>
  402c68:	mov	x24, x0
  402c6c:	mov	x1, x23
  402c70:	mov	w0, #0x4                   	// #4
  402c74:	bl	404e18 <__fxstatat@plt+0x31d8>
  402c78:	mov	x3, x0
  402c7c:	mov	x2, x24
  402c80:	mov	w1, w22
  402c84:	mov	w0, #0x0                   	// #0
  402c88:	str	wzr, [sp, #96]
  402c8c:	bl	401850 <error@plt>
  402c90:	mov	w24, #0x1                   	// #1
  402c94:	mov	w0, #0x0                   	// #0
  402c98:	b	402830 <__fxstatat@plt+0xbf0>
  402c9c:	ldr	w0, [sp, #100]
  402ca0:	cmn	w0, #0x1
  402ca4:	b.eq	402d00 <__fxstatat@plt+0x10c0>  // b.none
  402ca8:	ldr	w0, [x20, #16]
  402cac:	and	w0, w0, #0xf000
  402cb0:	cmp	w0, #0x8, lsl #12
  402cb4:	b.eq	403054 <__fxstatat@plt+0x1414>  // b.none
  402cb8:	cmp	w0, #0x4, lsl #12
  402cbc:	mov	w26, #0x4900                	// #18688
  402cc0:	b.ne	402d00 <__fxstatat@plt+0x10c0>  // b.any
  402cc4:	mov	w2, w26
  402cc8:	mov	x1, x25
  402ccc:	mov	w0, w22
  402cd0:	bl	4019e0 <__openat_2@plt>
  402cd4:	mov	w28, w0
  402cd8:	tbz	w0, #31, 402edc <__fxstatat@plt+0x129c>
  402cdc:	ldr	x0, [sp, #104]
  402ce0:	ldr	w0, [x0]
  402ce4:	cmp	w0, #0xd
  402ce8:	b.ne	402c38 <__fxstatat@plt+0xff8>  // b.any
  402cec:	ldr	w0, [x20, #16]
  402cf0:	and	w0, w0, #0xf000
  402cf4:	cmp	w0, #0x8, lsl #12
  402cf8:	b.eq	402ec4 <__fxstatat@plt+0x1284>  // b.none
  402cfc:	ldr	w22, [x21, #44]
  402d00:	ldr	w2, [sp, #112]
  402d04:	mov	x1, x25
  402d08:	ldr	w3, [sp, #124]
  402d0c:	mov	w0, w22
  402d10:	mov	w4, #0x0                   	// #0
  402d14:	bl	401af0 <fchownat@plt>
  402d18:	cmp	w0, #0x0
  402d1c:	cset	w1, eq  // eq = none
  402d20:	cbz	w1, 402c38 <__fxstatat@plt+0xff8>
  402d24:	nop
  402d28:	ldr	w1, [x19]
  402d2c:	cmp	w1, #0x2
  402d30:	b.eq	4029ec <__fxstatat@plt+0xdac>  // b.none
  402d34:	ldr	w0, [sp, #112]
  402d38:	cmn	w0, #0x1
  402d3c:	b.eq	402e3c <__fxstatat@plt+0x11fc>  // b.none
  402d40:	mov	w2, #0x2                   	// #2
  402d44:	ldr	w0, [x20, #24]
  402d48:	mov	w22, w2
  402d4c:	ldr	w2, [sp, #112]
  402d50:	cmp	w2, w0
  402d54:	b.eq	402e3c <__fxstatat@plt+0x11fc>  // b.none
  402d58:	bl	402730 <__fxstatat@plt+0xaf0>
  402d5c:	mov	x24, x0
  402d60:	ldr	w0, [x20, #28]
  402d64:	bl	4026e8 <__fxstatat@plt+0xaa8>
  402d68:	mov	x20, x0
  402d6c:	ldp	x26, x28, [x19, #24]
  402d70:	mov	x1, x28
  402d74:	mov	x0, x26
  402d78:	bl	402618 <__fxstatat@plt+0x9d8>
  402d7c:	cmp	x26, #0x0
  402d80:	mov	x25, x0
  402d84:	csel	x0, x24, xzr, ne  // ne = any
  402d88:	cmp	x28, #0x0
  402d8c:	csel	x1, x20, xzr, ne  // ne = any
  402d90:	bl	402618 <__fxstatat@plt+0x9d8>
  402d94:	mov	w1, w22
  402d98:	cmp	w22, #0x3
  402d9c:	mov	x22, x0
  402da0:	b.eq	402e64 <__fxstatat@plt+0x1224>  // b.none
  402da4:	cmp	w1, #0x4
  402da8:	b.eq	402988 <__fxstatat@plt+0xd48>  // b.none
  402dac:	cbz	x26, 402f40 <__fxstatat@plt+0x1300>
  402db0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402db4:	mov	w2, #0x5                   	// #5
  402db8:	add	x1, x1, #0xf88
  402dbc:	mov	x0, #0x0                   	// #0
  402dc0:	bl	401b90 <dcgettext@plt>
  402dc4:	mov	x28, x0
  402dc8:	b	4029a8 <__fxstatat@plt+0xd68>
  402dcc:	ldrb	w24, [x19, #17]
  402dd0:	cbnz	w24, 402824 <__fxstatat@plt+0xbe4>
  402dd4:	ldr	w20, [x27, #64]
  402dd8:	mov	x2, x23
  402ddc:	mov	w1, #0x3                   	// #3
  402de0:	mov	w0, #0x0                   	// #0
  402de4:	bl	404ee8 <__fxstatat@plt+0x32a8>
  402de8:	mov	x3, x0
  402dec:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  402df0:	mov	w1, w20
  402df4:	add	x2, x2, #0xe18
  402df8:	mov	w0, #0x0                   	// #0
  402dfc:	str	wzr, [sp, #96]
  402e00:	bl	401850 <error@plt>
  402e04:	mov	x20, #0x0                   	// #0
  402e08:	mov	w24, #0x1                   	// #1
  402e0c:	mov	w0, #0x0                   	// #0
  402e10:	b	402830 <__fxstatat@plt+0xbf0>
  402e14:	ldrb	w0, [x19, #4]
  402e18:	cbz	w0, 4027e8 <__fxstatat@plt+0xba8>
  402e1c:	ldr	w0, [sp, #100]
  402e20:	add	x20, x27, #0x78
  402e24:	ldrb	w24, [x19, #16]
  402e28:	cmn	w0, #0x1
  402e2c:	mov	x0, x20
  402e30:	ldr	x25, [x27, #48]
  402e34:	b.ne	402a8c <__fxstatat@plt+0xe4c>  // b.any
  402e38:	b	402b94 <__fxstatat@plt+0xf54>
  402e3c:	ldr	w2, [sp, #124]
  402e40:	cmn	w2, #0x1
  402e44:	b.eq	402fe4 <__fxstatat@plt+0x13a4>  // b.none
  402e48:	ldr	w0, [x20, #28]
  402e4c:	cmp	w2, w0
  402e50:	b.eq	402fe4 <__fxstatat@plt+0x13a4>  // b.none
  402e54:	mov	w0, #0x2                   	// #2
  402e58:	mov	w22, w0
  402e5c:	ldr	w0, [x20, #24]
  402e60:	b	402d58 <__fxstatat@plt+0x1118>
  402e64:	cbz	x0, 403184 <__fxstatat@plt+0x1544>
  402e68:	cbz	x26, 402fc4 <__fxstatat@plt+0x1384>
  402e6c:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	add	x1, x1, #0xff8
  402e78:	mov	x0, #0x0                   	// #0
  402e7c:	bl	401b90 <dcgettext@plt>
  402e80:	mov	x28, x0
  402e84:	b	4029a8 <__fxstatat@plt+0xd68>
  402e88:	mov	w0, #0x0                   	// #0
  402e8c:	str	wzr, [sp, #96]
  402e90:	b	402830 <__fxstatat@plt+0xbf0>
  402e94:	cbz	w0, 402bf4 <__fxstatat@plt+0xfb4>
  402e98:	ldr	x0, [x19, #8]
  402e9c:	cbz	x0, 402bf4 <__fxstatat@plt+0xfb4>
  402ea0:	ldr	x2, [x0]
  402ea4:	ldr	x1, [x20, #8]
  402ea8:	cmp	x2, x1
  402eac:	b.ne	402bf4 <__fxstatat@plt+0xfb4>  // b.any
  402eb0:	ldr	x1, [x20]
  402eb4:	ldr	x0, [x0, #8]
  402eb8:	cmp	x1, x0
  402ebc:	b.ne	402bf4 <__fxstatat@plt+0xfb4>  // b.any
  402ec0:	b	402b04 <__fxstatat@plt+0xec4>
  402ec4:	orr	w2, w26, #0x1
  402ec8:	mov	w0, w22
  402ecc:	mov	x1, x25
  402ed0:	bl	4019e0 <__openat_2@plt>
  402ed4:	mov	w28, w0
  402ed8:	tbnz	w0, #31, 403338 <__fxstatat@plt+0x16f8>
  402edc:	add	x2, sp, #0x110
  402ee0:	mov	w1, w28
  402ee4:	mov	w0, #0x0                   	// #0
  402ee8:	bl	401b80 <__fxstat@plt>
  402eec:	cbnz	w0, 40303c <__fxstatat@plt+0x13fc>
  402ef0:	ldr	x1, [x20, #8]
  402ef4:	ldr	x0, [sp, #280]
  402ef8:	cmp	x1, x0
  402efc:	b.eq	403270 <__fxstatat@plt+0x1630>  // b.none
  402f00:	ldr	x25, [sp, #104]
  402f04:	mov	w0, w28
  402f08:	str	wzr, [sp, #96]
  402f0c:	ldr	w22, [x25]
  402f10:	bl	4019f0 <close@plt>
  402f14:	mov	w0, #0x0                   	// #0
  402f18:	str	w22, [x25]
  402f1c:	b	402830 <__fxstatat@plt+0xbf0>
  402f20:	cbz	x28, 4032cc <__fxstatat@plt+0x168c>
  402f24:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  402f28:	mov	w2, #0x5                   	// #5
  402f2c:	add	x1, x1, #0xf0
  402f30:	mov	x0, #0x0                   	// #0
  402f34:	bl	401b90 <dcgettext@plt>
  402f38:	mov	x28, x0
  402f3c:	b	4029a8 <__fxstatat@plt+0xd68>
  402f40:	cbz	x28, 4032b0 <__fxstatat@plt+0x1670>
  402f44:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  402f48:	mov	w2, #0x5                   	// #5
  402f4c:	add	x1, x1, #0xfb0
  402f50:	mov	x0, #0x0                   	// #0
  402f54:	bl	401b90 <dcgettext@plt>
  402f58:	mov	x28, x0
  402f5c:	b	4029a8 <__fxstatat@plt+0xd68>
  402f60:	cbnz	w24, 4032e8 <__fxstatat@plt+0x16a8>
  402f64:	mov	x24, #0x0                   	// #0
  402f68:	cbz	x20, 402f84 <__fxstatat@plt+0x1344>
  402f6c:	ldr	w0, [x20, #24]
  402f70:	bl	402730 <__fxstatat@plt+0xaf0>
  402f74:	mov	x24, x0
  402f78:	ldr	w0, [x20, #28]
  402f7c:	bl	4026e8 <__fxstatat@plt+0xaa8>
  402f80:	mov	x20, x0
  402f84:	ldr	x1, [sp, #128]
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	mov	x0, #0x0                   	// #0
  402f90:	bl	401b90 <dcgettext@plt>
  402f94:	mov	x22, x0
  402f98:	mov	x1, x23
  402f9c:	mov	w0, #0x4                   	// #4
  402fa0:	bl	404e18 <__fxstatat@plt+0x31d8>
  402fa4:	mov	x2, x0
  402fa8:	mov	x1, x22
  402fac:	mov	w0, #0x1                   	// #1
  402fb0:	bl	401960 <__printf_chk@plt>
  402fb4:	b	4029dc <__fxstatat@plt+0xd9c>
  402fb8:	mov	w24, #0x0                   	// #0
  402fbc:	mov	w0, #0x1                   	// #1
  402fc0:	b	402830 <__fxstatat@plt+0xbf0>
  402fc4:	cbz	x28, 403214 <__fxstatat@plt+0x15d4>
  402fc8:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	add	x1, x1, #0x28
  402fd4:	mov	x0, #0x0                   	// #0
  402fd8:	bl	401b90 <dcgettext@plt>
  402fdc:	mov	x28, x0
  402fe0:	b	4029a8 <__fxstatat@plt+0xd68>
  402fe4:	cbnz	w1, 4029ec <__fxstatat@plt+0xdac>
  402fe8:	mov	w0, #0x4                   	// #4
  402fec:	mov	w22, w0
  402ff0:	ldr	w0, [x20, #24]
  402ff4:	b	402d58 <__fxstatat@plt+0x1118>
  402ff8:	mov	w2, #0x5                   	// #5
  402ffc:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403000:	mov	x0, #0x0                   	// #0
  403004:	add	x1, x1, #0xe40
  403008:	bl	401b90 <dcgettext@plt>
  40300c:	mov	x20, x0
  403010:	mov	x2, x23
  403014:	mov	w1, #0x3                   	// #3
  403018:	mov	w0, #0x0                   	// #0
  40301c:	bl	404ee8 <__fxstatat@plt+0x32a8>
  403020:	mov	x2, x20
  403024:	mov	x3, x0
  403028:	mov	w1, #0x0                   	// #0
  40302c:	mov	w0, #0x0                   	// #0
  403030:	str	wzr, [sp, #96]
  403034:	bl	401850 <error@plt>
  403038:	b	4027e8 <__fxstatat@plt+0xba8>
  40303c:	ldr	x24, [sp, #104]
  403040:	mov	w0, w28
  403044:	ldr	w22, [x24]
  403048:	bl	4019f0 <close@plt>
  40304c:	str	w22, [x24]
  403050:	b	402c38 <__fxstatat@plt+0xff8>
  403054:	mov	w26, #0x900                 	// #2304
  403058:	b	402cc4 <__fxstatat@plt+0x1084>
  40305c:	mov	w24, #0x1                   	// #1
  403060:	mov	w0, w24
  403064:	b	402830 <__fxstatat@plt+0xbf0>
  403068:	mov	w2, #0x5                   	// #5
  40306c:	ldr	w24, [x27, #64]
  403070:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403074:	mov	x0, #0x0                   	// #0
  403078:	add	x1, x1, #0xe20
  40307c:	bl	401b90 <dcgettext@plt>
  403080:	mov	x1, x23
  403084:	mov	x20, x0
  403088:	mov	w0, w22
  40308c:	bl	404e18 <__fxstatat@plt+0x31d8>
  403090:	mov	x2, x20
  403094:	mov	x3, x0
  403098:	mov	w1, w24
  40309c:	mov	w0, #0x0                   	// #0
  4030a0:	b	402dfc <__fxstatat@plt+0x11bc>
  4030a4:	ldr	x2, [x0]
  4030a8:	ldr	x3, [x20, #8]
  4030ac:	cmp	x3, x2
  4030b0:	b.ne	402be8 <__fxstatat@plt+0xfa8>  // b.any
  4030b4:	ldr	x2, [x20]
  4030b8:	ldr	x0, [x0, #8]
  4030bc:	cmp	x2, x0
  4030c0:	b.ne	402be8 <__fxstatat@plt+0xfa8>  // b.any
  4030c4:	b	402b04 <__fxstatat@plt+0xec4>
  4030c8:	ldr	w1, [x21, #44]
  4030cc:	add	x3, sp, #0x90
  4030d0:	mov	x2, x25
  4030d4:	mov	w4, #0x0                   	// #0
  4030d8:	mov	w0, #0x0                   	// #0
  4030dc:	bl	401c40 <__fxstatat@plt>
  4030e0:	cbz	w0, 4031a8 <__fxstatat@plt+0x1568>
  4030e4:	ldrb	w24, [x19, #17]
  4030e8:	cbz	w24, 4032f8 <__fxstatat@plt+0x16b8>
  4030ec:	add	x20, sp, #0x90
  4030f0:	mov	w0, #0x0                   	// #0
  4030f4:	str	wzr, [sp, #96]
  4030f8:	b	402830 <__fxstatat@plt+0xbf0>
  4030fc:	ldrb	w2, [x6, #16]
  403100:	cbnz	w2, 4027b0 <__fxstatat@plt+0xb70>
  403104:	ldr	w3, [x6]
  403108:	orr	w2, w1, #0x8
  40310c:	cmp	w3, #0x2
  403110:	csel	w1, w2, w1, eq  // eq = none
  403114:	b	4027b0 <__fxstatat@plt+0xb70>
  403118:	ldr	x0, [sp, #104]
  40311c:	mov	w2, #0x5                   	// #5
  403120:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  403124:	add	x1, x1, #0x130
  403128:	str	wzr, [sp, #96]
  40312c:	ldr	w19, [x0]
  403130:	mov	x0, #0x0                   	// #0
  403134:	bl	401b90 <dcgettext@plt>
  403138:	mov	x2, x0
  40313c:	mov	w1, w19
  403140:	mov	w0, #0x0                   	// #0
  403144:	bl	401850 <error@plt>
  403148:	ldrb	w0, [sp, #96]
  40314c:	ldp	x19, x20, [sp, #16]
  403150:	ldp	x21, x22, [sp, #32]
  403154:	ldp	x23, x24, [sp, #48]
  403158:	ldp	x25, x26, [sp, #64]
  40315c:	ldp	x27, x28, [sp, #80]
  403160:	ldp	x29, x30, [sp], #400
  403164:	ret
  403168:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40316c:	mov	w2, #0x5                   	// #5
  403170:	add	x1, x1, #0xf38
  403174:	mov	x0, #0x0                   	// #0
  403178:	bl	401b90 <dcgettext@plt>
  40317c:	mov	x24, x0
  403180:	b	402c6c <__fxstatat@plt+0x102c>
  403184:	cbz	x26, 4031d8 <__fxstatat@plt+0x1598>
  403188:	mov	x22, x25
  40318c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  403190:	mov	w2, #0x5                   	// #5
  403194:	add	x1, x1, #0x80
  403198:	mov	x25, #0x0                   	// #0
  40319c:	bl	401b90 <dcgettext@plt>
  4031a0:	mov	x28, x0
  4031a4:	b	4029a8 <__fxstatat@plt+0xd68>
  4031a8:	ldrh	w22, [x27, #108]
  4031ac:	add	x20, sp, #0x90
  4031b0:	b	402aa0 <__fxstatat@plt+0xe60>
  4031b4:	mov	w2, #0x5                   	// #5
  4031b8:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4031bc:	add	x1, x1, #0xd48
  4031c0:	bl	401b90 <dcgettext@plt>
  4031c4:	mov	w1, w20
  4031c8:	mov	x2, x0
  4031cc:	mov	w0, #0x0                   	// #0
  4031d0:	bl	401850 <error@plt>
  4031d4:	b	402a30 <__fxstatat@plt+0xdf0>
  4031d8:	cbz	x28, 4033ac <__fxstatat@plt+0x176c>
  4031dc:	mov	x22, x25
  4031e0:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4031e4:	mov	w2, #0x5                   	// #5
  4031e8:	add	x1, x1, #0xa8
  4031ec:	mov	x25, #0x0                   	// #0
  4031f0:	bl	401b90 <dcgettext@plt>
  4031f4:	mov	x28, x0
  4031f8:	b	4029a8 <__fxstatat@plt+0xd68>
  4031fc:	mov	x2, #0x1                   	// #1
  403200:	str	x2, [x27, #32]
  403204:	mov	x1, x27
  403208:	mov	x0, x21
  40320c:	bl	4083d8 <__fxstatat@plt+0x6798>
  403210:	b	4027e8 <__fxstatat@plt+0xba8>
  403214:	ldr	x1, [sp, #136]
  403218:	mov	w2, #0x5                   	// #5
  40321c:	mov	x0, #0x0                   	// #0
  403220:	bl	401b90 <dcgettext@plt>
  403224:	mov	x28, x0
  403228:	b	4029a8 <__fxstatat@plt+0xd68>
  40322c:	ldrb	w0, [x23, #1]
  403230:	cbnz	w0, 402b10 <__fxstatat@plt+0xed0>
  403234:	mov	w2, #0x5                   	// #5
  403238:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  40323c:	mov	x0, #0x0                   	// #0
  403240:	add	x1, x1, #0xd58
  403244:	bl	401b90 <dcgettext@plt>
  403248:	mov	x20, x0
  40324c:	mov	x1, x23
  403250:	mov	w0, #0x4                   	// #4
  403254:	bl	404e18 <__fxstatat@plt+0x31d8>
  403258:	mov	x3, x0
  40325c:	mov	x2, x20
  403260:	mov	w1, #0x0                   	// #0
  403264:	mov	w0, #0x0                   	// #0
  403268:	bl	401850 <error@plt>
  40326c:	b	402b68 <__fxstatat@plt+0xf28>
  403270:	ldr	x1, [x20]
  403274:	ldr	x0, [sp, #272]
  403278:	cmp	x1, x0
  40327c:	b.ne	402f00 <__fxstatat@plt+0x12c0>  // b.any
  403280:	ldr	w1, [sp, #120]
  403284:	cmn	w1, #0x1
  403288:	b.eq	4033c8 <__fxstatat@plt+0x1788>  // b.none
  40328c:	ldr	w0, [sp, #296]
  403290:	cmp	w1, w0
  403294:	b.eq	4033c8 <__fxstatat@plt+0x1788>  // b.none
  403298:	ldr	x24, [sp, #104]
  40329c:	mov	w0, w28
  4032a0:	ldr	w22, [x24]
  4032a4:	bl	4019f0 <close@plt>
  4032a8:	str	w22, [x24]
  4032ac:	b	402d28 <__fxstatat@plt+0x10e8>
  4032b0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4032b4:	mov	w2, #0x5                   	// #5
  4032b8:	add	x1, x1, #0xfd8
  4032bc:	mov	x0, #0x0                   	// #0
  4032c0:	bl	401b90 <dcgettext@plt>
  4032c4:	mov	x28, x0
  4032c8:	b	4029a8 <__fxstatat@plt+0xd68>
  4032cc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4032d0:	mov	w2, #0x5                   	// #5
  4032d4:	add	x1, x1, #0x110
  4032d8:	mov	x0, #0x0                   	// #0
  4032dc:	bl	401b90 <dcgettext@plt>
  4032e0:	mov	x28, x0
  4032e4:	b	4029a8 <__fxstatat@plt+0xd68>
  4032e8:	mov	w0, #0x4                   	// #4
  4032ec:	mov	w22, w0
  4032f0:	cbz	x20, 402850 <__fxstatat@plt+0xc10>
  4032f4:	b	402ff0 <__fxstatat@plt+0x13b0>
  4032f8:	ldr	x0, [sp, #104]
  4032fc:	mov	w2, #0x5                   	// #5
  403300:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403304:	add	x1, x1, #0xf00
  403308:	ldr	w22, [x0]
  40330c:	mov	x0, #0x0                   	// #0
  403310:	bl	401b90 <dcgettext@plt>
  403314:	mov	x20, x0
  403318:	mov	x1, x23
  40331c:	mov	w0, #0x4                   	// #4
  403320:	bl	404e18 <__fxstatat@plt+0x31d8>
  403324:	mov	x3, x0
  403328:	mov	x2, x20
  40332c:	mov	w1, w22
  403330:	add	x20, sp, #0x90
  403334:	b	402c84 <__fxstatat@plt+0x1044>
  403338:	ldr	x0, [sp, #104]
  40333c:	ldr	w0, [x0]
  403340:	cmp	w0, #0xd
  403344:	b.ne	402c38 <__fxstatat@plt+0xff8>  // b.any
  403348:	ldr	w22, [x21, #44]
  40334c:	b	402d00 <__fxstatat@plt+0x10c0>
  403350:	mov	w2, #0x5                   	// #5
  403354:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  403358:	mov	x0, #0x0                   	// #0
  40335c:	add	x1, x1, #0xd88
  403360:	bl	401b90 <dcgettext@plt>
  403364:	mov	x20, x0
  403368:	mov	x2, x23
  40336c:	mov	w1, #0x4                   	// #4
  403370:	mov	w0, #0x0                   	// #0
  403374:	bl	404d88 <__fxstatat@plt+0x3148>
  403378:	mov	w1, #0x4                   	// #4
  40337c:	mov	x22, x0
  403380:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  403384:	mov	w0, #0x1                   	// #1
  403388:	add	x2, x2, #0xa70
  40338c:	bl	404d88 <__fxstatat@plt+0x3148>
  403390:	mov	x3, x22
  403394:	mov	x4, x0
  403398:	mov	x2, x20
  40339c:	mov	w1, #0x0                   	// #0
  4033a0:	mov	w0, #0x0                   	// #0
  4033a4:	bl	401850 <error@plt>
  4033a8:	b	4028e0 <__fxstatat@plt+0xca0>
  4033ac:	ldr	x1, [sp, #136]
  4033b0:	mov	x22, x25
  4033b4:	mov	w2, #0x5                   	// #5
  4033b8:	mov	x25, #0x0                   	// #0
  4033bc:	bl	401b90 <dcgettext@plt>
  4033c0:	mov	x28, x0
  4033c4:	b	4029a8 <__fxstatat@plt+0xd68>
  4033c8:	ldr	w1, [sp, #116]
  4033cc:	cmn	w1, #0x1
  4033d0:	b.eq	4033e0 <__fxstatat@plt+0x17a0>  // b.none
  4033d4:	ldr	w0, [sp, #300]
  4033d8:	cmp	w1, w0
  4033dc:	b.ne	403298 <__fxstatat@plt+0x1658>  // b.any
  4033e0:	ldr	w1, [sp, #112]
  4033e4:	mov	w0, w28
  4033e8:	ldr	w2, [sp, #124]
  4033ec:	bl	401c20 <fchown@plt>
  4033f0:	cbnz	w0, 40303c <__fxstatat@plt+0x13fc>
  4033f4:	mov	w0, w28
  4033f8:	bl	4019f0 <close@plt>
  4033fc:	cbnz	w0, 402c38 <__fxstatat@plt+0xff8>
  403400:	b	402d28 <__fxstatat@plt+0x10e8>
  403404:	mov	w24, w0
  403408:	b	402830 <__fxstatat@plt+0xbf0>
  40340c:	nop
  403410:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  403414:	str	x0, [x1, #768]
  403418:	ret
  40341c:	nop
  403420:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  403424:	strb	w0, [x1, #776]
  403428:	ret
  40342c:	nop
  403430:	stp	x29, x30, [sp, #-48]!
  403434:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403438:	mov	x29, sp
  40343c:	ldr	x0, [x0, #720]
  403440:	bl	408618 <__fxstatat@plt+0x69d8>
  403444:	cbz	w0, 40347c <__fxstatat@plt+0x183c>
  403448:	stp	x19, x20, [sp, #16]
  40344c:	adrp	x20, 41e000 <__fxstatat@plt+0x1c3c0>
  403450:	add	x0, x20, #0x300
  403454:	str	x21, [sp, #32]
  403458:	ldrb	w21, [x0, #8]
  40345c:	bl	401bf0 <__errno_location@plt>
  403460:	mov	x19, x0
  403464:	cbz	w21, 403494 <__fxstatat@plt+0x1854>
  403468:	ldr	w0, [x0]
  40346c:	cmp	w0, #0x20
  403470:	b.ne	403494 <__fxstatat@plt+0x1854>  // b.any
  403474:	ldp	x19, x20, [sp, #16]
  403478:	ldr	x21, [sp, #32]
  40347c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403480:	ldr	x0, [x0, #696]
  403484:	bl	408618 <__fxstatat@plt+0x69d8>
  403488:	cbnz	w0, 4034e8 <__fxstatat@plt+0x18a8>
  40348c:	ldp	x29, x30, [sp], #48
  403490:	ret
  403494:	mov	w2, #0x5                   	// #5
  403498:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  40349c:	mov	x0, #0x0                   	// #0
  4034a0:	add	x1, x1, #0x150
  4034a4:	bl	401b90 <dcgettext@plt>
  4034a8:	ldr	x2, [x20, #768]
  4034ac:	mov	x20, x0
  4034b0:	cbz	x2, 4034f4 <__fxstatat@plt+0x18b4>
  4034b4:	ldr	w19, [x19]
  4034b8:	mov	x0, x2
  4034bc:	bl	404ed0 <__fxstatat@plt+0x3290>
  4034c0:	mov	x3, x0
  4034c4:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  4034c8:	mov	w1, w19
  4034cc:	mov	x4, x20
  4034d0:	add	x2, x2, #0x9b8
  4034d4:	mov	w0, #0x0                   	// #0
  4034d8:	bl	401850 <error@plt>
  4034dc:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4034e0:	ldr	w0, [x0, #592]
  4034e4:	bl	401810 <_exit@plt>
  4034e8:	stp	x19, x20, [sp, #16]
  4034ec:	str	x21, [sp, #32]
  4034f0:	b	4034dc <__fxstatat@plt+0x189c>
  4034f4:	ldr	w1, [x19]
  4034f8:	mov	x3, x0
  4034fc:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  403500:	mov	w0, #0x0                   	// #0
  403504:	add	x2, x2, #0xe18
  403508:	bl	401850 <error@plt>
  40350c:	b	4034dc <__fxstatat@plt+0x189c>
  403510:	mov	x3, x0
  403514:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  403518:	add	x0, x1, #0x14
  40351c:	movk	x4, #0xcccd
  403520:	strb	wzr, [x1, #20]
  403524:	nop
  403528:	umulh	x2, x3, x4
  40352c:	cmp	x3, #0x9
  403530:	lsr	x2, x2, #3
  403534:	add	x1, x2, x2, lsl #2
  403538:	sub	x1, x3, x1, lsl #1
  40353c:	mov	x3, x2
  403540:	add	w1, w1, #0x30
  403544:	strb	w1, [x0, #-1]!
  403548:	b.hi	403528 <__fxstatat@plt+0x18e8>  // b.pmore
  40354c:	ret
  403550:	stp	x29, x30, [sp, #-48]!
  403554:	mov	x29, sp
  403558:	stp	x19, x20, [sp, #16]
  40355c:	cbz	x0, 403634 <__fxstatat@plt+0x19f4>
  403560:	mov	x19, x0
  403564:	mov	w1, #0x2f                  	// #47
  403568:	bl	401a00 <strrchr@plt>
  40356c:	mov	x20, x0
  403570:	cbz	x0, 4035d4 <__fxstatat@plt+0x1994>
  403574:	str	x21, [sp, #32]
  403578:	add	x21, x0, #0x1
  40357c:	sub	x0, x21, x19
  403580:	cmp	x0, #0x6
  403584:	b.le	4035f0 <__fxstatat@plt+0x19b0>
  403588:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  40358c:	sub	x0, x20, #0x6
  403590:	add	x1, x1, #0x198
  403594:	mov	x2, #0x7                   	// #7
  403598:	bl	401930 <strncmp@plt>
  40359c:	cbnz	w0, 4035f0 <__fxstatat@plt+0x19b0>
  4035a0:	ldrb	w0, [x20, #1]
  4035a4:	cmp	w0, #0x6c
  4035a8:	b.ne	403610 <__fxstatat@plt+0x19d0>  // b.any
  4035ac:	ldrb	w0, [x21, #1]
  4035b0:	cmp	w0, #0x74
  4035b4:	b.ne	403610 <__fxstatat@plt+0x19d0>  // b.any
  4035b8:	ldrb	w0, [x21, #2]
  4035bc:	cmp	w0, #0x2d
  4035c0:	b.ne	403610 <__fxstatat@plt+0x19d0>  // b.any
  4035c4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4035c8:	add	x19, x20, #0x4
  4035cc:	ldr	x21, [sp, #32]
  4035d0:	str	x19, [x0, #728]
  4035d4:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4035d8:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4035dc:	str	x19, [x1, #784]
  4035e0:	str	x19, [x0, #688]
  4035e4:	ldp	x19, x20, [sp, #16]
  4035e8:	ldp	x29, x30, [sp], #48
  4035ec:	ret
  4035f0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4035f4:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  4035f8:	ldr	x21, [sp, #32]
  4035fc:	str	x19, [x1, #784]
  403600:	str	x19, [x0, #688]
  403604:	ldp	x19, x20, [sp, #16]
  403608:	ldp	x29, x30, [sp], #48
  40360c:	ret
  403610:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  403614:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  403618:	mov	x19, x21
  40361c:	str	x19, [x1, #784]
  403620:	str	x19, [x0, #688]
  403624:	ldp	x19, x20, [sp, #16]
  403628:	ldr	x21, [sp, #32]
  40362c:	ldp	x29, x30, [sp], #48
  403630:	ret
  403634:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  403638:	mov	x2, #0x37                  	// #55
  40363c:	mov	x1, #0x1                   	// #1
  403640:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403644:	ldr	x3, [x3, #696]
  403648:	add	x0, x0, #0x160
  40364c:	str	x21, [sp, #32]
  403650:	bl	401b10 <fwrite@plt>
  403654:	bl	401a30 <abort@plt>
  403658:	stp	xzr, xzr, [x8]
  40365c:	cmp	w0, #0xa
  403660:	stp	xzr, xzr, [x8, #16]
  403664:	stp	xzr, xzr, [x8, #32]
  403668:	str	xzr, [x8, #48]
  40366c:	b.eq	403678 <__fxstatat@plt+0x1a38>  // b.none
  403670:	str	w0, [x8]
  403674:	ret
  403678:	stp	x29, x30, [sp, #-16]!
  40367c:	mov	x29, sp
  403680:	bl	401a30 <abort@plt>
  403684:	nop
  403688:	stp	x29, x30, [sp, #-48]!
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x29, sp
  403694:	stp	x19, x20, [sp, #16]
  403698:	mov	x20, x0
  40369c:	str	x21, [sp, #32]
  4036a0:	mov	w21, w1
  4036a4:	mov	x1, x0
  4036a8:	mov	x0, #0x0                   	// #0
  4036ac:	bl	401b90 <dcgettext@plt>
  4036b0:	mov	x19, x0
  4036b4:	cmp	x20, x0
  4036b8:	b.eq	4036d0 <__fxstatat@plt+0x1a90>  // b.none
  4036bc:	mov	x0, x19
  4036c0:	ldp	x19, x20, [sp, #16]
  4036c4:	ldr	x21, [sp, #32]
  4036c8:	ldp	x29, x30, [sp], #48
  4036cc:	ret
  4036d0:	bl	409838 <__fxstatat@plt+0x7bf8>
  4036d4:	ldrb	w1, [x0]
  4036d8:	and	w1, w1, #0xffffffdf
  4036dc:	cmp	w1, #0x55
  4036e0:	b.ne	403744 <__fxstatat@plt+0x1b04>  // b.any
  4036e4:	ldrb	w1, [x0, #1]
  4036e8:	and	w1, w1, #0xffffffdf
  4036ec:	cmp	w1, #0x54
  4036f0:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  4036f4:	ldrb	w1, [x0, #2]
  4036f8:	and	w1, w1, #0xffffffdf
  4036fc:	cmp	w1, #0x46
  403700:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  403704:	ldrb	w1, [x0, #3]
  403708:	cmp	w1, #0x2d
  40370c:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  403710:	ldrb	w1, [x0, #4]
  403714:	cmp	w1, #0x38
  403718:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  40371c:	ldrb	w0, [x0, #5]
  403720:	cbnz	w0, 4037c0 <__fxstatat@plt+0x1b80>
  403724:	ldrb	w1, [x19]
  403728:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40372c:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  403730:	add	x0, x0, #0x1a8
  403734:	cmp	w1, #0x60
  403738:	add	x19, x19, #0x1c0
  40373c:	csel	x19, x19, x0, eq  // eq = none
  403740:	b	4036bc <__fxstatat@plt+0x1a7c>
  403744:	cmp	w1, #0x47
  403748:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  40374c:	ldrb	w1, [x0, #1]
  403750:	and	w1, w1, #0xffffffdf
  403754:	cmp	w1, #0x42
  403758:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  40375c:	ldrb	w1, [x0, #2]
  403760:	cmp	w1, #0x31
  403764:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  403768:	ldrb	w1, [x0, #3]
  40376c:	cmp	w1, #0x38
  403770:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  403774:	ldrb	w1, [x0, #4]
  403778:	cmp	w1, #0x30
  40377c:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  403780:	ldrb	w1, [x0, #5]
  403784:	cmp	w1, #0x33
  403788:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  40378c:	ldrb	w1, [x0, #6]
  403790:	cmp	w1, #0x30
  403794:	b.ne	4037c0 <__fxstatat@plt+0x1b80>  // b.any
  403798:	ldrb	w0, [x0, #7]
  40379c:	cbnz	w0, 4037c0 <__fxstatat@plt+0x1b80>
  4037a0:	ldrb	w1, [x19]
  4037a4:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4037a8:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  4037ac:	add	x0, x0, #0x1b0
  4037b0:	cmp	w1, #0x60
  4037b4:	add	x19, x19, #0x1b8
  4037b8:	csel	x19, x19, x0, eq  // eq = none
  4037bc:	b	4036bc <__fxstatat@plt+0x1a7c>
  4037c0:	cmp	w21, #0x9
  4037c4:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4037c8:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  4037cc:	add	x0, x0, #0x1c8
  4037d0:	add	x19, x19, #0x1a0
  4037d4:	csel	x19, x19, x0, eq  // eq = none
  4037d8:	mov	x0, x19
  4037dc:	ldp	x19, x20, [sp, #16]
  4037e0:	ldr	x21, [sp, #32]
  4037e4:	ldp	x29, x30, [sp], #48
  4037e8:	ret
  4037ec:	nop
  4037f0:	sub	sp, sp, #0xf0
  4037f4:	stp	x29, x30, [sp, #16]
  4037f8:	add	x29, sp, #0x10
  4037fc:	stp	x19, x20, [sp, #32]
  403800:	mov	w19, w5
  403804:	and	w20, w5, #0x2
  403808:	stp	x21, x22, [sp, #48]
  40380c:	stp	x23, x24, [sp, #64]
  403810:	mov	x23, x1
  403814:	stp	x25, x26, [sp, #80]
  403818:	mov	w26, w4
  40381c:	mov	x25, x3
  403820:	stp	x27, x28, [sp, #96]
  403824:	mov	x28, x0
  403828:	mov	x27, x2
  40382c:	str	x6, [sp, #112]
  403830:	str	w5, [sp, #200]
  403834:	str	x7, [sp, #208]
  403838:	bl	401ae0 <__ctype_get_mb_cur_max@plt>
  40383c:	mov	x1, x19
  403840:	str	x0, [sp, #192]
  403844:	cmp	w26, #0x4
  403848:	ubfx	x11, x1, #1, #1
  40384c:	ldr	x6, [sp, #112]
  403850:	b.eq	4044e8 <__fxstatat@plt+0x28a8>  // b.none
  403854:	b.ls	4038bc <__fxstatat@plt+0x1c7c>  // b.plast
  403858:	cmp	w26, #0x7
  40385c:	b.eq	404378 <__fxstatat@plt+0x2738>  // b.none
  403860:	b.ls	403fe4 <__fxstatat@plt+0x23a4>  // b.plast
  403864:	sub	w0, w26, #0x8
  403868:	cmp	w0, #0x2
  40386c:	b.hi	404804 <__fxstatat@plt+0x2bc4>  // b.pmore
  403870:	cmp	w26, #0xa
  403874:	b.ne	4043ec <__fxstatat@plt+0x27ac>  // b.any
  403878:	mov	x19, #0x0                   	// #0
  40387c:	cbz	w20, 404664 <__fxstatat@plt+0x2a24>
  403880:	ldr	x0, [sp, #240]
  403884:	str	w11, [sp, #136]
  403888:	str	x6, [sp, #144]
  40388c:	bl	401830 <strlen@plt>
  403890:	mov	x12, x0
  403894:	ldr	x0, [sp, #240]
  403898:	mov	w10, #0x1                   	// #1
  40389c:	ldr	w11, [sp, #136]
  4038a0:	mov	w5, w10
  4038a4:	mov	w7, #0x0                   	// #0
  4038a8:	str	x0, [sp, #112]
  4038ac:	str	wzr, [sp, #120]
  4038b0:	str	xzr, [sp, #128]
  4038b4:	ldr	x6, [sp, #144]
  4038b8:	b	403900 <__fxstatat@plt+0x1cc0>
  4038bc:	cmp	w26, #0x1
  4038c0:	b.eq	404344 <__fxstatat@plt+0x2704>  // b.none
  4038c4:	b.ls	403fb8 <__fxstatat@plt+0x2378>  // b.plast
  4038c8:	cmp	w26, #0x2
  4038cc:	b.eq	40450c <__fxstatat@plt+0x28cc>  // b.none
  4038d0:	mov	w10, #0x1                   	// #1
  4038d4:	adrp	x26, 40b000 <__fxstatat@plt+0x93c0>
  4038d8:	mov	w11, w10
  4038dc:	mov	w5, w10
  4038e0:	add	x0, x26, #0x1c8
  4038e4:	mov	w7, #0x0                   	// #0
  4038e8:	mov	x12, #0x1                   	// #1
  4038ec:	mov	x19, #0x0                   	// #0
  4038f0:	mov	w26, #0x2                   	// #2
  4038f4:	str	x0, [sp, #112]
  4038f8:	str	wzr, [sp, #120]
  4038fc:	str	xzr, [sp, #128]
  403900:	mov	w22, w5
  403904:	mov	w24, w7
  403908:	mov	x20, #0x0                   	// #0
  40390c:	nop
  403910:	cmp	x25, x20
  403914:	cset	w21, ne  // ne = any
  403918:	cmn	x25, #0x1
  40391c:	b.eq	4039ec <__fxstatat@plt+0x1dac>  // b.none
  403920:	cbz	w21, 4039fc <__fxstatat@plt+0x1dbc>
  403924:	cmp	w26, #0x2
  403928:	add	x3, x27, x20
  40392c:	cset	w5, ne  // ne = any
  403930:	ands	w5, w22, w5
  403934:	b.eq	403f04 <__fxstatat@plt+0x22c4>  // b.none
  403938:	cbz	x12, 403bf8 <__fxstatat@plt+0x1fb8>
  40393c:	cmp	x12, #0x1
  403940:	add	x1, x20, x12
  403944:	ccmn	x25, #0x1, #0x0, hi  // hi = pmore
  403948:	b.ne	403980 <__fxstatat@plt+0x1d40>  // b.any
  40394c:	mov	x0, x27
  403950:	str	x1, [sp, #136]
  403954:	str	w5, [sp, #144]
  403958:	stp	x3, x12, [sp, #152]
  40395c:	stp	w11, w10, [sp, #172]
  403960:	str	x6, [sp, #184]
  403964:	bl	401830 <strlen@plt>
  403968:	ldp	x3, x12, [sp, #152]
  40396c:	mov	x25, x0
  403970:	ldr	w5, [sp, #144]
  403974:	ldp	w11, w10, [sp, #172]
  403978:	ldr	x1, [sp, #136]
  40397c:	ldr	x6, [sp, #184]
  403980:	cmp	x1, x25
  403984:	b.hi	403bf8 <__fxstatat@plt+0x1fb8>  // b.pmore
  403988:	ldr	x1, [sp, #112]
  40398c:	mov	x2, x12
  403990:	mov	x0, x3
  403994:	stp	x3, x12, [sp, #136]
  403998:	str	w5, [sp, #152]
  40399c:	str	w11, [sp, #160]
  4039a0:	str	w10, [sp, #172]
  4039a4:	str	x6, [sp, #176]
  4039a8:	bl	401a50 <memcmp@plt>
  4039ac:	ldr	w5, [sp, #152]
  4039b0:	ldr	w11, [sp, #160]
  4039b4:	ldr	w10, [sp, #172]
  4039b8:	ldp	x3, x12, [sp, #136]
  4039bc:	ldr	x6, [sp, #176]
  4039c0:	cbnz	w0, 403bf8 <__fxstatat@plt+0x1fb8>
  4039c4:	cbnz	w11, 403cf0 <__fxstatat@plt+0x20b0>
  4039c8:	ldrb	w4, [x3]
  4039cc:	cmp	w4, #0x7e
  4039d0:	b.hi	403c08 <__fxstatat@plt+0x1fc8>  // b.pmore
  4039d4:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4039d8:	add	x0, x0, #0x240
  4039dc:	ldrh	w0, [x0, w4, uxtw #1]
  4039e0:	adr	x1, 4039ec <__fxstatat@plt+0x1dac>
  4039e4:	add	x0, x1, w0, sxth #2
  4039e8:	br	x0
  4039ec:	ldrb	w0, [x27, x20]
  4039f0:	cmp	w0, #0x0
  4039f4:	cset	w21, ne  // ne = any
  4039f8:	cbnz	w21, 403924 <__fxstatat@plt+0x1ce4>
  4039fc:	cmp	w26, #0x2
  403a00:	mov	w5, w22
  403a04:	cset	w0, eq  // eq = none
  403a08:	mov	w7, w24
  403a0c:	cmp	w0, #0x0
  403a10:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403a14:	ccmp	x19, #0x0, #0x0, ne  // ne = any
  403a18:	b.eq	4047ac <__fxstatat@plt+0x2b6c>  // b.none
  403a1c:	eor	w11, w11, #0x1
  403a20:	ands	w0, w0, w11
  403a24:	b.eq	40470c <__fxstatat@plt+0x2acc>  // b.none
  403a28:	ldr	w1, [sp, #120]
  403a2c:	cbz	w1, 404710 <__fxstatat@plt+0x2ad0>
  403a30:	cbnz	w10, 404768 <__fxstatat@plt+0x2b28>
  403a34:	ldr	x2, [sp, #128]
  403a38:	cmp	x23, #0x0
  403a3c:	cset	w0, eq  // eq = none
  403a40:	cmp	x2, #0x0
  403a44:	mov	x1, x2
  403a48:	csel	w0, w0, wzr, ne  // ne = any
  403a4c:	cbz	w0, 404798 <__fxstatat@plt+0x2b58>
  403a50:	adrp	x26, 40b000 <__fxstatat@plt+0x93c0>
  403a54:	mov	x12, #0x1                   	// #1
  403a58:	mov	w11, #0x0                   	// #0
  403a5c:	mov	x19, x12
  403a60:	str	w0, [sp, #120]
  403a64:	mov	w0, #0x27                  	// #39
  403a68:	strb	w0, [x28]
  403a6c:	ldr	x23, [sp, #128]
  403a70:	str	x1, [sp, #128]
  403a74:	add	x1, x26, #0x1c8
  403a78:	mov	w26, #0x2                   	// #2
  403a7c:	str	x1, [sp, #112]
  403a80:	b	403900 <__fxstatat@plt+0x1cc0>
  403a84:	mov	w0, w5
  403a88:	mov	w21, w5
  403a8c:	mov	w5, w0
  403a90:	mov	w1, #0x0                   	// #0
  403a94:	nop
  403a98:	cbz	x6, 403bb0 <__fxstatat@plt+0x1f70>
  403a9c:	ubfx	x0, x4, #5, #8
  403aa0:	ldr	w0, [x6, x0, lsl #2]
  403aa4:	lsr	w0, w0, w4
  403aa8:	tbz	w0, #0, 403bb0 <__fxstatat@plt+0x1f70>
  403aac:	cmp	w26, #0x2
  403ab0:	cset	w0, eq  // eq = none
  403ab4:	cbnz	w11, 403e30 <__fxstatat@plt+0x21f0>
  403ab8:	eor	w1, w24, #0x1
  403abc:	ands	w0, w0, w1
  403ac0:	b.eq	403b04 <__fxstatat@plt+0x1ec4>  // b.none
  403ac4:	cmp	x23, x19
  403ac8:	b.ls	403ad4 <__fxstatat@plt+0x1e94>  // b.plast
  403acc:	mov	w1, #0x27                  	// #39
  403ad0:	strb	w1, [x28, x19]
  403ad4:	add	x1, x19, #0x1
  403ad8:	cmp	x23, x1
  403adc:	b.ls	403ae8 <__fxstatat@plt+0x1ea8>  // b.plast
  403ae0:	mov	w2, #0x24                  	// #36
  403ae4:	strb	w2, [x28, x1]
  403ae8:	add	x1, x19, #0x2
  403aec:	cmp	x23, x1
  403af0:	b.ls	403afc <__fxstatat@plt+0x1ebc>  // b.plast
  403af4:	mov	w2, #0x27                  	// #39
  403af8:	strb	w2, [x28, x1]
  403afc:	add	x19, x19, #0x3
  403b00:	mov	w24, w0
  403b04:	cmp	x19, x23
  403b08:	b.cs	403b14 <__fxstatat@plt+0x1ed4>  // b.hs, b.nlast
  403b0c:	mov	w0, #0x5c                  	// #92
  403b10:	strb	w0, [x28, x19]
  403b14:	add	x19, x19, #0x1
  403b18:	add	x20, x20, #0x1
  403b1c:	cmp	x19, x23
  403b20:	b.cs	403b28 <__fxstatat@plt+0x1ee8>  // b.hs, b.nlast
  403b24:	strb	w4, [x28, x19]
  403b28:	cmp	w21, #0x0
  403b2c:	add	x19, x19, #0x1
  403b30:	csel	w10, w10, wzr, ne  // ne = any
  403b34:	b	403910 <__fxstatat@plt+0x1cd0>
  403b38:	cbnz	w11, 404754 <__fxstatat@plt+0x2b14>
  403b3c:	ldr	x1, [sp, #128]
  403b40:	cmp	x23, #0x0
  403b44:	mov	x0, #0x0                   	// #0
  403b48:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  403b4c:	b.eq	403b90 <__fxstatat@plt+0x1f50>  // b.none
  403b50:	cmp	x23, x19
  403b54:	b.ls	403b60 <__fxstatat@plt+0x1f20>  // b.plast
  403b58:	mov	w0, #0x27                  	// #39
  403b5c:	strb	w0, [x28, x19]
  403b60:	add	x0, x19, #0x1
  403b64:	cmp	x23, x0
  403b68:	b.ls	403b74 <__fxstatat@plt+0x1f34>  // b.plast
  403b6c:	mov	w1, #0x5c                  	// #92
  403b70:	strb	w1, [x28, x0]
  403b74:	add	x1, x19, #0x2
  403b78:	mov	x0, x23
  403b7c:	cmp	x23, x1
  403b80:	b.ls	4047e4 <__fxstatat@plt+0x2ba4>  // b.plast
  403b84:	ldr	x23, [sp, #128]
  403b88:	mov	w2, #0x27                  	// #39
  403b8c:	strb	w2, [x28, x1]
  403b90:	add	x19, x19, #0x3
  403b94:	str	x23, [sp, #128]
  403b98:	mov	x23, x0
  403b9c:	mov	w1, #0x0                   	// #0
  403ba0:	mov	w24, #0x0                   	// #0
  403ba4:	mov	w4, #0x27                  	// #39
  403ba8:	str	w21, [sp, #120]
  403bac:	nop
  403bb0:	cbnz	w5, 403aac <__fxstatat@plt+0x1e6c>
  403bb4:	eor	w1, w1, #0x1
  403bb8:	add	x20, x20, #0x1
  403bbc:	and	w1, w24, w1
  403bc0:	and	w1, w1, #0xff
  403bc4:	cbz	w1, 403b1c <__fxstatat@plt+0x1edc>
  403bc8:	cmp	x23, x19
  403bcc:	b.ls	403bd8 <__fxstatat@plt+0x1f98>  // b.plast
  403bd0:	mov	w0, #0x27                  	// #39
  403bd4:	strb	w0, [x28, x19]
  403bd8:	add	x0, x19, #0x1
  403bdc:	cmp	x23, x0
  403be0:	b.ls	403bec <__fxstatat@plt+0x1fac>  // b.plast
  403be4:	mov	w1, #0x27                  	// #39
  403be8:	strb	w1, [x28, x0]
  403bec:	add	x19, x19, #0x2
  403bf0:	mov	w24, #0x0                   	// #0
  403bf4:	b	403b1c <__fxstatat@plt+0x1edc>
  403bf8:	ldrb	w4, [x3]
  403bfc:	cmp	w4, #0x7e
  403c00:	b.ls	403f8c <__fxstatat@plt+0x234c>  // b.plast
  403c04:	mov	w5, #0x0                   	// #0
  403c08:	ldr	x0, [sp, #192]
  403c0c:	cmp	x0, #0x1
  403c10:	b.ne	4040b8 <__fxstatat@plt+0x2478>  // b.any
  403c14:	str	w4, [sp, #136]
  403c18:	str	w5, [sp, #144]
  403c1c:	str	x12, [sp, #152]
  403c20:	str	w11, [sp, #160]
  403c24:	str	w10, [sp, #172]
  403c28:	str	x6, [sp, #176]
  403c2c:	bl	401ab0 <__ctype_b_loc@plt>
  403c30:	ldr	w4, [sp, #136]
  403c34:	ldr	x0, [x0]
  403c38:	ldr	w5, [sp, #144]
  403c3c:	ldr	w11, [sp, #160]
  403c40:	ldrh	w21, [x0, w4, uxtw #1]
  403c44:	ldr	w10, [sp, #172]
  403c48:	ands	w0, w21, #0x4000
  403c4c:	cset	w2, eq  // eq = none
  403c50:	ubfx	x21, x21, #14, #1
  403c54:	ldr	x12, [sp, #152]
  403c58:	and	w2, w22, w2
  403c5c:	ldr	x6, [sp, #176]
  403c60:	ldr	x8, [sp, #192]
  403c64:	cbnz	w2, 4044cc <__fxstatat@plt+0x288c>
  403c68:	cmp	w26, #0x2
  403c6c:	cset	w1, eq  // eq = none
  403c70:	eor	w0, w22, #0x1
  403c74:	orr	w1, w1, w0
  403c78:	cbz	w1, 403a98 <__fxstatat@plt+0x1e58>
  403c7c:	mov	w1, #0x0                   	// #0
  403c80:	cbnz	w11, 403a98 <__fxstatat@plt+0x1e58>
  403c84:	nop
  403c88:	cbnz	w5, 403aac <__fxstatat@plt+0x1e6c>
  403c8c:	b	403bb4 <__fxstatat@plt+0x1f74>
  403c90:	mov	w5, #0x0                   	// #0
  403c94:	cmp	x25, #0x1
  403c98:	cset	w0, ne  // ne = any
  403c9c:	cmn	x25, #0x1
  403ca0:	b.ne	403cb0 <__fxstatat@plt+0x2070>  // b.any
  403ca4:	ldrb	w0, [x27, #1]
  403ca8:	cmp	w0, #0x0
  403cac:	cset	w0, ne  // ne = any
  403cb0:	cmp	w26, #0x2
  403cb4:	cset	w1, eq  // eq = none
  403cb8:	cbz	w0, 403ccc <__fxstatat@plt+0x208c>
  403cbc:	mov	w21, #0x0                   	// #0
  403cc0:	b	403c70 <__fxstatat@plt+0x2030>
  403cc4:	cmp	w26, #0x2
  403cc8:	cset	w1, eq  // eq = none
  403ccc:	cbnz	x20, 403cbc <__fxstatat@plt+0x207c>
  403cd0:	cmp	w11, #0x0
  403cd4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403cd8:	b.eq	403c70 <__fxstatat@plt+0x2030>  // b.none
  403cdc:	mov	w5, w22
  403ce0:	mov	w26, #0x2                   	// #2
  403ce4:	cmp	w5, #0x0
  403ce8:	mov	w0, #0x4                   	// #4
  403cec:	csel	w26, w26, w0, eq  // eq = none
  403cf0:	ldr	x7, [sp, #208]
  403cf4:	mov	w4, w26
  403cf8:	ldr	x0, [sp, #240]
  403cfc:	str	x0, [sp]
  403d00:	ldr	w0, [sp, #200]
  403d04:	mov	x3, x25
  403d08:	mov	x2, x27
  403d0c:	mov	x1, x23
  403d10:	and	w5, w0, #0xfffffffd
  403d14:	mov	x6, #0x0                   	// #0
  403d18:	mov	x0, x28
  403d1c:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  403d20:	mov	x19, x0
  403d24:	mov	x0, x19
  403d28:	ldp	x29, x30, [sp, #16]
  403d2c:	ldp	x19, x20, [sp, #32]
  403d30:	ldp	x21, x22, [sp, #48]
  403d34:	ldp	x23, x24, [sp, #64]
  403d38:	ldp	x25, x26, [sp, #80]
  403d3c:	ldp	x27, x28, [sp, #96]
  403d40:	add	sp, sp, #0xf0
  403d44:	ret
  403d48:	mov	w5, #0x0                   	// #0
  403d4c:	cmp	w26, #0x2
  403d50:	b.eq	404088 <__fxstatat@plt+0x2448>  // b.none
  403d54:	cmp	w22, #0x0
  403d58:	mov	w4, #0x5c                  	// #92
  403d5c:	ccmp	w11, #0x0, #0x4, ne  // ne = any
  403d60:	mov	w0, w4
  403d64:	ccmp	x12, #0x0, #0x4, ne  // ne = any
  403d68:	b.ne	4043b8 <__fxstatat@plt+0x2778>  // b.any
  403d6c:	cbnz	w22, 404428 <__fxstatat@plt+0x27e8>
  403d70:	mov	w21, #0x0                   	// #0
  403d74:	mov	w1, #0x0                   	// #0
  403d78:	cbnz	w11, 403a98 <__fxstatat@plt+0x1e58>
  403d7c:	b	403c88 <__fxstatat@plt+0x2048>
  403d80:	mov	w5, #0x0                   	// #0
  403d84:	cmp	w26, #0x2
  403d88:	b.eq	4040a0 <__fxstatat@plt+0x2460>  // b.none
  403d8c:	cmp	w26, #0x5
  403d90:	b.ne	403db8 <__fxstatat@plt+0x2178>  // b.any
  403d94:	ldr	x0, [sp, #200]
  403d98:	tbz	w0, #2, 403db8 <__fxstatat@plt+0x2178>
  403d9c:	add	x7, x20, #0x2
  403da0:	cmp	x7, x25
  403da4:	b.cs	403db8 <__fxstatat@plt+0x2178>  // b.hs, b.nlast
  403da8:	ldrb	w4, [x3, #1]
  403dac:	cmp	w4, #0x3f
  403db0:	b.eq	404594 <__fxstatat@plt+0x2954>  // b.none
  403db4:	nop
  403db8:	mov	w1, #0x0                   	// #0
  403dbc:	mov	w21, #0x0                   	// #0
  403dc0:	mov	w4, #0x3f                  	// #63
  403dc4:	b	403c70 <__fxstatat@plt+0x2030>
  403dc8:	mov	w5, #0x0                   	// #0
  403dcc:	cmp	w26, #0x2
  403dd0:	b.eq	403b38 <__fxstatat@plt+0x1ef8>  // b.none
  403dd4:	mov	w1, #0x0                   	// #0
  403dd8:	mov	w4, #0x27                  	// #39
  403ddc:	str	w21, [sp, #120]
  403de0:	b	403c70 <__fxstatat@plt+0x2030>
  403de4:	mov	w0, #0x74                  	// #116
  403de8:	cmp	w11, #0x0
  403dec:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  403df0:	b.eq	403cdc <__fxstatat@plt+0x209c>  // b.none
  403df4:	cbz	w22, 403d70 <__fxstatat@plt+0x2130>
  403df8:	b	404428 <__fxstatat@plt+0x27e8>
  403dfc:	mov	w4, #0x62                  	// #98
  403e00:	cmp	w26, #0x2
  403e04:	cset	w0, eq  // eq = none
  403e08:	cbnz	w11, 403e30 <__fxstatat@plt+0x21f0>
  403e0c:	mov	w21, #0x0                   	// #0
  403e10:	b	403b04 <__fxstatat@plt+0x1ec4>
  403e14:	mov	w4, #0x66                  	// #102
  403e18:	b	403e00 <__fxstatat@plt+0x21c0>
  403e1c:	mov	w4, #0x6e                  	// #110
  403e20:	mov	w21, #0x0                   	// #0
  403e24:	cmp	w26, #0x2
  403e28:	cset	w0, eq  // eq = none
  403e2c:	cbz	w11, 403ab8 <__fxstatat@plt+0x1e78>
  403e30:	and	w5, w22, w0
  403e34:	b	403ce4 <__fxstatat@plt+0x20a4>
  403e38:	mov	w4, #0x72                  	// #114
  403e3c:	mov	w21, #0x0                   	// #0
  403e40:	b	403e24 <__fxstatat@plt+0x21e4>
  403e44:	mov	w4, #0x61                  	// #97
  403e48:	b	403e00 <__fxstatat@plt+0x21c0>
  403e4c:	cbnz	w11, 40475c <__fxstatat@plt+0x2b1c>
  403e50:	mov	w5, #0x0                   	// #0
  403e54:	cmp	w26, #0x2
  403e58:	eor	w1, w24, #0x1
  403e5c:	cset	w0, eq  // eq = none
  403e60:	ands	w1, w0, w1
  403e64:	b.eq	404068 <__fxstatat@plt+0x2428>  // b.none
  403e68:	cmp	x23, x19
  403e6c:	b.ls	403e78 <__fxstatat@plt+0x2238>  // b.plast
  403e70:	mov	w2, #0x27                  	// #39
  403e74:	strb	w2, [x28, x19]
  403e78:	add	x2, x19, #0x1
  403e7c:	cmp	x23, x2
  403e80:	b.ls	403e8c <__fxstatat@plt+0x224c>  // b.plast
  403e84:	mov	w3, #0x24                  	// #36
  403e88:	strb	w3, [x28, x2]
  403e8c:	add	x2, x19, #0x2
  403e90:	cmp	x23, x2
  403e94:	b.ls	403ea0 <__fxstatat@plt+0x2260>  // b.plast
  403e98:	mov	w3, #0x27                  	// #39
  403e9c:	strb	w3, [x28, x2]
  403ea0:	add	x2, x19, #0x3
  403ea4:	cmp	x23, x2
  403ea8:	b.ls	4043a0 <__fxstatat@plt+0x2760>  // b.plast
  403eac:	mov	w24, w1
  403eb0:	mov	w1, #0x5c                  	// #92
  403eb4:	strb	w1, [x28, x2]
  403eb8:	cmp	w26, #0x2
  403ebc:	add	x19, x2, #0x1
  403ec0:	b.eq	404580 <__fxstatat@plt+0x2940>  // b.none
  403ec4:	add	x1, x20, #0x1
  403ec8:	mov	w4, #0x30                  	// #48
  403ecc:	cmp	x1, x25
  403ed0:	b.cs	403ee8 <__fxstatat@plt+0x22a8>  // b.hs, b.nlast
  403ed4:	ldrb	w1, [x27, x1]
  403ed8:	sub	w1, w1, #0x30
  403edc:	and	w1, w1, #0xff
  403ee0:	cmp	w1, #0x9
  403ee4:	b.ls	404434 <__fxstatat@plt+0x27f4>  // b.plast
  403ee8:	eor	w1, w22, #0x1
  403eec:	orr	w0, w0, w1
  403ef0:	mov	w1, w21
  403ef4:	mov	w21, #0x0                   	// #0
  403ef8:	cbz	w0, 403a98 <__fxstatat@plt+0x1e58>
  403efc:	cbnz	w5, 403aac <__fxstatat@plt+0x1e6c>
  403f00:	b	403bb4 <__fxstatat@plt+0x1f74>
  403f04:	ldrb	w4, [x27, x20]
  403f08:	cmp	w4, #0x7e
  403f0c:	b.hi	403c08 <__fxstatat@plt+0x1fc8>  // b.pmore
  403f10:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403f14:	add	x0, x0, #0x340
  403f18:	ldrh	w0, [x0, w4, uxtw #1]
  403f1c:	adr	x1, 403f28 <__fxstatat@plt+0x22e8>
  403f20:	add	x0, x1, w0, sxth #2
  403f24:	br	x0
  403f28:	cmp	w26, #0x2
  403f2c:	mov	w21, #0x0                   	// #0
  403f30:	cset	w1, eq  // eq = none
  403f34:	cmp	w11, #0x0
  403f38:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403f3c:	b.eq	403c70 <__fxstatat@plt+0x2030>  // b.none
  403f40:	b	403cdc <__fxstatat@plt+0x209c>
  403f44:	cmp	w26, #0x2
  403f48:	cset	w1, eq  // eq = none
  403f4c:	cmp	w11, #0x0
  403f50:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403f54:	b.eq	403c70 <__fxstatat@plt+0x2030>  // b.none
  403f58:	b	403cdc <__fxstatat@plt+0x209c>
  403f5c:	cbnz	w22, 403e4c <__fxstatat@plt+0x220c>
  403f60:	ldr	x0, [sp, #200]
  403f64:	mov	w5, #0x0                   	// #0
  403f68:	tbz	w0, #0, 403d70 <__fxstatat@plt+0x2130>
  403f6c:	add	x20, x20, #0x1
  403f70:	b	403910 <__fxstatat@plt+0x1cd0>
  403f74:	mov	w0, #0x66                  	// #102
  403f78:	cbz	w22, 403d70 <__fxstatat@plt+0x2130>
  403f7c:	b	404428 <__fxstatat@plt+0x27e8>
  403f80:	mov	w0, #0x62                  	// #98
  403f84:	cbz	w22, 403d70 <__fxstatat@plt+0x2130>
  403f88:	b	404428 <__fxstatat@plt+0x27e8>
  403f8c:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  403f90:	add	x0, x0, #0x440
  403f94:	ldrh	w0, [x0, w4, uxtw #1]
  403f98:	adr	x1, 403fa4 <__fxstatat@plt+0x2364>
  403f9c:	add	x0, x1, w0, sxth #2
  403fa0:	br	x0
  403fa4:	mov	w0, #0x0                   	// #0
  403fa8:	b	403a88 <__fxstatat@plt+0x1e48>
  403fac:	mov	w0, #0x0                   	// #0
  403fb0:	mov	w5, #0x0                   	// #0
  403fb4:	b	403a88 <__fxstatat@plt+0x1e48>
  403fb8:	cbnz	w26, 404804 <__fxstatat@plt+0x2bc4>
  403fbc:	mov	w10, #0x1                   	// #1
  403fc0:	mov	w7, #0x0                   	// #0
  403fc4:	mov	w11, #0x0                   	// #0
  403fc8:	mov	w5, #0x0                   	// #0
  403fcc:	mov	x12, #0x0                   	// #0
  403fd0:	mov	x19, #0x0                   	// #0
  403fd4:	str	xzr, [sp, #112]
  403fd8:	str	wzr, [sp, #120]
  403fdc:	str	xzr, [sp, #128]
  403fe0:	b	403900 <__fxstatat@plt+0x1cc0>
  403fe4:	cmp	w26, #0x5
  403fe8:	b.ne	40402c <__fxstatat@plt+0x23ec>  // b.any
  403fec:	cbnz	w20, 404624 <__fxstatat@plt+0x29e4>
  403ff0:	cbz	x23, 404550 <__fxstatat@plt+0x2910>
  403ff4:	mov	w0, #0x22                  	// #34
  403ff8:	mov	w10, #0x1                   	// #1
  403ffc:	mov	x12, #0x1                   	// #1
  404000:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  404004:	mov	w5, w10
  404008:	add	x1, x1, #0x1a0
  40400c:	mov	x19, x12
  404010:	mov	w7, #0x0                   	// #0
  404014:	mov	w11, #0x0                   	// #0
  404018:	strb	w0, [x28]
  40401c:	str	x1, [sp, #112]
  404020:	str	wzr, [sp, #120]
  404024:	str	xzr, [sp, #128]
  404028:	b	403900 <__fxstatat@plt+0x1cc0>
  40402c:	cmp	w26, #0x6
  404030:	b.ne	404804 <__fxstatat@plt+0x2bc4>  // b.any
  404034:	adrp	x26, 40b000 <__fxstatat@plt+0x93c0>
  404038:	mov	w10, #0x1                   	// #1
  40403c:	add	x0, x26, #0x1a0
  404040:	mov	w11, w10
  404044:	mov	w5, w10
  404048:	mov	w7, #0x0                   	// #0
  40404c:	mov	x12, #0x1                   	// #1
  404050:	mov	x19, #0x0                   	// #0
  404054:	mov	w26, #0x5                   	// #5
  404058:	str	x0, [sp, #112]
  40405c:	str	wzr, [sp, #120]
  404060:	str	xzr, [sp, #128]
  404064:	b	403900 <__fxstatat@plt+0x1cc0>
  404068:	mov	x2, x19
  40406c:	cmp	x23, x19
  404070:	b.ls	403eb8 <__fxstatat@plt+0x2278>  // b.plast
  404074:	mov	w1, w24
  404078:	mov	w24, w1
  40407c:	mov	w1, #0x5c                  	// #92
  404080:	strb	w1, [x28, x2]
  404084:	b	403eb8 <__fxstatat@plt+0x2278>
  404088:	cbnz	w11, 404754 <__fxstatat@plt+0x2b14>
  40408c:	add	x20, x20, #0x1
  404090:	mov	w1, w24
  404094:	mov	w21, #0x0                   	// #0
  404098:	mov	w4, #0x5c                  	// #92
  40409c:	b	403bc4 <__fxstatat@plt+0x1f84>
  4040a0:	cbnz	w11, 404754 <__fxstatat@plt+0x2b14>
  4040a4:	mov	w21, #0x0                   	// #0
  4040a8:	mov	w1, #0x0                   	// #0
  4040ac:	mov	w4, #0x3f                  	// #63
  4040b0:	cbnz	w5, 403aac <__fxstatat@plt+0x1e6c>
  4040b4:	b	403bb4 <__fxstatat@plt+0x1f74>
  4040b8:	str	xzr, [sp, #232]
  4040bc:	cmn	x25, #0x1
  4040c0:	b.ne	404100 <__fxstatat@plt+0x24c0>  // b.any
  4040c4:	mov	x0, x27
  4040c8:	str	w4, [sp, #136]
  4040cc:	str	w5, [sp, #144]
  4040d0:	str	x12, [sp, #152]
  4040d4:	str	w11, [sp, #160]
  4040d8:	str	w10, [sp, #172]
  4040dc:	str	x6, [sp, #176]
  4040e0:	bl	401830 <strlen@plt>
  4040e4:	ldr	w4, [sp, #136]
  4040e8:	mov	x25, x0
  4040ec:	ldr	w5, [sp, #144]
  4040f0:	ldr	w11, [sp, #160]
  4040f4:	ldr	w10, [sp, #172]
  4040f8:	ldr	x12, [sp, #152]
  4040fc:	ldr	x6, [sp, #176]
  404100:	mov	x8, #0x0                   	// #0
  404104:	str	x19, [sp, #184]
  404108:	mov	w19, w21
  40410c:	mov	x21, x8
  404110:	str	w11, [sp, #136]
  404114:	str	x12, [sp, #144]
  404118:	str	w24, [sp, #152]
  40411c:	str	w10, [sp, #160]
  404120:	stp	w4, w5, [sp, #172]
  404124:	str	x6, [sp, #216]
  404128:	add	x24, x20, x21
  40412c:	add	x3, sp, #0xe8
  404130:	sub	x2, x25, x24
  404134:	add	x1, x27, x24
  404138:	add	x0, sp, #0xe4
  40413c:	bl	408598 <__fxstatat@plt+0x6958>
  404140:	mov	x13, #0x2b                  	// #43
  404144:	mov	x3, x0
  404148:	movk	x13, #0x2, lsl #32
  40414c:	cbz	x0, 404194 <__fxstatat@plt+0x2554>
  404150:	cmn	x0, #0x1
  404154:	b.eq	40468c <__fxstatat@plt+0x2a4c>  // b.none
  404158:	cmn	x0, #0x2
  40415c:	mov	x7, #0x1                   	// #1
  404160:	b.eq	4046b8 <__fxstatat@plt+0x2a78>  // b.none
  404164:	ldr	w0, [sp, #136]
  404168:	cmp	w0, #0x0
  40416c:	ccmp	w26, #0x2, #0x0, ne  // ne = any
  404170:	b.eq	4042f8 <__fxstatat@plt+0x26b8>  // b.none
  404174:	ldr	w0, [sp, #228]
  404178:	add	x21, x21, x3
  40417c:	bl	401bc0 <iswprint@plt>
  404180:	cmp	w0, #0x0
  404184:	csel	w19, w19, wzr, ne  // ne = any
  404188:	add	x0, sp, #0xe8
  40418c:	bl	401a40 <mbsinit@plt>
  404190:	cbz	w0, 404128 <__fxstatat@plt+0x24e8>
  404194:	eor	w2, w19, #0x1
  404198:	mov	x8, x21
  40419c:	ldr	w11, [sp, #136]
  4041a0:	mov	w21, w19
  4041a4:	ldr	w24, [sp, #152]
  4041a8:	and	w2, w22, w2
  4041ac:	ldr	w10, [sp, #160]
  4041b0:	ldp	w4, w5, [sp, #172]
  4041b4:	ldr	x12, [sp, #144]
  4041b8:	ldr	x19, [sp, #184]
  4041bc:	ldr	x6, [sp, #216]
  4041c0:	cmp	x8, #0x1
  4041c4:	b.ls	403c64 <__fxstatat@plt+0x2024>  // b.plast
  4041c8:	add	x8, x8, x20
  4041cc:	mov	w14, #0x0                   	// #0
  4041d0:	mov	w3, #0x27                  	// #39
  4041d4:	mov	w7, #0x5c                  	// #92
  4041d8:	mov	w9, #0x24                  	// #36
  4041dc:	cbz	w2, 40429c <__fxstatat@plt+0x265c>
  4041e0:	cmp	w26, #0x2
  4041e4:	cset	w0, eq  // eq = none
  4041e8:	cbnz	w11, 4044e0 <__fxstatat@plt+0x28a0>
  4041ec:	eor	w1, w24, #0x1
  4041f0:	ands	w0, w0, w1
  4041f4:	b.eq	40422c <__fxstatat@plt+0x25ec>  // b.none
  4041f8:	cmp	x23, x19
  4041fc:	b.ls	404204 <__fxstatat@plt+0x25c4>  // b.plast
  404200:	strb	w3, [x28, x19]
  404204:	add	x1, x19, #0x1
  404208:	cmp	x23, x1
  40420c:	b.ls	404214 <__fxstatat@plt+0x25d4>  // b.plast
  404210:	strb	w9, [x28, x1]
  404214:	add	x1, x19, #0x2
  404218:	cmp	x23, x1
  40421c:	b.ls	404224 <__fxstatat@plt+0x25e4>  // b.plast
  404220:	strb	w3, [x28, x1]
  404224:	add	x19, x19, #0x3
  404228:	mov	w24, w0
  40422c:	cmp	x23, x19
  404230:	b.ls	404238 <__fxstatat@plt+0x25f8>  // b.plast
  404234:	strb	w7, [x28, x19]
  404238:	add	x0, x19, #0x1
  40423c:	cmp	x23, x0
  404240:	b.ls	404250 <__fxstatat@plt+0x2610>  // b.plast
  404244:	lsr	w1, w4, #6
  404248:	add	w1, w1, #0x30
  40424c:	strb	w1, [x28, x0]
  404250:	add	x0, x19, #0x2
  404254:	cmp	x23, x0
  404258:	b.ls	404268 <__fxstatat@plt+0x2628>  // b.plast
  40425c:	ubfx	x1, x4, #3, #3
  404260:	add	w1, w1, #0x30
  404264:	strb	w1, [x28, x0]
  404268:	and	w4, w4, #0x7
  40426c:	add	x20, x20, #0x1
  404270:	add	w4, w4, #0x30
  404274:	cmp	x20, x8
  404278:	add	x19, x19, #0x3
  40427c:	b.cs	403b1c <__fxstatat@plt+0x1edc>  // b.hs, b.nlast
  404280:	mov	w14, w2
  404284:	cmp	x23, x19
  404288:	b.ls	404290 <__fxstatat@plt+0x2650>  // b.plast
  40428c:	strb	w4, [x28, x19]
  404290:	ldrb	w4, [x27, x20]
  404294:	add	x19, x19, #0x1
  404298:	cbnz	w2, 4041e0 <__fxstatat@plt+0x25a0>
  40429c:	eor	w0, w14, #0x1
  4042a0:	and	w0, w24, w0
  4042a4:	and	w0, w0, #0xff
  4042a8:	cbz	w5, 4042bc <__fxstatat@plt+0x267c>
  4042ac:	cmp	x23, x19
  4042b0:	b.ls	4042b8 <__fxstatat@plt+0x2678>  // b.plast
  4042b4:	strb	w7, [x28, x19]
  4042b8:	add	x19, x19, #0x1
  4042bc:	add	x20, x20, #0x1
  4042c0:	cmp	x20, x8
  4042c4:	b.cs	4044d8 <__fxstatat@plt+0x2898>  // b.hs, b.nlast
  4042c8:	cbz	w0, 404548 <__fxstatat@plt+0x2908>
  4042cc:	cmp	x23, x19
  4042d0:	b.ls	4042d8 <__fxstatat@plt+0x2698>  // b.plast
  4042d4:	strb	w3, [x28, x19]
  4042d8:	add	x0, x19, #0x1
  4042dc:	cmp	x23, x0
  4042e0:	b.ls	4042e8 <__fxstatat@plt+0x26a8>  // b.plast
  4042e4:	strb	w3, [x28, x0]
  4042e8:	add	x19, x19, #0x2
  4042ec:	mov	w5, #0x0                   	// #0
  4042f0:	mov	w24, #0x0                   	// #0
  4042f4:	b	404284 <__fxstatat@plt+0x2644>
  4042f8:	cmp	x3, #0x1
  4042fc:	b.eq	404174 <__fxstatat@plt+0x2534>  // b.none
  404300:	add	x2, x24, #0x1
  404304:	add	x0, x27, x3
  404308:	add	x2, x27, x2
  40430c:	add	x9, x0, x24
  404310:	b	404320 <__fxstatat@plt+0x26e0>
  404314:	add	x2, x2, #0x1
  404318:	cmp	x9, x2
  40431c:	b.eq	404174 <__fxstatat@plt+0x2534>  // b.none
  404320:	ldrb	w0, [x2]
  404324:	sub	w0, w0, #0x5b
  404328:	and	w0, w0, #0xff
  40432c:	cmp	w0, #0x21
  404330:	b.hi	404314 <__fxstatat@plt+0x26d4>  // b.pmore
  404334:	lsl	x0, x7, x0
  404338:	tst	x0, x13
  40433c:	b.eq	404314 <__fxstatat@plt+0x26d4>  // b.none
  404340:	b	403cdc <__fxstatat@plt+0x209c>
  404344:	mov	w10, w26
  404348:	mov	w11, w26
  40434c:	adrp	x26, 40b000 <__fxstatat@plt+0x93c0>
  404350:	add	x0, x26, #0x1c8
  404354:	str	x0, [sp, #112]
  404358:	str	wzr, [sp, #120]
  40435c:	mov	w7, #0x0                   	// #0
  404360:	mov	w5, #0x0                   	// #0
  404364:	mov	x12, #0x1                   	// #1
  404368:	mov	x19, #0x0                   	// #0
  40436c:	mov	w26, #0x2                   	// #2
  404370:	str	xzr, [sp, #128]
  404374:	b	403900 <__fxstatat@plt+0x1cc0>
  404378:	mov	w10, #0x1                   	// #1
  40437c:	mov	w7, #0x0                   	// #0
  404380:	mov	w5, w10
  404384:	mov	w11, #0x0                   	// #0
  404388:	mov	x12, #0x0                   	// #0
  40438c:	mov	x19, #0x0                   	// #0
  404390:	str	xzr, [sp, #112]
  404394:	str	wzr, [sp, #120]
  404398:	str	xzr, [sp, #128]
  40439c:	b	403900 <__fxstatat@plt+0x1cc0>
  4043a0:	add	x19, x19, #0x4
  4043a4:	mov	w24, w1
  4043a8:	mov	w21, #0x0                   	// #0
  4043ac:	mov	w4, #0x30                  	// #48
  4043b0:	cbnz	w5, 403aac <__fxstatat@plt+0x1e6c>
  4043b4:	b	403bb4 <__fxstatat@plt+0x1f74>
  4043b8:	add	x20, x20, #0x1
  4043bc:	mov	w1, w24
  4043c0:	mov	w21, #0x0                   	// #0
  4043c4:	b	403bc4 <__fxstatat@plt+0x1f84>
  4043c8:	mov	w0, w5
  4043cc:	mov	w5, #0x0                   	// #0
  4043d0:	b	403a88 <__fxstatat@plt+0x1e48>
  4043d4:	mov	w0, #0x0                   	// #0
  4043d8:	cbnz	x20, 4044bc <__fxstatat@plt+0x287c>
  4043dc:	mov	w21, w5
  4043e0:	mov	w1, #0x0                   	// #0
  4043e4:	mov	w5, w0
  4043e8:	b	403c70 <__fxstatat@plt+0x2030>
  4043ec:	mov	w1, w26
  4043f0:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4043f4:	add	x0, x0, #0x1d0
  4043f8:	str	w11, [sp, #112]
  4043fc:	str	x6, [sp, #120]
  404400:	bl	403688 <__fxstatat@plt+0x1a48>
  404404:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  404408:	str	x0, [sp, #208]
  40440c:	add	x0, x1, #0x1c8
  404410:	mov	w1, w26
  404414:	bl	403688 <__fxstatat@plt+0x1a48>
  404418:	str	x0, [sp, #240]
  40441c:	ldr	w11, [sp, #112]
  404420:	ldr	x6, [sp, #120]
  404424:	b	403878 <__fxstatat@plt+0x1c38>
  404428:	mov	w4, w0
  40442c:	mov	w21, #0x0                   	// #0
  404430:	b	403e24 <__fxstatat@plt+0x21e4>
  404434:	cmp	x23, x19
  404438:	b.ls	404440 <__fxstatat@plt+0x2800>  // b.plast
  40443c:	strb	w4, [x28, x19]
  404440:	add	x1, x2, #0x2
  404444:	cmp	x23, x1
  404448:	b.ls	404454 <__fxstatat@plt+0x2814>  // b.plast
  40444c:	mov	w3, #0x30                  	// #48
  404450:	strb	w3, [x28, x1]
  404454:	add	x19, x2, #0x3
  404458:	mov	w4, #0x30                  	// #48
  40445c:	b	403ee8 <__fxstatat@plt+0x22a8>
  404460:	mov	w0, #0x76                  	// #118
  404464:	cbz	w22, 403d70 <__fxstatat@plt+0x2130>
  404468:	b	404428 <__fxstatat@plt+0x27e8>
  40446c:	mov	w0, #0x72                  	// #114
  404470:	b	403de8 <__fxstatat@plt+0x21a8>
  404474:	mov	w0, #0x61                  	// #97
  404478:	cbz	w22, 403d70 <__fxstatat@plt+0x2130>
  40447c:	b	404428 <__fxstatat@plt+0x27e8>
  404480:	mov	w0, #0x6e                  	// #110
  404484:	b	403de8 <__fxstatat@plt+0x21a8>
  404488:	mov	w0, #0x0                   	// #0
  40448c:	mov	w21, w5
  404490:	mov	w1, #0x0                   	// #0
  404494:	mov	w5, w0
  404498:	mov	w4, #0x20                  	// #32
  40449c:	b	403c70 <__fxstatat@plt+0x2030>
  4044a0:	mov	w5, #0x0                   	// #0
  4044a4:	mov	w0, #0x74                  	// #116
  4044a8:	b	403de8 <__fxstatat@plt+0x21a8>
  4044ac:	mov	w5, #0x0                   	// #0
  4044b0:	mov	w0, #0x76                  	// #118
  4044b4:	cbz	w22, 403d70 <__fxstatat@plt+0x2130>
  4044b8:	b	404428 <__fxstatat@plt+0x27e8>
  4044bc:	mov	w5, w0
  4044c0:	mov	w21, #0x0                   	// #0
  4044c4:	mov	w1, #0x0                   	// #0
  4044c8:	b	403a98 <__fxstatat@plt+0x1e58>
  4044cc:	mov	w2, w22
  4044d0:	mov	w21, #0x0                   	// #0
  4044d4:	b	4041c8 <__fxstatat@plt+0x2588>
  4044d8:	mov	w1, w0
  4044dc:	b	403bc4 <__fxstatat@plt+0x1f84>
  4044e0:	mov	w5, w0
  4044e4:	b	403ce4 <__fxstatat@plt+0x20a4>
  4044e8:	mov	w5, #0x1                   	// #1
  4044ec:	cbz	w20, 404514 <__fxstatat@plt+0x28d4>
  4044f0:	mov	w10, #0x1                   	// #1
  4044f4:	adrp	x26, 40b000 <__fxstatat@plt+0x93c0>
  4044f8:	mov	w11, w10
  4044fc:	add	x0, x26, #0x1c8
  404500:	str	x0, [sp, #112]
  404504:	str	wzr, [sp, #120]
  404508:	b	40435c <__fxstatat@plt+0x271c>
  40450c:	cbnz	w20, 4047b4 <__fxstatat@plt+0x2b74>
  404510:	mov	w5, #0x0                   	// #0
  404514:	cbnz	x23, 4047ec <__fxstatat@plt+0x2bac>
  404518:	adrp	x26, 40b000 <__fxstatat@plt+0x93c0>
  40451c:	mov	x12, #0x1                   	// #1
  404520:	add	x0, x26, #0x1c8
  404524:	mov	x19, x12
  404528:	mov	w10, #0x1                   	// #1
  40452c:	mov	w7, #0x0                   	// #0
  404530:	mov	w11, #0x0                   	// #0
  404534:	mov	w26, #0x2                   	// #2
  404538:	str	x0, [sp, #112]
  40453c:	str	wzr, [sp, #120]
  404540:	str	xzr, [sp, #128]
  404544:	b	403900 <__fxstatat@plt+0x1cc0>
  404548:	mov	w5, #0x0                   	// #0
  40454c:	b	404284 <__fxstatat@plt+0x2644>
  404550:	mov	w10, #0x1                   	// #1
  404554:	mov	x12, #0x1                   	// #1
  404558:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40455c:	mov	w5, w10
  404560:	add	x0, x0, #0x1a0
  404564:	mov	x19, x12
  404568:	mov	w7, #0x0                   	// #0
  40456c:	mov	w11, #0x0                   	// #0
  404570:	str	x0, [sp, #112]
  404574:	str	wzr, [sp, #120]
  404578:	str	xzr, [sp, #128]
  40457c:	b	403900 <__fxstatat@plt+0x1cc0>
  404580:	mov	w1, w21
  404584:	mov	w4, #0x30                  	// #48
  404588:	mov	w21, #0x0                   	// #0
  40458c:	cbnz	w5, 403aac <__fxstatat@plt+0x1e6c>
  404590:	b	403bb4 <__fxstatat@plt+0x1f74>
  404594:	ldrb	w3, [x27, x7]
  404598:	cmp	w3, #0x3e
  40459c:	b.hi	4047a0 <__fxstatat@plt+0x2b60>  // b.pmore
  4045a0:	mov	x0, #0x1                   	// #1
  4045a4:	mov	x2, #0xa38200000000        	// #179778741075968
  4045a8:	movk	x2, #0x7000, lsl #48
  4045ac:	lsl	x0, x0, x3
  4045b0:	mov	w1, #0x0                   	// #0
  4045b4:	tst	x0, x2
  4045b8:	mov	w21, #0x0                   	// #0
  4045bc:	b.eq	403c70 <__fxstatat@plt+0x2030>  // b.none
  4045c0:	cbnz	w11, 403cf0 <__fxstatat@plt+0x20b0>
  4045c4:	cmp	x23, x19
  4045c8:	b.ls	4045d0 <__fxstatat@plt+0x2990>  // b.plast
  4045cc:	strb	w4, [x28, x19]
  4045d0:	add	x0, x19, #0x1
  4045d4:	cmp	x23, x0
  4045d8:	b.ls	4045e4 <__fxstatat@plt+0x29a4>  // b.plast
  4045dc:	mov	w1, #0x22                  	// #34
  4045e0:	strb	w1, [x28, x0]
  4045e4:	add	x0, x19, #0x2
  4045e8:	cmp	x23, x0
  4045ec:	b.ls	4045f8 <__fxstatat@plt+0x29b8>  // b.plast
  4045f0:	mov	w1, #0x22                  	// #34
  4045f4:	strb	w1, [x28, x0]
  4045f8:	add	x0, x19, #0x3
  4045fc:	cmp	x23, x0
  404600:	b.ls	40460c <__fxstatat@plt+0x29cc>  // b.plast
  404604:	mov	w1, #0x3f                  	// #63
  404608:	strb	w1, [x28, x0]
  40460c:	add	x19, x19, #0x4
  404610:	mov	w4, w3
  404614:	mov	x20, x7
  404618:	mov	w0, #0x0                   	// #0
  40461c:	mov	w21, #0x0                   	// #0
  404620:	b	403ee8 <__fxstatat@plt+0x22a8>
  404624:	mov	w10, #0x1                   	// #1
  404628:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40462c:	mov	w11, w10
  404630:	add	x0, x0, #0x1a0
  404634:	mov	w5, w10
  404638:	mov	w7, #0x0                   	// #0
  40463c:	mov	x12, #0x1                   	// #1
  404640:	mov	x19, #0x0                   	// #0
  404644:	str	x0, [sp, #112]
  404648:	str	wzr, [sp, #120]
  40464c:	str	xzr, [sp, #128]
  404650:	b	403900 <__fxstatat@plt+0x1cc0>
  404654:	mov	w0, w5
  404658:	b	4043d8 <__fxstatat@plt+0x2798>
  40465c:	mov	w0, w5
  404660:	b	40448c <__fxstatat@plt+0x284c>
  404664:	ldr	x1, [sp, #208]
  404668:	ldrb	w0, [x1]
  40466c:	cbz	w0, 403880 <__fxstatat@plt+0x1c40>
  404670:	cmp	x23, x19
  404674:	b.ls	40467c <__fxstatat@plt+0x2a3c>  // b.plast
  404678:	strb	w0, [x28, x19]
  40467c:	add	x19, x19, #0x1
  404680:	ldrb	w0, [x1, x19]
  404684:	cbnz	w0, 404670 <__fxstatat@plt+0x2a30>
  404688:	b	403880 <__fxstatat@plt+0x1c40>
  40468c:	mov	x8, x21
  404690:	ldr	w11, [sp, #136]
  404694:	ldr	w24, [sp, #152]
  404698:	mov	w2, w22
  40469c:	ldr	w10, [sp, #160]
  4046a0:	mov	w21, #0x0                   	// #0
  4046a4:	ldp	w4, w5, [sp, #172]
  4046a8:	ldr	x12, [sp, #144]
  4046ac:	ldr	x19, [sp, #184]
  4046b0:	ldr	x6, [sp, #216]
  4046b4:	b	4041c0 <__fxstatat@plt+0x2580>
  4046b8:	mov	x9, x24
  4046bc:	cmp	x24, x25
  4046c0:	ldr	w11, [sp, #136]
  4046c4:	mov	x8, x21
  4046c8:	ldr	w24, [sp, #152]
  4046cc:	ldr	w10, [sp, #160]
  4046d0:	ldp	w4, w5, [sp, #172]
  4046d4:	ldr	x12, [sp, #144]
  4046d8:	ldr	x19, [sp, #184]
  4046dc:	ldr	x6, [sp, #216]
  4046e0:	b.cc	4046f8 <__fxstatat@plt+0x2ab8>  // b.lo, b.ul, b.last
  4046e4:	b	404700 <__fxstatat@plt+0x2ac0>
  4046e8:	add	x8, x8, #0x1
  4046ec:	add	x9, x20, x8
  4046f0:	cmp	x25, x9
  4046f4:	b.ls	404700 <__fxstatat@plt+0x2ac0>  // b.plast
  4046f8:	ldrb	w0, [x27, x9]
  4046fc:	cbnz	w0, 4046e8 <__fxstatat@plt+0x2aa8>
  404700:	mov	w2, w22
  404704:	mov	w21, #0x0                   	// #0
  404708:	b	4041c0 <__fxstatat@plt+0x2580>
  40470c:	mov	w0, w11
  404710:	ldr	x1, [sp, #112]
  404714:	cmp	x1, #0x0
  404718:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40471c:	b.eq	404744 <__fxstatat@plt+0x2b04>  // b.none
  404720:	ldrb	w0, [x1]
  404724:	cbz	w0, 404744 <__fxstatat@plt+0x2b04>
  404728:	sub	x26, x1, x19
  40472c:	cmp	x23, x19
  404730:	b.ls	404738 <__fxstatat@plt+0x2af8>  // b.plast
  404734:	strb	w0, [x28, x19]
  404738:	add	x19, x19, #0x1
  40473c:	ldrb	w0, [x26, x19]
  404740:	cbnz	w0, 40472c <__fxstatat@plt+0x2aec>
  404744:	cmp	x23, x19
  404748:	b.ls	403d24 <__fxstatat@plt+0x20e4>  // b.plast
  40474c:	strb	wzr, [x28, x19]
  404750:	b	403d24 <__fxstatat@plt+0x20e4>
  404754:	mov	w5, w22
  404758:	b	403ce4 <__fxstatat@plt+0x20a4>
  40475c:	cmp	w26, #0x2
  404760:	cset	w5, eq  // eq = none
  404764:	b	403ce4 <__fxstatat@plt+0x20a4>
  404768:	ldr	w5, [sp, #200]
  40476c:	mov	x3, x25
  404770:	ldr	x1, [sp, #128]
  404774:	mov	x2, x27
  404778:	ldr	x7, [sp, #208]
  40477c:	mov	w4, #0x5                   	// #5
  404780:	ldr	x0, [sp, #240]
  404784:	str	x0, [sp]
  404788:	mov	x0, x28
  40478c:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  404790:	mov	x19, x0
  404794:	b	403d24 <__fxstatat@plt+0x20e4>
  404798:	ldr	w0, [sp, #120]
  40479c:	b	404710 <__fxstatat@plt+0x2ad0>
  4047a0:	mov	w1, #0x0                   	// #0
  4047a4:	mov	w21, #0x0                   	// #0
  4047a8:	b	403c70 <__fxstatat@plt+0x2030>
  4047ac:	mov	w26, #0x2                   	// #2
  4047b0:	b	403ce4 <__fxstatat@plt+0x20a4>
  4047b4:	mov	w10, #0x1                   	// #1
  4047b8:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  4047bc:	mov	w11, w10
  4047c0:	add	x0, x0, #0x1c8
  4047c4:	mov	w7, #0x0                   	// #0
  4047c8:	mov	w5, #0x0                   	// #0
  4047cc:	mov	x12, #0x1                   	// #1
  4047d0:	mov	x19, #0x0                   	// #0
  4047d4:	str	x0, [sp, #112]
  4047d8:	str	wzr, [sp, #120]
  4047dc:	str	xzr, [sp, #128]
  4047e0:	b	403900 <__fxstatat@plt+0x1cc0>
  4047e4:	ldr	x23, [sp, #128]
  4047e8:	b	403b90 <__fxstatat@plt+0x1f50>
  4047ec:	mov	w7, #0x0                   	// #0
  4047f0:	mov	w0, #0x0                   	// #0
  4047f4:	mov	w10, #0x1                   	// #1
  4047f8:	mov	x1, #0x0                   	// #0
  4047fc:	str	x23, [sp, #128]
  404800:	b	403a50 <__fxstatat@plt+0x1e10>
  404804:	bl	401a30 <abort@plt>
  404808:	sub	sp, sp, #0x80
  40480c:	stp	x29, x30, [sp, #16]
  404810:	add	x29, sp, #0x10
  404814:	stp	x19, x20, [sp, #32]
  404818:	mov	w19, w0
  40481c:	mov	x20, x3
  404820:	stp	x21, x22, [sp, #48]
  404824:	stp	x23, x24, [sp, #64]
  404828:	mov	x23, x1
  40482c:	mov	x24, x2
  404830:	stp	x25, x26, [sp, #80]
  404834:	stp	x27, x28, [sp, #96]
  404838:	bl	401bf0 <__errno_location@plt>
  40483c:	mov	x22, x0
  404840:	ldr	w0, [x0]
  404844:	adrp	x27, 41e000 <__fxstatat@plt+0x1c3c0>
  404848:	str	w0, [sp, #116]
  40484c:	ldr	x21, [x27, #600]
  404850:	tbnz	w19, #31, 4049a8 <__fxstatat@plt+0x2d68>
  404854:	add	x26, x27, #0x258
  404858:	ldr	w0, [x26, #8]
  40485c:	cmp	w0, w19
  404860:	b.gt	4048b0 <__fxstatat@plt+0x2c70>
  404864:	mov	w0, #0x7fffffff            	// #2147483647
  404868:	cmp	w19, w0
  40486c:	b.eq	4049a4 <__fxstatat@plt+0x2d64>  // b.none
  404870:	add	w28, w19, #0x1
  404874:	add	x0, x26, #0x10
  404878:	cmp	x21, x0
  40487c:	sbfiz	x1, x28, #4, #32
  404880:	b.eq	404988 <__fxstatat@plt+0x2d48>  // b.none
  404884:	mov	x0, x21
  404888:	bl	405a60 <__fxstatat@plt+0x3e20>
  40488c:	mov	x21, x0
  404890:	str	x0, [x27, #600]
  404894:	ldr	w0, [x26, #8]
  404898:	mov	w1, #0x0                   	// #0
  40489c:	sub	w2, w28, w0
  4048a0:	add	x0, x21, w0, sxtw #4
  4048a4:	sbfiz	x2, x2, #4, #32
  4048a8:	bl	401980 <memset@plt>
  4048ac:	str	w28, [x26, #8]
  4048b0:	sbfiz	x19, x19, #4, #32
  4048b4:	add	x26, x20, #0x8
  4048b8:	add	x0, x21, x19
  4048bc:	str	x0, [sp, #120]
  4048c0:	ldp	w4, w5, [x20]
  4048c4:	mov	x6, x26
  4048c8:	ldr	x7, [x20, #40]
  4048cc:	orr	w25, w5, #0x1
  4048d0:	ldr	x27, [x21, x19]
  4048d4:	mov	x3, x24
  4048d8:	ldr	x28, [x0, #8]
  4048dc:	mov	x1, x27
  4048e0:	ldr	x0, [x20, #48]
  4048e4:	str	x0, [sp]
  4048e8:	mov	x2, x23
  4048ec:	mov	w5, w25
  4048f0:	mov	x0, x28
  4048f4:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  4048f8:	cmp	x27, x0
  4048fc:	b.hi	40495c <__fxstatat@plt+0x2d1c>  // b.pmore
  404900:	add	x27, x0, #0x1
  404904:	str	x27, [x21, x19]
  404908:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  40490c:	add	x0, x0, #0x318
  404910:	cmp	x28, x0
  404914:	b.eq	404920 <__fxstatat@plt+0x2ce0>  // b.none
  404918:	mov	x0, x28
  40491c:	bl	401ad0 <free@plt>
  404920:	mov	x0, x27
  404924:	bl	405a00 <__fxstatat@plt+0x3dc0>
  404928:	ldr	x1, [sp, #120]
  40492c:	mov	x28, x0
  404930:	ldr	w4, [x20]
  404934:	mov	x6, x26
  404938:	ldr	x7, [x20, #40]
  40493c:	str	x0, [x1, #8]
  404940:	ldr	x1, [x20, #48]
  404944:	str	x1, [sp]
  404948:	mov	w5, w25
  40494c:	mov	x3, x24
  404950:	mov	x2, x23
  404954:	mov	x1, x27
  404958:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  40495c:	ldr	w0, [sp, #116]
  404960:	ldp	x29, x30, [sp, #16]
  404964:	ldp	x19, x20, [sp, #32]
  404968:	ldp	x23, x24, [sp, #64]
  40496c:	ldp	x25, x26, [sp, #80]
  404970:	str	w0, [x22]
  404974:	mov	x0, x28
  404978:	ldp	x21, x22, [sp, #48]
  40497c:	ldp	x27, x28, [sp, #96]
  404980:	add	sp, sp, #0x80
  404984:	ret
  404988:	mov	x0, #0x0                   	// #0
  40498c:	bl	405a60 <__fxstatat@plt+0x3e20>
  404990:	mov	x21, x0
  404994:	str	x0, [x27, #600]
  404998:	ldp	x0, x1, [x26, #16]
  40499c:	stp	x0, x1, [x21]
  4049a0:	b	404894 <__fxstatat@plt+0x2c54>
  4049a4:	bl	405c58 <__fxstatat@plt+0x4018>
  4049a8:	bl	401a30 <abort@plt>
  4049ac:	nop
  4049b0:	stp	x29, x30, [sp, #-48]!
  4049b4:	mov	x29, sp
  4049b8:	stp	x19, x20, [sp, #16]
  4049bc:	mov	x20, x0
  4049c0:	str	x21, [sp, #32]
  4049c4:	bl	401bf0 <__errno_location@plt>
  4049c8:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  4049cc:	mov	x19, x0
  4049d0:	add	x2, x2, #0x318
  4049d4:	cmp	x20, #0x0
  4049d8:	add	x2, x2, #0x100
  4049dc:	mov	x1, #0x38                  	// #56
  4049e0:	ldr	w21, [x19]
  4049e4:	csel	x0, x2, x20, eq  // eq = none
  4049e8:	bl	405bf8 <__fxstatat@plt+0x3fb8>
  4049ec:	str	w21, [x19]
  4049f0:	ldp	x19, x20, [sp, #16]
  4049f4:	ldr	x21, [sp, #32]
  4049f8:	ldp	x29, x30, [sp], #48
  4049fc:	ret
  404a00:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  404a04:	add	x1, x1, #0x318
  404a08:	cmp	x0, #0x0
  404a0c:	add	x1, x1, #0x100
  404a10:	csel	x0, x1, x0, eq  // eq = none
  404a14:	ldr	w0, [x0]
  404a18:	ret
  404a1c:	nop
  404a20:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  404a24:	add	x2, x2, #0x318
  404a28:	cmp	x0, #0x0
  404a2c:	add	x2, x2, #0x100
  404a30:	csel	x0, x2, x0, eq  // eq = none
  404a34:	str	w1, [x0]
  404a38:	ret
  404a3c:	nop
  404a40:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404a44:	add	x3, x3, #0x318
  404a48:	cmp	x0, #0x0
  404a4c:	add	x3, x3, #0x100
  404a50:	csel	x0, x3, x0, eq  // eq = none
  404a54:	ubfx	x4, x1, #5, #3
  404a58:	add	x3, x0, #0x8
  404a5c:	and	w1, w1, #0x1f
  404a60:	ldr	w5, [x3, x4, lsl #2]
  404a64:	lsr	w0, w5, w1
  404a68:	eor	w2, w0, w2
  404a6c:	and	w2, w2, #0x1
  404a70:	and	w0, w0, #0x1
  404a74:	lsl	w2, w2, w1
  404a78:	eor	w2, w2, w5
  404a7c:	str	w2, [x3, x4, lsl #2]
  404a80:	ret
  404a84:	nop
  404a88:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404a8c:	add	x3, x3, #0x318
  404a90:	cmp	x0, #0x0
  404a94:	add	x3, x3, #0x100
  404a98:	csel	x2, x3, x0, eq  // eq = none
  404a9c:	ldr	w0, [x2, #4]
  404aa0:	str	w1, [x2, #4]
  404aa4:	ret
  404aa8:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404aac:	add	x3, x3, #0x318
  404ab0:	cmp	x0, #0x0
  404ab4:	add	x3, x3, #0x100
  404ab8:	csel	x0, x3, x0, eq  // eq = none
  404abc:	mov	w3, #0xa                   	// #10
  404ac0:	cmp	x1, #0x0
  404ac4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404ac8:	str	w3, [x0]
  404acc:	b.eq	404ad8 <__fxstatat@plt+0x2e98>  // b.none
  404ad0:	stp	x1, x2, [x0, #40]
  404ad4:	ret
  404ad8:	stp	x29, x30, [sp, #-16]!
  404adc:	mov	x29, sp
  404ae0:	bl	401a30 <abort@plt>
  404ae4:	nop
  404ae8:	sub	sp, sp, #0x50
  404aec:	adrp	x5, 41e000 <__fxstatat@plt+0x1c3c0>
  404af0:	stp	x29, x30, [sp, #16]
  404af4:	add	x29, sp, #0x10
  404af8:	stp	x19, x20, [sp, #32]
  404afc:	mov	x19, x4
  404b00:	add	x4, x5, #0x318
  404b04:	cmp	x19, #0x0
  404b08:	add	x4, x4, #0x100
  404b0c:	csel	x19, x4, x19, eq  // eq = none
  404b10:	mov	x20, x3
  404b14:	stp	x21, x22, [sp, #48]
  404b18:	mov	x21, x0
  404b1c:	mov	x22, x1
  404b20:	str	x23, [sp, #64]
  404b24:	mov	x23, x2
  404b28:	bl	401bf0 <__errno_location@plt>
  404b2c:	ldp	x7, x8, [x19, #40]
  404b30:	mov	x3, x20
  404b34:	mov	x20, x0
  404b38:	mov	x0, x21
  404b3c:	ldp	w4, w5, [x19]
  404b40:	mov	x2, x23
  404b44:	ldr	w21, [x20]
  404b48:	mov	x1, x22
  404b4c:	str	x8, [sp]
  404b50:	add	x6, x19, #0x8
  404b54:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  404b58:	ldp	x29, x30, [sp, #16]
  404b5c:	ldr	x23, [sp, #64]
  404b60:	str	w21, [x20]
  404b64:	ldp	x19, x20, [sp, #32]
  404b68:	ldp	x21, x22, [sp, #48]
  404b6c:	add	sp, sp, #0x50
  404b70:	ret
  404b74:	nop
  404b78:	sub	sp, sp, #0x70
  404b7c:	adrp	x4, 41e000 <__fxstatat@plt+0x1c3c0>
  404b80:	add	x4, x4, #0x318
  404b84:	cmp	x3, #0x0
  404b88:	add	x4, x4, #0x100
  404b8c:	stp	x29, x30, [sp, #16]
  404b90:	add	x29, sp, #0x10
  404b94:	stp	x19, x20, [sp, #32]
  404b98:	csel	x19, x4, x3, eq  // eq = none
  404b9c:	mov	x20, x2
  404ba0:	stp	x21, x22, [sp, #48]
  404ba4:	mov	x22, x0
  404ba8:	stp	x23, x24, [sp, #64]
  404bac:	mov	x23, x1
  404bb0:	stp	x25, x26, [sp, #80]
  404bb4:	stp	x27, x28, [sp, #96]
  404bb8:	bl	401bf0 <__errno_location@plt>
  404bbc:	ldr	w28, [x0]
  404bc0:	ldp	w4, w5, [x19]
  404bc4:	mov	x21, x0
  404bc8:	ldp	x7, x0, [x19, #40]
  404bcc:	cmp	x20, #0x0
  404bd0:	cset	w24, eq  // eq = none
  404bd4:	add	x27, x19, #0x8
  404bd8:	orr	w24, w24, w5
  404bdc:	mov	x6, x27
  404be0:	mov	x3, x23
  404be4:	mov	x2, x22
  404be8:	mov	w5, w24
  404bec:	str	x0, [sp]
  404bf0:	mov	x1, #0x0                   	// #0
  404bf4:	mov	x0, #0x0                   	// #0
  404bf8:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  404bfc:	add	x26, x0, #0x1
  404c00:	mov	x25, x0
  404c04:	mov	x0, x26
  404c08:	bl	405a00 <__fxstatat@plt+0x3dc0>
  404c0c:	ldp	x7, x1, [x19, #40]
  404c10:	mov	w5, w24
  404c14:	ldr	w4, [x19]
  404c18:	mov	x6, x27
  404c1c:	str	x1, [sp]
  404c20:	mov	x3, x23
  404c24:	mov	x2, x22
  404c28:	mov	x19, x0
  404c2c:	mov	x1, x26
  404c30:	bl	4037f0 <__fxstatat@plt+0x1bb0>
  404c34:	str	w28, [x21]
  404c38:	cbz	x20, 404c40 <__fxstatat@plt+0x3000>
  404c3c:	str	x25, [x20]
  404c40:	mov	x0, x19
  404c44:	ldp	x29, x30, [sp, #16]
  404c48:	ldp	x19, x20, [sp, #32]
  404c4c:	ldp	x21, x22, [sp, #48]
  404c50:	ldp	x23, x24, [sp, #64]
  404c54:	ldp	x25, x26, [sp, #80]
  404c58:	ldp	x27, x28, [sp, #96]
  404c5c:	add	sp, sp, #0x70
  404c60:	ret
  404c64:	nop
  404c68:	mov	x3, x2
  404c6c:	mov	x2, #0x0                   	// #0
  404c70:	b	404b78 <__fxstatat@plt+0x2f38>
  404c74:	nop
  404c78:	stp	x29, x30, [sp, #-64]!
  404c7c:	mov	x29, sp
  404c80:	stp	x21, x22, [sp, #32]
  404c84:	str	x23, [sp, #48]
  404c88:	adrp	x23, 41e000 <__fxstatat@plt+0x1c3c0>
  404c8c:	add	x22, x23, #0x258
  404c90:	stp	x19, x20, [sp, #16]
  404c94:	ldr	x21, [x23, #600]
  404c98:	ldr	w20, [x22, #8]
  404c9c:	cmp	w20, #0x1
  404ca0:	b.le	404cc8 <__fxstatat@plt+0x3088>
  404ca4:	sub	w0, w20, #0x2
  404ca8:	add	x20, x21, #0x28
  404cac:	add	x19, x21, #0x18
  404cb0:	add	x20, x20, w0, uxtw #4
  404cb4:	nop
  404cb8:	ldr	x0, [x19], #16
  404cbc:	bl	401ad0 <free@plt>
  404cc0:	cmp	x19, x20
  404cc4:	b.ne	404cb8 <__fxstatat@plt+0x3078>  // b.any
  404cc8:	ldr	x0, [x21, #8]
  404ccc:	adrp	x19, 41e000 <__fxstatat@plt+0x1c3c0>
  404cd0:	add	x19, x19, #0x318
  404cd4:	cmp	x0, x19
  404cd8:	b.eq	404ce8 <__fxstatat@plt+0x30a8>  // b.none
  404cdc:	bl	401ad0 <free@plt>
  404ce0:	mov	x0, #0x100                 	// #256
  404ce4:	stp	x0, x19, [x22, #16]
  404ce8:	add	x19, x22, #0x10
  404cec:	cmp	x21, x19
  404cf0:	b.eq	404d00 <__fxstatat@plt+0x30c0>  // b.none
  404cf4:	mov	x0, x21
  404cf8:	bl	401ad0 <free@plt>
  404cfc:	str	x19, [x23, #600]
  404d00:	mov	w0, #0x1                   	// #1
  404d04:	str	w0, [x22, #8]
  404d08:	ldp	x19, x20, [sp, #16]
  404d0c:	ldp	x21, x22, [sp, #32]
  404d10:	ldr	x23, [sp, #48]
  404d14:	ldp	x29, x30, [sp], #64
  404d18:	ret
  404d1c:	nop
  404d20:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404d24:	add	x3, x3, #0x318
  404d28:	add	x3, x3, #0x100
  404d2c:	mov	x2, #0xffffffffffffffff    	// #-1
  404d30:	b	404808 <__fxstatat@plt+0x2bc8>
  404d34:	nop
  404d38:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404d3c:	add	x3, x3, #0x318
  404d40:	add	x3, x3, #0x100
  404d44:	b	404808 <__fxstatat@plt+0x2bc8>
  404d48:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404d4c:	add	x3, x3, #0x318
  404d50:	mov	x1, x0
  404d54:	add	x3, x3, #0x100
  404d58:	mov	x2, #0xffffffffffffffff    	// #-1
  404d5c:	mov	w0, #0x0                   	// #0
  404d60:	b	404808 <__fxstatat@plt+0x2bc8>
  404d64:	nop
  404d68:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404d6c:	add	x3, x3, #0x318
  404d70:	mov	x2, x1
  404d74:	add	x3, x3, #0x100
  404d78:	mov	x1, x0
  404d7c:	mov	w0, #0x0                   	// #0
  404d80:	b	404808 <__fxstatat@plt+0x2bc8>
  404d84:	nop
  404d88:	stp	x29, x30, [sp, #-96]!
  404d8c:	add	x8, sp, #0x28
  404d90:	mov	x29, sp
  404d94:	stp	x19, x20, [sp, #16]
  404d98:	mov	x20, x2
  404d9c:	mov	w19, w0
  404da0:	mov	w0, w1
  404da4:	bl	403658 <__fxstatat@plt+0x1a18>
  404da8:	add	x3, sp, #0x28
  404dac:	mov	x1, x20
  404db0:	mov	w0, w19
  404db4:	mov	x2, #0xffffffffffffffff    	// #-1
  404db8:	bl	404808 <__fxstatat@plt+0x2bc8>
  404dbc:	ldp	x19, x20, [sp, #16]
  404dc0:	ldp	x29, x30, [sp], #96
  404dc4:	ret
  404dc8:	stp	x29, x30, [sp, #-112]!
  404dcc:	add	x8, sp, #0x38
  404dd0:	mov	x29, sp
  404dd4:	stp	x19, x20, [sp, #16]
  404dd8:	mov	x20, x2
  404ddc:	mov	w19, w0
  404de0:	mov	w0, w1
  404de4:	str	x21, [sp, #32]
  404de8:	mov	x21, x3
  404dec:	bl	403658 <__fxstatat@plt+0x1a18>
  404df0:	add	x3, sp, #0x38
  404df4:	mov	x2, x21
  404df8:	mov	x1, x20
  404dfc:	mov	w0, w19
  404e00:	bl	404808 <__fxstatat@plt+0x2bc8>
  404e04:	ldp	x19, x20, [sp, #16]
  404e08:	ldr	x21, [sp, #32]
  404e0c:	ldp	x29, x30, [sp], #112
  404e10:	ret
  404e14:	nop
  404e18:	mov	x2, x1
  404e1c:	mov	w1, w0
  404e20:	mov	w0, #0x0                   	// #0
  404e24:	b	404d88 <__fxstatat@plt+0x3148>
  404e28:	mov	x4, x1
  404e2c:	mov	x3, x2
  404e30:	mov	w1, w0
  404e34:	mov	x2, x4
  404e38:	mov	w0, #0x0                   	// #0
  404e3c:	b	404dc8 <__fxstatat@plt+0x3188>
  404e40:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  404e44:	add	x3, x3, #0x318
  404e48:	stp	x29, x30, [sp, #-80]!
  404e4c:	add	x5, x3, #0x100
  404e50:	ubfx	x7, x2, #5, #3
  404e54:	mov	x29, sp
  404e58:	ldp	x8, x9, [x3, #256]
  404e5c:	stp	x8, x9, [sp, #24]
  404e60:	add	x6, sp, #0x20
  404e64:	and	w8, w2, #0x1f
  404e68:	add	x4, sp, #0x18
  404e6c:	ldp	x2, x3, [x3, #272]
  404e70:	stp	x2, x3, [sp, #40]
  404e74:	ldp	x2, x3, [x5, #32]
  404e78:	stp	x2, x3, [sp, #56]
  404e7c:	mov	x2, x1
  404e80:	mov	x3, x4
  404e84:	ldr	x1, [x5, #48]
  404e88:	str	x1, [sp, #72]
  404e8c:	mov	x1, x0
  404e90:	mov	w0, #0x0                   	// #0
  404e94:	ldr	w5, [x6, x7, lsl #2]
  404e98:	lsr	w4, w5, w8
  404e9c:	mvn	w4, w4
  404ea0:	and	w4, w4, #0x1
  404ea4:	lsl	w4, w4, w8
  404ea8:	eor	w4, w4, w5
  404eac:	str	w4, [x6, x7, lsl #2]
  404eb0:	bl	404808 <__fxstatat@plt+0x2bc8>
  404eb4:	ldp	x29, x30, [sp], #80
  404eb8:	ret
  404ebc:	nop
  404ec0:	mov	w2, w1
  404ec4:	mov	x1, #0xffffffffffffffff    	// #-1
  404ec8:	b	404e40 <__fxstatat@plt+0x3200>
  404ecc:	nop
  404ed0:	mov	w2, #0x3a                  	// #58
  404ed4:	mov	x1, #0xffffffffffffffff    	// #-1
  404ed8:	b	404e40 <__fxstatat@plt+0x3200>
  404edc:	nop
  404ee0:	mov	w2, #0x3a                  	// #58
  404ee4:	b	404e40 <__fxstatat@plt+0x3200>
  404ee8:	stp	x29, x30, [sp, #-160]!
  404eec:	mov	x29, sp
  404ef0:	add	x8, sp, #0x20
  404ef4:	stp	x19, x20, [sp, #16]
  404ef8:	mov	x20, x2
  404efc:	mov	w19, w0
  404f00:	mov	w0, w1
  404f04:	bl	403658 <__fxstatat@plt+0x1a18>
  404f08:	ldp	x0, x1, [sp, #32]
  404f0c:	stp	x0, x1, [sp, #104]
  404f10:	add	x3, sp, #0x68
  404f14:	ldr	w2, [sp, #116]
  404f18:	mov	x1, x20
  404f1c:	ldp	x6, x7, [sp, #48]
  404f20:	mvn	w4, w2
  404f24:	ldp	x8, x9, [sp, #64]
  404f28:	and	w4, w4, #0x4000000
  404f2c:	ldr	x5, [sp, #80]
  404f30:	eor	w4, w4, w2
  404f34:	mov	w0, w19
  404f38:	mov	x2, #0xffffffffffffffff    	// #-1
  404f3c:	str	w4, [sp, #116]
  404f40:	stp	x6, x7, [sp, #120]
  404f44:	stp	x8, x9, [sp, #136]
  404f48:	str	x5, [sp, #152]
  404f4c:	bl	404808 <__fxstatat@plt+0x2bc8>
  404f50:	ldp	x19, x20, [sp, #16]
  404f54:	ldp	x29, x30, [sp], #160
  404f58:	ret
  404f5c:	nop
  404f60:	adrp	x5, 41e000 <__fxstatat@plt+0x1c3c0>
  404f64:	add	x5, x5, #0x318
  404f68:	stp	x29, x30, [sp, #-80]!
  404f6c:	mov	x6, x1
  404f70:	mov	w1, #0xa                   	// #10
  404f74:	mov	x29, sp
  404f78:	ldp	x8, x9, [x5, #256]
  404f7c:	stp	x8, x9, [sp, #24]
  404f80:	cmp	x6, #0x0
  404f84:	str	w1, [sp, #24]
  404f88:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404f8c:	ldp	x10, x11, [x5, #272]
  404f90:	stp	x10, x11, [sp, #40]
  404f94:	ldp	x8, x9, [x5, #288]
  404f98:	stp	x8, x9, [sp, #56]
  404f9c:	ldr	x1, [x5, #304]
  404fa0:	str	x1, [sp, #72]
  404fa4:	b.eq	404fc8 <__fxstatat@plt+0x3388>  // b.none
  404fa8:	mov	x5, x2
  404fac:	mov	x1, x3
  404fb0:	mov	x2, x4
  404fb4:	add	x3, sp, #0x18
  404fb8:	stp	x6, x5, [sp, #64]
  404fbc:	bl	404808 <__fxstatat@plt+0x2bc8>
  404fc0:	ldp	x29, x30, [sp], #80
  404fc4:	ret
  404fc8:	bl	401a30 <abort@plt>
  404fcc:	nop
  404fd0:	mov	x4, #0xffffffffffffffff    	// #-1
  404fd4:	b	404f60 <__fxstatat@plt+0x3320>
  404fd8:	mov	x4, x1
  404fdc:	mov	x3, x2
  404fe0:	mov	x1, x0
  404fe4:	mov	x2, x4
  404fe8:	mov	w0, #0x0                   	// #0
  404fec:	mov	x4, #0xffffffffffffffff    	// #-1
  404ff0:	b	404f60 <__fxstatat@plt+0x3320>
  404ff4:	nop
  404ff8:	mov	x4, x1
  404ffc:	mov	x5, x2
  405000:	mov	x1, x0
  405004:	mov	x2, x4
  405008:	mov	w0, #0x0                   	// #0
  40500c:	mov	x4, x3
  405010:	mov	x3, x5
  405014:	b	404f60 <__fxstatat@plt+0x3320>
  405018:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  40501c:	add	x3, x3, #0x258
  405020:	add	x3, x3, #0x20
  405024:	b	404808 <__fxstatat@plt+0x2bc8>
  405028:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  40502c:	add	x3, x3, #0x258
  405030:	mov	x2, x1
  405034:	add	x3, x3, #0x20
  405038:	mov	x1, x0
  40503c:	mov	w0, #0x0                   	// #0
  405040:	b	404808 <__fxstatat@plt+0x2bc8>
  405044:	nop
  405048:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  40504c:	add	x3, x3, #0x258
  405050:	add	x3, x3, #0x20
  405054:	mov	x2, #0xffffffffffffffff    	// #-1
  405058:	b	404808 <__fxstatat@plt+0x2bc8>
  40505c:	nop
  405060:	adrp	x3, 41e000 <__fxstatat@plt+0x1c3c0>
  405064:	add	x3, x3, #0x258
  405068:	mov	x1, x0
  40506c:	add	x3, x3, #0x20
  405070:	mov	x2, #0xffffffffffffffff    	// #-1
  405074:	mov	w0, #0x0                   	// #0
  405078:	b	404808 <__fxstatat@plt+0x2bc8>
  40507c:	nop
  405080:	stp	x29, x30, [sp, #-160]!
  405084:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  405088:	add	x1, x1, #0xa70
  40508c:	mov	x29, sp
  405090:	add	x2, sp, #0x20
  405094:	str	x19, [sp, #16]
  405098:	mov	x19, x0
  40509c:	mov	w0, #0x0                   	// #0
  4050a0:	bl	401b70 <__lxstat@plt>
  4050a4:	cbnz	w0, 4050c0 <__fxstatat@plt+0x3480>
  4050a8:	ldp	x1, x2, [sp, #32]
  4050ac:	stp	x2, x1, [x19]
  4050b0:	mov	x0, x19
  4050b4:	ldr	x19, [sp, #16]
  4050b8:	ldp	x29, x30, [sp], #160
  4050bc:	ret
  4050c0:	mov	x0, #0x0                   	// #0
  4050c4:	ldr	x19, [sp, #16]
  4050c8:	ldp	x29, x30, [sp], #160
  4050cc:	ret
  4050d0:	stp	x29, x30, [sp, #-128]!
  4050d4:	mov	x29, sp
  4050d8:	stp	x19, x20, [sp, #16]
  4050dc:	mov	x19, x1
  4050e0:	mov	x20, x3
  4050e4:	stp	x21, x22, [sp, #32]
  4050e8:	mov	x21, x4
  4050ec:	mov	x22, x5
  4050f0:	stp	x23, x24, [sp, #48]
  4050f4:	mov	x24, x2
  4050f8:	stp	x25, x26, [sp, #64]
  4050fc:	mov	w25, #0xffffffff            	// #-1
  405100:	ldr	w26, [x2]
  405104:	stp	x27, x28, [sp, #80]
  405108:	cbz	x3, 405110 <__fxstatat@plt+0x34d0>
  40510c:	ldr	w25, [x3]
  405110:	cbz	x21, 405118 <__fxstatat@plt+0x34d8>
  405114:	str	xzr, [x21]
  405118:	cbz	x22, 405120 <__fxstatat@plt+0x34e0>
  40511c:	str	xzr, [x22]
  405120:	cbz	x19, 405268 <__fxstatat@plt+0x3628>
  405124:	subs	x23, x19, x0
  405128:	b.ne	4051b8 <__fxstatat@plt+0x3578>  // b.any
  40512c:	ldrb	w1, [x19, #1]
  405130:	cbz	w1, 4052f4 <__fxstatat@plt+0x36b4>
  405134:	add	x23, x19, #0x1
  405138:	mov	x19, #0x0                   	// #0
  40513c:	cmp	w1, #0x2b
  405140:	b.eq	405218 <__fxstatat@plt+0x35d8>  // b.none
  405144:	mov	x0, x23
  405148:	bl	401870 <getgrnam@plt>
  40514c:	cbz	x0, 405218 <__fxstatat@plt+0x35d8>
  405150:	ldr	w25, [x0, #16]
  405154:	bl	4018a0 <endgrent@plt>
  405158:	mov	x0, x23
  40515c:	bl	405c28 <__fxstatat@plt+0x3fe8>
  405160:	mov	x23, x0
  405164:	str	w26, [x24]
  405168:	cbz	x20, 405170 <__fxstatat@plt+0x3530>
  40516c:	str	w25, [x20]
  405170:	cbz	x21, 40517c <__fxstatat@plt+0x353c>
  405174:	str	x19, [x21]
  405178:	mov	x19, #0x0                   	// #0
  40517c:	cbz	x22, 405188 <__fxstatat@plt+0x3548>
  405180:	str	x23, [x22]
  405184:	mov	x23, #0x0                   	// #0
  405188:	mov	x0, x19
  40518c:	bl	401ad0 <free@plt>
  405190:	mov	x0, x23
  405194:	bl	401ad0 <free@plt>
  405198:	mov	x0, #0x0                   	// #0
  40519c:	ldp	x19, x20, [sp, #16]
  4051a0:	ldp	x21, x22, [sp, #32]
  4051a4:	ldp	x23, x24, [sp, #48]
  4051a8:	ldp	x25, x26, [sp, #64]
  4051ac:	ldp	x27, x28, [sp, #80]
  4051b0:	ldp	x29, x30, [sp], #128
  4051b4:	ret
  4051b8:	add	x1, x23, #0x1
  4051bc:	bl	405bf8 <__fxstatat@plt+0x3fb8>
  4051c0:	strb	wzr, [x0, x23]
  4051c4:	mov	x27, x0
  4051c8:	ldrb	w1, [x19, #1]
  4051cc:	cbz	w1, 40527c <__fxstatat@plt+0x363c>
  4051d0:	add	x19, x19, #0x1
  4051d4:	cbz	x0, 4053a8 <__fxstatat@plt+0x3768>
  4051d8:	ldrb	w1, [x0]
  4051dc:	cmp	w1, #0x2b
  4051e0:	b.eq	40532c <__fxstatat@plt+0x36ec>  // b.none
  4051e4:	bl	401990 <getpwnam@plt>
  4051e8:	cbz	x0, 40532c <__fxstatat@plt+0x36ec>
  4051ec:	mov	x23, x19
  4051f0:	mov	w28, #0x0                   	// #0
  4051f4:	nop
  4051f8:	ldr	w26, [x0, #16]
  4051fc:	cbnz	w28, 405300 <__fxstatat@plt+0x36c0>
  405200:	mov	x19, x27
  405204:	bl	401b60 <endpwent@plt>
  405208:	cbz	x23, 405164 <__fxstatat@plt+0x3524>
  40520c:	ldrb	w1, [x23]
  405210:	cmp	w1, #0x2b
  405214:	b.ne	405144 <__fxstatat@plt+0x3504>  // b.any
  405218:	adrp	x4, 40a000 <__fxstatat@plt+0x83c0>
  40521c:	add	x3, sp, #0x68
  405220:	add	x4, x4, #0x6a8
  405224:	mov	x0, x23
  405228:	mov	w2, #0xa                   	// #10
  40522c:	mov	x1, #0x0                   	// #0
  405230:	bl	405d30 <__fxstatat@plt+0x40f0>
  405234:	cbnz	w0, 405248 <__fxstatat@plt+0x3608>
  405238:	ldr	x25, [sp, #104]
  40523c:	mov	x0, #0xfffffffe            	// #4294967294
  405240:	cmp	x25, x0
  405244:	b.ls	405154 <__fxstatat@plt+0x3514>  // b.plast
  405248:	bl	4018a0 <endgrent@plt>
  40524c:	mov	x27, x19
  405250:	mov	x0, x23
  405254:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  405258:	bl	405c28 <__fxstatat@plt+0x3fe8>
  40525c:	add	x19, x19, #0x5d0
  405260:	mov	x20, x0
  405264:	b	4052b8 <__fxstatat@plt+0x3678>
  405268:	ldrb	w1, [x0]
  40526c:	mov	x23, #0x0                   	// #0
  405270:	cbz	w1, 405164 <__fxstatat@plt+0x3524>
  405274:	bl	405c28 <__fxstatat@plt+0x3fe8>
  405278:	mov	x27, x0
  40527c:	cbz	x27, 4052f4 <__fxstatat@plt+0x36b4>
  405280:	ldrb	w0, [x27]
  405284:	cmp	x19, #0x0
  405288:	cset	w28, ne  // ne = any
  40528c:	cmp	w0, #0x2b
  405290:	b.eq	4052a4 <__fxstatat@plt+0x3664>  // b.none
  405294:	mov	x0, x27
  405298:	mov	x23, #0x0                   	// #0
  40529c:	bl	401990 <getpwnam@plt>
  4052a0:	cbnz	x0, 4051f8 <__fxstatat@plt+0x35b8>
  4052a4:	cbz	x19, 40532c <__fxstatat@plt+0x36ec>
  4052a8:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  4052ac:	add	x19, x19, #0x5c0
  4052b0:	mov	x20, #0x0                   	// #0
  4052b4:	bl	401b60 <endpwent@plt>
  4052b8:	mov	x0, x27
  4052bc:	bl	401ad0 <free@plt>
  4052c0:	mov	x0, x20
  4052c4:	bl	401ad0 <free@plt>
  4052c8:	mov	x1, x19
  4052cc:	mov	w2, #0x5                   	// #5
  4052d0:	mov	x0, #0x0                   	// #0
  4052d4:	bl	401b90 <dcgettext@plt>
  4052d8:	ldp	x19, x20, [sp, #16]
  4052dc:	ldp	x21, x22, [sp, #32]
  4052e0:	ldp	x23, x24, [sp, #48]
  4052e4:	ldp	x25, x26, [sp, #64]
  4052e8:	ldp	x27, x28, [sp, #80]
  4052ec:	ldp	x29, x30, [sp], #128
  4052f0:	ret
  4052f4:	mov	x19, #0x0                   	// #0
  4052f8:	mov	x23, #0x0                   	// #0
  4052fc:	b	405164 <__fxstatat@plt+0x3524>
  405300:	ldr	w25, [x0, #20]
  405304:	mov	w0, w25
  405308:	bl	401c10 <getgrgid@plt>
  40530c:	cbz	x0, 405398 <__fxstatat@plt+0x3758>
  405310:	ldr	x0, [x0]
  405314:	bl	405c28 <__fxstatat@plt+0x3fe8>
  405318:	mov	x19, x27
  40531c:	mov	x23, x0
  405320:	bl	4018a0 <endgrent@plt>
  405324:	bl	401b60 <endpwent@plt>
  405328:	b	405164 <__fxstatat@plt+0x3524>
  40532c:	adrp	x4, 40a000 <__fxstatat@plt+0x83c0>
  405330:	add	x3, sp, #0x68
  405334:	add	x4, x4, #0x6a8
  405338:	mov	x0, x27
  40533c:	mov	w2, #0xa                   	// #10
  405340:	mov	x1, #0x0                   	// #0
  405344:	bl	405d30 <__fxstatat@plt+0x40f0>
  405348:	cbnz	w0, 405384 <__fxstatat@plt+0x3744>
  40534c:	ldr	x0, [sp, #104]
  405350:	mov	x1, #0xfffffffe            	// #4294967294
  405354:	mov	w26, w0
  405358:	cmp	x0, x1
  40535c:	b.hi	405384 <__fxstatat@plt+0x3744>  // b.pmore
  405360:	bl	401b60 <endpwent@plt>
  405364:	cbnz	x19, 405374 <__fxstatat@plt+0x3734>
  405368:	mov	x19, x27
  40536c:	mov	x23, #0x0                   	// #0
  405370:	b	405164 <__fxstatat@plt+0x3524>
  405374:	ldrb	w1, [x19]
  405378:	mov	x23, x19
  40537c:	mov	x19, x27
  405380:	b	40513c <__fxstatat@plt+0x34fc>
  405384:	adrp	x19, 40b000 <__fxstatat@plt+0x93c0>
  405388:	mov	x20, #0x0                   	// #0
  40538c:	add	x19, x19, #0x5e0
  405390:	bl	401b60 <endpwent@plt>
  405394:	b	4052b8 <__fxstatat@plt+0x3678>
  405398:	add	x1, sp, #0x68
  40539c:	mov	w0, w25
  4053a0:	bl	403510 <__fxstatat@plt+0x18d0>
  4053a4:	b	405314 <__fxstatat@plt+0x36d4>
  4053a8:	mov	x23, x19
  4053ac:	mov	x19, #0x0                   	// #0
  4053b0:	b	40513c <__fxstatat@plt+0x34fc>
  4053b4:	nop
  4053b8:	stp	x29, x30, [sp, #-80]!
  4053bc:	mov	x29, sp
  4053c0:	stp	x23, x24, [sp, #48]
  4053c4:	mov	x23, x1
  4053c8:	mov	x24, x3
  4053cc:	str	x25, [sp, #64]
  4053d0:	mov	x25, x4
  4053d4:	cbz	x2, 405468 <__fxstatat@plt+0x3828>
  4053d8:	mov	w1, #0x3a                  	// #58
  4053dc:	stp	x19, x20, [sp, #16]
  4053e0:	mov	x19, x2
  4053e4:	mov	x20, x0
  4053e8:	stp	x21, x22, [sp, #32]
  4053ec:	bl	401b00 <strchr@plt>
  4053f0:	mov	x5, x25
  4053f4:	mov	x1, x0
  4053f8:	mov	x21, x0
  4053fc:	mov	x4, x24
  405400:	mov	x3, x19
  405404:	mov	x2, x23
  405408:	mov	x0, x20
  40540c:	bl	4050d0 <__fxstatat@plt+0x3490>
  405410:	mov	x22, x0
  405414:	cbnz	x21, 40544c <__fxstatat@plt+0x380c>
  405418:	cbz	x0, 40548c <__fxstatat@plt+0x384c>
  40541c:	mov	w1, #0x2e                  	// #46
  405420:	mov	x0, x20
  405424:	bl	401b00 <strchr@plt>
  405428:	mov	x1, x0
  40542c:	cbz	x0, 40544c <__fxstatat@plt+0x380c>
  405430:	mov	x5, x25
  405434:	mov	x4, x24
  405438:	mov	x3, x19
  40543c:	mov	x2, x23
  405440:	mov	x0, x20
  405444:	bl	4050d0 <__fxstatat@plt+0x3490>
  405448:	cbz	x0, 40548c <__fxstatat@plt+0x384c>
  40544c:	mov	x0, x22
  405450:	ldp	x19, x20, [sp, #16]
  405454:	ldp	x21, x22, [sp, #32]
  405458:	ldp	x23, x24, [sp, #48]
  40545c:	ldr	x25, [sp, #64]
  405460:	ldp	x29, x30, [sp], #80
  405464:	ret
  405468:	ldp	x23, x24, [sp, #48]
  40546c:	mov	x5, x4
  405470:	ldr	x25, [sp, #64]
  405474:	mov	x4, x3
  405478:	ldp	x29, x30, [sp], #80
  40547c:	mov	x2, x1
  405480:	mov	x3, #0x0                   	// #0
  405484:	mov	x1, #0x0                   	// #0
  405488:	b	4050d0 <__fxstatat@plt+0x3490>
  40548c:	mov	x22, #0x0                   	// #0
  405490:	mov	x0, x22
  405494:	ldp	x19, x20, [sp, #16]
  405498:	ldp	x21, x22, [sp, #32]
  40549c:	ldp	x23, x24, [sp, #48]
  4054a0:	ldr	x25, [sp, #64]
  4054a4:	ldp	x29, x30, [sp], #80
  4054a8:	ret
  4054ac:	nop
  4054b0:	sub	sp, sp, #0x50
  4054b4:	stp	x29, x30, [sp, #32]
  4054b8:	add	x29, sp, #0x20
  4054bc:	stp	x19, x20, [sp, #48]
  4054c0:	mov	x19, x5
  4054c4:	mov	x20, x4
  4054c8:	str	x21, [sp, #64]
  4054cc:	mov	x5, x3
  4054d0:	mov	x21, x0
  4054d4:	cbz	x1, 4056b0 <__fxstatat@plt+0x3a70>
  4054d8:	mov	x4, x2
  4054dc:	mov	x3, x1
  4054e0:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  4054e4:	mov	w1, #0x1                   	// #1
  4054e8:	add	x2, x2, #0x5f0
  4054ec:	bl	401a80 <__fprintf_chk@plt>
  4054f0:	mov	w2, #0x5                   	// #5
  4054f4:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4054f8:	mov	x0, #0x0                   	// #0
  4054fc:	add	x1, x1, #0x608
  405500:	bl	401b90 <dcgettext@plt>
  405504:	mov	x3, x0
  405508:	mov	w4, #0x7e3                 	// #2019
  40550c:	mov	w1, #0x1                   	// #1
  405510:	mov	x0, x21
  405514:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  405518:	add	x2, x2, #0x900
  40551c:	bl	401a80 <__fprintf_chk@plt>
  405520:	mov	w2, #0x5                   	// #5
  405524:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405528:	mov	x0, #0x0                   	// #0
  40552c:	add	x1, x1, #0x610
  405530:	bl	401b90 <dcgettext@plt>
  405534:	mov	x1, x21
  405538:	bl	401ba0 <fputs_unlocked@plt>
  40553c:	cmp	x19, #0x5
  405540:	b.eq	4056cc <__fxstatat@plt+0x3a8c>  // b.none
  405544:	b.hi	405598 <__fxstatat@plt+0x3958>  // b.pmore
  405548:	cmp	x19, #0x2
  40554c:	b.eq	40570c <__fxstatat@plt+0x3acc>  // b.none
  405550:	b.ls	40560c <__fxstatat@plt+0x39cc>  // b.plast
  405554:	cmp	x19, #0x3
  405558:	b.eq	40578c <__fxstatat@plt+0x3b4c>  // b.none
  40555c:	mov	w2, #0x5                   	// #5
  405560:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405564:	mov	x0, #0x0                   	// #0
  405568:	add	x1, x1, #0x728
  40556c:	bl	401b90 <dcgettext@plt>
  405570:	mov	x2, x0
  405574:	ldp	x3, x4, [x20]
  405578:	mov	x0, x21
  40557c:	ldp	x5, x6, [x20, #16]
  405580:	mov	w1, #0x1                   	// #1
  405584:	ldp	x29, x30, [sp, #32]
  405588:	ldp	x19, x20, [sp, #48]
  40558c:	ldr	x21, [sp, #64]
  405590:	add	sp, sp, #0x50
  405594:	b	401a80 <__fprintf_chk@plt>
  405598:	cmp	x19, #0x8
  40559c:	b.eq	4057c8 <__fxstatat@plt+0x3b88>  // b.none
  4055a0:	b.ls	405650 <__fxstatat@plt+0x3a10>  // b.plast
  4055a4:	cmp	x19, #0x9
  4055a8:	b.ne	40577c <__fxstatat@plt+0x3b3c>  // b.any
  4055ac:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4055b0:	add	x1, x1, #0x7f8
  4055b4:	mov	w2, #0x5                   	// #5
  4055b8:	mov	x0, #0x0                   	// #0
  4055bc:	bl	401b90 <dcgettext@plt>
  4055c0:	ldp	x7, x8, [x20, #32]
  4055c4:	mov	x2, x0
  4055c8:	ldp	x3, x4, [x20]
  4055cc:	mov	x0, x21
  4055d0:	ldp	x5, x6, [x20, #16]
  4055d4:	str	x8, [sp]
  4055d8:	mov	w1, #0x1                   	// #1
  4055dc:	ldr	x8, [x20, #48]
  4055e0:	str	x8, [sp, #8]
  4055e4:	ldr	x8, [x20, #56]
  4055e8:	str	x8, [sp, #16]
  4055ec:	ldr	x8, [x20, #64]
  4055f0:	str	x8, [sp, #24]
  4055f4:	bl	401a80 <__fprintf_chk@plt>
  4055f8:	ldp	x29, x30, [sp, #32]
  4055fc:	ldp	x19, x20, [sp, #48]
  405600:	ldr	x21, [sp, #64]
  405604:	add	sp, sp, #0x50
  405608:	ret
  40560c:	cbz	x19, 40569c <__fxstatat@plt+0x3a5c>
  405610:	cmp	x19, #0x1
  405614:	b.ne	40577c <__fxstatat@plt+0x3b3c>  // b.any
  405618:	mov	w2, #0x5                   	// #5
  40561c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405620:	mov	x0, #0x0                   	// #0
  405624:	add	x1, x1, #0x6e0
  405628:	bl	401b90 <dcgettext@plt>
  40562c:	mov	x2, x0
  405630:	mov	w1, w19
  405634:	mov	x0, x21
  405638:	ldr	x3, [x20]
  40563c:	ldp	x29, x30, [sp, #32]
  405640:	ldp	x19, x20, [sp, #48]
  405644:	ldr	x21, [sp, #64]
  405648:	add	sp, sp, #0x50
  40564c:	b	401a80 <__fprintf_chk@plt>
  405650:	cmp	x19, #0x6
  405654:	b.eq	405744 <__fxstatat@plt+0x3b04>  // b.none
  405658:	cmp	x19, #0x7
  40565c:	b.ne	40577c <__fxstatat@plt+0x3b3c>  // b.any
  405660:	mov	w2, #0x5                   	// #5
  405664:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405668:	mov	x0, #0x0                   	// #0
  40566c:	add	x1, x1, #0x798
  405670:	bl	401b90 <dcgettext@plt>
  405674:	mov	x2, x0
  405678:	ldp	x7, x8, [x20, #32]
  40567c:	mov	x0, x21
  405680:	ldp	x3, x4, [x20]
  405684:	mov	w1, #0x1                   	// #1
  405688:	ldp	x5, x6, [x20, #16]
  40568c:	str	x8, [sp]
  405690:	ldr	x8, [x20, #48]
  405694:	str	x8, [sp, #8]
  405698:	bl	401a80 <__fprintf_chk@plt>
  40569c:	ldp	x29, x30, [sp, #32]
  4056a0:	ldp	x19, x20, [sp, #48]
  4056a4:	ldr	x21, [sp, #64]
  4056a8:	add	sp, sp, #0x50
  4056ac:	ret
  4056b0:	mov	x4, x3
  4056b4:	mov	w1, #0x1                   	// #1
  4056b8:	mov	x3, x2
  4056bc:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  4056c0:	add	x2, x2, #0x600
  4056c4:	bl	401a80 <__fprintf_chk@plt>
  4056c8:	b	4054f0 <__fxstatat@plt+0x38b0>
  4056cc:	mov	w2, w19
  4056d0:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4056d4:	mov	x0, #0x0                   	// #0
  4056d8:	add	x1, x1, #0x748
  4056dc:	bl	401b90 <dcgettext@plt>
  4056e0:	mov	x2, x0
  4056e4:	ldp	x3, x4, [x20]
  4056e8:	mov	x0, x21
  4056ec:	ldp	x5, x6, [x20, #16]
  4056f0:	mov	w1, #0x1                   	// #1
  4056f4:	ldp	x29, x30, [sp, #32]
  4056f8:	ldr	x7, [x20, #32]
  4056fc:	ldp	x19, x20, [sp, #48]
  405700:	ldr	x21, [sp, #64]
  405704:	add	sp, sp, #0x50
  405708:	b	401a80 <__fprintf_chk@plt>
  40570c:	mov	w2, #0x5                   	// #5
  405710:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405714:	mov	x0, #0x0                   	// #0
  405718:	add	x1, x1, #0x6f0
  40571c:	bl	401b90 <dcgettext@plt>
  405720:	mov	x2, x0
  405724:	ldp	x3, x4, [x20]
  405728:	mov	x0, x21
  40572c:	ldp	x29, x30, [sp, #32]
  405730:	mov	w1, #0x1                   	// #1
  405734:	ldp	x19, x20, [sp, #48]
  405738:	ldr	x21, [sp, #64]
  40573c:	add	sp, sp, #0x50
  405740:	b	401a80 <__fprintf_chk@plt>
  405744:	mov	w2, #0x5                   	// #5
  405748:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  40574c:	mov	x0, #0x0                   	// #0
  405750:	add	x1, x1, #0x770
  405754:	bl	401b90 <dcgettext@plt>
  405758:	mov	x2, x0
  40575c:	ldp	x3, x4, [x20]
  405760:	mov	x0, x21
  405764:	ldp	x5, x6, [x20, #16]
  405768:	mov	w1, #0x1                   	// #1
  40576c:	ldp	x7, x8, [x20, #32]
  405770:	str	x8, [sp]
  405774:	bl	401a80 <__fprintf_chk@plt>
  405778:	b	40569c <__fxstatat@plt+0x3a5c>
  40577c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405780:	mov	w2, #0x5                   	// #5
  405784:	add	x1, x1, #0x830
  405788:	b	4055b8 <__fxstatat@plt+0x3978>
  40578c:	mov	w2, #0x5                   	// #5
  405790:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405794:	mov	x0, #0x0                   	// #0
  405798:	add	x1, x1, #0x708
  40579c:	bl	401b90 <dcgettext@plt>
  4057a0:	mov	x2, x0
  4057a4:	ldp	x3, x4, [x20]
  4057a8:	mov	x0, x21
  4057ac:	ldr	x5, [x20, #16]
  4057b0:	mov	w1, #0x1                   	// #1
  4057b4:	ldp	x29, x30, [sp, #32]
  4057b8:	ldp	x19, x20, [sp, #48]
  4057bc:	ldr	x21, [sp, #64]
  4057c0:	add	sp, sp, #0x50
  4057c4:	b	401a80 <__fprintf_chk@plt>
  4057c8:	mov	w2, #0x5                   	// #5
  4057cc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4057d0:	mov	x0, #0x0                   	// #0
  4057d4:	add	x1, x1, #0x7c8
  4057d8:	bl	401b90 <dcgettext@plt>
  4057dc:	mov	x2, x0
  4057e0:	ldp	x7, x8, [x20, #32]
  4057e4:	mov	x0, x21
  4057e8:	ldp	x3, x4, [x20]
  4057ec:	mov	w1, #0x1                   	// #1
  4057f0:	ldp	x5, x6, [x20, #16]
  4057f4:	str	x8, [sp]
  4057f8:	ldr	x8, [x20, #48]
  4057fc:	str	x8, [sp, #8]
  405800:	ldr	x8, [x20, #56]
  405804:	str	x8, [sp, #16]
  405808:	bl	401a80 <__fprintf_chk@plt>
  40580c:	b	40569c <__fxstatat@plt+0x3a5c>
  405810:	ldr	x5, [x4]
  405814:	cbz	x5, 405830 <__fxstatat@plt+0x3bf0>
  405818:	mov	x5, #0x0                   	// #0
  40581c:	nop
  405820:	add	x5, x5, #0x1
  405824:	ldr	x6, [x4, x5, lsl #3]
  405828:	cbnz	x6, 405820 <__fxstatat@plt+0x3be0>
  40582c:	b	4054b0 <__fxstatat@plt+0x3870>
  405830:	mov	x5, #0x0                   	// #0
  405834:	b	4054b0 <__fxstatat@plt+0x3870>
  405838:	stp	x29, x30, [sp, #-96]!
  40583c:	mov	x5, #0x0                   	// #0
  405840:	mov	x29, sp
  405844:	add	x8, sp, #0x10
  405848:	ldr	w7, [x4, #24]
  40584c:	ldp	x6, x11, [x4]
  405850:	b	405878 <__fxstatat@plt+0x3c38>
  405854:	mov	x4, x6
  405858:	add	x8, x8, #0x8
  40585c:	and	x6, x10, #0xfffffffffffffff8
  405860:	ldr	x4, [x4]
  405864:	stur	x4, [x8, #-8]
  405868:	cbz	x4, 4058a8 <__fxstatat@plt+0x3c68>
  40586c:	add	x5, x5, #0x1
  405870:	cmp	x5, #0xa
  405874:	b.eq	4058a8 <__fxstatat@plt+0x3c68>  // b.none
  405878:	add	x10, x6, #0xf
  40587c:	add	w9, w7, #0x8
  405880:	tbz	w7, #31, 405854 <__fxstatat@plt+0x3c14>
  405884:	add	x4, x11, w7, sxtw
  405888:	add	x10, x6, #0xf
  40588c:	mov	w7, w9
  405890:	cmp	w9, #0x0
  405894:	b.gt	405854 <__fxstatat@plt+0x3c14>
  405898:	ldr	x4, [x4]
  40589c:	str	x4, [x8]
  4058a0:	add	x8, x8, #0x8
  4058a4:	cbnz	x4, 40586c <__fxstatat@plt+0x3c2c>
  4058a8:	add	x4, sp, #0x10
  4058ac:	bl	4054b0 <__fxstatat@plt+0x3870>
  4058b0:	ldp	x29, x30, [sp], #96
  4058b4:	ret
  4058b8:	stp	x29, x30, [sp, #-288]!
  4058bc:	mov	w12, #0xffffffe0            	// #-32
  4058c0:	mov	w13, #0xffffff80            	// #-128
  4058c4:	mov	x29, sp
  4058c8:	add	x14, sp, #0x100
  4058cc:	add	x11, sp, #0x120
  4058d0:	add	x9, sp, #0x30
  4058d4:	mov	w8, w12
  4058d8:	mov	x10, #0x0                   	// #0
  4058dc:	stp	x11, x11, [sp, #16]
  4058e0:	str	x14, [sp, #32]
  4058e4:	stp	w12, w13, [sp, #40]
  4058e8:	str	q0, [sp, #128]
  4058ec:	str	q1, [sp, #144]
  4058f0:	str	q2, [sp, #160]
  4058f4:	str	q3, [sp, #176]
  4058f8:	str	q4, [sp, #192]
  4058fc:	str	q5, [sp, #208]
  405900:	str	q6, [sp, #224]
  405904:	str	q7, [sp, #240]
  405908:	stp	x4, x5, [sp, #256]
  40590c:	stp	x6, x7, [sp, #272]
  405910:	b	405938 <__fxstatat@plt+0x3cf8>
  405914:	mov	x4, x11
  405918:	add	x9, x9, #0x8
  40591c:	add	x11, x11, #0x8
  405920:	ldr	x4, [x4]
  405924:	stur	x4, [x9, #-8]
  405928:	cbz	x4, 405964 <__fxstatat@plt+0x3d24>
  40592c:	add	x10, x10, #0x1
  405930:	cmp	x10, #0xa
  405934:	b.eq	405964 <__fxstatat@plt+0x3d24>  // b.none
  405938:	add	w5, w8, #0x8
  40593c:	tbz	w8, #31, 405914 <__fxstatat@plt+0x3cd4>
  405940:	add	x4, sp, #0x120
  405944:	cmp	w5, #0x0
  405948:	add	x4, x4, w8, sxtw
  40594c:	mov	w8, w5
  405950:	b.gt	405914 <__fxstatat@plt+0x3cd4>
  405954:	ldr	x4, [x4]
  405958:	str	x4, [x9]
  40595c:	add	x9, x9, #0x8
  405960:	cbnz	x4, 40592c <__fxstatat@plt+0x3cec>
  405964:	add	x4, sp, #0x30
  405968:	mov	x5, x10
  40596c:	bl	4054b0 <__fxstatat@plt+0x3870>
  405970:	ldp	x29, x30, [sp], #288
  405974:	ret
  405978:	stp	x29, x30, [sp, #-16]!
  40597c:	mov	w2, #0x5                   	// #5
  405980:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405984:	mov	x29, sp
  405988:	add	x1, x1, #0x870
  40598c:	mov	x0, #0x0                   	// #0
  405990:	bl	401b90 <dcgettext@plt>
  405994:	mov	x1, x0
  405998:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  40599c:	mov	w0, #0x1                   	// #1
  4059a0:	add	x2, x2, #0x888
  4059a4:	bl	401960 <__printf_chk@plt>
  4059a8:	mov	w2, #0x5                   	// #5
  4059ac:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4059b0:	mov	x0, #0x0                   	// #0
  4059b4:	add	x1, x1, #0x8a0
  4059b8:	bl	401b90 <dcgettext@plt>
  4059bc:	mov	x1, x0
  4059c0:	adrp	x3, 40a000 <__fxstatat@plt+0x83c0>
  4059c4:	add	x3, x3, #0x8c0
  4059c8:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  4059cc:	mov	w0, #0x1                   	// #1
  4059d0:	add	x2, x2, #0x8e8
  4059d4:	bl	401960 <__printf_chk@plt>
  4059d8:	mov	w2, #0x5                   	// #5
  4059dc:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4059e0:	mov	x0, #0x0                   	// #0
  4059e4:	add	x1, x1, #0x8b8
  4059e8:	bl	401b90 <dcgettext@plt>
  4059ec:	ldp	x29, x30, [sp], #16
  4059f0:	adrp	x1, 41e000 <__fxstatat@plt+0x1c3c0>
  4059f4:	ldr	x1, [x1, #720]
  4059f8:	b	401ba0 <fputs_unlocked@plt>
  4059fc:	nop
  405a00:	stp	x29, x30, [sp, #-32]!
  405a04:	mov	x29, sp
  405a08:	str	x19, [sp, #16]
  405a0c:	mov	x19, x0
  405a10:	bl	401910 <malloc@plt>
  405a14:	cmp	x0, #0x0
  405a18:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405a1c:	b.ne	405a2c <__fxstatat@plt+0x3dec>  // b.any
  405a20:	ldr	x19, [sp, #16]
  405a24:	ldp	x29, x30, [sp], #32
  405a28:	ret
  405a2c:	bl	405c58 <__fxstatat@plt+0x4018>
  405a30:	umulh	x2, x0, x1
  405a34:	mul	x0, x0, x1
  405a38:	cmp	x2, #0x0
  405a3c:	cset	x1, ne  // ne = any
  405a40:	tbnz	x0, #63, 405a4c <__fxstatat@plt+0x3e0c>
  405a44:	cbnz	x1, 405a4c <__fxstatat@plt+0x3e0c>
  405a48:	b	405a00 <__fxstatat@plt+0x3dc0>
  405a4c:	stp	x29, x30, [sp, #-16]!
  405a50:	mov	x29, sp
  405a54:	bl	405c58 <__fxstatat@plt+0x4018>
  405a58:	b	405a00 <__fxstatat@plt+0x3dc0>
  405a5c:	nop
  405a60:	stp	x29, x30, [sp, #-32]!
  405a64:	cmp	x1, #0x0
  405a68:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  405a6c:	mov	x29, sp
  405a70:	b.ne	405a98 <__fxstatat@plt+0x3e58>  // b.any
  405a74:	str	x19, [sp, #16]
  405a78:	mov	x19, x1
  405a7c:	bl	4019c0 <realloc@plt>
  405a80:	cmp	x0, #0x0
  405a84:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405a88:	b.ne	405aa8 <__fxstatat@plt+0x3e68>  // b.any
  405a8c:	ldr	x19, [sp, #16]
  405a90:	ldp	x29, x30, [sp], #32
  405a94:	ret
  405a98:	bl	401ad0 <free@plt>
  405a9c:	mov	x0, #0x0                   	// #0
  405aa0:	ldp	x29, x30, [sp], #32
  405aa4:	ret
  405aa8:	bl	405c58 <__fxstatat@plt+0x4018>
  405aac:	nop
  405ab0:	umulh	x3, x1, x2
  405ab4:	mul	x1, x1, x2
  405ab8:	cmp	x3, #0x0
  405abc:	cset	x2, ne  // ne = any
  405ac0:	tbnz	x1, #63, 405acc <__fxstatat@plt+0x3e8c>
  405ac4:	cbnz	x2, 405acc <__fxstatat@plt+0x3e8c>
  405ac8:	b	405a60 <__fxstatat@plt+0x3e20>
  405acc:	stp	x29, x30, [sp, #-16]!
  405ad0:	mov	x29, sp
  405ad4:	bl	405c58 <__fxstatat@plt+0x4018>
  405ad8:	mov	x4, x1
  405adc:	ldr	x3, [x1]
  405ae0:	cbz	x0, 405b0c <__fxstatat@plt+0x3ecc>
  405ae4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  405ae8:	movk	x1, #0x5554
  405aec:	udiv	x1, x1, x2
  405af0:	cmp	x1, x3
  405af4:	b.ls	405b28 <__fxstatat@plt+0x3ee8>  // b.plast
  405af8:	add	x1, x3, #0x1
  405afc:	add	x3, x1, x3, lsr #1
  405b00:	mul	x1, x3, x2
  405b04:	str	x3, [x4]
  405b08:	b	405a60 <__fxstatat@plt+0x3e20>
  405b0c:	cbz	x3, 405b34 <__fxstatat@plt+0x3ef4>
  405b10:	umulh	x5, x3, x2
  405b14:	mul	x1, x3, x2
  405b18:	cmp	x5, #0x0
  405b1c:	cset	x2, ne  // ne = any
  405b20:	tbnz	x1, #63, 405b28 <__fxstatat@plt+0x3ee8>
  405b24:	cbz	x2, 405b04 <__fxstatat@plt+0x3ec4>
  405b28:	stp	x29, x30, [sp, #-16]!
  405b2c:	mov	x29, sp
  405b30:	bl	405c58 <__fxstatat@plt+0x4018>
  405b34:	mov	x3, #0x80                  	// #128
  405b38:	cmp	x2, x3
  405b3c:	udiv	x3, x3, x2
  405b40:	cinc	x3, x3, hi  // hi = pmore
  405b44:	b	405b10 <__fxstatat@plt+0x3ed0>
  405b48:	mov	x2, x1
  405b4c:	ldr	x1, [x1]
  405b50:	cbz	x0, 405b74 <__fxstatat@plt+0x3f34>
  405b54:	mov	x3, #0x5555555555555555    	// #6148914691236517205
  405b58:	movk	x3, #0x5553
  405b5c:	cmp	x1, x3
  405b60:	b.hi	405b8c <__fxstatat@plt+0x3f4c>  // b.pmore
  405b64:	add	x3, x1, #0x1
  405b68:	add	x1, x3, x1, lsr #1
  405b6c:	str	x1, [x2]
  405b70:	b	405a60 <__fxstatat@plt+0x3e20>
  405b74:	cmp	x1, #0x0
  405b78:	cbnz	x1, 405b88 <__fxstatat@plt+0x3f48>
  405b7c:	mov	x1, #0x80                  	// #128
  405b80:	str	x1, [x2]
  405b84:	b	405a60 <__fxstatat@plt+0x3e20>
  405b88:	b.ge	405b6c <__fxstatat@plt+0x3f2c>  // b.tcont
  405b8c:	stp	x29, x30, [sp, #-16]!
  405b90:	mov	x29, sp
  405b94:	bl	405c58 <__fxstatat@plt+0x4018>
  405b98:	stp	x29, x30, [sp, #-32]!
  405b9c:	mov	x29, sp
  405ba0:	str	x19, [sp, #16]
  405ba4:	mov	x19, x0
  405ba8:	bl	405a00 <__fxstatat@plt+0x3dc0>
  405bac:	mov	x2, x19
  405bb0:	mov	w1, #0x0                   	// #0
  405bb4:	ldr	x19, [sp, #16]
  405bb8:	ldp	x29, x30, [sp], #32
  405bbc:	b	401980 <memset@plt>
  405bc0:	umulh	x4, x0, x1
  405bc4:	stp	x29, x30, [sp, #-16]!
  405bc8:	mul	x2, x0, x1
  405bcc:	cmp	x4, #0x0
  405bd0:	mov	x29, sp
  405bd4:	cset	x3, ne  // ne = any
  405bd8:	tbnz	x2, #63, 405bf0 <__fxstatat@plt+0x3fb0>
  405bdc:	cbnz	x3, 405bf0 <__fxstatat@plt+0x3fb0>
  405be0:	bl	4019a0 <calloc@plt>
  405be4:	cbz	x0, 405bf0 <__fxstatat@plt+0x3fb0>
  405be8:	ldp	x29, x30, [sp], #16
  405bec:	ret
  405bf0:	bl	405c58 <__fxstatat@plt+0x4018>
  405bf4:	nop
  405bf8:	stp	x29, x30, [sp, #-32]!
  405bfc:	mov	x29, sp
  405c00:	stp	x19, x20, [sp, #16]
  405c04:	mov	x19, x1
  405c08:	mov	x20, x0
  405c0c:	mov	x0, x1
  405c10:	bl	405a00 <__fxstatat@plt+0x3dc0>
  405c14:	mov	x2, x19
  405c18:	mov	x1, x20
  405c1c:	ldp	x19, x20, [sp, #16]
  405c20:	ldp	x29, x30, [sp], #32
  405c24:	b	4017f0 <memcpy@plt>
  405c28:	stp	x29, x30, [sp, #-32]!
  405c2c:	mov	x29, sp
  405c30:	str	x19, [sp, #16]
  405c34:	mov	x19, x0
  405c38:	bl	401830 <strlen@plt>
  405c3c:	mov	x1, x0
  405c40:	mov	x0, x19
  405c44:	add	x1, x1, #0x1
  405c48:	ldr	x19, [sp, #16]
  405c4c:	ldp	x29, x30, [sp], #32
  405c50:	b	405bf8 <__fxstatat@plt+0x3fb8>
  405c54:	nop
  405c58:	stp	x29, x30, [sp, #-32]!
  405c5c:	adrp	x0, 41e000 <__fxstatat@plt+0x1c3c0>
  405c60:	mov	w2, #0x5                   	// #5
  405c64:	mov	x29, sp
  405c68:	str	x19, [sp, #16]
  405c6c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405c70:	ldr	w19, [x0, #592]
  405c74:	add	x1, x1, #0x930
  405c78:	mov	x0, #0x0                   	// #0
  405c7c:	bl	401b90 <dcgettext@plt>
  405c80:	adrp	x2, 40a000 <__fxstatat@plt+0x83c0>
  405c84:	mov	x3, x0
  405c88:	add	x2, x2, #0xe18
  405c8c:	mov	w0, w19
  405c90:	mov	w1, #0x0                   	// #0
  405c94:	bl	401850 <error@plt>
  405c98:	bl	401a30 <abort@plt>
  405c9c:	nop
  405ca0:	stp	x29, x30, [sp, #-16]!
  405ca4:	orr	w1, w1, #0x200
  405ca8:	mov	x29, sp
  405cac:	bl	4077d0 <__fxstatat@plt+0x5b90>
  405cb0:	cbz	x0, 405cbc <__fxstatat@plt+0x407c>
  405cb4:	ldp	x29, x30, [sp], #16
  405cb8:	ret
  405cbc:	bl	401bf0 <__errno_location@plt>
  405cc0:	ldr	w0, [x0]
  405cc4:	cmp	w0, #0x16
  405cc8:	b.eq	405cd0 <__fxstatat@plt+0x4090>  // b.none
  405ccc:	bl	405c58 <__fxstatat@plt+0x4018>
  405cd0:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  405cd4:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  405cd8:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  405cdc:	add	x3, x3, #0x968
  405ce0:	add	x1, x1, #0x948
  405ce4:	add	x0, x0, #0x958
  405ce8:	mov	w2, #0x29                  	// #41
  405cec:	bl	401be0 <__assert_fail@plt>
  405cf0:	ldr	w0, [x0, #72]
  405cf4:	mov	w2, #0x11                  	// #17
  405cf8:	and	w0, w0, w2
  405cfc:	cmp	w0, #0x10
  405d00:	b.eq	405d24 <__fxstatat@plt+0x40e4>  // b.none
  405d04:	cmp	w0, w2
  405d08:	mov	w0, #0x0                   	// #0
  405d0c:	b.eq	405d14 <__fxstatat@plt+0x40d4>  // b.none
  405d10:	ret
  405d14:	ldr	x0, [x1, #88]
  405d18:	cmp	x0, #0x0
  405d1c:	cset	w0, ne  // ne = any
  405d20:	ret
  405d24:	mov	w0, #0x1                   	// #1
  405d28:	ret
  405d2c:	nop
  405d30:	stp	x29, x30, [sp, #-112]!
  405d34:	cmp	w2, #0x24
  405d38:	mov	x29, sp
  405d3c:	stp	x19, x20, [sp, #16]
  405d40:	stp	x21, x22, [sp, #32]
  405d44:	stp	x23, x24, [sp, #48]
  405d48:	stp	x25, x26, [sp, #64]
  405d4c:	stp	x27, x28, [sp, #80]
  405d50:	b.hi	406270 <__fxstatat@plt+0x4630>  // b.pmore
  405d54:	cmp	x1, #0x0
  405d58:	mov	x19, x0
  405d5c:	add	x0, sp, #0x68
  405d60:	mov	x21, x3
  405d64:	csel	x25, x0, x1, eq  // eq = none
  405d68:	mov	w22, w2
  405d6c:	mov	x23, x4
  405d70:	bl	401bf0 <__errno_location@plt>
  405d74:	str	wzr, [x0]
  405d78:	mov	x20, x0
  405d7c:	bl	401ab0 <__ctype_b_loc@plt>
  405d80:	ldrb	w3, [x19]
  405d84:	mov	x5, x19
  405d88:	ldr	x1, [x0]
  405d8c:	b	405d94 <__fxstatat@plt+0x4154>
  405d90:	ldrb	w3, [x5, #1]!
  405d94:	ubfiz	x4, x3, #1, #8
  405d98:	ldrh	w4, [x1, x4]
  405d9c:	tbnz	w4, #13, 405d90 <__fxstatat@plt+0x4150>
  405da0:	cmp	w3, #0x2d
  405da4:	b.eq	405e20 <__fxstatat@plt+0x41e0>  // b.none
  405da8:	mov	w2, w22
  405dac:	mov	x1, x25
  405db0:	mov	x0, x19
  405db4:	bl	401820 <strtoul@plt>
  405db8:	ldr	x28, [x25]
  405dbc:	mov	x26, x0
  405dc0:	cmp	x28, x19
  405dc4:	b.eq	405e14 <__fxstatat@plt+0x41d4>  // b.none
  405dc8:	ldr	w0, [x20]
  405dcc:	cbz	w0, 405e0c <__fxstatat@plt+0x41cc>
  405dd0:	cmp	w0, #0x22
  405dd4:	mov	w27, #0x1                   	// #1
  405dd8:	b.ne	405e20 <__fxstatat@plt+0x41e0>  // b.any
  405ddc:	cbz	x23, 405de8 <__fxstatat@plt+0x41a8>
  405de0:	ldrb	w24, [x28]
  405de4:	cbnz	w24, 405ef0 <__fxstatat@plt+0x42b0>
  405de8:	str	x26, [x21]
  405dec:	mov	w0, w27
  405df0:	ldp	x19, x20, [sp, #16]
  405df4:	ldp	x21, x22, [sp, #32]
  405df8:	ldp	x23, x24, [sp, #48]
  405dfc:	ldp	x25, x26, [sp, #64]
  405e00:	ldp	x27, x28, [sp, #80]
  405e04:	ldp	x29, x30, [sp], #112
  405e08:	ret
  405e0c:	mov	w27, #0x0                   	// #0
  405e10:	b	405ddc <__fxstatat@plt+0x419c>
  405e14:	cbz	x23, 405e20 <__fxstatat@plt+0x41e0>
  405e18:	ldrb	w24, [x19]
  405e1c:	cbnz	w24, 405e44 <__fxstatat@plt+0x4204>
  405e20:	mov	w27, #0x4                   	// #4
  405e24:	mov	w0, w27
  405e28:	ldp	x19, x20, [sp, #16]
  405e2c:	ldp	x21, x22, [sp, #32]
  405e30:	ldp	x23, x24, [sp, #48]
  405e34:	ldp	x25, x26, [sp, #64]
  405e38:	ldp	x27, x28, [sp, #80]
  405e3c:	ldp	x29, x30, [sp], #112
  405e40:	ret
  405e44:	mov	w1, w24
  405e48:	mov	x0, x23
  405e4c:	mov	w27, #0x0                   	// #0
  405e50:	mov	x26, #0x1                   	// #1
  405e54:	bl	401b00 <strchr@plt>
  405e58:	cbz	x0, 405e20 <__fxstatat@plt+0x41e0>
  405e5c:	sub	w2, w24, #0x45
  405e60:	and	w2, w2, #0xff
  405e64:	cmp	w2, #0x2f
  405e68:	b.hi	405f08 <__fxstatat@plt+0x42c8>  // b.pmore
  405e6c:	mov	x3, #0x8945                	// #35141
  405e70:	mov	x19, #0x1                   	// #1
  405e74:	movk	x3, #0x30, lsl #16
  405e78:	lsl	x2, x19, x2
  405e7c:	movk	x3, #0x8144, lsl #32
  405e80:	mov	w22, w19
  405e84:	tst	x2, x3
  405e88:	mov	x20, #0x400                 	// #1024
  405e8c:	b.ne	406070 <__fxstatat@plt+0x4430>  // b.any
  405e90:	cmp	w24, #0x5a
  405e94:	b.eq	406224 <__fxstatat@plt+0x45e4>  // b.none
  405e98:	b.hi	405fa4 <__fxstatat@plt+0x4364>  // b.pmore
  405e9c:	cmp	w24, #0x4d
  405ea0:	b.eq	40604c <__fxstatat@plt+0x440c>  // b.none
  405ea4:	b.hi	405f38 <__fxstatat@plt+0x42f8>  // b.pmore
  405ea8:	cmp	w24, #0x45
  405eac:	b.eq	4061cc <__fxstatat@plt+0x458c>  // b.none
  405eb0:	b.ls	405f14 <__fxstatat@plt+0x42d4>  // b.plast
  405eb4:	cmp	w24, #0x47
  405eb8:	b.eq	405fc0 <__fxstatat@plt+0x4380>  // b.none
  405ebc:	cmp	w24, #0x4b
  405ec0:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  405ec4:	sxtw	x19, w22
  405ec8:	umulh	x0, x26, x20
  405ecc:	cbnz	x0, 406064 <__fxstatat@plt+0x4424>
  405ed0:	mul	x26, x26, x20
  405ed4:	add	x0, x28, x19
  405ed8:	str	x0, [x25]
  405edc:	orr	w0, w27, #0x2
  405ee0:	ldrb	w1, [x28, x19]
  405ee4:	cmp	w1, #0x0
  405ee8:	csel	w27, w0, w27, ne  // ne = any
  405eec:	b	405de8 <__fxstatat@plt+0x41a8>
  405ef0:	mov	w1, w24
  405ef4:	mov	x0, x23
  405ef8:	bl	401b00 <strchr@plt>
  405efc:	cbnz	x0, 405e5c <__fxstatat@plt+0x421c>
  405f00:	orr	w27, w27, #0x2
  405f04:	b	405de8 <__fxstatat@plt+0x41a8>
  405f08:	mov	w22, #0x1                   	// #1
  405f0c:	mov	x20, #0x400                 	// #1024
  405f10:	b	405e90 <__fxstatat@plt+0x4250>
  405f14:	sxtw	x19, w22
  405f18:	cmp	w24, #0x42
  405f1c:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  405f20:	lsr	x0, x26, #54
  405f24:	lsl	x26, x26, #10
  405f28:	cmp	x0, #0x0
  405f2c:	csinc	w27, w27, wzr, eq  // eq = none
  405f30:	csinv	x26, x26, xzr, eq  // eq = none
  405f34:	b	405ed4 <__fxstatat@plt+0x4294>
  405f38:	cmp	w24, #0x54
  405f3c:	b.eq	4061fc <__fxstatat@plt+0x45bc>  // b.none
  405f40:	sxtw	x19, w22
  405f44:	cmp	w24, #0x59
  405f48:	b.ne	405f74 <__fxstatat@plt+0x4334>  // b.any
  405f4c:	mov	w0, #0x8                   	// #8
  405f50:	mov	w2, #0x0                   	// #0
  405f54:	nop
  405f58:	umulh	x1, x26, x20
  405f5c:	cbnz	x1, 4062c0 <__fxstatat@plt+0x4680>
  405f60:	mul	x26, x26, x20
  405f64:	subs	w0, w0, #0x1
  405f68:	b.ne	405f58 <__fxstatat@plt+0x4318>  // b.any
  405f6c:	orr	w27, w27, w2
  405f70:	b	405ed4 <__fxstatat@plt+0x4294>
  405f74:	sxtw	x19, w22
  405f78:	cmp	w24, #0x50
  405f7c:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  405f80:	mov	w0, #0x5                   	// #5
  405f84:	mov	w2, #0x0                   	// #0
  405f88:	umulh	x1, x26, x20
  405f8c:	cbnz	x1, 4062b4 <__fxstatat@plt+0x4674>
  405f90:	mul	x26, x26, x20
  405f94:	subs	w0, w0, #0x1
  405f98:	b.ne	405f88 <__fxstatat@plt+0x4348>  // b.any
  405f9c:	orr	w27, w27, w2
  405fa0:	b	405ed4 <__fxstatat@plt+0x4294>
  405fa4:	cmp	w24, #0x6b
  405fa8:	b.eq	405ec4 <__fxstatat@plt+0x4284>  // b.none
  405fac:	b.hi	406018 <__fxstatat@plt+0x43d8>  // b.pmore
  405fb0:	cmp	w24, #0x63
  405fb4:	b.eq	4061f4 <__fxstatat@plt+0x45b4>  // b.none
  405fb8:	cmp	w24, #0x67
  405fbc:	b.ne	405ff4 <__fxstatat@plt+0x43b4>  // b.any
  405fc0:	sxtw	x19, w22
  405fc4:	umulh	x0, x26, x20
  405fc8:	cbnz	x0, 406260 <__fxstatat@plt+0x4620>
  405fcc:	mul	x26, x26, x20
  405fd0:	umulh	x0, x26, x20
  405fd4:	cbnz	x0, 406260 <__fxstatat@plt+0x4620>
  405fd8:	mul	x26, x26, x20
  405fdc:	umulh	x0, x26, x20
  405fe0:	cbnz	x0, 406260 <__fxstatat@plt+0x4620>
  405fe4:	mov	w0, #0x0                   	// #0
  405fe8:	mul	x26, x26, x20
  405fec:	orr	w27, w27, w0
  405ff0:	b	405ed4 <__fxstatat@plt+0x4294>
  405ff4:	sxtw	x19, w22
  405ff8:	cmp	w24, #0x62
  405ffc:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  406000:	lsr	x0, x26, #55
  406004:	lsl	x26, x26, #9
  406008:	cmp	x0, #0x0
  40600c:	csinc	w27, w27, wzr, eq  // eq = none
  406010:	csinv	x26, x26, xzr, eq  // eq = none
  406014:	b	405ed4 <__fxstatat@plt+0x4294>
  406018:	cmp	w24, #0x74
  40601c:	b.eq	4061fc <__fxstatat@plt+0x45bc>  // b.none
  406020:	cmp	w24, #0x77
  406024:	sxtw	x19, w22
  406028:	b.ne	406044 <__fxstatat@plt+0x4404>  // b.any
  40602c:	lsr	x0, x26, #63
  406030:	lsl	x26, x26, #1
  406034:	cmp	x0, #0x0
  406038:	csinc	w27, w27, wzr, eq  // eq = none
  40603c:	csinv	x26, x26, xzr, eq  // eq = none
  406040:	b	405ed4 <__fxstatat@plt+0x4294>
  406044:	cmp	w24, #0x6d
  406048:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  40604c:	sxtw	x19, w22
  406050:	umulh	x0, x26, x20
  406054:	cbnz	x0, 406064 <__fxstatat@plt+0x4424>
  406058:	mul	x26, x26, x20
  40605c:	umulh	x0, x26, x20
  406060:	cbz	x0, 405ed0 <__fxstatat@plt+0x4290>
  406064:	mov	w27, #0x1                   	// #1
  406068:	mov	x26, #0xffffffffffffffff    	// #-1
  40606c:	b	405ed4 <__fxstatat@plt+0x4294>
  406070:	mov	x0, x23
  406074:	mov	w1, #0x30                  	// #48
  406078:	bl	401b00 <strchr@plt>
  40607c:	cbz	x0, 405e90 <__fxstatat@plt+0x4250>
  406080:	ldrb	w0, [x28, #1]
  406084:	cmp	w0, #0x44
  406088:	b.eq	40611c <__fxstatat@plt+0x44dc>  // b.none
  40608c:	cmp	w0, #0x69
  406090:	b.eq	4060dc <__fxstatat@plt+0x449c>  // b.none
  406094:	cmp	w0, #0x42
  406098:	b.eq	40611c <__fxstatat@plt+0x44dc>  // b.none
  40609c:	cmp	w24, #0x5a
  4060a0:	b.eq	4060f0 <__fxstatat@plt+0x44b0>  // b.none
  4060a4:	b.hi	406144 <__fxstatat@plt+0x4504>  // b.pmore
  4060a8:	cmp	w24, #0x4d
  4060ac:	b.eq	40613c <__fxstatat@plt+0x44fc>  // b.none
  4060b0:	b.hi	406170 <__fxstatat@plt+0x4530>  // b.pmore
  4060b4:	cmp	w24, #0x45
  4060b8:	b.eq	40624c <__fxstatat@plt+0x460c>  // b.none
  4060bc:	b.ls	40618c <__fxstatat@plt+0x454c>  // b.plast
  4060c0:	cmp	w24, #0x47
  4060c4:	b.eq	40622c <__fxstatat@plt+0x45ec>  // b.none
  4060c8:	cmp	w24, #0x4b
  4060cc:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  4060d0:	mov	x19, #0x1                   	// #1
  4060d4:	mov	x20, #0x400                 	// #1024
  4060d8:	b	405ec8 <__fxstatat@plt+0x4288>
  4060dc:	ldrb	w1, [x28, #2]
  4060e0:	mov	w0, #0x3                   	// #3
  4060e4:	cmp	w1, #0x42
  4060e8:	csel	w22, w19, w0, ne  // ne = any
  4060ec:	b	405e90 <__fxstatat@plt+0x4250>
  4060f0:	mov	x20, #0x400                 	// #1024
  4060f4:	mov	w0, #0x7                   	// #7
  4060f8:	mov	w2, #0x0                   	// #0
  4060fc:	nop
  406100:	umulh	x1, x26, x20
  406104:	cbnz	x1, 40629c <__fxstatat@plt+0x465c>
  406108:	mul	x26, x26, x20
  40610c:	subs	w0, w0, #0x1
  406110:	b.ne	406100 <__fxstatat@plt+0x44c0>  // b.any
  406114:	orr	w27, w27, w2
  406118:	b	405ed4 <__fxstatat@plt+0x4294>
  40611c:	mov	w22, #0x2                   	// #2
  406120:	mov	x20, #0x3e8                 	// #1000
  406124:	b	405e90 <__fxstatat@plt+0x4250>
  406128:	cmp	w24, #0x6b
  40612c:	b.eq	4060d0 <__fxstatat@plt+0x4490>  // b.none
  406130:	cmp	w24, #0x6d
  406134:	mov	x19, #0x1                   	// #1
  406138:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  40613c:	mov	x20, #0x400                 	// #1024
  406140:	b	406050 <__fxstatat@plt+0x4410>
  406144:	cmp	w24, #0x67
  406148:	b.eq	406258 <__fxstatat@plt+0x4618>  // b.none
  40614c:	b.ls	4061a0 <__fxstatat@plt+0x4560>  // b.plast
  406150:	cmp	w24, #0x74
  406154:	b.eq	406240 <__fxstatat@plt+0x4600>  // b.none
  406158:	b.ls	406128 <__fxstatat@plt+0x44e8>  // b.plast
  40615c:	cmp	w24, #0x77
  406160:	mov	x19, #0x1                   	// #1
  406164:	b.eq	40602c <__fxstatat@plt+0x43ec>  // b.none
  406168:	orr	w27, w27, #0x2
  40616c:	b	405de8 <__fxstatat@plt+0x41a8>
  406170:	cmp	w24, #0x54
  406174:	b.eq	406240 <__fxstatat@plt+0x4600>  // b.none
  406178:	cmp	w24, #0x59
  40617c:	b.ne	4061b8 <__fxstatat@plt+0x4578>  // b.any
  406180:	mov	x19, #0x1                   	// #1
  406184:	mov	x20, #0x400                 	// #1024
  406188:	b	405f4c <__fxstatat@plt+0x430c>
  40618c:	cmp	w24, #0x42
  406190:	mov	x19, #0x1                   	// #1
  406194:	b.eq	405f20 <__fxstatat@plt+0x42e0>  // b.none
  406198:	orr	w27, w27, #0x2
  40619c:	b	405de8 <__fxstatat@plt+0x41a8>
  4061a0:	cmp	w24, #0x62
  4061a4:	b.eq	406238 <__fxstatat@plt+0x45f8>  // b.none
  4061a8:	cmp	w24, #0x63
  4061ac:	mov	x19, #0x1                   	// #1
  4061b0:	b.eq	405ed4 <__fxstatat@plt+0x4294>  // b.none
  4061b4:	b	405f00 <__fxstatat@plt+0x42c0>
  4061b8:	cmp	w24, #0x50
  4061bc:	b.ne	405f00 <__fxstatat@plt+0x42c0>  // b.any
  4061c0:	mov	x19, #0x1                   	// #1
  4061c4:	mov	x20, #0x400                 	// #1024
  4061c8:	b	405f80 <__fxstatat@plt+0x4340>
  4061cc:	sxtw	x19, w22
  4061d0:	mov	w0, #0x6                   	// #6
  4061d4:	mov	w2, #0x0                   	// #0
  4061d8:	umulh	x1, x26, x20
  4061dc:	cbnz	x1, 406290 <__fxstatat@plt+0x4650>
  4061e0:	mul	x26, x26, x20
  4061e4:	subs	w0, w0, #0x1
  4061e8:	b.ne	4061d8 <__fxstatat@plt+0x4598>  // b.any
  4061ec:	orr	w27, w27, w2
  4061f0:	b	405ed4 <__fxstatat@plt+0x4294>
  4061f4:	sxtw	x19, w22
  4061f8:	b	405ed4 <__fxstatat@plt+0x4294>
  4061fc:	sxtw	x19, w22
  406200:	mov	w0, #0x4                   	// #4
  406204:	mov	w2, #0x0                   	// #0
  406208:	umulh	x1, x26, x20
  40620c:	cbnz	x1, 4062a8 <__fxstatat@plt+0x4668>
  406210:	mul	x26, x26, x20
  406214:	subs	w0, w0, #0x1
  406218:	b.ne	406208 <__fxstatat@plt+0x45c8>  // b.any
  40621c:	orr	w27, w27, w2
  406220:	b	405ed4 <__fxstatat@plt+0x4294>
  406224:	sxtw	x19, w22
  406228:	b	4060f4 <__fxstatat@plt+0x44b4>
  40622c:	mov	x19, #0x1                   	// #1
  406230:	mov	x20, #0x400                 	// #1024
  406234:	b	405fc4 <__fxstatat@plt+0x4384>
  406238:	mov	x19, #0x1                   	// #1
  40623c:	b	406000 <__fxstatat@plt+0x43c0>
  406240:	mov	x19, #0x1                   	// #1
  406244:	mov	x20, #0x400                 	// #1024
  406248:	b	406200 <__fxstatat@plt+0x45c0>
  40624c:	mov	x19, #0x1                   	// #1
  406250:	mov	x20, #0x400                 	// #1024
  406254:	b	4061d0 <__fxstatat@plt+0x4590>
  406258:	mov	x20, #0x400                 	// #1024
  40625c:	b	405fc4 <__fxstatat@plt+0x4384>
  406260:	mov	w0, #0x1                   	// #1
  406264:	mov	x26, #0xffffffffffffffff    	// #-1
  406268:	orr	w27, w27, w0
  40626c:	b	405ed4 <__fxstatat@plt+0x4294>
  406270:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  406274:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  406278:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  40627c:	add	x3, x3, #0x9b0
  406280:	add	x1, x1, #0x978
  406284:	add	x0, x0, #0x988
  406288:	mov	w2, #0x54                  	// #84
  40628c:	bl	401be0 <__assert_fail@plt>
  406290:	mov	w2, #0x1                   	// #1
  406294:	mov	x26, #0xffffffffffffffff    	// #-1
  406298:	b	4061e4 <__fxstatat@plt+0x45a4>
  40629c:	mov	w2, #0x1                   	// #1
  4062a0:	mov	x26, #0xffffffffffffffff    	// #-1
  4062a4:	b	40610c <__fxstatat@plt+0x44cc>
  4062a8:	mov	w2, #0x1                   	// #1
  4062ac:	mov	x26, #0xffffffffffffffff    	// #-1
  4062b0:	b	406214 <__fxstatat@plt+0x45d4>
  4062b4:	mov	w2, #0x1                   	// #1
  4062b8:	mov	x26, #0xffffffffffffffff    	// #-1
  4062bc:	b	405f94 <__fxstatat@plt+0x4354>
  4062c0:	mov	w2, #0x1                   	// #1
  4062c4:	mov	x26, #0xffffffffffffffff    	// #-1
  4062c8:	b	405f64 <__fxstatat@plt+0x4324>
  4062cc:	nop
  4062d0:	ldr	x3, [x0, #8]
  4062d4:	ldr	x2, [x1, #8]
  4062d8:	cmp	x3, x2
  4062dc:	b.eq	4062e8 <__fxstatat@plt+0x46a8>  // b.none
  4062e0:	mov	w0, #0x0                   	// #0
  4062e4:	ret
  4062e8:	ldr	x2, [x0]
  4062ec:	ldr	x0, [x1]
  4062f0:	cmp	x2, x0
  4062f4:	cset	w0, eq  // eq = none
  4062f8:	ret
  4062fc:	nop
  406300:	ldr	x0, [x0, #8]
  406304:	udiv	x2, x0, x1
  406308:	msub	x0, x2, x1, x0
  40630c:	ret
  406310:	ldr	x0, [x0]
  406314:	udiv	x2, x0, x1
  406318:	msub	x0, x2, x1, x0
  40631c:	ret
  406320:	ldr	x2, [x0]
  406324:	ldr	x0, [x1]
  406328:	cmp	x2, x0
  40632c:	cset	w0, eq  // eq = none
  406330:	ret
  406334:	nop
  406338:	ldr	x2, [x0]
  40633c:	mov	w3, #0xffffffff            	// #-1
  406340:	ldr	x0, [x1]
  406344:	ldr	x2, [x2, #128]
  406348:	ldr	x1, [x0, #128]
  40634c:	cmp	x2, x1
  406350:	cset	w0, hi  // hi = pmore
  406354:	csel	w0, w0, w3, cs  // cs = hs, nlast
  406358:	ret
  40635c:	nop
  406360:	stp	x29, x30, [sp, #-48]!
  406364:	mov	x29, sp
  406368:	stp	x19, x20, [sp, #16]
  40636c:	mov	x19, x1
  406370:	mov	x20, x2
  406374:	stp	x21, x22, [sp, #32]
  406378:	mov	x21, x0
  40637c:	ldr	x1, [x0, #56]
  406380:	ldr	x0, [x0, #16]
  406384:	cmp	x1, x2
  406388:	ldr	x22, [x21, #64]
  40638c:	b.cs	4063b4 <__fxstatat@plt+0x4774>  // b.hs, b.nlast
  406390:	add	x1, x2, #0x28
  406394:	str	x1, [x21, #56]
  406398:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40639c:	cmp	x1, x2
  4063a0:	b.hi	406434 <__fxstatat@plt+0x47f4>  // b.pmore
  4063a4:	lsl	x1, x1, #3
  4063a8:	bl	4019c0 <realloc@plt>
  4063ac:	cbz	x0, 406430 <__fxstatat@plt+0x47f0>
  4063b0:	str	x0, [x21, #16]
  4063b4:	mov	x1, x0
  4063b8:	cbz	x19, 4063cc <__fxstatat@plt+0x478c>
  4063bc:	nop
  4063c0:	str	x19, [x1], #8
  4063c4:	ldr	x19, [x19, #16]
  4063c8:	cbnz	x19, 4063c0 <__fxstatat@plt+0x4780>
  4063cc:	mov	x3, x22
  4063d0:	mov	x1, x20
  4063d4:	mov	x2, #0x8                   	// #8
  4063d8:	bl	401890 <qsort@plt>
  4063dc:	ldr	x2, [x21, #16]
  4063e0:	subs	x6, x20, #0x1
  4063e4:	mov	x1, #0x0                   	// #0
  4063e8:	mov	x5, x2
  4063ec:	ldr	x0, [x5], #8
  4063f0:	mov	x3, x0
  4063f4:	b.ne	406400 <__fxstatat@plt+0x47c0>  // b.any
  4063f8:	b	406454 <__fxstatat@plt+0x4814>
  4063fc:	ldr	x3, [x2, x1, lsl #3]
  406400:	ldr	x4, [x5, x1, lsl #3]
  406404:	str	x4, [x3, #16]
  406408:	add	x1, x1, #0x1
  40640c:	cmp	x1, x6
  406410:	b.ne	4063fc <__fxstatat@plt+0x47bc>  // b.any
  406414:	add	x20, x2, x20, lsl #3
  406418:	ldur	x1, [x20, #-8]
  40641c:	str	xzr, [x1, #16]
  406420:	ldp	x19, x20, [sp, #16]
  406424:	ldp	x21, x22, [sp, #32]
  406428:	ldp	x29, x30, [sp], #48
  40642c:	ret
  406430:	ldr	x0, [x21, #16]
  406434:	bl	401ad0 <free@plt>
  406438:	str	xzr, [x21, #16]
  40643c:	mov	x0, x19
  406440:	str	xzr, [x21, #56]
  406444:	ldp	x19, x20, [sp, #16]
  406448:	ldp	x21, x22, [sp, #32]
  40644c:	ldp	x29, x30, [sp], #48
  406450:	ret
  406454:	mov	x1, x0
  406458:	b	40641c <__fxstatat@plt+0x47dc>
  40645c:	nop
  406460:	stp	x29, x30, [sp, #-48]!
  406464:	mov	x29, sp
  406468:	stp	x19, x20, [sp, #16]
  40646c:	mov	x20, x2
  406470:	add	x2, x2, #0x100
  406474:	stp	x21, x22, [sp, #32]
  406478:	mov	x21, x0
  40647c:	mov	x22, x1
  406480:	and	x0, x2, #0xfffffffffffffff8
  406484:	bl	401910 <malloc@plt>
  406488:	mov	x19, x0
  40648c:	cbz	x0, 4064cc <__fxstatat@plt+0x488c>
  406490:	mov	x1, x22
  406494:	mov	x2, x20
  406498:	add	x0, x0, #0xf8
  40649c:	bl	4017f0 <memcpy@plt>
  4064a0:	add	x2, x19, x20
  4064a4:	mov	w0, #0x30000               	// #196608
  4064a8:	ldr	x1, [x21, #32]
  4064ac:	strb	wzr, [x2, #248]
  4064b0:	stp	xzr, xzr, [x19, #24]
  4064b4:	str	xzr, [x19, #40]
  4064b8:	str	x1, [x19, #56]
  4064bc:	str	wzr, [x19, #64]
  4064c0:	str	x21, [x19, #80]
  4064c4:	str	x20, [x19, #96]
  4064c8:	stur	w0, [x19, #110]
  4064cc:	mov	x0, x19
  4064d0:	ldp	x19, x20, [sp, #16]
  4064d4:	ldp	x21, x22, [sp, #32]
  4064d8:	ldp	x29, x30, [sp], #48
  4064dc:	ret
  4064e0:	cbz	x0, 406524 <__fxstatat@plt+0x48e4>
  4064e4:	stp	x29, x30, [sp, #-32]!
  4064e8:	mov	x29, sp
  4064ec:	stp	x19, x20, [sp, #16]
  4064f0:	mov	x19, x0
  4064f4:	nop
  4064f8:	mov	x20, x19
  4064fc:	ldr	x19, [x19, #16]
  406500:	ldr	x0, [x20, #24]
  406504:	cbz	x0, 40650c <__fxstatat@plt+0x48cc>
  406508:	bl	4019d0 <closedir@plt>
  40650c:	mov	x0, x20
  406510:	bl	401ad0 <free@plt>
  406514:	cbnz	x19, 4064f8 <__fxstatat@plt+0x48b8>
  406518:	ldp	x19, x20, [sp, #16]
  40651c:	ldp	x29, x30, [sp], #32
  406520:	ret
  406524:	ret
  406528:	stp	x29, x30, [sp, #-32]!
  40652c:	mov	x29, sp
  406530:	str	x19, [sp, #16]
  406534:	mov	x19, x0
  406538:	b	406544 <__fxstatat@plt+0x4904>
  40653c:	bl	4097e8 <__fxstatat@plt+0x7ba8>
  406540:	tbz	w0, #31, 406568 <__fxstatat@plt+0x4928>
  406544:	mov	x0, x19
  406548:	bl	409798 <__fxstatat@plt+0x7b58>
  40654c:	mov	w1, w0
  406550:	mov	x0, x19
  406554:	tst	w1, #0xff
  406558:	b.eq	40653c <__fxstatat@plt+0x48fc>  // b.none
  40655c:	ldr	x19, [sp, #16]
  406560:	ldp	x29, x30, [sp], #32
  406564:	ret
  406568:	bl	4019f0 <close@plt>
  40656c:	b	406544 <__fxstatat@plt+0x4904>
  406570:	stp	x29, x30, [sp, #-176]!
  406574:	mov	x29, sp
  406578:	stp	x21, x22, [sp, #32]
  40657c:	ldr	x22, [x0, #80]
  406580:	stp	x19, x20, [sp, #16]
  406584:	mov	x19, x0
  406588:	ldr	w0, [x22, #72]
  40658c:	tbz	w0, #9, 406610 <__fxstatat@plt+0x49d0>
  406590:	ldr	x21, [x22, #80]
  406594:	mov	w20, w1
  406598:	cbz	x21, 4065cc <__fxstatat@plt+0x498c>
  40659c:	ldr	x2, [x19, #120]
  4065a0:	add	x1, sp, #0x38
  4065a4:	mov	x0, x21
  4065a8:	str	x2, [sp, #56]
  4065ac:	bl	408e40 <__fxstatat@plt+0x7200>
  4065b0:	cbz	x0, 4065fc <__fxstatat@plt+0x49bc>
  4065b4:	ldr	x20, [x0, #8]
  4065b8:	ldp	x21, x22, [sp, #32]
  4065bc:	mov	x0, x20
  4065c0:	ldp	x19, x20, [sp, #16]
  4065c4:	ldp	x29, x30, [sp], #176
  4065c8:	ret
  4065cc:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  4065d0:	adrp	x3, 406000 <__fxstatat@plt+0x43c0>
  4065d4:	add	x4, x4, #0xad0
  4065d8:	add	x3, x3, #0x320
  4065dc:	adrp	x2, 406000 <__fxstatat@plt+0x43c0>
  4065e0:	mov	x1, #0x0                   	// #0
  4065e4:	add	x2, x2, #0x310
  4065e8:	mov	x0, #0xd                   	// #13
  4065ec:	bl	4090d8 <__fxstatat@plt+0x7498>
  4065f0:	str	x0, [x22, #80]
  4065f4:	mov	x21, x0
  4065f8:	cbnz	x0, 40659c <__fxstatat@plt+0x495c>
  4065fc:	tbnz	w20, #31, 406610 <__fxstatat@plt+0x49d0>
  406600:	mov	w0, w20
  406604:	add	x1, sp, #0x38
  406608:	bl	401970 <fstatfs@plt>
  40660c:	cbz	w0, 406628 <__fxstatat@plt+0x49e8>
  406610:	mov	x20, #0x0                   	// #0
  406614:	mov	x0, x20
  406618:	ldp	x19, x20, [sp, #16]
  40661c:	ldp	x21, x22, [sp, #32]
  406620:	ldp	x29, x30, [sp], #176
  406624:	ret
  406628:	ldr	x20, [sp, #56]
  40662c:	cbz	x21, 406614 <__fxstatat@plt+0x49d4>
  406630:	mov	x0, #0x10                  	// #16
  406634:	bl	401910 <malloc@plt>
  406638:	mov	x22, x0
  40663c:	cbz	x0, 406614 <__fxstatat@plt+0x49d4>
  406640:	ldr	x2, [x19, #120]
  406644:	stp	x2, x20, [x22]
  406648:	mov	x0, x21
  40664c:	mov	x1, x22
  406650:	bl	409630 <__fxstatat@plt+0x79f0>
  406654:	cbz	x0, 406668 <__fxstatat@plt+0x4a28>
  406658:	cmp	x22, x0
  40665c:	b.ne	406678 <__fxstatat@plt+0x4a38>  // b.any
  406660:	ldr	x20, [sp, #56]
  406664:	b	406614 <__fxstatat@plt+0x49d4>
  406668:	mov	x0, x22
  40666c:	bl	401ad0 <free@plt>
  406670:	ldr	x20, [sp, #56]
  406674:	b	406614 <__fxstatat@plt+0x49d4>
  406678:	bl	401a30 <abort@plt>
  40667c:	nop
  406680:	stp	x29, x30, [sp, #-16]!
  406684:	mov	x29, sp
  406688:	bl	406570 <__fxstatat@plt+0x4930>
  40668c:	mov	x1, x0
  406690:	mov	x0, #0x4973                	// #18803
  406694:	movk	x0, #0x5265, lsl #16
  406698:	cmp	x1, x0
  40669c:	b.eq	406718 <__fxstatat@plt+0x4ad8>  // b.none
  4066a0:	b.le	4066e4 <__fxstatat@plt+0x4aa4>
  4066a4:	mov	x2, #0x5342                	// #21314
  4066a8:	mov	w0, #0x2                   	// #2
  4066ac:	movk	x2, #0x5846, lsl #16
  4066b0:	cmp	x1, x2
  4066b4:	b.eq	4066dc <__fxstatat@plt+0x4a9c>  // b.none
  4066b8:	mov	x2, #0x4d42                	// #19778
  4066bc:	mov	w0, #0x0                   	// #0
  4066c0:	movk	x2, #0xff53, lsl #16
  4066c4:	cmp	x1, x2
  4066c8:	b.eq	4066dc <__fxstatat@plt+0x4a9c>  // b.none
  4066cc:	mov	x0, #0x414f                	// #16719
  4066d0:	movk	x0, #0x5346, lsl #16
  4066d4:	cmp	x1, x0
  4066d8:	cset	w0, ne  // ne = any
  4066dc:	ldp	x29, x30, [sp], #16
  4066e0:	ret
  4066e4:	mov	x0, #0x6969                	// #26985
  4066e8:	cmp	x1, x0
  4066ec:	b.eq	406710 <__fxstatat@plt+0x4ad0>  // b.none
  4066f0:	mov	x2, #0x9fa0                	// #40864
  4066f4:	mov	w0, #0x0                   	// #0
  4066f8:	cmp	x1, x2
  4066fc:	b.eq	4066dc <__fxstatat@plt+0x4a9c>  // b.none
  406700:	cmp	x1, #0x0
  406704:	cset	w0, ne  // ne = any
  406708:	ldp	x29, x30, [sp], #16
  40670c:	ret
  406710:	mov	w0, #0x0                   	// #0
  406714:	b	4066dc <__fxstatat@plt+0x4a9c>
  406718:	mov	w0, #0x2                   	// #2
  40671c:	b	4066dc <__fxstatat@plt+0x4a9c>
  406720:	stp	x29, x30, [sp, #-32]!
  406724:	mov	x29, sp
  406728:	stp	x19, x20, [sp, #16]
  40672c:	mov	x19, x0
  406730:	mov	w20, w1
  406734:	mov	w0, #0xffffff9c            	// #-100
  406738:	ldr	w1, [x19, #44]
  40673c:	cmp	w1, w20
  406740:	ccmp	w1, w0, #0x4, eq  // eq = none
  406744:	b.ne	40679c <__fxstatat@plt+0x4b5c>  // b.any
  406748:	and	w2, w2, #0xff
  40674c:	cbnz	w2, 406770 <__fxstatat@plt+0x4b30>
  406750:	ldr	w0, [x19, #72]
  406754:	tst	x0, #0x4
  406758:	ccmp	w1, #0x0, #0x1, eq  // eq = none
  40675c:	b.ge	406790 <__fxstatat@plt+0x4b50>  // b.tcont
  406760:	str	w20, [x19, #44]
  406764:	ldp	x19, x20, [sp, #16]
  406768:	ldp	x29, x30, [sp], #32
  40676c:	ret
  406770:	add	x0, x19, #0x60
  406774:	bl	4097a0 <__fxstatat@plt+0x7b60>
  406778:	tbnz	w0, #31, 406760 <__fxstatat@plt+0x4b20>
  40677c:	bl	4019f0 <close@plt>
  406780:	str	w20, [x19, #44]
  406784:	ldp	x19, x20, [sp, #16]
  406788:	ldp	x29, x30, [sp], #32
  40678c:	ret
  406790:	mov	w0, w1
  406794:	bl	4019f0 <close@plt>
  406798:	b	406780 <__fxstatat@plt+0x4b40>
  40679c:	bl	401a30 <abort@plt>
  4067a0:	stp	x29, x30, [sp, #-32]!
  4067a4:	mov	x29, sp
  4067a8:	ldr	w1, [x0, #72]
  4067ac:	stp	x19, x20, [sp, #16]
  4067b0:	mov	x19, x0
  4067b4:	mov	w20, #0x0                   	// #0
  4067b8:	tbnz	w1, #2, 4067d0 <__fxstatat@plt+0x4b90>
  4067bc:	tbz	w1, #9, 4067e8 <__fxstatat@plt+0x4ba8>
  4067c0:	and	w20, w1, #0x4
  4067c4:	mov	w2, #0x1                   	// #1
  4067c8:	mov	w1, #0xffffff9c            	// #-100
  4067cc:	bl	406720 <__fxstatat@plt+0x4ae0>
  4067d0:	add	x0, x19, #0x60
  4067d4:	bl	406528 <__fxstatat@plt+0x48e8>
  4067d8:	mov	w0, w20
  4067dc:	ldp	x19, x20, [sp, #16]
  4067e0:	ldp	x29, x30, [sp], #32
  4067e4:	ret
  4067e8:	ldr	w0, [x0, #40]
  4067ec:	bl	401860 <fchdir@plt>
  4067f0:	cmp	w0, #0x0
  4067f4:	cset	w20, ne  // ne = any
  4067f8:	add	x0, x19, #0x60
  4067fc:	bl	406528 <__fxstatat@plt+0x48e8>
  406800:	mov	w0, w20
  406804:	ldp	x19, x20, [sp, #16]
  406808:	ldp	x29, x30, [sp], #32
  40680c:	ret
  406810:	stp	x29, x30, [sp, #-48]!
  406814:	and	w3, w3, #0xff
  406818:	mov	x29, sp
  40681c:	ldr	x5, [x2, #88]
  406820:	stp	x19, x20, [sp, #16]
  406824:	ldr	w4, [x1]
  406828:	str	x21, [sp, #32]
  40682c:	mov	x19, x2
  406830:	mov	x21, x1
  406834:	add	x20, x2, #0x78
  406838:	ldr	x1, [x2, #48]
  40683c:	cbnz	x5, 406894 <__fxstatat@plt+0x4c54>
  406840:	tbz	w4, #0, 406894 <__fxstatat@plt+0x4c54>
  406844:	mov	x2, x20
  406848:	mov	w0, #0x0                   	// #0
  40684c:	bl	401c00 <__xstat@plt>
  406850:	cbz	w0, 4068bc <__fxstatat@plt+0x4c7c>
  406854:	bl	401bf0 <__errno_location@plt>
  406858:	mov	x21, x0
  40685c:	ldr	w0, [x0]
  406860:	cmp	w0, #0x2
  406864:	b.ne	4068fc <__fxstatat@plt+0x4cbc>  // b.any
  406868:	ldr	x1, [x19, #48]
  40686c:	mov	x2, x20
  406870:	mov	w0, #0x0                   	// #0
  406874:	bl	401b70 <__lxstat@plt>
  406878:	cbnz	w0, 4069a0 <__fxstatat@plt+0x4d60>
  40687c:	str	wzr, [x21]
  406880:	mov	w0, #0xd                   	// #13
  406884:	ldp	x19, x20, [sp, #16]
  406888:	ldr	x21, [sp, #32]
  40688c:	ldp	x29, x30, [sp], #48
  406890:	ret
  406894:	tst	x4, #0x2
  406898:	ccmp	w3, #0x0, #0x0, eq  // eq = none
  40689c:	b.ne	406844 <__fxstatat@plt+0x4c04>  // b.any
  4068a0:	mov	x2, x1
  4068a4:	mov	x3, x20
  4068a8:	mov	w1, w0
  4068ac:	mov	w4, #0x100                 	// #256
  4068b0:	mov	w0, #0x0                   	// #0
  4068b4:	bl	401c40 <__fxstatat@plt>
  4068b8:	cbnz	w0, 4068f4 <__fxstatat@plt+0x4cb4>
  4068bc:	ldr	w0, [x20, #16]
  4068c0:	and	w0, w0, #0xf000
  4068c4:	cmp	w0, #0x4, lsl #12
  4068c8:	b.eq	406934 <__fxstatat@plt+0x4cf4>  // b.none
  4068cc:	cmp	w0, #0xa, lsl #12
  4068d0:	b.eq	4069b0 <__fxstatat@plt+0x4d70>  // b.none
  4068d4:	cmp	w0, #0x8, lsl #12
  4068d8:	mov	w1, #0x8                   	// #8
  4068dc:	mov	w0, #0x3                   	// #3
  4068e0:	csel	w0, w0, w1, ne  // ne = any
  4068e4:	ldp	x19, x20, [sp, #16]
  4068e8:	ldr	x21, [sp, #32]
  4068ec:	ldp	x29, x30, [sp], #48
  4068f0:	ret
  4068f4:	bl	401bf0 <__errno_location@plt>
  4068f8:	ldr	w0, [x0]
  4068fc:	str	w0, [x19, #64]
  406900:	mov	w0, #0xa                   	// #10
  406904:	stp	xzr, xzr, [x19, #120]
  406908:	stp	xzr, xzr, [x20, #16]
  40690c:	stp	xzr, xzr, [x20, #32]
  406910:	stp	xzr, xzr, [x20, #48]
  406914:	stp	xzr, xzr, [x20, #64]
  406918:	stp	xzr, xzr, [x20, #80]
  40691c:	stp	xzr, xzr, [x20, #96]
  406920:	stp	xzr, xzr, [x20, #112]
  406924:	ldp	x19, x20, [sp, #16]
  406928:	ldr	x21, [sp, #32]
  40692c:	ldp	x29, x30, [sp], #48
  406930:	ret
  406934:	ldr	w1, [x20, #20]
  406938:	cmp	w1, #0x1
  40693c:	b.ls	4069a8 <__fxstatat@plt+0x4d68>  // b.plast
  406940:	ldr	x0, [x19, #88]
  406944:	cmp	x0, #0x0
  406948:	b.le	4069a8 <__fxstatat@plt+0x4d68>
  40694c:	ldr	w2, [x21]
  406950:	sub	w0, w1, #0x2
  406954:	tst	x2, #0x20
  406958:	csel	w1, w0, w1, eq  // eq = none
  40695c:	ldrb	w2, [x19, #248]
  406960:	mov	w0, #0x1                   	// #1
  406964:	str	w1, [x19, #104]
  406968:	cmp	w2, #0x2e
  40696c:	b.ne	4068e4 <__fxstatat@plt+0x4ca4>  // b.any
  406970:	ldrb	w1, [x19, #249]
  406974:	cbz	w1, 40698c <__fxstatat@plt+0x4d4c>
  406978:	ldr	w1, [x19, #248]
  40697c:	mov	w2, #0x2e00                	// #11776
  406980:	and	w1, w1, #0xffff00
  406984:	cmp	w1, w2
  406988:	b.ne	4068e4 <__fxstatat@plt+0x4ca4>  // b.any
  40698c:	ldr	x1, [x19, #88]
  406990:	mov	w0, #0x5                   	// #5
  406994:	cmp	x1, #0x0
  406998:	csinc	w0, w0, wzr, ne  // ne = any
  40699c:	b	4068e4 <__fxstatat@plt+0x4ca4>
  4069a0:	ldr	w0, [x21]
  4069a4:	b	4068fc <__fxstatat@plt+0x4cbc>
  4069a8:	mov	w1, #0xffffffff            	// #-1
  4069ac:	b	40695c <__fxstatat@plt+0x4d1c>
  4069b0:	mov	w0, #0xc                   	// #12
  4069b4:	b	4068e4 <__fxstatat@plt+0x4ca4>
  4069b8:	stp	x29, x30, [sp, #-32]!
  4069bc:	mov	x4, x1
  4069c0:	mov	x29, sp
  4069c4:	ldr	x5, [x1]
  4069c8:	str	x19, [sp, #16]
  4069cc:	mov	x19, x0
  4069d0:	add	x3, x5, #0x100
  4069d4:	add	x1, x3, x2
  4069d8:	cmp	x5, x1
  4069dc:	ldr	x0, [x0]
  4069e0:	b.hi	406a08 <__fxstatat@plt+0x4dc8>  // b.pmore
  4069e4:	str	x1, [x4]
  4069e8:	bl	4019c0 <realloc@plt>
  4069ec:	mov	x1, x0
  4069f0:	cbz	x0, 406a30 <__fxstatat@plt+0x4df0>
  4069f4:	mov	w0, #0x1                   	// #1
  4069f8:	str	x1, [x19]
  4069fc:	ldr	x19, [sp, #16]
  406a00:	ldp	x29, x30, [sp], #32
  406a04:	ret
  406a08:	bl	401ad0 <free@plt>
  406a0c:	str	xzr, [x19]
  406a10:	bl	401bf0 <__errno_location@plt>
  406a14:	mov	x1, x0
  406a18:	mov	w2, #0x24                  	// #36
  406a1c:	mov	w0, #0x0                   	// #0
  406a20:	ldr	x19, [sp, #16]
  406a24:	str	w2, [x1]
  406a28:	ldp	x29, x30, [sp], #32
  406a2c:	ret
  406a30:	ldr	x0, [x19]
  406a34:	bl	401ad0 <free@plt>
  406a38:	str	xzr, [x19]
  406a3c:	mov	w0, #0x0                   	// #0
  406a40:	b	4069fc <__fxstatat@plt+0x4dbc>
  406a44:	nop
  406a48:	stp	x29, x30, [sp, #-32]!
  406a4c:	mov	x29, sp
  406a50:	str	x19, [sp, #16]
  406a54:	mov	x19, x1
  406a58:	mov	w1, #0x102                 	// #258
  406a5c:	tst	w0, w1
  406a60:	b.eq	406aa0 <__fxstatat@plt+0x4e60>  // b.none
  406a64:	adrp	x4, 401000 <mbrtowc@plt-0x7e0>
  406a68:	adrp	x3, 406000 <__fxstatat@plt+0x43c0>
  406a6c:	add	x4, x4, #0xad0
  406a70:	add	x3, x3, #0x2d0
  406a74:	adrp	x2, 406000 <__fxstatat@plt+0x43c0>
  406a78:	mov	x1, #0x0                   	// #0
  406a7c:	add	x2, x2, #0x300
  406a80:	mov	x0, #0x1f                  	// #31
  406a84:	bl	4090d8 <__fxstatat@plt+0x7498>
  406a88:	cmp	x0, #0x0
  406a8c:	str	x0, [x19]
  406a90:	cset	w0, ne  // ne = any
  406a94:	ldr	x19, [sp, #16]
  406a98:	ldp	x29, x30, [sp], #32
  406a9c:	ret
  406aa0:	mov	x0, #0x20                  	// #32
  406aa4:	bl	401910 <malloc@plt>
  406aa8:	str	x0, [x19]
  406aac:	cbz	x0, 406ac4 <__fxstatat@plt+0x4e84>
  406ab0:	bl	408688 <__fxstatat@plt+0x6a48>
  406ab4:	mov	w0, #0x1                   	// #1
  406ab8:	ldr	x19, [sp, #16]
  406abc:	ldp	x29, x30, [sp], #32
  406ac0:	ret
  406ac4:	mov	w0, #0x0                   	// #0
  406ac8:	b	406a94 <__fxstatat@plt+0x4e54>
  406acc:	nop
  406ad0:	lsl	w3, w1, #11
  406ad4:	mov	x4, x2
  406ad8:	and	w3, w3, #0x8000
  406adc:	mov	w2, #0x4900                	// #18688
  406ae0:	movk	w2, #0x8, lsl #16
  406ae4:	orr	w2, w3, w2
  406ae8:	tbz	w1, #9, 406af4 <__fxstatat@plt+0x4eb4>
  406aec:	mov	x1, x4
  406af0:	b	409878 <__fxstatat@plt+0x7c38>
  406af4:	mov	w1, w2
  406af8:	mov	x0, x4
  406afc:	b	408750 <__fxstatat@plt+0x6b10>
  406b00:	stp	x29, x30, [sp, #-208]!
  406b04:	mov	x29, sp
  406b08:	stp	x19, x20, [sp, #16]
  406b0c:	mov	w20, w2
  406b10:	mov	x19, x3
  406b14:	stp	x21, x22, [sp, #32]
  406b18:	mov	x21, x0
  406b1c:	ldr	w22, [x0, #72]
  406b20:	stp	x23, x24, [sp, #48]
  406b24:	mov	x23, x1
  406b28:	and	w0, w22, #0x4
  406b2c:	str	x25, [sp, #64]
  406b30:	cbz	x3, 406b40 <__fxstatat@plt+0x4f00>
  406b34:	ldrb	w1, [x3]
  406b38:	cmp	w1, #0x2e
  406b3c:	b.eq	406bb0 <__fxstatat@plt+0x4f70>  // b.none
  406b40:	cbnz	w0, 406c74 <__fxstatat@plt+0x5034>
  406b44:	mov	w25, #0x0                   	// #0
  406b48:	tbnz	w20, #31, 406be4 <__fxstatat@plt+0x4fa4>
  406b4c:	mov	w24, w20
  406b50:	mov	w25, #0x0                   	// #0
  406b54:	tbnz	w22, #1, 406c08 <__fxstatat@plt+0x4fc8>
  406b58:	cbz	x19, 406b68 <__fxstatat@plt+0x4f28>
  406b5c:	ldrb	w1, [x19]
  406b60:	cmp	w1, #0x2e
  406b64:	b.eq	406cb8 <__fxstatat@plt+0x5078>  // b.none
  406b68:	tbnz	w22, #9, 406c44 <__fxstatat@plt+0x5004>
  406b6c:	mov	w0, w24
  406b70:	bl	401860 <fchdir@plt>
  406b74:	mov	w19, w0
  406b78:	tbz	w20, #31, 406c84 <__fxstatat@plt+0x5044>
  406b7c:	bl	401bf0 <__errno_location@plt>
  406b80:	mov	x20, x0
  406b84:	mov	w0, w24
  406b88:	ldr	w21, [x20]
  406b8c:	bl	4019f0 <close@plt>
  406b90:	str	w21, [x20]
  406b94:	mov	w0, w19
  406b98:	ldp	x19, x20, [sp, #16]
  406b9c:	ldp	x21, x22, [sp, #32]
  406ba0:	ldp	x23, x24, [sp, #48]
  406ba4:	ldr	x25, [sp, #64]
  406ba8:	ldp	x29, x30, [sp], #208
  406bac:	ret
  406bb0:	ldrb	w2, [x3, #1]
  406bb4:	cmp	w2, #0x2e
  406bb8:	b.ne	406b40 <__fxstatat@plt+0x4f00>  // b.any
  406bbc:	ldrb	w2, [x3, #2]
  406bc0:	cbnz	w2, 406b40 <__fxstatat@plt+0x4f00>
  406bc4:	cbnz	w0, 406c74 <__fxstatat@plt+0x5034>
  406bc8:	tbz	w20, #31, 406d1c <__fxstatat@plt+0x50dc>
  406bcc:	tbz	w22, #9, 406cd0 <__fxstatat@plt+0x5090>
  406bd0:	add	x24, x21, #0x60
  406bd4:	mov	x0, x24
  406bd8:	bl	409798 <__fxstatat@plt+0x7b58>
  406bdc:	ands	w25, w0, #0xff
  406be0:	b.eq	406ce4 <__fxstatat@plt+0x50a4>  // b.none
  406be4:	ldr	w0, [x21, #44]
  406be8:	mov	w1, w22
  406bec:	mov	x2, x19
  406bf0:	bl	406ad0 <__fxstatat@plt+0x4e90>
  406bf4:	mov	w24, w0
  406bf8:	tbnz	w0, #31, 406d14 <__fxstatat@plt+0x50d4>
  406bfc:	ldr	w22, [x21, #72]
  406c00:	tbz	w22, #1, 406b58 <__fxstatat@plt+0x4f18>
  406c04:	nop
  406c08:	add	x2, sp, #0x50
  406c0c:	mov	w1, w24
  406c10:	mov	w0, #0x0                   	// #0
  406c14:	bl	401b80 <__fxstat@plt>
  406c18:	cbnz	w0, 406cac <__fxstatat@plt+0x506c>
  406c1c:	ldr	x0, [sp, #80]
  406c20:	ldr	x1, [x23, #120]
  406c24:	cmp	x1, x0
  406c28:	b.ne	406ca0 <__fxstatat@plt+0x5060>  // b.any
  406c2c:	ldr	x0, [sp, #88]
  406c30:	ldr	x1, [x23, #128]
  406c34:	cmp	x1, x0
  406c38:	b.ne	406ca0 <__fxstatat@plt+0x5060>  // b.any
  406c3c:	ldr	w22, [x21, #72]
  406c40:	tbz	w22, #9, 406b6c <__fxstatat@plt+0x4f2c>
  406c44:	eor	w2, w25, #0x1
  406c48:	mov	w1, w24
  406c4c:	mov	x0, x21
  406c50:	mov	w19, #0x0                   	// #0
  406c54:	bl	406720 <__fxstatat@plt+0x4ae0>
  406c58:	mov	w0, w19
  406c5c:	ldp	x19, x20, [sp, #16]
  406c60:	ldp	x21, x22, [sp, #32]
  406c64:	ldp	x23, x24, [sp, #48]
  406c68:	ldr	x25, [sp, #64]
  406c6c:	ldp	x29, x30, [sp], #208
  406c70:	ret
  406c74:	tst	x22, #0x200
  406c78:	mov	w19, #0x0                   	// #0
  406c7c:	ccmp	w20, #0x0, #0x1, ne  // ne = any
  406c80:	b.ge	406cd8 <__fxstatat@plt+0x5098>  // b.tcont
  406c84:	mov	w0, w19
  406c88:	ldp	x19, x20, [sp, #16]
  406c8c:	ldp	x21, x22, [sp, #32]
  406c90:	ldp	x23, x24, [sp, #48]
  406c94:	ldr	x25, [sp, #64]
  406c98:	ldp	x29, x30, [sp], #208
  406c9c:	ret
  406ca0:	bl	401bf0 <__errno_location@plt>
  406ca4:	mov	w1, #0x2                   	// #2
  406ca8:	str	w1, [x0]
  406cac:	mov	w19, #0xffffffff            	// #-1
  406cb0:	tbz	w20, #31, 406c84 <__fxstatat@plt+0x5044>
  406cb4:	b	406b7c <__fxstatat@plt+0x4f3c>
  406cb8:	ldrb	w0, [x19, #1]
  406cbc:	cmp	w0, #0x2e
  406cc0:	b.ne	406b68 <__fxstatat@plt+0x4f28>  // b.any
  406cc4:	ldrb	w0, [x19, #2]
  406cc8:	cbz	w0, 406c08 <__fxstatat@plt+0x4fc8>
  406ccc:	b	406b68 <__fxstatat@plt+0x4f28>
  406cd0:	mov	w25, #0x1                   	// #1
  406cd4:	b	406be4 <__fxstatat@plt+0x4fa4>
  406cd8:	mov	w0, w20
  406cdc:	bl	4019f0 <close@plt>
  406ce0:	b	406c84 <__fxstatat@plt+0x5044>
  406ce4:	mov	x0, x24
  406ce8:	bl	4097e8 <__fxstatat@plt+0x7ba8>
  406cec:	mov	w24, w0
  406cf0:	tbnz	w0, #31, 406d08 <__fxstatat@plt+0x50c8>
  406cf4:	ldr	w22, [x21, #72]
  406cf8:	mov	w20, w0
  406cfc:	mov	w25, #0x1                   	// #1
  406d00:	tbz	w22, #1, 406b68 <__fxstatat@plt+0x4f28>
  406d04:	b	406c08 <__fxstatat@plt+0x4fc8>
  406d08:	ldr	w22, [x21, #72]
  406d0c:	mov	w25, #0x1                   	// #1
  406d10:	b	406be4 <__fxstatat@plt+0x4fa4>
  406d14:	mov	w19, #0xffffffff            	// #-1
  406d18:	b	406c84 <__fxstatat@plt+0x5044>
  406d1c:	mov	w24, w20
  406d20:	mov	w25, #0x1                   	// #1
  406d24:	tbz	w22, #1, 406b60 <__fxstatat@plt+0x4f20>
  406d28:	b	406c08 <__fxstatat@plt+0x4fc8>
  406d2c:	nop
  406d30:	stp	x29, x30, [sp, #-48]!
  406d34:	mov	x29, sp
  406d38:	stp	x19, x20, [sp, #16]
  406d3c:	mov	x19, x2
  406d40:	str	x21, [sp, #32]
  406d44:	mov	x21, x1
  406d48:	mov	w1, #0x102                 	// #258
  406d4c:	tst	w0, w1
  406d50:	b.eq	406dc0 <__fxstatat@plt+0x5180>  // b.none
  406d54:	mov	x0, #0x18                  	// #24
  406d58:	bl	401910 <malloc@plt>
  406d5c:	mov	x20, x0
  406d60:	cbz	x0, 406e04 <__fxstatat@plt+0x51c4>
  406d64:	ldr	x2, [x19, #120]
  406d68:	mov	x1, x0
  406d6c:	str	x2, [x20]
  406d70:	ldr	x0, [x21]
  406d74:	str	x19, [x20, #16]
  406d78:	ldr	x2, [x19, #128]
  406d7c:	str	x2, [x20, #8]
  406d80:	bl	409630 <__fxstatat@plt+0x79f0>
  406d84:	mov	x21, x0
  406d88:	cmp	x20, x0
  406d8c:	b.eq	406df0 <__fxstatat@plt+0x51b0>  // b.none
  406d90:	mov	x0, x20
  406d94:	bl	401ad0 <free@plt>
  406d98:	cbz	x21, 406e04 <__fxstatat@plt+0x51c4>
  406d9c:	ldr	x2, [x21, #16]
  406da0:	mov	w1, #0x2                   	// #2
  406da4:	mov	w0, #0x1                   	// #1
  406da8:	str	x2, [x19]
  406dac:	strh	w1, [x19, #108]
  406db0:	ldp	x19, x20, [sp, #16]
  406db4:	ldr	x21, [sp, #32]
  406db8:	ldp	x29, x30, [sp], #48
  406dbc:	ret
  406dc0:	ldr	x0, [x21]
  406dc4:	add	x1, x2, #0x78
  406dc8:	bl	4086a0 <__fxstatat@plt+0x6a60>
  406dcc:	ands	w0, w0, #0xff
  406dd0:	b.eq	406df0 <__fxstatat@plt+0x51b0>  // b.none
  406dd4:	mov	w1, #0x2                   	// #2
  406dd8:	str	x19, [x19]
  406ddc:	strh	w1, [x19, #108]
  406de0:	ldp	x19, x20, [sp, #16]
  406de4:	ldr	x21, [sp, #32]
  406de8:	ldp	x29, x30, [sp], #48
  406dec:	ret
  406df0:	mov	w0, #0x1                   	// #1
  406df4:	ldp	x19, x20, [sp, #16]
  406df8:	ldr	x21, [sp, #32]
  406dfc:	ldp	x29, x30, [sp], #48
  406e00:	ret
  406e04:	mov	w0, #0x0                   	// #0
  406e08:	b	406db0 <__fxstatat@plt+0x5170>
  406e0c:	nop
  406e10:	stp	x29, x30, [sp, #-48]!
  406e14:	mov	w3, #0x102                 	// #258
  406e18:	tst	w0, w3
  406e1c:	mov	x29, sp
  406e20:	b.ne	406e58 <__fxstatat@plt+0x5218>  // b.any
  406e24:	ldr	x0, [x2, #8]
  406e28:	cbz	x0, 406e50 <__fxstatat@plt+0x5210>
  406e2c:	ldr	x3, [x0, #88]
  406e30:	tbnz	x3, #63, 406e50 <__fxstatat@plt+0x5210>
  406e34:	ldr	x1, [x1]
  406e38:	ldr	x3, [x1, #16]
  406e3c:	cbz	x3, 406e98 <__fxstatat@plt+0x5258>
  406e40:	ldr	x4, [x1]
  406e44:	ldr	x3, [x2, #128]
  406e48:	cmp	x4, x3
  406e4c:	b.eq	406e7c <__fxstatat@plt+0x523c>  // b.none
  406e50:	ldp	x29, x30, [sp], #48
  406e54:	ret
  406e58:	ldp	x3, x2, [x2, #120]
  406e5c:	stp	x3, x2, [sp, #24]
  406e60:	ldr	x0, [x1]
  406e64:	add	x1, sp, #0x18
  406e68:	bl	409678 <__fxstatat@plt+0x7a38>
  406e6c:	cbz	x0, 406e98 <__fxstatat@plt+0x5258>
  406e70:	bl	401ad0 <free@plt>
  406e74:	ldp	x29, x30, [sp], #48
  406e78:	ret
  406e7c:	ldr	x3, [x1, #8]
  406e80:	ldr	x2, [x2, #120]
  406e84:	cmp	x3, x2
  406e88:	b.ne	406e50 <__fxstatat@plt+0x5210>  // b.any
  406e8c:	ldp	x2, x0, [x0, #120]
  406e90:	stp	x0, x2, [x1]
  406e94:	b	406e50 <__fxstatat@plt+0x5210>
  406e98:	bl	401a30 <abort@plt>
  406e9c:	nop
  406ea0:	stp	x29, x30, [sp, #-192]!
  406ea4:	mov	x29, sp
  406ea8:	stp	x21, x22, [sp, #32]
  406eac:	ldr	x21, [x0]
  406eb0:	stp	x27, x28, [sp, #80]
  406eb4:	mov	x28, x0
  406eb8:	stp	x19, x20, [sp, #16]
  406ebc:	ldr	x0, [x21, #24]
  406ec0:	stp	x23, x24, [sp, #48]
  406ec4:	str	w1, [sp, #156]
  406ec8:	str	x0, [sp, #160]
  406ecc:	cbz	x0, 407220 <__fxstatat@plt+0x55e0>
  406ed0:	bl	401b50 <dirfd@plt>
  406ed4:	str	w0, [sp, #188]
  406ed8:	tbnz	w0, #31, 4076a0 <__fxstatat@plt+0x5a60>
  406edc:	ldr	x0, [x28, #64]
  406ee0:	stp	x25, x26, [sp, #64]
  406ee4:	cbz	x0, 407600 <__fxstatat@plt+0x59c0>
  406ee8:	ldr	w0, [x28, #72]
  406eec:	mov	x1, #0xffffffffffffffff    	// #-1
  406ef0:	str	x1, [sp, #128]
  406ef4:	mov	w1, #0x1                   	// #1
  406ef8:	str	w1, [sp, #172]
  406efc:	ldr	x20, [x21, #72]
  406f00:	ldr	x1, [x21, #56]
  406f04:	sub	x2, x20, #0x1
  406f08:	str	x2, [sp, #136]
  406f0c:	ldrb	w1, [x1, x2]
  406f10:	cmp	w1, #0x2f
  406f14:	b.eq	406f20 <__fxstatat@plt+0x52e0>  // b.none
  406f18:	str	x20, [sp, #136]
  406f1c:	add	x20, x20, #0x1
  406f20:	str	xzr, [sp, #120]
  406f24:	tbz	w0, #2, 406f44 <__fxstatat@plt+0x5304>
  406f28:	ldr	x0, [x28, #32]
  406f2c:	mov	w1, #0x2f                  	// #47
  406f30:	ldr	x2, [sp, #136]
  406f34:	add	x26, x0, x2
  406f38:	add	x3, x26, #0x1
  406f3c:	strb	w1, [x0, x2]
  406f40:	str	x3, [sp, #120]
  406f44:	ldr	x0, [x21, #88]
  406f48:	ldr	x27, [x21, #24]
  406f4c:	add	x1, x0, #0x1
  406f50:	ldr	x22, [x28, #48]
  406f54:	str	x1, [sp, #112]
  406f58:	sub	x22, x22, x20
  406f5c:	cbz	x27, 407770 <__fxstatat@plt+0x5b30>
  406f60:	bl	401bf0 <__errno_location@plt>
  406f64:	mov	x24, #0x0                   	// #0
  406f68:	mov	x19, #0x0                   	// #0
  406f6c:	mov	x23, #0x0                   	// #0
  406f70:	str	x0, [sp, #104]
  406f74:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  406f78:	add	x0, x0, #0x9d0
  406f7c:	str	x0, [sp, #144]
  406f80:	str	wzr, [sp, #152]
  406f84:	str	wzr, [sp, #168]
  406f88:	ldr	x0, [sp, #104]
  406f8c:	str	wzr, [x0]
  406f90:	mov	x0, x27
  406f94:	bl	4019b0 <readdir@plt>
  406f98:	mov	x26, x0
  406f9c:	cbz	x0, 4074f0 <__fxstatat@plt+0x58b0>
  406fa0:	ldr	w0, [x28, #72]
  406fa4:	tbnz	w0, #5, 406fb4 <__fxstatat@plt+0x5374>
  406fa8:	ldrb	w0, [x26, #19]
  406fac:	cmp	w0, #0x2e
  406fb0:	b.eq	4071c0 <__fxstatat@plt+0x5580>  // b.none
  406fb4:	add	x25, x26, #0x13
  406fb8:	mov	x0, x25
  406fbc:	bl	401830 <strlen@plt>
  406fc0:	mov	x1, x25
  406fc4:	mov	x25, x0
  406fc8:	mov	x2, x25
  406fcc:	mov	x0, x28
  406fd0:	bl	406460 <__fxstatat@plt+0x4820>
  406fd4:	mov	x27, x0
  406fd8:	cbz	x0, 4073cc <__fxstatat@plt+0x578c>
  406fdc:	cmp	x25, x22
  406fe0:	b.cs	407140 <__fxstatat@plt+0x5500>  // b.hs, b.nlast
  406fe4:	adds	x3, x25, x20
  406fe8:	b.cs	407788 <__fxstatat@plt+0x5b48>  // b.hs, b.nlast
  406fec:	ldr	w0, [x28, #72]
  406ff0:	add	x1, x27, #0xf8
  406ff4:	ldr	x2, [x28]
  406ff8:	str	x2, [x27, #8]
  406ffc:	ldr	x2, [x26]
  407000:	str	x3, [x27, #72]
  407004:	ldr	x3, [sp, #112]
  407008:	str	x3, [x27, #88]
  40700c:	str	x2, [x27, #128]
  407010:	tbnz	w0, #2, 407198 <__fxstatat@plt+0x5558>
  407014:	str	x1, [x27, #48]
  407018:	ldr	x1, [x28, #64]
  40701c:	cbz	x1, 407024 <__fxstatat@plt+0x53e4>
  407020:	tbz	w0, #10, 4071fc <__fxstatat@plt+0x55bc>
  407024:	ldrb	w1, [x26, #18]
  407028:	and	w0, w0, #0x18
  40702c:	cmp	w0, #0x18
  407030:	sub	w0, w1, #0x1
  407034:	b.eq	4071d8 <__fxstatat@plt+0x5598>  // b.none
  407038:	mov	w1, #0xb                   	// #11
  40703c:	strh	w1, [x27, #108]
  407040:	cmp	w0, #0xb
  407044:	b.ls	407118 <__fxstatat@plt+0x54d8>  // b.plast
  407048:	mov	x1, #0x2                   	// #2
  40704c:	str	wzr, [x27, #136]
  407050:	str	x1, [x27, #168]
  407054:	str	xzr, [x27, #16]
  407058:	cbz	x23, 4071b8 <__fxstatat@plt+0x5578>
  40705c:	str	x27, [x24, #16]
  407060:	mov	x0, #0x2710                	// #10000
  407064:	cmp	x19, x0
  407068:	b.eq	40712c <__fxstatat@plt+0x54ec>  // b.none
  40706c:	ldr	x0, [sp, #128]
  407070:	add	x19, x19, #0x1
  407074:	cmp	x19, x0
  407078:	b.cs	407088 <__fxstatat@plt+0x5448>  // b.hs, b.nlast
  40707c:	mov	x24, x27
  407080:	ldr	x27, [x21, #24]
  407084:	cbnz	x27, 406f88 <__fxstatat@plt+0x5348>
  407088:	ldr	w0, [sp, #152]
  40708c:	cbnz	w0, 407534 <__fxstatat@plt+0x58f4>
  407090:	ldr	w0, [x28, #72]
  407094:	tbz	w0, #2, 4070bc <__fxstatat@plt+0x547c>
  407098:	ldr	x0, [x28, #48]
  40709c:	cmp	x19, #0x0
  4070a0:	ccmp	x0, x20, #0x4, ne  // ne = any
  4070a4:	b.ne	4070b4 <__fxstatat@plt+0x5474>  // b.any
  4070a8:	ldr	x0, [sp, #120]
  4070ac:	sub	x0, x0, #0x1
  4070b0:	str	x0, [sp, #120]
  4070b4:	ldr	x0, [sp, #120]
  4070b8:	strb	wzr, [x0]
  4070bc:	ldr	x0, [sp, #160]
  4070c0:	cmp	x0, #0x0
  4070c4:	ldr	w0, [sp, #172]
  4070c8:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  4070cc:	b.eq	407398 <__fxstatat@plt+0x5758>  // b.none
  4070d0:	ldr	w0, [sp, #156]
  4070d4:	cmp	x19, #0x0
  4070d8:	ccmp	w0, #0x1, #0x4, ne  // ne = any
  4070dc:	b.eq	40742c <__fxstatat@plt+0x57ec>  // b.none
  4070e0:	ldr	w0, [sp, #168]
  4070e4:	cbnz	w0, 4075bc <__fxstatat@plt+0x597c>
  4070e8:	ldr	x0, [x28, #64]
  4070ec:	cmp	x0, #0x0
  4070f0:	ccmp	x19, #0x1, #0x4, ne  // ne = any
  4070f4:	b.ne	407434 <__fxstatat@plt+0x57f4>  // b.any
  4070f8:	mov	x0, x23
  4070fc:	ldp	x19, x20, [sp, #16]
  407100:	ldp	x21, x22, [sp, #32]
  407104:	ldp	x23, x24, [sp, #48]
  407108:	ldp	x25, x26, [sp, #64]
  40710c:	ldp	x27, x28, [sp, #80]
  407110:	ldp	x29, x30, [sp], #192
  407114:	ret
  407118:	mov	x1, #0x2                   	// #2
  40711c:	ldr	x2, [sp, #144]
  407120:	ldr	w0, [x2, w0, uxtw #2]
  407124:	str	w0, [x27, #136]
  407128:	b	407050 <__fxstatat@plt+0x5410>
  40712c:	ldr	x0, [x28, #64]
  407130:	cbz	x0, 40731c <__fxstatat@plt+0x56dc>
  407134:	mov	x24, x27
  407138:	mov	x19, #0x2711                	// #10001
  40713c:	b	407080 <__fxstatat@plt+0x5440>
  407140:	ldr	x0, [sp, #136]
  407144:	add	x1, x28, #0x30
  407148:	ldr	x22, [x28, #32]
  40714c:	add	x2, x0, #0x2
  407150:	add	x2, x2, x25
  407154:	add	x0, x28, #0x20
  407158:	bl	4069b8 <__fxstatat@plt+0x4d78>
  40715c:	ands	w0, w0, #0xff
  407160:	b.eq	4073cc <__fxstatat@plt+0x578c>  // b.none
  407164:	ldr	x1, [x28, #32]
  407168:	cmp	x1, x22
  40716c:	b.eq	407218 <__fxstatat@plt+0x55d8>  // b.none
  407170:	ldr	w2, [x28, #72]
  407174:	add	x1, x1, x20
  407178:	tst	x2, #0x4
  40717c:	ldr	x2, [sp, #120]
  407180:	csel	x1, x1, x2, ne  // ne = any
  407184:	str	x1, [sp, #120]
  407188:	ldr	x22, [x28, #48]
  40718c:	str	w0, [sp, #152]
  407190:	sub	x22, x22, x20
  407194:	b	406fe4 <__fxstatat@plt+0x53a4>
  407198:	ldr	x0, [x27, #56]
  40719c:	str	x0, [x27, #48]
  4071a0:	ldr	x0, [sp, #120]
  4071a4:	ldr	x2, [x27, #96]
  4071a8:	add	x2, x2, #0x1
  4071ac:	bl	401800 <memmove@plt>
  4071b0:	ldr	w0, [x28, #72]
  4071b4:	b	407018 <__fxstatat@plt+0x53d8>
  4071b8:	mov	x23, x27
  4071bc:	b	407060 <__fxstatat@plt+0x5420>
  4071c0:	ldrb	w0, [x26, #20]
  4071c4:	cbz	w0, 407080 <__fxstatat@plt+0x5440>
  4071c8:	ldrh	w0, [x26, #20]
  4071cc:	cmp	w0, #0x2e
  4071d0:	b.ne	406fb4 <__fxstatat@plt+0x5374>  // b.any
  4071d4:	b	407080 <__fxstatat@plt+0x5440>
  4071d8:	and	w1, w1, #0xfffffffb
  4071dc:	cbz	w1, 407038 <__fxstatat@plt+0x53f8>
  4071e0:	mov	w1, #0xb                   	// #11
  4071e4:	strh	w1, [x27, #108]
  4071e8:	cmp	w0, #0xb
  4071ec:	mov	x1, #0x1                   	// #1
  4071f0:	b.ls	40711c <__fxstatat@plt+0x54dc>  // b.plast
  4071f4:	str	wzr, [x27, #136]
  4071f8:	b	407050 <__fxstatat@plt+0x5410>
  4071fc:	ldr	w0, [x28, #44]
  407200:	mov	x2, x27
  407204:	add	x1, x28, #0x48
  407208:	mov	w3, #0x0                   	// #0
  40720c:	bl	406810 <__fxstatat@plt+0x4bd0>
  407210:	strh	w0, [x27, #108]
  407214:	b	407054 <__fxstatat@plt+0x5414>
  407218:	ldr	w0, [sp, #152]
  40721c:	b	407188 <__fxstatat@plt+0x5548>
  407220:	ldr	w3, [x28, #72]
  407224:	mov	w1, #0x204                 	// #516
  407228:	mov	w0, #0xffffff9c            	// #-100
  40722c:	and	w1, w3, w1
  407230:	cmp	w1, #0x200
  407234:	b.ne	40723c <__fxstatat@plt+0x55fc>  // b.any
  407238:	ldr	w0, [x28, #44]
  40723c:	and	w2, w3, #0x10
  407240:	ldr	x1, [x21, #48]
  407244:	tbz	w3, #4, 407250 <__fxstatat@plt+0x5610>
  407248:	mov	w2, #0x8000                	// #32768
  40724c:	tbnz	w3, #0, 407468 <__fxstatat@plt+0x5828>
  407250:	add	x3, sp, #0xbc
  407254:	bl	4098c8 <__fxstatat@plt+0x7c88>
  407258:	str	x0, [x21, #24]
  40725c:	mov	x23, x0
  407260:	cbz	x0, 407730 <__fxstatat@plt+0x5af0>
  407264:	ldrh	w0, [x21, #108]
  407268:	cmp	w0, #0xb
  40726c:	b.eq	407628 <__fxstatat@plt+0x59e8>  // b.none
  407270:	ldr	w0, [x28, #72]
  407274:	tbnz	w0, #8, 40747c <__fxstatat@plt+0x583c>
  407278:	stp	x25, x26, [sp, #64]
  40727c:	mov	x0, #0x86a0                	// #34464
  407280:	ldr	x1, [x28, #64]
  407284:	movk	x0, #0x1, lsl #16
  407288:	cmp	x1, #0x0
  40728c:	csinv	x0, x0, xzr, eq  // eq = none
  407290:	str	x0, [sp, #128]
  407294:	ldr	w0, [sp, #156]
  407298:	cmp	w0, #0x2
  40729c:	b.eq	40761c <__fxstatat@plt+0x59dc>  // b.none
  4072a0:	ldr	w3, [x28, #72]
  4072a4:	ldr	w0, [sp, #188]
  4072a8:	and	w3, w3, #0x38
  4072ac:	cmp	w3, #0x18
  4072b0:	b.eq	4074cc <__fxstatat@plt+0x588c>  // b.none
  4072b4:	ldr	w1, [sp, #156]
  4072b8:	mov	w20, #0x1                   	// #1
  4072bc:	cmp	w1, #0x3
  4072c0:	cset	w19, eq  // eq = none
  4072c4:	ldr	w1, [x28, #72]
  4072c8:	tbnz	w1, #9, 40768c <__fxstatat@plt+0x5a4c>
  4072cc:	tbz	w0, #31, 407670 <__fxstatat@plt+0x5a30>
  4072d0:	cmp	w19, #0x0
  4072d4:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4072d8:	b.eq	4072e8 <__fxstatat@plt+0x56a8>  // b.none
  4072dc:	bl	401bf0 <__errno_location@plt>
  4072e0:	ldr	w0, [x0]
  4072e4:	str	w0, [x21, #64]
  4072e8:	ldrh	w1, [x21, #110]
  4072ec:	ldr	x0, [x21, #24]
  4072f0:	orr	w1, w1, #0x1
  4072f4:	strh	w1, [x21, #110]
  4072f8:	bl	4019d0 <closedir@plt>
  4072fc:	ldr	w0, [x28, #72]
  407300:	str	xzr, [x21, #24]
  407304:	tbz	w0, #9, 407310 <__fxstatat@plt+0x56d0>
  407308:	ldr	w1, [sp, #188]
  40730c:	tbz	w1, #31, 4076c0 <__fxstatat@plt+0x5a80>
  407310:	str	xzr, [x21, #24]
  407314:	str	wzr, [sp, #172]
  407318:	b	406efc <__fxstatat@plt+0x52bc>
  40731c:	ldr	w1, [sp, #188]
  407320:	mov	x0, x21
  407324:	bl	406570 <__fxstatat@plt+0x4930>
  407328:	mov	x1, #0x1994                	// #6548
  40732c:	movk	x1, #0x102, lsl #16
  407330:	cmp	x0, x1
  407334:	b.eq	4073bc <__fxstatat@plt+0x577c>  // b.none
  407338:	mov	x1, #0x4d42                	// #19778
  40733c:	movk	x1, #0xff53, lsl #16
  407340:	cmp	x0, x1
  407344:	b.eq	4073bc <__fxstatat@plt+0x577c>  // b.none
  407348:	mov	x1, #0x6969                	// #26985
  40734c:	cmp	x0, x1
  407350:	b.eq	4073bc <__fxstatat@plt+0x577c>  // b.none
  407354:	mov	w0, #0x1                   	// #1
  407358:	str	w0, [sp, #168]
  40735c:	b	407134 <__fxstatat@plt+0x54f4>
  407360:	ldr	x1, [sp, #160]
  407364:	mov	x23, #0x0                   	// #0
  407368:	cmp	x1, #0x0
  40736c:	ldr	w1, [sp, #172]
  407370:	csel	w1, w1, wzr, eq  // eq = none
  407374:	cbz	w1, 40739c <__fxstatat@plt+0x575c>
  407378:	mov	x19, #0x0                   	// #0
  40737c:	str	wzr, [sp, #168]
  407380:	cbnz	x0, 407648 <__fxstatat@plt+0x5a08>
  407384:	mov	x0, x28
  407388:	bl	4067a0 <__fxstatat@plt+0x4b60>
  40738c:	cmp	w0, #0x0
  407390:	cset	w0, ne  // ne = any
  407394:	cbnz	w0, 4076ec <__fxstatat@plt+0x5aac>
  407398:	cbnz	x19, 4070e0 <__fxstatat@plt+0x54a0>
  40739c:	ldr	w0, [sp, #156]
  4073a0:	cmp	w0, #0x3
  4073a4:	b.eq	407754 <__fxstatat@plt+0x5b14>  // b.none
  4073a8:	mov	x0, x23
  4073ac:	mov	x23, #0x0                   	// #0
  4073b0:	bl	4064e0 <__fxstatat@plt+0x48a0>
  4073b4:	ldp	x25, x26, [sp, #64]
  4073b8:	b	407410 <__fxstatat@plt+0x57d0>
  4073bc:	mov	x24, x27
  4073c0:	mov	x19, #0x2711                	// #10001
  4073c4:	str	wzr, [sp, #168]
  4073c8:	b	407080 <__fxstatat@plt+0x5440>
  4073cc:	ldr	x20, [sp, #104]
  4073d0:	mov	x0, x27
  4073d4:	ldr	w19, [x20]
  4073d8:	bl	401ad0 <free@plt>
  4073dc:	mov	x0, x23
  4073e0:	bl	4064e0 <__fxstatat@plt+0x48a0>
  4073e4:	ldr	x0, [x21, #24]
  4073e8:	mov	x23, #0x0                   	// #0
  4073ec:	bl	4019d0 <closedir@plt>
  4073f0:	ldr	w0, [x28, #72]
  4073f4:	mov	w1, #0x7                   	// #7
  4073f8:	ldp	x25, x26, [sp, #64]
  4073fc:	str	xzr, [x21, #24]
  407400:	strh	w1, [x21, #108]
  407404:	orr	w0, w0, #0x2000
  407408:	str	w0, [x28, #72]
  40740c:	str	w19, [x20]
  407410:	mov	x0, x23
  407414:	ldp	x19, x20, [sp, #16]
  407418:	ldp	x21, x22, [sp, #32]
  40741c:	ldp	x23, x24, [sp, #48]
  407420:	ldp	x27, x28, [sp, #80]
  407424:	ldp	x29, x30, [sp], #192
  407428:	ret
  40742c:	ldr	x0, [x21, #88]
  407430:	b	407380 <__fxstatat@plt+0x5740>
  407434:	mov	x2, x19
  407438:	mov	x1, x23
  40743c:	mov	x0, x28
  407440:	bl	406360 <__fxstatat@plt+0x4720>
  407444:	mov	x23, x0
  407448:	mov	x0, x23
  40744c:	ldp	x19, x20, [sp, #16]
  407450:	ldp	x21, x22, [sp, #32]
  407454:	ldp	x23, x24, [sp, #48]
  407458:	ldp	x25, x26, [sp, #64]
  40745c:	ldp	x27, x28, [sp, #80]
  407460:	ldp	x29, x30, [sp], #192
  407464:	ret
  407468:	ldr	x2, [x21, #88]
  40746c:	cmp	x2, #0x0
  407470:	cset	w2, ne  // ne = any
  407474:	lsl	w2, w2, #15
  407478:	b	407250 <__fxstatat@plt+0x5610>
  40747c:	add	x19, x28, #0x58
  407480:	mov	x2, x21
  407484:	mov	x1, x19
  407488:	bl	406e10 <__fxstatat@plt+0x51d0>
  40748c:	ldr	w0, [x28, #44]
  407490:	mov	x2, x21
  407494:	add	x1, x28, #0x48
  407498:	mov	w3, #0x0                   	// #0
  40749c:	bl	406810 <__fxstatat@plt+0x4bd0>
  4074a0:	ldr	w0, [x28, #72]
  4074a4:	mov	x2, x21
  4074a8:	mov	x1, x19
  4074ac:	bl	406d30 <__fxstatat@plt+0x50f0>
  4074b0:	tst	w0, #0xff
  4074b4:	b.ne	407278 <__fxstatat@plt+0x5638>  // b.any
  4074b8:	bl	401bf0 <__errno_location@plt>
  4074bc:	mov	x23, #0x0                   	// #0
  4074c0:	mov	w1, #0xc                   	// #12
  4074c4:	str	w1, [x0]
  4074c8:	b	407410 <__fxstatat@plt+0x57d0>
  4074cc:	ldr	w1, [x21, #140]
  4074d0:	cmp	w1, #0x2
  4074d4:	b.ne	4072b4 <__fxstatat@plt+0x5674>  // b.any
  4074d8:	mov	w1, w0
  4074dc:	mov	x0, x21
  4074e0:	bl	406680 <__fxstatat@plt+0x4a40>
  4074e4:	cbnz	w0, 407714 <__fxstatat@plt+0x5ad4>
  4074e8:	ldr	w0, [sp, #188]
  4074ec:	b	4072b4 <__fxstatat@plt+0x5674>
  4074f0:	ldr	x0, [sp, #104]
  4074f4:	ldr	w0, [x0]
  4074f8:	cbz	w0, 40751c <__fxstatat@plt+0x58dc>
  4074fc:	ldr	x1, [sp, #160]
  407500:	str	w0, [x21, #64]
  407504:	orr	x2, x1, x19
  407508:	mov	w1, #0x4                   	// #4
  40750c:	cmp	x2, #0x0
  407510:	mov	w2, #0x7                   	// #7
  407514:	csel	w1, w1, w2, eq  // eq = none
  407518:	strh	w1, [x21, #108]
  40751c:	ldr	x0, [x21, #24]
  407520:	cbz	x0, 407088 <__fxstatat@plt+0x5448>
  407524:	bl	4019d0 <closedir@plt>
  407528:	str	xzr, [x21, #24]
  40752c:	ldr	w0, [sp, #152]
  407530:	cbz	w0, 407090 <__fxstatat@plt+0x5450>
  407534:	ldr	x0, [x28, #8]
  407538:	ldr	x2, [x28, #32]
  40753c:	cbz	x0, 40756c <__fxstatat@plt+0x592c>
  407540:	ldr	x1, [x0, #48]
  407544:	add	x3, x0, #0xf8
  407548:	cmp	x1, x3
  40754c:	b.eq	407560 <__fxstatat@plt+0x5920>  // b.none
  407550:	ldr	x3, [x0, #56]
  407554:	sub	x1, x1, x3
  407558:	add	x1, x2, x1
  40755c:	str	x1, [x0, #48]
  407560:	str	x2, [x0, #56]
  407564:	ldr	x0, [x0, #16]
  407568:	cbnz	x0, 407540 <__fxstatat@plt+0x5900>
  40756c:	ldr	x1, [x23, #88]
  407570:	mov	x0, x23
  407574:	tbz	x1, #63, 407588 <__fxstatat@plt+0x5948>
  407578:	b	407090 <__fxstatat@plt+0x5450>
  40757c:	mov	x0, x1
  407580:	ldr	x1, [x0, #88]
  407584:	tbnz	x1, #63, 407090 <__fxstatat@plt+0x5450>
  407588:	ldr	x1, [x0, #48]
  40758c:	add	x3, x0, #0xf8
  407590:	cmp	x1, x3
  407594:	b.eq	4075a8 <__fxstatat@plt+0x5968>  // b.none
  407598:	ldr	x3, [x0, #56]
  40759c:	sub	x1, x1, x3
  4075a0:	add	x1, x2, x1
  4075a4:	str	x1, [x0, #48]
  4075a8:	ldr	x1, [x0, #16]
  4075ac:	str	x2, [x0, #56]
  4075b0:	cbnz	x1, 40757c <__fxstatat@plt+0x593c>
  4075b4:	ldr	x0, [x0, #8]
  4075b8:	b	407580 <__fxstatat@plt+0x5940>
  4075bc:	adrp	x0, 406000 <__fxstatat@plt+0x43c0>
  4075c0:	add	x0, x0, #0x338
  4075c4:	str	x0, [x28, #64]
  4075c8:	mov	x2, x19
  4075cc:	mov	x1, x23
  4075d0:	mov	x0, x28
  4075d4:	bl	406360 <__fxstatat@plt+0x4720>
  4075d8:	mov	x23, x0
  4075dc:	ldp	x25, x26, [sp, #64]
  4075e0:	str	xzr, [x28, #64]
  4075e4:	mov	x0, x23
  4075e8:	ldp	x19, x20, [sp, #16]
  4075ec:	ldp	x21, x22, [sp, #32]
  4075f0:	ldp	x23, x24, [sp, #48]
  4075f4:	ldp	x27, x28, [sp, #80]
  4075f8:	ldp	x29, x30, [sp], #192
  4075fc:	ret
  407600:	mov	x0, #0x86a0                	// #34464
  407604:	movk	x0, #0x1, lsl #16
  407608:	str	x0, [sp, #128]
  40760c:	mov	w0, #0x1                   	// #1
  407610:	str	w0, [sp, #172]
  407614:	ldr	w0, [x28, #72]
  407618:	b	406efc <__fxstatat@plt+0x52bc>
  40761c:	ldr	w0, [x28, #72]
  407620:	str	wzr, [sp, #172]
  407624:	b	406efc <__fxstatat@plt+0x52bc>
  407628:	ldr	w0, [x28, #44]
  40762c:	mov	x2, x21
  407630:	add	x1, x28, #0x48
  407634:	mov	w3, #0x0                   	// #0
  407638:	stp	x25, x26, [sp, #64]
  40763c:	bl	406810 <__fxstatat@plt+0x4bd0>
  407640:	strh	w0, [x21, #108]
  407644:	b	40727c <__fxstatat@plt+0x563c>
  407648:	ldr	x1, [x21, #8]
  40764c:	mov	x0, x28
  407650:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  407654:	mov	w2, #0xffffffff            	// #-1
  407658:	add	x3, x3, #0x9c0
  40765c:	bl	406b00 <__fxstatat@plt+0x4ec0>
  407660:	cmp	w0, #0x0
  407664:	cset	w0, ne  // ne = any
  407668:	cbz	w0, 407398 <__fxstatat@plt+0x5758>
  40766c:	b	4076ec <__fxstatat@plt+0x5aac>
  407670:	mov	w2, w0
  407674:	mov	x1, x21
  407678:	mov	x0, x28
  40767c:	mov	x3, #0x0                   	// #0
  407680:	bl	406b00 <__fxstatat@plt+0x4ec0>
  407684:	cbnz	w0, 4072d0 <__fxstatat@plt+0x5690>
  407688:	b	40760c <__fxstatat@plt+0x59cc>
  40768c:	mov	w2, #0x3                   	// #3
  407690:	mov	w1, #0x406                 	// #1030
  407694:	bl	409a30 <__fxstatat@plt+0x7df0>
  407698:	str	w0, [sp, #188]
  40769c:	b	4072cc <__fxstatat@plt+0x568c>
  4076a0:	ldr	x0, [x21, #24]
  4076a4:	bl	4019d0 <closedir@plt>
  4076a8:	str	xzr, [x21, #24]
  4076ac:	ldr	w0, [sp, #156]
  4076b0:	cmp	w0, #0x3
  4076b4:	b.eq	4076d0 <__fxstatat@plt+0x5a90>  // b.none
  4076b8:	mov	x23, #0x0                   	// #0
  4076bc:	b	407410 <__fxstatat@plt+0x57d0>
  4076c0:	mov	w0, w1
  4076c4:	bl	4019f0 <close@plt>
  4076c8:	ldr	w0, [x28, #72]
  4076cc:	b	407310 <__fxstatat@plt+0x56d0>
  4076d0:	mov	w0, #0x4                   	// #4
  4076d4:	strh	w0, [x21, #108]
  4076d8:	mov	x23, #0x0                   	// #0
  4076dc:	bl	401bf0 <__errno_location@plt>
  4076e0:	ldr	w0, [x0]
  4076e4:	str	w0, [x21, #64]
  4076e8:	b	407410 <__fxstatat@plt+0x57d0>
  4076ec:	ldr	w1, [x28, #72]
  4076f0:	mov	w0, #0x7                   	// #7
  4076f4:	strh	w0, [x21, #108]
  4076f8:	mov	x0, x23
  4076fc:	orr	w1, w1, #0x2000
  407700:	str	w1, [x28, #72]
  407704:	mov	x23, #0x0                   	// #0
  407708:	bl	4064e0 <__fxstatat@plt+0x48a0>
  40770c:	ldp	x25, x26, [sp, #64]
  407710:	b	407410 <__fxstatat@plt+0x57d0>
  407714:	ldr	w0, [sp, #156]
  407718:	cmp	w0, #0x3
  40771c:	b.ne	40761c <__fxstatat@plt+0x59dc>  // b.any
  407720:	ldr	w0, [sp, #188]
  407724:	mov	w20, #0x0                   	// #0
  407728:	mov	w19, #0x1                   	// #1
  40772c:	b	4072c4 <__fxstatat@plt+0x5684>
  407730:	ldr	w0, [sp, #156]
  407734:	cmp	w0, #0x3
  407738:	b.ne	4076b8 <__fxstatat@plt+0x5a78>  // b.any
  40773c:	mov	w0, #0x4                   	// #4
  407740:	strh	w0, [x21, #108]
  407744:	bl	401bf0 <__errno_location@plt>
  407748:	ldr	w0, [x0]
  40774c:	str	w0, [x21, #64]
  407750:	b	407410 <__fxstatat@plt+0x57d0>
  407754:	ldrh	w0, [x21, #108]
  407758:	cmp	w0, #0x4
  40775c:	ccmp	w0, #0x7, #0x4, ne  // ne = any
  407760:	b.eq	4073a8 <__fxstatat@plt+0x5768>  // b.none
  407764:	mov	w0, #0x6                   	// #6
  407768:	strh	w0, [x21, #108]
  40776c:	b	4073a8 <__fxstatat@plt+0x5768>
  407770:	ldr	w1, [x28, #72]
  407774:	tbz	w1, #2, 407360 <__fxstatat@plt+0x5720>
  407778:	mov	x23, #0x0                   	// #0
  40777c:	mov	x19, #0x0                   	// #0
  407780:	str	wzr, [sp, #168]
  407784:	b	4070a8 <__fxstatat@plt+0x5468>
  407788:	mov	x0, x27
  40778c:	bl	401ad0 <free@plt>
  407790:	mov	x0, x23
  407794:	bl	4064e0 <__fxstatat@plt+0x48a0>
  407798:	ldr	x0, [x21, #24]
  40779c:	mov	x23, #0x0                   	// #0
  4077a0:	bl	4019d0 <closedir@plt>
  4077a4:	mov	w1, #0x7                   	// #7
  4077a8:	ldr	w0, [x28, #72]
  4077ac:	ldp	x25, x26, [sp, #64]
  4077b0:	strh	w1, [x21, #108]
  4077b4:	ldr	x1, [sp, #104]
  4077b8:	str	xzr, [x21, #24]
  4077bc:	orr	w0, w0, #0x2000
  4077c0:	str	w0, [x28, #72]
  4077c4:	mov	w0, #0x24                  	// #36
  4077c8:	str	w0, [x1]
  4077cc:	b	407410 <__fxstatat@plt+0x57d0>
  4077d0:	stp	x29, x30, [sp, #-112]!
  4077d4:	tst	w1, #0xfffff000
  4077d8:	mov	x29, sp
  4077dc:	stp	x19, x20, [sp, #16]
  4077e0:	b.ne	407b14 <__fxstatat@plt+0x5ed4>  // b.any
  4077e4:	stp	x23, x24, [sp, #48]
  4077e8:	mov	x23, x0
  4077ec:	mov	w0, #0x204                 	// #516
  4077f0:	and	w0, w1, w0
  4077f4:	mov	w20, w1
  4077f8:	cmp	w0, #0x204
  4077fc:	b.eq	407ad4 <__fxstatat@plt+0x5e94>  // b.none
  407800:	mov	w0, #0x12                  	// #18
  407804:	tst	w1, w0
  407808:	b.eq	407ad4 <__fxstatat@plt+0x5e94>  // b.none
  40780c:	mov	x24, x2
  407810:	mov	x1, #0x1                   	// #1
  407814:	mov	x0, #0x80                  	// #128
  407818:	bl	4019a0 <calloc@plt>
  40781c:	mov	x19, x0
  407820:	cbz	x0, 407b64 <__fxstatat@plt+0x5f24>
  407824:	and	w1, w20, #0xfffffdff
  407828:	tst	x20, #0x2
  40782c:	ldr	x0, [x23]
  407830:	orr	w1, w1, #0x4
  407834:	stp	x21, x22, [sp, #32]
  407838:	csel	w1, w20, w1, eq  // eq = none
  40783c:	mov	w2, #0xffffff9c            	// #-100
  407840:	stp	x25, x26, [sp, #64]
  407844:	str	w2, [x19, #44]
  407848:	str	x24, [x19, #64]
  40784c:	str	w1, [x19, #72]
  407850:	cbz	x0, 407b0c <__fxstatat@plt+0x5ecc>
  407854:	mov	x22, x23
  407858:	mov	x21, #0x0                   	// #0
  40785c:	nop
  407860:	bl	401830 <strlen@plt>
  407864:	mov	x3, x0
  407868:	ldr	x0, [x22, #8]!
  40786c:	cmp	x21, x3
  407870:	csel	x21, x21, x3, cs  // cs = hs, nlast
  407874:	cbnz	x0, 407860 <__fxstatat@plt+0x5c20>
  407878:	add	x2, x21, #0x1
  40787c:	mov	x0, #0x1000                	// #4096
  407880:	cmp	x2, x0
  407884:	csel	x2, x2, x0, cs  // cs = hs, nlast
  407888:	add	x1, x19, #0x30
  40788c:	add	x0, x19, #0x20
  407890:	bl	4069b8 <__fxstatat@plt+0x4d78>
  407894:	ands	w25, w0, #0xff
  407898:	b.eq	407aac <__fxstatat@plt+0x5e6c>  // b.none
  40789c:	ldr	x26, [x23]
  4078a0:	stp	x27, x28, [sp, #80]
  4078a4:	cbz	x26, 407af8 <__fxstatat@plt+0x5eb8>
  4078a8:	mov	x0, x19
  4078ac:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4078b0:	mov	x2, #0x0                   	// #0
  4078b4:	add	x1, x1, #0x6a8
  4078b8:	bl	406460 <__fxstatat@plt+0x4820>
  4078bc:	mov	x26, x0
  4078c0:	cbz	x0, 407aa0 <__fxstatat@plt+0x5e60>
  4078c4:	mov	x0, #0xffffffffffffffff    	// #-1
  4078c8:	ldr	x27, [x23]
  4078cc:	str	x0, [x26, #88]
  4078d0:	str	w0, [x26, #104]
  4078d4:	cbz	x24, 4078e0 <__fxstatat@plt+0x5ca0>
  4078d8:	ldr	w25, [x19, #72]
  4078dc:	ubfx	x25, x25, #10, #1
  4078e0:	cbz	x27, 407b34 <__fxstatat@plt+0x5ef4>
  4078e4:	eor	x20, x20, #0x800
  4078e8:	add	x0, x19, #0x48
  4078ec:	mov	x21, #0x0                   	// #0
  4078f0:	mov	x22, #0x0                   	// #0
  4078f4:	ubfx	w20, w20, #11, #1
  4078f8:	mov	w28, #0xb                   	// #11
  4078fc:	stp	xzr, x0, [sp, #96]
  407900:	b	407928 <__fxstatat@plt+0x5ce8>
  407904:	mov	x0, #0x2                   	// #2
  407908:	strh	w28, [x27, #108]
  40790c:	str	x0, [x27, #168]
  407910:	cbz	x24, 407a7c <__fxstatat@plt+0x5e3c>
  407914:	str	x22, [x27, #16]
  407918:	mov	x22, x27
  40791c:	add	x21, x21, #0x1
  407920:	ldr	x27, [x23, x21, lsl #3]
  407924:	cbz	x27, 4079a8 <__fxstatat@plt+0x5d68>
  407928:	mov	x0, x27
  40792c:	bl	401830 <strlen@plt>
  407930:	cmp	w20, #0x0
  407934:	mov	x2, x0
  407938:	ccmp	x0, #0x2, #0x0, ne  // ne = any
  40793c:	b.hi	407a4c <__fxstatat@plt+0x5e0c>  // b.pmore
  407940:	mov	x1, x27
  407944:	mov	x0, x19
  407948:	bl	406460 <__fxstatat@plt+0x4820>
  40794c:	mov	x27, x0
  407950:	cbz	x0, 407a90 <__fxstatat@plt+0x5e50>
  407954:	add	x0, x0, #0xf8
  407958:	str	x26, [x27, #8]
  40795c:	str	x0, [x27, #48]
  407960:	cmp	x22, #0x0
  407964:	str	xzr, [x27, #88]
  407968:	ccmp	w25, #0x0, #0x4, ne  // ne = any
  40796c:	b.ne	407904 <__fxstatat@plt+0x5cc4>  // b.any
  407970:	ldr	w0, [x19, #44]
  407974:	mov	x2, x27
  407978:	ldr	x1, [sp, #104]
  40797c:	mov	w3, #0x0                   	// #0
  407980:	bl	406810 <__fxstatat@plt+0x4bd0>
  407984:	strh	w0, [x27, #108]
  407988:	cbnz	x24, 407914 <__fxstatat@plt+0x5cd4>
  40798c:	str	xzr, [x27, #16]
  407990:	cbnz	x22, 407a80 <__fxstatat@plt+0x5e40>
  407994:	add	x21, x21, #0x1
  407998:	mov	x22, x27
  40799c:	str	x27, [sp, #96]
  4079a0:	ldr	x27, [x23, x21, lsl #3]
  4079a4:	cbnz	x27, 407928 <__fxstatat@plt+0x5ce8>
  4079a8:	cmp	x24, #0x0
  4079ac:	ccmp	x21, #0x1, #0x0, ne  // ne = any
  4079b0:	b.ls	4079c8 <__fxstatat@plt+0x5d88>  // b.plast
  4079b4:	mov	x1, x22
  4079b8:	mov	x2, x21
  4079bc:	mov	x0, x19
  4079c0:	bl	406360 <__fxstatat@plt+0x4720>
  4079c4:	mov	x22, x0
  4079c8:	mov	x2, #0x0                   	// #0
  4079cc:	mov	x0, x19
  4079d0:	adrp	x1, 40a000 <__fxstatat@plt+0x83c0>
  4079d4:	add	x1, x1, #0x6a8
  4079d8:	bl	406460 <__fxstatat@plt+0x4820>
  4079dc:	str	x0, [x19]
  4079e0:	mov	x2, x0
  4079e4:	cbz	x0, 407a90 <__fxstatat@plt+0x5e50>
  4079e8:	ldr	w0, [x19, #72]
  4079ec:	mov	w3, #0x9                   	// #9
  4079f0:	mov	x1, #0x1                   	// #1
  4079f4:	str	x22, [x2, #16]
  4079f8:	str	x1, [x2, #88]
  4079fc:	add	x1, x19, #0x58
  407a00:	strh	w3, [x2, #108]
  407a04:	bl	406a48 <__fxstatat@plt+0x4e08>
  407a08:	tst	w0, #0xff
  407a0c:	b.eq	407a90 <__fxstatat@plt+0x5e50>  // b.none
  407a10:	ldr	w1, [x19, #72]
  407a14:	mov	w0, #0x204                 	// #516
  407a18:	tst	w1, w0
  407a1c:	b.eq	407b3c <__fxstatat@plt+0x5efc>  // b.none
  407a20:	add	x0, x19, #0x60
  407a24:	mov	w1, #0xffffffff            	// #-1
  407a28:	bl	409778 <__fxstatat@plt+0x7b38>
  407a2c:	mov	x0, x19
  407a30:	ldp	x19, x20, [sp, #16]
  407a34:	ldp	x21, x22, [sp, #32]
  407a38:	ldp	x23, x24, [sp, #48]
  407a3c:	ldp	x25, x26, [sp, #64]
  407a40:	ldp	x27, x28, [sp, #80]
  407a44:	ldp	x29, x30, [sp], #112
  407a48:	ret
  407a4c:	add	x0, x27, x0
  407a50:	sub	x3, x27, #0x2
  407a54:	ldurb	w0, [x0, #-1]
  407a58:	cmp	w0, #0x2f
  407a5c:	b.ne	407940 <__fxstatat@plt+0x5d00>  // b.any
  407a60:	ldrb	w0, [x3, x2]
  407a64:	cmp	w0, #0x2f
  407a68:	b.ne	407940 <__fxstatat@plt+0x5d00>  // b.any
  407a6c:	sub	x2, x2, #0x1
  407a70:	cmp	x2, #0x1
  407a74:	b.ne	407a60 <__fxstatat@plt+0x5e20>  // b.any
  407a78:	b	407940 <__fxstatat@plt+0x5d00>
  407a7c:	str	xzr, [x27, #16]
  407a80:	ldr	x0, [sp, #96]
  407a84:	str	x27, [sp, #96]
  407a88:	str	x27, [x0, #16]
  407a8c:	b	40791c <__fxstatat@plt+0x5cdc>
  407a90:	mov	x0, x22
  407a94:	bl	4064e0 <__fxstatat@plt+0x48a0>
  407a98:	mov	x0, x26
  407a9c:	bl	401ad0 <free@plt>
  407aa0:	ldr	x0, [x19, #32]
  407aa4:	bl	401ad0 <free@plt>
  407aa8:	ldp	x27, x28, [sp, #80]
  407aac:	mov	x0, x19
  407ab0:	bl	401ad0 <free@plt>
  407ab4:	mov	x19, #0x0                   	// #0
  407ab8:	ldp	x21, x22, [sp, #32]
  407abc:	ldp	x23, x24, [sp, #48]
  407ac0:	ldp	x25, x26, [sp, #64]
  407ac4:	mov	x0, x19
  407ac8:	ldp	x19, x20, [sp, #16]
  407acc:	ldp	x29, x30, [sp], #112
  407ad0:	ret
  407ad4:	bl	401bf0 <__errno_location@plt>
  407ad8:	mov	x19, #0x0                   	// #0
  407adc:	mov	w1, #0x16                  	// #22
  407ae0:	ldp	x23, x24, [sp, #48]
  407ae4:	str	w1, [x0]
  407ae8:	mov	x0, x19
  407aec:	ldp	x19, x20, [sp, #16]
  407af0:	ldp	x29, x30, [sp], #112
  407af4:	ret
  407af8:	cbz	x24, 407b34 <__fxstatat@plt+0x5ef4>
  407afc:	ldr	w25, [x19, #72]
  407b00:	mov	x27, #0x0                   	// #0
  407b04:	ubfx	x25, x25, #10, #1
  407b08:	b	4078e0 <__fxstatat@plt+0x5ca0>
  407b0c:	mov	x2, #0x1000                	// #4096
  407b10:	b	407888 <__fxstatat@plt+0x5c48>
  407b14:	bl	401bf0 <__errno_location@plt>
  407b18:	mov	x19, #0x0                   	// #0
  407b1c:	mov	w1, #0x16                  	// #22
  407b20:	str	w1, [x0]
  407b24:	mov	x0, x19
  407b28:	ldp	x19, x20, [sp, #16]
  407b2c:	ldp	x29, x30, [sp], #112
  407b30:	ret
  407b34:	mov	x22, #0x0                   	// #0
  407b38:	b	4079c8 <__fxstatat@plt+0x5d88>
  407b3c:	ldr	w0, [x19, #44]
  407b40:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  407b44:	add	x2, x2, #0x9c8
  407b48:	bl	406ad0 <__fxstatat@plt+0x4e90>
  407b4c:	str	w0, [x19, #40]
  407b50:	tbz	w0, #31, 407a20 <__fxstatat@plt+0x5de0>
  407b54:	ldr	w0, [x19, #72]
  407b58:	orr	w0, w0, #0x4
  407b5c:	str	w0, [x19, #72]
  407b60:	b	407a20 <__fxstatat@plt+0x5de0>
  407b64:	ldp	x23, x24, [sp, #48]
  407b68:	b	407ac4 <__fxstatat@plt+0x5e84>
  407b6c:	nop
  407b70:	stp	x29, x30, [sp, #-48]!
  407b74:	mov	x29, sp
  407b78:	ldr	x1, [x0]
  407b7c:	stp	x19, x20, [sp, #16]
  407b80:	mov	x20, x0
  407b84:	cbz	x1, 407bcc <__fxstatat@plt+0x5f8c>
  407b88:	ldr	x0, [x1, #88]
  407b8c:	tbz	x0, #63, 407ba4 <__fxstatat@plt+0x5f64>
  407b90:	b	407cc0 <__fxstatat@plt+0x6080>
  407b94:	bl	401ad0 <free@plt>
  407b98:	ldr	x0, [x19, #88]
  407b9c:	mov	x1, x19
  407ba0:	tbnz	x0, #63, 407bc4 <__fxstatat@plt+0x5f84>
  407ba4:	ldr	x19, [x1, #16]
  407ba8:	mov	x0, x1
  407bac:	cbnz	x19, 407b94 <__fxstatat@plt+0x5f54>
  407bb0:	ldr	x19, [x1, #8]
  407bb4:	bl	401ad0 <free@plt>
  407bb8:	mov	x1, x19
  407bbc:	ldr	x0, [x19, #88]
  407bc0:	tbz	x0, #63, 407ba4 <__fxstatat@plt+0x5f64>
  407bc4:	mov	x0, x19
  407bc8:	bl	401ad0 <free@plt>
  407bcc:	ldr	x0, [x20, #8]
  407bd0:	cbz	x0, 407bd8 <__fxstatat@plt+0x5f98>
  407bd4:	bl	4064e0 <__fxstatat@plt+0x48a0>
  407bd8:	ldr	x0, [x20, #16]
  407bdc:	bl	401ad0 <free@plt>
  407be0:	ldr	x0, [x20, #32]
  407be4:	bl	401ad0 <free@plt>
  407be8:	ldr	w0, [x20, #72]
  407bec:	tbz	w0, #9, 407c48 <__fxstatat@plt+0x6008>
  407bf0:	ldr	w0, [x20, #44]
  407bf4:	tbz	w0, #31, 407c7c <__fxstatat@plt+0x603c>
  407bf8:	mov	w19, #0x0                   	// #0
  407bfc:	add	x0, x20, #0x60
  407c00:	bl	406528 <__fxstatat@plt+0x48e8>
  407c04:	ldr	x0, [x20, #80]
  407c08:	cbz	x0, 407c10 <__fxstatat@plt+0x5fd0>
  407c0c:	bl	409270 <__fxstatat@plt+0x7630>
  407c10:	ldr	w2, [x20, #72]
  407c14:	mov	w1, #0x102                 	// #258
  407c18:	ldr	x0, [x20, #88]
  407c1c:	tst	w2, w1
  407c20:	b.eq	407c90 <__fxstatat@plt+0x6050>  // b.none
  407c24:	cbz	x0, 407c2c <__fxstatat@plt+0x5fec>
  407c28:	bl	409270 <__fxstatat@plt+0x7630>
  407c2c:	mov	x0, x20
  407c30:	bl	401ad0 <free@plt>
  407c34:	cbnz	w19, 407cd0 <__fxstatat@plt+0x6090>
  407c38:	mov	w0, w19
  407c3c:	ldp	x19, x20, [sp, #16]
  407c40:	ldp	x29, x30, [sp], #48
  407c44:	ret
  407c48:	tbnz	w0, #2, 407bf8 <__fxstatat@plt+0x5fb8>
  407c4c:	ldr	w0, [x20, #40]
  407c50:	str	x21, [sp, #32]
  407c54:	bl	401860 <fchdir@plt>
  407c58:	cbnz	w0, 407c98 <__fxstatat@plt+0x6058>
  407c5c:	ldr	w0, [x20, #40]
  407c60:	bl	4019f0 <close@plt>
  407c64:	cbz	w0, 407cc8 <__fxstatat@plt+0x6088>
  407c68:	bl	401bf0 <__errno_location@plt>
  407c6c:	mov	x21, x0
  407c70:	ldr	w19, [x21]
  407c74:	ldr	x21, [sp, #32]
  407c78:	b	407bfc <__fxstatat@plt+0x5fbc>
  407c7c:	bl	4019f0 <close@plt>
  407c80:	cbz	w0, 407bf8 <__fxstatat@plt+0x5fb8>
  407c84:	bl	401bf0 <__errno_location@plt>
  407c88:	ldr	w19, [x0]
  407c8c:	b	407bfc <__fxstatat@plt+0x5fbc>
  407c90:	bl	401ad0 <free@plt>
  407c94:	b	407c2c <__fxstatat@plt+0x5fec>
  407c98:	bl	401bf0 <__errno_location@plt>
  407c9c:	mov	x21, x0
  407ca0:	ldr	w0, [x20, #40]
  407ca4:	ldr	w19, [x21]
  407ca8:	bl	4019f0 <close@plt>
  407cac:	cmp	w19, #0x0
  407cb0:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  407cb4:	b.ne	407c70 <__fxstatat@plt+0x6030>  // b.any
  407cb8:	ldr	x21, [sp, #32]
  407cbc:	b	407bfc <__fxstatat@plt+0x5fbc>
  407cc0:	mov	x19, x1
  407cc4:	b	407bc4 <__fxstatat@plt+0x5f84>
  407cc8:	ldr	x21, [sp, #32]
  407ccc:	b	407bf8 <__fxstatat@plt+0x5fb8>
  407cd0:	bl	401bf0 <__errno_location@plt>
  407cd4:	str	w19, [x0]
  407cd8:	mov	w19, #0xffffffff            	// #-1
  407cdc:	b	407c38 <__fxstatat@plt+0x5ff8>
  407ce0:	stp	x29, x30, [sp, #-48]!
  407ce4:	mov	x29, sp
  407ce8:	stp	x19, x20, [sp, #16]
  407cec:	ldr	x19, [x0]
  407cf0:	cbz	x19, 407ef0 <__fxstatat@plt+0x62b0>
  407cf4:	ldr	w1, [x0, #72]
  407cf8:	mov	x20, x0
  407cfc:	tbnz	w1, #13, 407ef0 <__fxstatat@plt+0x62b0>
  407d00:	ldrh	w0, [x19, #112]
  407d04:	mov	w2, #0x3                   	// #3
  407d08:	strh	w2, [x19, #112]
  407d0c:	cmp	w0, #0x1
  407d10:	b.eq	4080cc <__fxstatat@plt+0x648c>  // b.none
  407d14:	ldrh	w2, [x19, #108]
  407d18:	cmp	w0, #0x2
  407d1c:	b.eq	407e10 <__fxstatat@plt+0x61d0>  // b.none
  407d20:	cmp	w2, #0x1
  407d24:	b.eq	407f04 <__fxstatat@plt+0x62c4>  // b.none
  407d28:	stp	x21, x22, [sp, #32]
  407d2c:	b	407d50 <__fxstatat@plt+0x6110>
  407d30:	str	x19, [x20]
  407d34:	mov	x0, x21
  407d38:	bl	401ad0 <free@plt>
  407d3c:	ldr	x0, [x19, #88]
  407d40:	cbz	x0, 407f40 <__fxstatat@plt+0x6300>
  407d44:	ldrh	w0, [x19, #112]
  407d48:	cmp	w0, #0x4
  407d4c:	b.ne	407fe0 <__fxstatat@plt+0x63a0>  // b.any
  407d50:	mov	x21, x19
  407d54:	ldr	x19, [x19, #16]
  407d58:	cbnz	x19, 407d30 <__fxstatat@plt+0x60f0>
  407d5c:	ldr	x22, [x21, #8]
  407d60:	ldr	x0, [x22, #24]
  407d64:	cbnz	x0, 4081f4 <__fxstatat@plt+0x65b4>
  407d68:	str	x22, [x20]
  407d6c:	mov	x0, x21
  407d70:	bl	401ad0 <free@plt>
  407d74:	ldr	x0, [x22, #88]
  407d78:	cmn	x0, #0x1
  407d7c:	b.eq	408178 <__fxstatat@plt+0x6538>  // b.none
  407d80:	ldrh	w0, [x22, #108]
  407d84:	cmp	w0, #0xb
  407d88:	b.eq	4080c8 <__fxstatat@plt+0x6488>  // b.none
  407d8c:	ldr	x1, [x20, #32]
  407d90:	ldr	x0, [x22, #72]
  407d94:	strb	wzr, [x1, x0]
  407d98:	ldr	x0, [x22, #88]
  407d9c:	cbz	x0, 408124 <__fxstatat@plt+0x64e4>
  407da0:	ldrh	w0, [x22, #110]
  407da4:	tbz	w0, #1, 407ea4 <__fxstatat@plt+0x6264>
  407da8:	ldr	w1, [x20, #72]
  407dac:	ldr	w0, [x22, #68]
  407db0:	tbnz	w1, #2, 407dcc <__fxstatat@plt+0x618c>
  407db4:	tbz	w1, #9, 4082c4 <__fxstatat@plt+0x6684>
  407db8:	mov	w1, w0
  407dbc:	mov	w2, #0x1                   	// #1
  407dc0:	mov	x0, x20
  407dc4:	bl	406720 <__fxstatat@plt+0x4ae0>
  407dc8:	ldr	w0, [x22, #68]
  407dcc:	bl	4019f0 <close@plt>
  407dd0:	ldr	w0, [x20, #72]
  407dd4:	ldrh	w1, [x22, #108]
  407dd8:	cmp	w1, #0x2
  407ddc:	b.eq	407e00 <__fxstatat@plt+0x61c0>  // b.none
  407de0:	ldr	w1, [x22, #64]
  407de4:	cbnz	w1, 408194 <__fxstatat@plt+0x6554>
  407de8:	mov	w1, #0x6                   	// #6
  407dec:	strh	w1, [x22, #108]
  407df0:	mov	x2, x22
  407df4:	add	x1, x20, #0x58
  407df8:	bl	406e10 <__fxstatat@plt+0x51d0>
  407dfc:	ldr	w0, [x20, #72]
  407e00:	tbnz	w0, #13, 407ee8 <__fxstatat@plt+0x62a8>
  407e04:	mov	x19, x22
  407e08:	ldp	x21, x22, [sp, #32]
  407e0c:	b	407ef4 <__fxstatat@plt+0x62b4>
  407e10:	sub	w0, w2, #0xc
  407e14:	and	w0, w0, #0xffff
  407e18:	cmp	w0, #0x1
  407e1c:	b.ls	408080 <__fxstatat@plt+0x6440>  // b.plast
  407e20:	cmp	w2, #0x1
  407e24:	b.ne	407d28 <__fxstatat@plt+0x60e8>  // b.any
  407e28:	tbz	w1, #6, 407e3c <__fxstatat@plt+0x61fc>
  407e2c:	ldr	x0, [x20, #24]
  407e30:	ldr	x2, [x19, #120]
  407e34:	cmp	x2, x0
  407e38:	b.ne	407f0c <__fxstatat@plt+0x62cc>  // b.any
  407e3c:	ldr	x0, [x20, #8]
  407e40:	cbz	x0, 4080f8 <__fxstatat@plt+0x64b8>
  407e44:	tbnz	w1, #12, 4080e8 <__fxstatat@plt+0x64a8>
  407e48:	ldr	x3, [x19, #48]
  407e4c:	mov	x1, x19
  407e50:	mov	x0, x20
  407e54:	mov	w2, #0xffffffff            	// #-1
  407e58:	bl	406b00 <__fxstatat@plt+0x4ec0>
  407e5c:	cbz	w0, 408118 <__fxstatat@plt+0x64d8>
  407e60:	bl	401bf0 <__errno_location@plt>
  407e64:	ldr	w0, [x0]
  407e68:	ldrh	w1, [x19, #110]
  407e6c:	str	w0, [x19, #64]
  407e70:	orr	w1, w1, #0x1
  407e74:	strh	w1, [x19, #110]
  407e78:	ldr	x19, [x20, #8]
  407e7c:	cbz	x19, 407e9c <__fxstatat@plt+0x625c>
  407e80:	mov	x0, x19
  407e84:	nop
  407e88:	ldr	x1, [x0, #8]
  407e8c:	ldr	x1, [x1, #48]
  407e90:	str	x1, [x0, #48]
  407e94:	ldr	x0, [x0, #16]
  407e98:	cbnz	x0, 407e88 <__fxstatat@plt+0x6248>
  407e9c:	str	xzr, [x20, #8]
  407ea0:	b	407fec <__fxstatat@plt+0x63ac>
  407ea4:	tbnz	w0, #0, 408130 <__fxstatat@plt+0x64f0>
  407ea8:	ldr	x1, [x22, #8]
  407eac:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  407eb0:	mov	x0, x20
  407eb4:	add	x3, x3, #0x9c0
  407eb8:	mov	w2, #0xffffffff            	// #-1
  407ebc:	bl	406b00 <__fxstatat@plt+0x4ec0>
  407ec0:	cbz	w0, 408130 <__fxstatat@plt+0x64f0>
  407ec4:	bl	401bf0 <__errno_location@plt>
  407ec8:	ldr	w2, [x0]
  407ecc:	ldr	w1, [x20, #72]
  407ed0:	str	w2, [x22, #64]
  407ed4:	orr	w0, w1, #0x2000
  407ed8:	ldrh	w1, [x22, #108]
  407edc:	str	w0, [x20, #72]
  407ee0:	cmp	w1, #0x2
  407ee4:	b.ne	407de0 <__fxstatat@plt+0x61a0>  // b.any
  407ee8:	ldp	x21, x22, [sp, #32]
  407eec:	nop
  407ef0:	mov	x19, #0x0                   	// #0
  407ef4:	mov	x0, x19
  407ef8:	ldp	x19, x20, [sp, #16]
  407efc:	ldp	x29, x30, [sp], #48
  407f00:	ret
  407f04:	cmp	w0, #0x4
  407f08:	b.ne	407e28 <__fxstatat@plt+0x61e8>  // b.any
  407f0c:	ldrh	w0, [x19, #110]
  407f10:	tbnz	w0, #1, 408248 <__fxstatat@plt+0x6608>
  407f14:	ldr	x0, [x20, #8]
  407f18:	cbz	x0, 407f24 <__fxstatat@plt+0x62e4>
  407f1c:	bl	4064e0 <__fxstatat@plt+0x48a0>
  407f20:	str	xzr, [x20, #8]
  407f24:	ldr	w0, [x20, #72]
  407f28:	mov	w1, #0x6                   	// #6
  407f2c:	strh	w1, [x19, #108]
  407f30:	mov	x2, x19
  407f34:	add	x1, x20, #0x58
  407f38:	bl	406e10 <__fxstatat@plt+0x51d0>
  407f3c:	b	407ef4 <__fxstatat@plt+0x62b4>
  407f40:	mov	x0, x20
  407f44:	bl	4067a0 <__fxstatat@plt+0x4b60>
  407f48:	cbnz	w0, 408228 <__fxstatat@plt+0x65e8>
  407f4c:	ldr	w2, [x20, #72]
  407f50:	mov	w1, #0x102                 	// #258
  407f54:	ldr	x0, [x20, #88]
  407f58:	tst	w2, w1
  407f5c:	b.eq	408240 <__fxstatat@plt+0x6600>  // b.none
  407f60:	cbz	x0, 407f68 <__fxstatat@plt+0x6328>
  407f64:	bl	409270 <__fxstatat@plt+0x7630>
  407f68:	ldr	x2, [x19, #96]
  407f6c:	add	x22, x19, #0xf8
  407f70:	ldr	x0, [x20, #32]
  407f74:	str	x2, [x19, #72]
  407f78:	add	x2, x2, #0x1
  407f7c:	mov	x1, x22
  407f80:	bl	401800 <memmove@plt>
  407f84:	mov	x0, x22
  407f88:	mov	w1, #0x2f                  	// #47
  407f8c:	bl	401a00 <strrchr@plt>
  407f90:	cbz	x0, 407fc0 <__fxstatat@plt+0x6380>
  407f94:	cmp	x22, x0
  407f98:	b.eq	408138 <__fxstatat@plt+0x64f8>  // b.none
  407f9c:	add	x21, x0, #0x1
  407fa0:	mov	x0, x21
  407fa4:	bl	401830 <strlen@plt>
  407fa8:	mov	x1, x21
  407fac:	mov	x21, x0
  407fb0:	add	x2, x21, #0x1
  407fb4:	mov	x0, x22
  407fb8:	bl	401800 <memmove@plt>
  407fbc:	str	x21, [x19, #96]
  407fc0:	ldr	w0, [x20, #72]
  407fc4:	add	x1, x20, #0x58
  407fc8:	ldr	x2, [x20, #32]
  407fcc:	stp	x2, x2, [x19, #48]
  407fd0:	bl	406a48 <__fxstatat@plt+0x4e08>
  407fd4:	ldrh	w0, [x19, #108]
  407fd8:	ldp	x21, x22, [sp, #32]
  407fdc:	b	408030 <__fxstatat@plt+0x63f0>
  407fe0:	cmp	w0, #0x2
  407fe4:	b.eq	408254 <__fxstatat@plt+0x6614>  // b.none
  407fe8:	ldp	x21, x22, [sp, #32]
  407fec:	mov	w4, #0x2f                  	// #47
  407ff0:	ldr	x2, [x19, #8]
  407ff4:	add	x1, x19, #0xf8
  407ff8:	ldr	x3, [x20, #32]
  407ffc:	ldr	x0, [x2, #72]
  408000:	ldr	x5, [x2, #56]
  408004:	sub	x2, x0, #0x1
  408008:	ldrb	w5, [x5, x2]
  40800c:	cmp	w5, #0x2f
  408010:	csel	x2, x2, x0, eq  // eq = none
  408014:	add	x0, x3, x2
  408018:	add	x0, x0, #0x1
  40801c:	strb	w4, [x3, x2]
  408020:	ldr	x2, [x19, #96]
  408024:	add	x2, x2, #0x1
  408028:	bl	401800 <memmove@plt>
  40802c:	ldrh	w0, [x19, #108]
  408030:	str	x19, [x20]
  408034:	cmp	w0, #0xb
  408038:	b.eq	4080b0 <__fxstatat@plt+0x6470>  // b.none
  40803c:	cmp	w0, #0x1
  408040:	b.ne	407ef4 <__fxstatat@plt+0x62b4>  // b.any
  408044:	ldr	x0, [x19, #88]
  408048:	cbnz	x0, 408054 <__fxstatat@plt+0x6414>
  40804c:	ldr	x0, [x19, #120]
  408050:	str	x0, [x20, #24]
  408054:	ldr	w0, [x20, #72]
  408058:	add	x1, x20, #0x58
  40805c:	mov	x2, x19
  408060:	bl	406d30 <__fxstatat@plt+0x50f0>
  408064:	tst	w0, #0xff
  408068:	b.ne	407ef4 <__fxstatat@plt+0x62b4>  // b.any
  40806c:	bl	401bf0 <__errno_location@plt>
  408070:	mov	x19, #0x0                   	// #0
  408074:	mov	w1, #0xc                   	// #12
  408078:	str	w1, [x0]
  40807c:	b	407ef4 <__fxstatat@plt+0x62b4>
  408080:	ldr	w0, [x20, #44]
  408084:	mov	x2, x19
  408088:	add	x1, x20, #0x48
  40808c:	mov	w3, #0x1                   	// #1
  408090:	bl	406810 <__fxstatat@plt+0x4bd0>
  408094:	strh	w0, [x19, #108]
  408098:	and	w0, w0, #0xffff
  40809c:	cmp	w0, #0x1
  4080a0:	b.eq	4082d4 <__fxstatat@plt+0x6694>  // b.none
  4080a4:	str	x19, [x20]
  4080a8:	cmp	w0, #0xb
  4080ac:	b.ne	407ef4 <__fxstatat@plt+0x62b4>  // b.any
  4080b0:	ldr	x0, [x19, #168]
  4080b4:	cmp	x0, #0x2
  4080b8:	b.eq	4081a0 <__fxstatat@plt+0x6560>  // b.none
  4080bc:	cmp	x0, #0x1
  4080c0:	b.eq	407ef4 <__fxstatat@plt+0x62b4>  // b.none
  4080c4:	stp	x21, x22, [sp, #32]
  4080c8:	bl	401a30 <abort@plt>
  4080cc:	ldr	w0, [x20, #44]
  4080d0:	add	x1, x20, #0x48
  4080d4:	mov	x2, x19
  4080d8:	mov	w3, #0x0                   	// #0
  4080dc:	bl	406810 <__fxstatat@plt+0x4bd0>
  4080e0:	strh	w0, [x19, #108]
  4080e4:	b	407ef4 <__fxstatat@plt+0x62b4>
  4080e8:	and	w1, w1, #0xffffefff
  4080ec:	str	w1, [x20, #72]
  4080f0:	bl	4064e0 <__fxstatat@plt+0x48a0>
  4080f4:	str	xzr, [x20, #8]
  4080f8:	mov	x0, x20
  4080fc:	mov	w1, #0x3                   	// #3
  408100:	bl	406ea0 <__fxstatat@plt+0x5260>
  408104:	str	x0, [x20, #8]
  408108:	cbz	x0, 408144 <__fxstatat@plt+0x6504>
  40810c:	mov	x19, x0
  408110:	str	xzr, [x20, #8]
  408114:	b	407fec <__fxstatat@plt+0x63ac>
  408118:	ldr	x19, [x20, #8]
  40811c:	str	xzr, [x20, #8]
  408120:	b	407fec <__fxstatat@plt+0x63ac>
  408124:	mov	x0, x20
  408128:	bl	4067a0 <__fxstatat@plt+0x4b60>
  40812c:	cbnz	w0, 407ec4 <__fxstatat@plt+0x6284>
  408130:	ldr	w0, [x20, #72]
  408134:	b	407dd4 <__fxstatat@plt+0x6194>
  408138:	ldrb	w1, [x22, #1]
  40813c:	cbz	w1, 407fc0 <__fxstatat@plt+0x6380>
  408140:	b	407f9c <__fxstatat@plt+0x635c>
  408144:	ldr	w0, [x20, #72]
  408148:	tbnz	w0, #13, 407ef0 <__fxstatat@plt+0x62b0>
  40814c:	ldr	w1, [x19, #64]
  408150:	cbz	w1, 408168 <__fxstatat@plt+0x6528>
  408154:	ldrh	w1, [x19, #108]
  408158:	cmp	w1, #0x4
  40815c:	b.eq	408168 <__fxstatat@plt+0x6528>  // b.none
  408160:	mov	w1, #0x7                   	// #7
  408164:	strh	w1, [x19, #108]
  408168:	add	x1, x20, #0x58
  40816c:	mov	x2, x19
  408170:	bl	406e10 <__fxstatat@plt+0x51d0>
  408174:	b	407ef4 <__fxstatat@plt+0x62b4>
  408178:	mov	x0, x22
  40817c:	bl	401ad0 <free@plt>
  408180:	bl	401bf0 <__errno_location@plt>
  408184:	ldp	x21, x22, [sp, #32]
  408188:	str	wzr, [x0]
  40818c:	str	xzr, [x20]
  408190:	b	407ef4 <__fxstatat@plt+0x62b4>
  408194:	mov	w1, #0x7                   	// #7
  408198:	strh	w1, [x22, #108]
  40819c:	b	407e00 <__fxstatat@plt+0x61c0>
  4081a0:	stp	x21, x22, [sp, #32]
  4081a4:	ldr	w0, [x20, #44]
  4081a8:	ldr	x21, [x19, #8]
  4081ac:	ldr	w1, [x21, #104]
  4081b0:	cbnz	w1, 4081c4 <__fxstatat@plt+0x6584>
  4081b4:	ldr	w2, [x20, #72]
  4081b8:	and	w2, w2, #0x18
  4081bc:	cmp	w2, #0x18
  4081c0:	b.eq	408324 <__fxstatat@plt+0x66e4>  // b.none
  4081c4:	add	x1, x20, #0x48
  4081c8:	mov	x2, x19
  4081cc:	mov	w3, #0x0                   	// #0
  4081d0:	bl	406810 <__fxstatat@plt+0x4bd0>
  4081d4:	ldr	w1, [x19, #136]
  4081d8:	strh	w0, [x19, #108]
  4081dc:	and	w0, w0, #0xffff
  4081e0:	and	w1, w1, #0xf000
  4081e4:	cmp	w1, #0x4, lsl #12
  4081e8:	b.eq	40829c <__fxstatat@plt+0x665c>  // b.none
  4081ec:	ldp	x21, x22, [sp, #32]
  4081f0:	b	40803c <__fxstatat@plt+0x63fc>
  4081f4:	ldr	x3, [x20, #32]
  4081f8:	mov	w1, #0x3                   	// #3
  4081fc:	ldr	x2, [x22, #72]
  408200:	str	x22, [x20]
  408204:	mov	x0, x20
  408208:	strb	wzr, [x3, x2]
  40820c:	bl	406ea0 <__fxstatat@plt+0x5260>
  408210:	mov	x1, x0
  408214:	cbnz	x0, 408288 <__fxstatat@plt+0x6648>
  408218:	ldr	w0, [x20, #72]
  40821c:	tbnz	w0, #13, 407ee8 <__fxstatat@plt+0x62a8>
  408220:	ldr	x22, [x21, #8]
  408224:	b	407d68 <__fxstatat@plt+0x6128>
  408228:	ldr	w0, [x20, #72]
  40822c:	mov	x19, #0x0                   	// #0
  408230:	ldp	x21, x22, [sp, #32]
  408234:	orr	w0, w0, #0x2000
  408238:	str	w0, [x20, #72]
  40823c:	b	407ef4 <__fxstatat@plt+0x62b4>
  408240:	bl	401ad0 <free@plt>
  408244:	b	407f68 <__fxstatat@plt+0x6328>
  408248:	ldr	w0, [x19, #68]
  40824c:	bl	4019f0 <close@plt>
  408250:	b	407f14 <__fxstatat@plt+0x62d4>
  408254:	ldr	w0, [x20, #44]
  408258:	mov	x2, x19
  40825c:	add	x1, x20, #0x48
  408260:	mov	w3, #0x1                   	// #1
  408264:	bl	406810 <__fxstatat@plt+0x4bd0>
  408268:	strh	w0, [x19, #108]
  40826c:	and	w0, w0, #0xffff
  408270:	cmp	w0, #0x1
  408274:	b.eq	4082e4 <__fxstatat@plt+0x66a4>  // b.none
  408278:	mov	w0, #0x3                   	// #3
  40827c:	strh	w0, [x19, #112]
  408280:	ldp	x21, x22, [sp, #32]
  408284:	b	407fec <__fxstatat@plt+0x63ac>
  408288:	mov	x0, x21
  40828c:	mov	x19, x1
  408290:	bl	401ad0 <free@plt>
  408294:	ldp	x21, x22, [sp, #32]
  408298:	b	407fec <__fxstatat@plt+0x63ac>
  40829c:	ldr	x1, [x19, #88]
  4082a0:	cbz	x1, 408314 <__fxstatat@plt+0x66d4>
  4082a4:	ldr	w1, [x21, #104]
  4082a8:	sub	w1, w1, #0x1
  4082ac:	cmn	w1, #0x3
  4082b0:	b.ls	40838c <__fxstatat@plt+0x674c>  // b.plast
  4082b4:	cmp	w0, #0x1
  4082b8:	ldp	x21, x22, [sp, #32]
  4082bc:	b.eq	408054 <__fxstatat@plt+0x6414>  // b.none
  4082c0:	b	407ef4 <__fxstatat@plt+0x62b4>
  4082c4:	bl	401860 <fchdir@plt>
  4082c8:	cbnz	w0, 408340 <__fxstatat@plt+0x6700>
  4082cc:	ldr	w0, [x22, #68]
  4082d0:	b	407dcc <__fxstatat@plt+0x618c>
  4082d4:	ldr	w1, [x20, #72]
  4082d8:	tbz	w1, #2, 408360 <__fxstatat@plt+0x6720>
  4082dc:	str	x19, [x20]
  4082e0:	b	408044 <__fxstatat@plt+0x6404>
  4082e4:	ldr	w1, [x20, #72]
  4082e8:	tbnz	w1, #2, 408278 <__fxstatat@plt+0x6638>
  4082ec:	ldr	w0, [x20, #44]
  4082f0:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  4082f4:	add	x2, x2, #0x9c8
  4082f8:	bl	406ad0 <__fxstatat@plt+0x4e90>
  4082fc:	str	w0, [x19, #68]
  408300:	tbnz	w0, #31, 4083bc <__fxstatat@plt+0x677c>
  408304:	ldrh	w0, [x19, #110]
  408308:	orr	w0, w0, #0x2
  40830c:	strh	w0, [x19, #110]
  408310:	b	408278 <__fxstatat@plt+0x6638>
  408314:	cmp	w0, #0x1
  408318:	ldp	x21, x22, [sp, #32]
  40831c:	b.eq	40804c <__fxstatat@plt+0x640c>  // b.none
  408320:	b	407ef4 <__fxstatat@plt+0x62b4>
  408324:	mov	w1, w0
  408328:	mov	x0, x21
  40832c:	bl	406680 <__fxstatat@plt+0x4a40>
  408330:	cmp	w0, #0x2
  408334:	b.eq	408394 <__fxstatat@plt+0x6754>  // b.none
  408338:	ldr	w0, [x20, #44]
  40833c:	b	4081c4 <__fxstatat@plt+0x6584>
  408340:	bl	401bf0 <__errno_location@plt>
  408344:	ldr	w2, [x0]
  408348:	ldr	w1, [x20, #72]
  40834c:	str	w2, [x22, #64]
  408350:	ldr	w0, [x22, #68]
  408354:	orr	w1, w1, #0x2000
  408358:	str	w1, [x20, #72]
  40835c:	b	407dcc <__fxstatat@plt+0x618c>
  408360:	ldr	w0, [x20, #44]
  408364:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408368:	add	x2, x2, #0x9c8
  40836c:	bl	406ad0 <__fxstatat@plt+0x4e90>
  408370:	str	w0, [x19, #68]
  408374:	tbnz	w0, #31, 4083a0 <__fxstatat@plt+0x6760>
  408378:	ldrh	w1, [x19, #110]
  40837c:	ldrh	w0, [x19, #108]
  408380:	orr	w1, w1, #0x2
  408384:	strh	w1, [x19, #110]
  408388:	b	408030 <__fxstatat@plt+0x63f0>
  40838c:	str	w1, [x21, #104]
  408390:	b	4082b4 <__fxstatat@plt+0x6674>
  408394:	ldrh	w0, [x19, #108]
  408398:	ldp	x21, x22, [sp, #32]
  40839c:	b	40803c <__fxstatat@plt+0x63fc>
  4083a0:	bl	401bf0 <__errno_location@plt>
  4083a4:	ldr	w0, [x0]
  4083a8:	mov	w1, #0x7                   	// #7
  4083ac:	str	w0, [x19, #64]
  4083b0:	strh	w1, [x19, #108]
  4083b4:	str	x19, [x20]
  4083b8:	b	407ef4 <__fxstatat@plt+0x62b4>
  4083bc:	bl	401bf0 <__errno_location@plt>
  4083c0:	ldr	w0, [x0]
  4083c4:	mov	w1, #0x7                   	// #7
  4083c8:	str	w0, [x19, #64]
  4083cc:	strh	w1, [x19, #108]
  4083d0:	b	408278 <__fxstatat@plt+0x6638>
  4083d4:	nop
  4083d8:	cmp	w2, #0x4
  4083dc:	b.hi	4083ec <__fxstatat@plt+0x67ac>  // b.pmore
  4083e0:	mov	w0, #0x0                   	// #0
  4083e4:	strh	w2, [x1, #112]
  4083e8:	ret
  4083ec:	stp	x29, x30, [sp, #-16]!
  4083f0:	mov	x29, sp
  4083f4:	bl	401bf0 <__errno_location@plt>
  4083f8:	mov	x1, x0
  4083fc:	mov	w2, #0x16                  	// #22
  408400:	mov	w0, #0x1                   	// #1
  408404:	str	w2, [x1]
  408408:	ldp	x29, x30, [sp], #16
  40840c:	ret
  408410:	stp	x29, x30, [sp, #-48]!
  408414:	mov	x29, sp
  408418:	stp	x19, x20, [sp, #16]
  40841c:	mov	w20, w1
  408420:	mov	x19, x0
  408424:	stp	x21, x22, [sp, #32]
  408428:	bl	401bf0 <__errno_location@plt>
  40842c:	tst	w20, #0xffffefff
  408430:	mov	x21, x0
  408434:	b.ne	408514 <__fxstatat@plt+0x68d4>  // b.any
  408438:	ldr	x22, [x19]
  40843c:	str	wzr, [x0]
  408440:	ldr	w0, [x19, #72]
  408444:	tbnz	w0, #13, 408530 <__fxstatat@plt+0x68f0>
  408448:	ldrh	w0, [x22, #108]
  40844c:	cmp	w0, #0x9
  408450:	b.eq	408544 <__fxstatat@plt+0x6904>  // b.none
  408454:	cmp	w0, #0x1
  408458:	mov	x0, #0x0                   	// #0
  40845c:	b.ne	4084b8 <__fxstatat@plt+0x6878>  // b.any
  408460:	ldr	x0, [x19, #8]
  408464:	cbz	x0, 40846c <__fxstatat@plt+0x682c>
  408468:	bl	4064e0 <__fxstatat@plt+0x48a0>
  40846c:	cmp	w20, #0x1, lsl #12
  408470:	mov	w20, #0x1                   	// #1
  408474:	b.ne	408488 <__fxstatat@plt+0x6848>  // b.any
  408478:	ldr	w0, [x19, #72]
  40847c:	mov	w20, #0x2                   	// #2
  408480:	orr	w0, w0, #0x1000
  408484:	str	w0, [x19, #72]
  408488:	ldr	x0, [x22, #88]
  40848c:	cbnz	x0, 4084a8 <__fxstatat@plt+0x6868>
  408490:	ldr	x0, [x22, #48]
  408494:	ldrb	w0, [x0]
  408498:	cmp	w0, #0x2f
  40849c:	b.eq	4084a8 <__fxstatat@plt+0x6868>  // b.none
  4084a0:	ldr	w1, [x19, #72]
  4084a4:	tbz	w1, #2, 4084c8 <__fxstatat@plt+0x6888>
  4084a8:	mov	w1, w20
  4084ac:	mov	x0, x19
  4084b0:	bl	406ea0 <__fxstatat@plt+0x5260>
  4084b4:	str	x0, [x19, #8]
  4084b8:	ldp	x19, x20, [sp, #16]
  4084bc:	ldp	x21, x22, [sp, #32]
  4084c0:	ldp	x29, x30, [sp], #48
  4084c4:	ret
  4084c8:	ldr	w0, [x19, #44]
  4084cc:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  4084d0:	add	x2, x2, #0x9c8
  4084d4:	bl	406ad0 <__fxstatat@plt+0x4e90>
  4084d8:	mov	w22, w0
  4084dc:	tbnz	w0, #31, 408570 <__fxstatat@plt+0x6930>
  4084e0:	mov	w1, w20
  4084e4:	mov	x0, x19
  4084e8:	bl	406ea0 <__fxstatat@plt+0x5260>
  4084ec:	str	x0, [x19, #8]
  4084f0:	ldr	w1, [x19, #72]
  4084f4:	tbnz	w1, #9, 408558 <__fxstatat@plt+0x6918>
  4084f8:	mov	w0, w22
  4084fc:	bl	401860 <fchdir@plt>
  408500:	cbnz	w0, 40857c <__fxstatat@plt+0x693c>
  408504:	mov	w0, w22
  408508:	bl	4019f0 <close@plt>
  40850c:	ldr	x0, [x19, #8]
  408510:	b	4084b8 <__fxstatat@plt+0x6878>
  408514:	mov	w1, #0x16                  	// #22
  408518:	str	w1, [x21]
  40851c:	mov	x0, #0x0                   	// #0
  408520:	ldp	x19, x20, [sp, #16]
  408524:	ldp	x21, x22, [sp, #32]
  408528:	ldp	x29, x30, [sp], #48
  40852c:	ret
  408530:	mov	x0, #0x0                   	// #0
  408534:	ldp	x19, x20, [sp, #16]
  408538:	ldp	x21, x22, [sp, #32]
  40853c:	ldp	x29, x30, [sp], #48
  408540:	ret
  408544:	ldr	x0, [x22, #16]
  408548:	ldp	x19, x20, [sp, #16]
  40854c:	ldp	x21, x22, [sp, #32]
  408550:	ldp	x29, x30, [sp], #48
  408554:	ret
  408558:	mov	x0, x19
  40855c:	mov	w1, w22
  408560:	mov	w2, #0x1                   	// #1
  408564:	bl	406720 <__fxstatat@plt+0x4ae0>
  408568:	ldr	x0, [x19, #8]
  40856c:	b	4084b8 <__fxstatat@plt+0x6878>
  408570:	mov	x0, #0x0                   	// #0
  408574:	str	xzr, [x19, #8]
  408578:	b	4084b8 <__fxstatat@plt+0x6878>
  40857c:	ldr	w19, [x21]
  408580:	mov	w0, w22
  408584:	bl	4019f0 <close@plt>
  408588:	str	w19, [x21]
  40858c:	mov	x0, #0x0                   	// #0
  408590:	b	4084b8 <__fxstatat@plt+0x6878>
  408594:	nop
  408598:	stp	x29, x30, [sp, #-64]!
  40859c:	cmp	x0, #0x0
  4085a0:	add	x4, sp, #0x3c
  4085a4:	mov	x29, sp
  4085a8:	stp	x19, x20, [sp, #16]
  4085ac:	csel	x19, x4, x0, eq  // eq = none
  4085b0:	mov	x20, x2
  4085b4:	mov	x0, x19
  4085b8:	str	x21, [sp, #32]
  4085bc:	mov	x21, x1
  4085c0:	bl	4017e0 <mbrtowc@plt>
  4085c4:	cmp	x20, #0x0
  4085c8:	mov	x20, x0
  4085cc:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4085d0:	b.hi	4085e8 <__fxstatat@plt+0x69a8>  // b.pmore
  4085d4:	mov	x0, x20
  4085d8:	ldp	x19, x20, [sp, #16]
  4085dc:	ldr	x21, [sp, #32]
  4085e0:	ldp	x29, x30, [sp], #64
  4085e4:	ret
  4085e8:	mov	w0, #0x0                   	// #0
  4085ec:	bl	4087a0 <__fxstatat@plt+0x6b60>
  4085f0:	tst	w0, #0xff
  4085f4:	b.ne	4085d4 <__fxstatat@plt+0x6994>  // b.any
  4085f8:	ldrb	w0, [x21]
  4085fc:	mov	x20, #0x1                   	// #1
  408600:	str	w0, [x19]
  408604:	mov	x0, x20
  408608:	ldp	x19, x20, [sp, #16]
  40860c:	ldr	x21, [sp, #32]
  408610:	ldp	x29, x30, [sp], #64
  408614:	ret
  408618:	stp	x29, x30, [sp, #-32]!
  40861c:	mov	x29, sp
  408620:	stp	x19, x20, [sp, #16]
  408624:	mov	x19, x0
  408628:	bl	4018c0 <__fpending@plt>
  40862c:	mov	x20, x0
  408630:	mov	x0, x19
  408634:	ldr	w19, [x19]
  408638:	and	w19, w19, #0x20
  40863c:	bl	4099a0 <__fxstatat@plt+0x7d60>
  408640:	cbnz	w19, 408668 <__fxstatat@plt+0x6a28>
  408644:	cbz	w0, 40865c <__fxstatat@plt+0x6a1c>
  408648:	cbnz	x20, 408680 <__fxstatat@plt+0x6a40>
  40864c:	bl	401bf0 <__errno_location@plt>
  408650:	ldr	w0, [x0]
  408654:	cmp	w0, #0x9
  408658:	csetm	w0, ne  // ne = any
  40865c:	ldp	x19, x20, [sp, #16]
  408660:	ldp	x29, x30, [sp], #32
  408664:	ret
  408668:	cbnz	w0, 408680 <__fxstatat@plt+0x6a40>
  40866c:	bl	401bf0 <__errno_location@plt>
  408670:	mov	x1, x0
  408674:	mov	w0, #0xffffffff            	// #-1
  408678:	str	wzr, [x1]
  40867c:	b	40865c <__fxstatat@plt+0x6a1c>
  408680:	mov	w0, #0xffffffff            	// #-1
  408684:	b	40865c <__fxstatat@plt+0x6a1c>
  408688:	mov	w1, #0xf616                	// #62998
  40868c:	str	xzr, [x0, #16]
  408690:	movk	w1, #0x95, lsl #16
  408694:	str	w1, [x0, #24]
  408698:	ret
  40869c:	nop
  4086a0:	mov	x2, x0
  4086a4:	mov	w0, #0xf616                	// #62998
  4086a8:	movk	w0, #0x95, lsl #16
  4086ac:	ldr	w3, [x2, #24]
  4086b0:	cmp	w3, w0
  4086b4:	b.ne	408724 <__fxstatat@plt+0x6ae4>  // b.any
  4086b8:	ldr	x0, [x2, #16]
  4086bc:	ldr	x3, [x1, #8]
  4086c0:	cbz	x0, 4086e8 <__fxstatat@plt+0x6aa8>
  4086c4:	ldr	x4, [x2]
  4086c8:	cmp	x4, x3
  4086cc:	b.eq	408700 <__fxstatat@plt+0x6ac0>  // b.none
  4086d0:	add	x4, x0, #0x1
  4086d4:	str	x4, [x2, #16]
  4086d8:	tst	x0, x4
  4086dc:	mov	w0, #0x0                   	// #0
  4086e0:	b.eq	408718 <__fxstatat@plt+0x6ad8>  // b.none
  4086e4:	ret
  4086e8:	mov	x0, #0x1                   	// #1
  4086ec:	str	x0, [x2, #16]
  4086f0:	ldr	x1, [x1]
  4086f4:	mov	w0, #0x0                   	// #0
  4086f8:	stp	x3, x1, [x2]
  4086fc:	ret
  408700:	ldr	x5, [x1]
  408704:	ldr	x4, [x2, #8]
  408708:	cmp	x5, x4
  40870c:	b.ne	4086d0 <__fxstatat@plt+0x6a90>  // b.any
  408710:	mov	w0, #0x1                   	// #1
  408714:	ret
  408718:	cbnz	x4, 4086f0 <__fxstatat@plt+0x6ab0>
  40871c:	mov	w0, #0x1                   	// #1
  408720:	ret
  408724:	stp	x29, x30, [sp, #-16]!
  408728:	adrp	x3, 40b000 <__fxstatat@plt+0x93c0>
  40872c:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  408730:	mov	x29, sp
  408734:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  408738:	add	x3, x3, #0xa30
  40873c:	add	x1, x1, #0xa00
  408740:	add	x0, x0, #0xa18
  408744:	mov	w2, #0x3c                  	// #60
  408748:	bl	401be0 <__assert_fail@plt>
  40874c:	nop
  408750:	stp	x29, x30, [sp, #-64]!
  408754:	mov	x29, sp
  408758:	str	x2, [sp, #56]
  40875c:	mov	w2, #0x0                   	// #0
  408760:	tbnz	w1, #6, 408774 <__fxstatat@plt+0x6b34>
  408764:	bl	401920 <open@plt>
  408768:	bl	409938 <__fxstatat@plt+0x7cf8>
  40876c:	ldp	x29, x30, [sp], #64
  408770:	ret
  408774:	mov	w2, #0xfffffff8            	// #-8
  408778:	stp	w2, wzr, [sp, #40]
  40877c:	ldr	w2, [sp, #56]
  408780:	add	x3, sp, #0x30
  408784:	add	x4, sp, #0x40
  408788:	stp	x4, x4, [sp, #16]
  40878c:	str	x3, [sp, #32]
  408790:	bl	401920 <open@plt>
  408794:	bl	409938 <__fxstatat@plt+0x7cf8>
  408798:	ldp	x29, x30, [sp], #64
  40879c:	ret
  4087a0:	stp	x29, x30, [sp, #-16]!
  4087a4:	mov	x1, #0x0                   	// #0
  4087a8:	mov	x29, sp
  4087ac:	bl	401c30 <setlocale@plt>
  4087b0:	mov	w1, #0x1                   	// #1
  4087b4:	cbz	x0, 4087d8 <__fxstatat@plt+0x6b98>
  4087b8:	ldrb	w1, [x0]
  4087bc:	cmp	w1, #0x43
  4087c0:	b.eq	4087e4 <__fxstatat@plt+0x6ba4>  // b.none
  4087c4:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4087c8:	add	x1, x1, #0xa40
  4087cc:	bl	401a90 <strcmp@plt>
  4087d0:	cmp	w0, #0x0
  4087d4:	cset	w1, ne  // ne = any
  4087d8:	mov	w0, w1
  4087dc:	ldp	x29, x30, [sp], #16
  4087e0:	ret
  4087e4:	ldrb	w2, [x0, #1]
  4087e8:	mov	w1, #0x0                   	// #0
  4087ec:	cbnz	w2, 4087c4 <__fxstatat@plt+0x6b84>
  4087f0:	mov	w0, w1
  4087f4:	ldp	x29, x30, [sp], #16
  4087f8:	ret
  4087fc:	nop
  408800:	ror	x2, x0, #3
  408804:	udiv	x0, x2, x1
  408808:	msub	x0, x0, x1, x2
  40880c:	ret
  408810:	cmp	x1, x0
  408814:	cset	w0, eq  // eq = none
  408818:	ret
  40881c:	nop
  408820:	stp	x29, x30, [sp, #-32]!
  408824:	mov	x29, sp
  408828:	str	x19, [sp, #16]
  40882c:	mov	x19, x0
  408830:	mov	x0, x1
  408834:	ldr	x1, [x19, #16]
  408838:	ldr	x2, [x19, #48]
  40883c:	blr	x2
  408840:	ldr	x1, [x19, #16]
  408844:	cmp	x1, x0
  408848:	b.ls	408860 <__fxstatat@plt+0x6c20>  // b.plast
  40884c:	ldr	x1, [x19]
  408850:	ldr	x19, [sp, #16]
  408854:	add	x0, x1, x0, lsl #4
  408858:	ldp	x29, x30, [sp], #32
  40885c:	ret
  408860:	bl	401a30 <abort@plt>
  408864:	nop
  408868:	stp	x29, x30, [sp, #-64]!
  40886c:	mov	x29, sp
  408870:	str	x23, [sp, #48]
  408874:	mov	x23, x2
  408878:	stp	x19, x20, [sp, #16]
  40887c:	mov	x20, x1
  408880:	stp	x21, x22, [sp, #32]
  408884:	and	w22, w3, #0xff
  408888:	mov	x21, x0
  40888c:	bl	408820 <__fxstatat@plt+0x6be0>
  408890:	str	x0, [x23]
  408894:	ldr	x1, [x0]
  408898:	cbz	x1, 408924 <__fxstatat@plt+0x6ce4>
  40889c:	mov	x19, x0
  4088a0:	cmp	x1, x20
  4088a4:	b.eq	40897c <__fxstatat@plt+0x6d3c>  // b.none
  4088a8:	ldr	x2, [x21, #56]
  4088ac:	mov	x0, x20
  4088b0:	blr	x2
  4088b4:	tst	w0, #0xff
  4088b8:	b.eq	40891c <__fxstatat@plt+0x6cdc>  // b.none
  4088bc:	ldr	x0, [x19]
  4088c0:	cbz	w22, 408928 <__fxstatat@plt+0x6ce8>
  4088c4:	ldr	x1, [x19, #8]
  4088c8:	cbz	x1, 408974 <__fxstatat@plt+0x6d34>
  4088cc:	ldp	x2, x3, [x1]
  4088d0:	stp	x2, x3, [x19]
  4088d4:	str	xzr, [x1]
  4088d8:	ldp	x19, x20, [sp, #16]
  4088dc:	ldr	x2, [x21, #72]
  4088e0:	str	x2, [x1, #8]
  4088e4:	str	x1, [x21, #72]
  4088e8:	ldp	x21, x22, [sp, #32]
  4088ec:	ldr	x23, [sp, #48]
  4088f0:	ldp	x29, x30, [sp], #64
  4088f4:	ret
  4088f8:	ldr	x1, [x2]
  4088fc:	mov	x0, x20
  408900:	cmp	x1, x20
  408904:	b.eq	40893c <__fxstatat@plt+0x6cfc>  // b.none
  408908:	ldr	x2, [x21, #56]
  40890c:	blr	x2
  408910:	tst	w0, #0xff
  408914:	b.ne	40893c <__fxstatat@plt+0x6cfc>  // b.any
  408918:	ldr	x19, [x19, #8]
  40891c:	ldr	x2, [x19, #8]
  408920:	cbnz	x2, 4088f8 <__fxstatat@plt+0x6cb8>
  408924:	mov	x0, #0x0                   	// #0
  408928:	ldp	x19, x20, [sp, #16]
  40892c:	ldp	x21, x22, [sp, #32]
  408930:	ldr	x23, [sp, #48]
  408934:	ldp	x29, x30, [sp], #64
  408938:	ret
  40893c:	ldr	x1, [x19, #8]
  408940:	ldr	x0, [x1]
  408944:	cbz	w22, 408928 <__fxstatat@plt+0x6ce8>
  408948:	ldr	x2, [x1, #8]
  40894c:	str	x2, [x19, #8]
  408950:	str	xzr, [x1]
  408954:	ldp	x19, x20, [sp, #16]
  408958:	ldr	x2, [x21, #72]
  40895c:	str	x2, [x1, #8]
  408960:	str	x1, [x21, #72]
  408964:	ldp	x21, x22, [sp, #32]
  408968:	ldr	x23, [sp, #48]
  40896c:	ldp	x29, x30, [sp], #64
  408970:	ret
  408974:	str	xzr, [x19]
  408978:	b	408928 <__fxstatat@plt+0x6ce8>
  40897c:	mov	x0, x1
  408980:	b	4088c0 <__fxstatat@plt+0x6c80>
  408984:	nop
  408988:	ldr	x3, [x0]
  40898c:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408990:	add	x2, x2, #0xab8
  408994:	mov	x1, x0
  408998:	cmp	x3, x2
  40899c:	b.eq	408a24 <__fxstatat@plt+0x6de4>  // b.none
  4089a0:	mov	w0, #0xcccd                	// #52429
  4089a4:	ldr	s1, [x3, #8]
  4089a8:	movk	w0, #0x3dcc, lsl #16
  4089ac:	fmov	s0, w0
  4089b0:	fcmpe	s1, s0
  4089b4:	b.le	408a18 <__fxstatat@plt+0x6dd8>
  4089b8:	mov	w0, #0x6666                	// #26214
  4089bc:	movk	w0, #0x3f66, lsl #16
  4089c0:	fmov	s2, w0
  4089c4:	fcmpe	s1, s2
  4089c8:	b.pl	408a18 <__fxstatat@plt+0x6dd8>  // b.nfrst
  4089cc:	mov	w0, #0xcccd                	// #52429
  4089d0:	ldr	s3, [x3, #12]
  4089d4:	movk	w0, #0x3f8c, lsl #16
  4089d8:	fmov	s2, w0
  4089dc:	fcmpe	s3, s2
  4089e0:	b.le	408a18 <__fxstatat@plt+0x6dd8>
  4089e4:	ldr	s2, [x3]
  4089e8:	fcmpe	s2, #0.0
  4089ec:	b.lt	408a18 <__fxstatat@plt+0x6dd8>  // b.tstop
  4089f0:	fadd	s0, s2, s0
  4089f4:	ldr	s2, [x3, #4]
  4089f8:	fcmpe	s0, s2
  4089fc:	b.pl	408a18 <__fxstatat@plt+0x6dd8>  // b.nfrst
  408a00:	fmov	s3, #1.000000000000000000e+00
  408a04:	fcmpe	s2, s3
  408a08:	b.hi	408a18 <__fxstatat@plt+0x6dd8>  // b.pmore
  408a0c:	fcmpe	s1, s0
  408a10:	mov	w0, #0x1                   	// #1
  408a14:	b.gt	408a20 <__fxstatat@plt+0x6de0>
  408a18:	mov	w0, #0x0                   	// #0
  408a1c:	str	x2, [x1]
  408a20:	ret
  408a24:	mov	w0, #0x1                   	// #1
  408a28:	ret
  408a2c:	nop
  408a30:	tst	w1, #0xff
  408a34:	b.ne	408a58 <__fxstatat@plt+0x6e18>  // b.any
  408a38:	ucvtf	s1, x0
  408a3c:	mov	w0, #0x5f800000            	// #1602224128
  408a40:	fmov	s2, w0
  408a44:	mov	x0, #0x0                   	// #0
  408a48:	fdiv	s0, s1, s0
  408a4c:	fcmpe	s0, s2
  408a50:	b.ge	408ad8 <__fxstatat@plt+0x6e98>  // b.tcont
  408a54:	fcvtzu	x0, s0
  408a58:	cmp	x0, #0xa
  408a5c:	mov	x1, #0xa                   	// #10
  408a60:	csel	x0, x0, x1, cs  // cs = hs, nlast
  408a64:	mov	x5, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  408a68:	orr	x0, x0, #0x1
  408a6c:	movk	x5, #0xaaab
  408a70:	cmn	x0, #0x1
  408a74:	b.eq	408ad4 <__fxstatat@plt+0x6e94>  // b.none
  408a78:	umulh	x1, x0, x5
  408a7c:	cmp	x0, #0x9
  408a80:	and	x2, x1, #0xfffffffffffffffe
  408a84:	add	x1, x2, x1, lsr #1
  408a88:	sub	x1, x0, x1
  408a8c:	b.ls	408ac4 <__fxstatat@plt+0x6e84>  // b.plast
  408a90:	cbz	x1, 408ac8 <__fxstatat@plt+0x6e88>
  408a94:	mov	x4, #0x10                  	// #16
  408a98:	mov	x3, #0x9                   	// #9
  408a9c:	mov	x2, #0x3                   	// #3
  408aa0:	b	408aa8 <__fxstatat@plt+0x6e68>
  408aa4:	cbz	x1, 408ac8 <__fxstatat@plt+0x6e88>
  408aa8:	add	x2, x2, #0x2
  408aac:	add	x3, x3, x4
  408ab0:	cmp	x0, x3
  408ab4:	add	x4, x4, #0x8
  408ab8:	udiv	x1, x0, x2
  408abc:	msub	x1, x1, x2, x0
  408ac0:	b.hi	408aa4 <__fxstatat@plt+0x6e64>  // b.pmore
  408ac4:	cbnz	x1, 408adc <__fxstatat@plt+0x6e9c>
  408ac8:	add	x0, x0, #0x2
  408acc:	cmn	x0, #0x1
  408ad0:	b.ne	408a78 <__fxstatat@plt+0x6e38>  // b.any
  408ad4:	mov	x0, #0x0                   	// #0
  408ad8:	ret
  408adc:	cmp	xzr, x0, lsr #61
  408ae0:	cset	x1, ne  // ne = any
  408ae4:	tbnz	x0, #60, 408ad4 <__fxstatat@plt+0x6e94>
  408ae8:	cbnz	x1, 408ad4 <__fxstatat@plt+0x6e94>
  408aec:	ret
  408af0:	stp	x29, x30, [sp, #-64]!
  408af4:	mov	x29, sp
  408af8:	stp	x19, x20, [sp, #16]
  408afc:	mov	x20, x0
  408b00:	stp	x21, x22, [sp, #32]
  408b04:	ldp	x22, x0, [x1]
  408b08:	stp	x23, x24, [sp, #48]
  408b0c:	mov	x23, x1
  408b10:	and	w24, w2, #0xff
  408b14:	cmp	x22, x0
  408b18:	b.cc	408b2c <__fxstatat@plt+0x6eec>  // b.lo, b.ul, b.last
  408b1c:	b	408b8c <__fxstatat@plt+0x6f4c>
  408b20:	add	x22, x22, #0x10
  408b24:	cmp	x0, x22
  408b28:	b.ls	408b8c <__fxstatat@plt+0x6f4c>  // b.plast
  408b2c:	ldr	x21, [x22]
  408b30:	cbz	x21, 408b20 <__fxstatat@plt+0x6ee0>
  408b34:	ldr	x19, [x22, #8]
  408b38:	cbz	x19, 408b74 <__fxstatat@plt+0x6f34>
  408b3c:	nop
  408b40:	ldr	x21, [x19]
  408b44:	mov	x0, x20
  408b48:	mov	x1, x21
  408b4c:	bl	408820 <__fxstatat@plt+0x6be0>
  408b50:	ldr	x3, [x0]
  408b54:	mov	x2, x19
  408b58:	ldr	x19, [x19, #8]
  408b5c:	cbz	x3, 408ba8 <__fxstatat@plt+0x6f68>
  408b60:	ldr	x1, [x0, #8]
  408b64:	str	x1, [x2, #8]
  408b68:	str	x2, [x0, #8]
  408b6c:	cbnz	x19, 408b40 <__fxstatat@plt+0x6f00>
  408b70:	ldr	x21, [x22]
  408b74:	str	xzr, [x22, #8]
  408b78:	cbz	w24, 408bd0 <__fxstatat@plt+0x6f90>
  408b7c:	ldr	x0, [x23, #8]
  408b80:	add	x22, x22, #0x10
  408b84:	cmp	x0, x22
  408b88:	b.hi	408b2c <__fxstatat@plt+0x6eec>  // b.pmore
  408b8c:	mov	w24, #0x1                   	// #1
  408b90:	mov	w0, w24
  408b94:	ldp	x19, x20, [sp, #16]
  408b98:	ldp	x21, x22, [sp, #32]
  408b9c:	ldp	x23, x24, [sp, #48]
  408ba0:	ldp	x29, x30, [sp], #64
  408ba4:	ret
  408ba8:	ldr	x1, [x20, #24]
  408bac:	str	x21, [x0]
  408bb0:	add	x1, x1, #0x1
  408bb4:	str	x1, [x20, #24]
  408bb8:	str	xzr, [x2]
  408bbc:	ldr	x0, [x20, #72]
  408bc0:	str	x0, [x2, #8]
  408bc4:	str	x2, [x20, #72]
  408bc8:	cbnz	x19, 408b40 <__fxstatat@plt+0x6f00>
  408bcc:	b	408b70 <__fxstatat@plt+0x6f30>
  408bd0:	mov	x1, x21
  408bd4:	mov	x0, x20
  408bd8:	bl	408820 <__fxstatat@plt+0x6be0>
  408bdc:	mov	x19, x0
  408be0:	ldr	x0, [x0]
  408be4:	cbz	x0, 408c1c <__fxstatat@plt+0x6fdc>
  408be8:	ldr	x0, [x20, #72]
  408bec:	cbz	x0, 408c30 <__fxstatat@plt+0x6ff0>
  408bf0:	ldr	x1, [x0, #8]
  408bf4:	str	x1, [x20, #72]
  408bf8:	ldr	x1, [x19, #8]
  408bfc:	stp	x21, x1, [x0]
  408c00:	str	x0, [x19, #8]
  408c04:	ldr	x1, [x23, #24]
  408c08:	str	xzr, [x22]
  408c0c:	sub	x1, x1, #0x1
  408c10:	str	x1, [x23, #24]
  408c14:	ldr	x0, [x23, #8]
  408c18:	b	408b20 <__fxstatat@plt+0x6ee0>
  408c1c:	ldr	x0, [x20, #24]
  408c20:	str	x21, [x19]
  408c24:	add	x0, x0, #0x1
  408c28:	str	x0, [x20, #24]
  408c2c:	b	408c04 <__fxstatat@plt+0x6fc4>
  408c30:	mov	x0, #0x10                  	// #16
  408c34:	bl	401910 <malloc@plt>
  408c38:	cbnz	x0, 408bf8 <__fxstatat@plt+0x6fb8>
  408c3c:	mov	w0, w24
  408c40:	ldp	x19, x20, [sp, #16]
  408c44:	ldp	x21, x22, [sp, #32]
  408c48:	ldp	x23, x24, [sp, #48]
  408c4c:	ldp	x29, x30, [sp], #64
  408c50:	ret
  408c54:	nop
  408c58:	ldr	x0, [x0, #16]
  408c5c:	ret
  408c60:	ldr	x0, [x0, #24]
  408c64:	ret
  408c68:	ldr	x0, [x0, #32]
  408c6c:	ret
  408c70:	ldp	x3, x4, [x0]
  408c74:	mov	x0, #0x0                   	// #0
  408c78:	cmp	x3, x4
  408c7c:	b.cc	408c90 <__fxstatat@plt+0x7050>  // b.lo, b.ul, b.last
  408c80:	b	408cc8 <__fxstatat@plt+0x7088>
  408c84:	add	x3, x3, #0x10
  408c88:	cmp	x3, x4
  408c8c:	b.cs	408cc8 <__fxstatat@plt+0x7088>  // b.hs, b.nlast
  408c90:	ldr	x1, [x3]
  408c94:	cbz	x1, 408c84 <__fxstatat@plt+0x7044>
  408c98:	ldr	x1, [x3, #8]
  408c9c:	mov	x2, #0x1                   	// #1
  408ca0:	cbz	x1, 408cb4 <__fxstatat@plt+0x7074>
  408ca4:	nop
  408ca8:	ldr	x1, [x1, #8]
  408cac:	add	x2, x2, #0x1
  408cb0:	cbnz	x1, 408ca8 <__fxstatat@plt+0x7068>
  408cb4:	cmp	x0, x2
  408cb8:	add	x3, x3, #0x10
  408cbc:	csel	x0, x0, x2, cs  // cs = hs, nlast
  408cc0:	cmp	x3, x4
  408cc4:	b.cc	408c90 <__fxstatat@plt+0x7050>  // b.lo, b.ul, b.last
  408cc8:	ret
  408ccc:	nop
  408cd0:	ldp	x3, x4, [x0]
  408cd4:	mov	x6, x0
  408cd8:	mov	x2, #0x0                   	// #0
  408cdc:	mov	x5, #0x0                   	// #0
  408ce0:	cmp	x3, x4
  408ce4:	b.cc	408cf8 <__fxstatat@plt+0x70b8>  // b.lo, b.ul, b.last
  408ce8:	b	408d28 <__fxstatat@plt+0x70e8>
  408cec:	add	x3, x3, #0x10
  408cf0:	cmp	x3, x4
  408cf4:	b.cs	408d28 <__fxstatat@plt+0x70e8>  // b.hs, b.nlast
  408cf8:	ldr	x1, [x3]
  408cfc:	cbz	x1, 408cec <__fxstatat@plt+0x70ac>
  408d00:	ldr	x1, [x3, #8]
  408d04:	add	x5, x5, #0x1
  408d08:	add	x2, x2, #0x1
  408d0c:	cbz	x1, 408cec <__fxstatat@plt+0x70ac>
  408d10:	ldr	x1, [x1, #8]
  408d14:	add	x2, x2, #0x1
  408d18:	cbnz	x1, 408d10 <__fxstatat@plt+0x70d0>
  408d1c:	add	x3, x3, #0x10
  408d20:	cmp	x3, x4
  408d24:	b.cc	408cf8 <__fxstatat@plt+0x70b8>  // b.lo, b.ul, b.last
  408d28:	ldr	x1, [x6, #24]
  408d2c:	mov	w0, #0x0                   	// #0
  408d30:	cmp	x1, x5
  408d34:	b.eq	408d3c <__fxstatat@plt+0x70fc>  // b.none
  408d38:	ret
  408d3c:	ldr	x0, [x6, #32]
  408d40:	cmp	x0, x2
  408d44:	cset	w0, eq  // eq = none
  408d48:	ret
  408d4c:	nop
  408d50:	stp	x29, x30, [sp, #-48]!
  408d54:	mov	x29, sp
  408d58:	ldp	x4, x5, [x0]
  408d5c:	stp	x19, x20, [sp, #16]
  408d60:	mov	x20, x1
  408d64:	stp	x21, x22, [sp, #32]
  408d68:	mov	x19, #0x0                   	// #0
  408d6c:	ldp	x21, x22, [x0, #16]
  408d70:	cmp	x4, x5
  408d74:	ldr	x3, [x0, #32]
  408d78:	b.cc	408d8c <__fxstatat@plt+0x714c>  // b.lo, b.ul, b.last
  408d7c:	b	408dc0 <__fxstatat@plt+0x7180>
  408d80:	add	x4, x4, #0x10
  408d84:	cmp	x4, x5
  408d88:	b.cs	408dc0 <__fxstatat@plt+0x7180>  // b.hs, b.nlast
  408d8c:	ldr	x0, [x4]
  408d90:	cbz	x0, 408d80 <__fxstatat@plt+0x7140>
  408d94:	ldr	x0, [x4, #8]
  408d98:	mov	x2, #0x1                   	// #1
  408d9c:	cbz	x0, 408dac <__fxstatat@plt+0x716c>
  408da0:	ldr	x0, [x0, #8]
  408da4:	add	x2, x2, #0x1
  408da8:	cbnz	x0, 408da0 <__fxstatat@plt+0x7160>
  408dac:	cmp	x19, x2
  408db0:	add	x4, x4, #0x10
  408db4:	csel	x19, x19, x2, cs  // cs = hs, nlast
  408db8:	cmp	x4, x5
  408dbc:	b.cc	408d8c <__fxstatat@plt+0x714c>  // b.lo, b.ul, b.last
  408dc0:	mov	x0, x20
  408dc4:	mov	w1, #0x1                   	// #1
  408dc8:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408dcc:	add	x2, x2, #0xa48
  408dd0:	bl	401a80 <__fprintf_chk@plt>
  408dd4:	mov	x3, x21
  408dd8:	mov	x0, x20
  408ddc:	mov	w1, #0x1                   	// #1
  408de0:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408de4:	add	x2, x2, #0xa60
  408de8:	bl	401a80 <__fprintf_chk@plt>
  408dec:	ucvtf	d1, x22
  408df0:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408df4:	fmov	d2, x0
  408df8:	ucvtf	d0, x21
  408dfc:	mov	x3, x22
  408e00:	mov	x0, x20
  408e04:	mov	w1, #0x1                   	// #1
  408e08:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408e0c:	fmul	d1, d1, d2
  408e10:	add	x2, x2, #0xa78
  408e14:	fdiv	d0, d1, d0
  408e18:	bl	401a80 <__fprintf_chk@plt>
  408e1c:	mov	x3, x19
  408e20:	mov	x0, x20
  408e24:	ldp	x19, x20, [sp, #16]
  408e28:	adrp	x2, 40b000 <__fxstatat@plt+0x93c0>
  408e2c:	ldp	x21, x22, [sp, #32]
  408e30:	add	x2, x2, #0xaa0
  408e34:	ldp	x29, x30, [sp], #48
  408e38:	mov	w1, #0x1                   	// #1
  408e3c:	b	401a80 <__fprintf_chk@plt>
  408e40:	stp	x29, x30, [sp, #-48]!
  408e44:	mov	x29, sp
  408e48:	stp	x19, x20, [sp, #16]
  408e4c:	mov	x20, x1
  408e50:	str	x21, [sp, #32]
  408e54:	mov	x21, x0
  408e58:	bl	408820 <__fxstatat@plt+0x6be0>
  408e5c:	ldr	x1, [x0]
  408e60:	cbz	x1, 408e94 <__fxstatat@plt+0x7254>
  408e64:	mov	x19, x0
  408e68:	b	408e70 <__fxstatat@plt+0x7230>
  408e6c:	ldr	x1, [x19]
  408e70:	mov	x0, x20
  408e74:	cmp	x1, x20
  408e78:	b.eq	408eac <__fxstatat@plt+0x726c>  // b.none
  408e7c:	ldr	x2, [x21, #56]
  408e80:	blr	x2
  408e84:	tst	w0, #0xff
  408e88:	b.ne	408ea8 <__fxstatat@plt+0x7268>  // b.any
  408e8c:	ldr	x19, [x19, #8]
  408e90:	cbnz	x19, 408e6c <__fxstatat@plt+0x722c>
  408e94:	mov	x0, #0x0                   	// #0
  408e98:	ldp	x19, x20, [sp, #16]
  408e9c:	ldr	x21, [sp, #32]
  408ea0:	ldp	x29, x30, [sp], #48
  408ea4:	ret
  408ea8:	ldr	x20, [x19]
  408eac:	mov	x0, x20
  408eb0:	ldp	x19, x20, [sp, #16]
  408eb4:	ldr	x21, [sp, #32]
  408eb8:	ldp	x29, x30, [sp], #48
  408ebc:	ret
  408ec0:	ldr	x1, [x0, #32]
  408ec4:	cbz	x1, 408ef0 <__fxstatat@plt+0x72b0>
  408ec8:	ldp	x1, x2, [x0]
  408ecc:	cmp	x1, x2
  408ed0:	b.cc	408ee4 <__fxstatat@plt+0x72a4>  // b.lo, b.ul, b.last
  408ed4:	b	408ef8 <__fxstatat@plt+0x72b8>
  408ed8:	add	x1, x1, #0x10
  408edc:	cmp	x1, x2
  408ee0:	b.cs	408ef8 <__fxstatat@plt+0x72b8>  // b.hs, b.nlast
  408ee4:	ldr	x0, [x1]
  408ee8:	cbz	x0, 408ed8 <__fxstatat@plt+0x7298>
  408eec:	ret
  408ef0:	mov	x0, #0x0                   	// #0
  408ef4:	ret
  408ef8:	stp	x29, x30, [sp, #-16]!
  408efc:	mov	x29, sp
  408f00:	bl	401a30 <abort@plt>
  408f04:	nop
  408f08:	stp	x29, x30, [sp, #-32]!
  408f0c:	mov	x29, sp
  408f10:	stp	x19, x20, [sp, #16]
  408f14:	mov	x20, x0
  408f18:	mov	x19, x1
  408f1c:	bl	408820 <__fxstatat@plt+0x6be0>
  408f20:	mov	x3, x0
  408f24:	mov	x2, x0
  408f28:	b	408f30 <__fxstatat@plt+0x72f0>
  408f2c:	cbz	x2, 408f40 <__fxstatat@plt+0x7300>
  408f30:	ldp	x4, x2, [x2]
  408f34:	cmp	x4, x19
  408f38:	b.ne	408f2c <__fxstatat@plt+0x72ec>  // b.any
  408f3c:	cbnz	x2, 408f6c <__fxstatat@plt+0x732c>
  408f40:	ldr	x1, [x20, #8]
  408f44:	b	408f50 <__fxstatat@plt+0x7310>
  408f48:	ldr	x0, [x3]
  408f4c:	cbnz	x0, 408f60 <__fxstatat@plt+0x7320>
  408f50:	add	x3, x3, #0x10
  408f54:	cmp	x1, x3
  408f58:	b.hi	408f48 <__fxstatat@plt+0x7308>  // b.pmore
  408f5c:	mov	x0, #0x0                   	// #0
  408f60:	ldp	x19, x20, [sp, #16]
  408f64:	ldp	x29, x30, [sp], #32
  408f68:	ret
  408f6c:	ldr	x0, [x2]
  408f70:	ldp	x19, x20, [sp, #16]
  408f74:	ldp	x29, x30, [sp], #32
  408f78:	ret
  408f7c:	nop
  408f80:	ldp	x5, x3, [x0]
  408f84:	mov	x6, x0
  408f88:	cmp	x3, x5
  408f8c:	b.ls	408fdc <__fxstatat@plt+0x739c>  // b.plast
  408f90:	sub	x4, x1, #0x8
  408f94:	mov	x0, #0x0                   	// #0
  408f98:	ldr	x1, [x5]
  408f9c:	cbnz	x1, 408fb0 <__fxstatat@plt+0x7370>
  408fa0:	add	x5, x5, #0x10
  408fa4:	cmp	x3, x5
  408fa8:	b.hi	408f98 <__fxstatat@plt+0x7358>  // b.pmore
  408fac:	ret
  408fb0:	mov	x1, x5
  408fb4:	nop
  408fb8:	cmp	x2, x0
  408fbc:	b.ls	408fac <__fxstatat@plt+0x736c>  // b.plast
  408fc0:	add	x0, x0, #0x1
  408fc4:	ldr	x3, [x1]
  408fc8:	str	x3, [x4, x0, lsl #3]
  408fcc:	ldr	x1, [x1, #8]
  408fd0:	cbnz	x1, 408fb8 <__fxstatat@plt+0x7378>
  408fd4:	ldr	x3, [x6, #8]
  408fd8:	b	408fa0 <__fxstatat@plt+0x7360>
  408fdc:	mov	x0, #0x0                   	// #0
  408fe0:	ret
  408fe4:	nop
  408fe8:	stp	x29, x30, [sp, #-64]!
  408fec:	mov	x29, sp
  408ff0:	stp	x21, x22, [sp, #32]
  408ff4:	mov	x21, x1
  408ff8:	stp	x23, x24, [sp, #48]
  408ffc:	ldp	x23, x1, [x0]
  409000:	stp	x19, x20, [sp, #16]
  409004:	cmp	x1, x23
  409008:	b.ls	409074 <__fxstatat@plt+0x7434>  // b.plast
  40900c:	mov	x24, x0
  409010:	mov	x22, x2
  409014:	mov	x20, #0x0                   	// #0
  409018:	ldr	x0, [x23]
  40901c:	cbnz	x0, 409044 <__fxstatat@plt+0x7404>
  409020:	add	x23, x23, #0x10
  409024:	cmp	x1, x23
  409028:	b.hi	409018 <__fxstatat@plt+0x73d8>  // b.pmore
  40902c:	mov	x0, x20
  409030:	ldp	x19, x20, [sp, #16]
  409034:	ldp	x21, x22, [sp, #32]
  409038:	ldp	x23, x24, [sp, #48]
  40903c:	ldp	x29, x30, [sp], #64
  409040:	ret
  409044:	mov	x19, x23
  409048:	b	409050 <__fxstatat@plt+0x7410>
  40904c:	ldr	x0, [x19]
  409050:	mov	x1, x22
  409054:	blr	x21
  409058:	tst	w0, #0xff
  40905c:	b.eq	40902c <__fxstatat@plt+0x73ec>  // b.none
  409060:	ldr	x19, [x19, #8]
  409064:	add	x20, x20, #0x1
  409068:	cbnz	x19, 40904c <__fxstatat@plt+0x740c>
  40906c:	ldr	x1, [x24, #8]
  409070:	b	409020 <__fxstatat@plt+0x73e0>
  409074:	mov	x20, #0x0                   	// #0
  409078:	b	40902c <__fxstatat@plt+0x73ec>
  40907c:	nop
  409080:	ldrb	w4, [x0]
  409084:	mov	x2, #0x0                   	// #0
  409088:	cbz	w4, 4090ac <__fxstatat@plt+0x746c>
  40908c:	nop
  409090:	lsl	x3, x2, #5
  409094:	sub	x2, x3, x2
  409098:	add	x2, x2, w4, uxtb
  40909c:	ldrb	w4, [x0, #1]!
  4090a0:	udiv	x3, x2, x1
  4090a4:	msub	x2, x3, x1, x2
  4090a8:	cbnz	w4, 409090 <__fxstatat@plt+0x7450>
  4090ac:	mov	x0, x2
  4090b0:	ret
  4090b4:	nop
  4090b8:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  4090bc:	add	x1, x1, #0xab8
  4090c0:	ldp	x2, x3, [x1]
  4090c4:	stp	x2, x3, [x0]
  4090c8:	ldr	w1, [x1, #16]
  4090cc:	str	w1, [x0, #16]
  4090d0:	ret
  4090d4:	nop
  4090d8:	stp	x29, x30, [sp, #-64]!
  4090dc:	cmp	x2, #0x0
  4090e0:	mov	x29, sp
  4090e4:	stp	x21, x22, [sp, #32]
  4090e8:	mov	x22, x2
  4090ec:	adrp	x2, 408000 <__fxstatat@plt+0x63c0>
  4090f0:	add	x2, x2, #0x800
  4090f4:	stp	x19, x20, [sp, #16]
  4090f8:	csel	x22, x2, x22, eq  // eq = none
  4090fc:	cmp	x3, #0x0
  409100:	adrp	x2, 408000 <__fxstatat@plt+0x63c0>
  409104:	add	x2, x2, #0x810
  409108:	mov	x20, x1
  40910c:	csel	x21, x2, x3, eq  // eq = none
  409110:	stp	x23, x24, [sp, #48]
  409114:	mov	x24, x0
  409118:	mov	x23, x4
  40911c:	mov	x0, #0x50                  	// #80
  409120:	bl	401910 <malloc@plt>
  409124:	mov	x19, x0
  409128:	cbz	x0, 40918c <__fxstatat@plt+0x754c>
  40912c:	cmp	x20, #0x0
  409130:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  409134:	add	x1, x1, #0xab8
  409138:	csel	x20, x1, x20, eq  // eq = none
  40913c:	str	x20, [x0, #40]!
  409140:	bl	408988 <__fxstatat@plt+0x6d48>
  409144:	tst	w0, #0xff
  409148:	b.eq	4091a4 <__fxstatat@plt+0x7564>  // b.none
  40914c:	ldrb	w1, [x20, #16]
  409150:	mov	x0, x24
  409154:	ldr	s0, [x20, #8]
  409158:	bl	408a30 <__fxstatat@plt+0x6df0>
  40915c:	str	x0, [x19, #16]
  409160:	mov	x20, x0
  409164:	cbz	x0, 4091a4 <__fxstatat@plt+0x7564>
  409168:	mov	x1, #0x10                  	// #16
  40916c:	bl	4019a0 <calloc@plt>
  409170:	str	x0, [x19]
  409174:	cbz	x0, 4091a4 <__fxstatat@plt+0x7564>
  409178:	add	x20, x0, x20, lsl #4
  40917c:	str	x20, [x19, #8]
  409180:	stp	xzr, xzr, [x19, #24]
  409184:	stp	x22, x21, [x19, #48]
  409188:	stp	x23, xzr, [x19, #64]
  40918c:	mov	x0, x19
  409190:	ldp	x19, x20, [sp, #16]
  409194:	ldp	x21, x22, [sp, #32]
  409198:	ldp	x23, x24, [sp, #48]
  40919c:	ldp	x29, x30, [sp], #64
  4091a0:	ret
  4091a4:	mov	x0, x19
  4091a8:	mov	x19, #0x0                   	// #0
  4091ac:	bl	401ad0 <free@plt>
  4091b0:	mov	x0, x19
  4091b4:	ldp	x19, x20, [sp, #16]
  4091b8:	ldp	x21, x22, [sp, #32]
  4091bc:	ldp	x23, x24, [sp, #48]
  4091c0:	ldp	x29, x30, [sp], #64
  4091c4:	ret
  4091c8:	stp	x29, x30, [sp, #-48]!
  4091cc:	mov	x29, sp
  4091d0:	ldr	x1, [x0, #8]
  4091d4:	str	x21, [sp, #32]
  4091d8:	ldr	x21, [x0]
  4091dc:	stp	x19, x20, [sp, #16]
  4091e0:	mov	x20, x0
  4091e4:	cmp	x21, x1
  4091e8:	b.cc	4091fc <__fxstatat@plt+0x75bc>  // b.lo, b.ul, b.last
  4091ec:	b	409258 <__fxstatat@plt+0x7618>
  4091f0:	add	x21, x21, #0x10
  4091f4:	cmp	x1, x21
  4091f8:	b.ls	409258 <__fxstatat@plt+0x7618>  // b.plast
  4091fc:	ldr	x0, [x21]
  409200:	cbz	x0, 4091f0 <__fxstatat@plt+0x75b0>
  409204:	ldr	x19, [x21, #8]
  409208:	ldr	x1, [x20, #64]
  40920c:	cbz	x19, 409238 <__fxstatat@plt+0x75f8>
  409210:	cbz	x1, 409220 <__fxstatat@plt+0x75e0>
  409214:	ldr	x0, [x19]
  409218:	blr	x1
  40921c:	ldr	x1, [x20, #64]
  409220:	ldr	x0, [x19, #8]
  409224:	ldr	x2, [x20, #72]
  409228:	stp	xzr, x2, [x19]
  40922c:	str	x19, [x20, #72]
  409230:	mov	x19, x0
  409234:	cbnz	x0, 409210 <__fxstatat@plt+0x75d0>
  409238:	cbz	x1, 409244 <__fxstatat@plt+0x7604>
  40923c:	ldr	x0, [x21]
  409240:	blr	x1
  409244:	stp	xzr, xzr, [x21]
  409248:	add	x21, x21, #0x10
  40924c:	ldr	x1, [x20, #8]
  409250:	cmp	x1, x21
  409254:	b.hi	4091fc <__fxstatat@plt+0x75bc>  // b.pmore
  409258:	ldr	x21, [sp, #32]
  40925c:	stp	xzr, xzr, [x20, #24]
  409260:	ldp	x19, x20, [sp, #16]
  409264:	ldp	x29, x30, [sp], #48
  409268:	ret
  40926c:	nop
  409270:	stp	x29, x30, [sp, #-48]!
  409274:	mov	x29, sp
  409278:	str	x21, [sp, #32]
  40927c:	mov	x21, x0
  409280:	ldr	x0, [x0, #64]
  409284:	stp	x19, x20, [sp, #16]
  409288:	ldp	x20, x1, [x21]
  40928c:	cbz	x0, 4092e8 <__fxstatat@plt+0x76a8>
  409290:	ldr	x0, [x21, #32]
  409294:	cbz	x0, 4092e8 <__fxstatat@plt+0x76a8>
  409298:	cmp	x20, x1
  40929c:	b.cc	4092b0 <__fxstatat@plt+0x7670>  // b.lo, b.ul, b.last
  4092a0:	b	409318 <__fxstatat@plt+0x76d8>
  4092a4:	add	x20, x20, #0x10
  4092a8:	cmp	x1, x20
  4092ac:	b.ls	4092e4 <__fxstatat@plt+0x76a4>  // b.plast
  4092b0:	ldr	x0, [x20]
  4092b4:	cbz	x0, 4092a4 <__fxstatat@plt+0x7664>
  4092b8:	mov	x19, x20
  4092bc:	b	4092c4 <__fxstatat@plt+0x7684>
  4092c0:	ldr	x0, [x19]
  4092c4:	ldr	x1, [x21, #64]
  4092c8:	blr	x1
  4092cc:	ldr	x19, [x19, #8]
  4092d0:	cbnz	x19, 4092c0 <__fxstatat@plt+0x7680>
  4092d4:	ldr	x1, [x21, #8]
  4092d8:	add	x20, x20, #0x10
  4092dc:	cmp	x1, x20
  4092e0:	b.hi	4092b0 <__fxstatat@plt+0x7670>  // b.pmore
  4092e4:	ldr	x20, [x21]
  4092e8:	cmp	x20, x1
  4092ec:	b.cs	409318 <__fxstatat@plt+0x76d8>  // b.hs, b.nlast
  4092f0:	ldr	x19, [x20, #8]
  4092f4:	cbz	x19, 40930c <__fxstatat@plt+0x76cc>
  4092f8:	mov	x0, x19
  4092fc:	ldr	x19, [x19, #8]
  409300:	bl	401ad0 <free@plt>
  409304:	cbnz	x19, 4092f8 <__fxstatat@plt+0x76b8>
  409308:	ldr	x1, [x21, #8]
  40930c:	add	x20, x20, #0x10
  409310:	cmp	x1, x20
  409314:	b.hi	4092f0 <__fxstatat@plt+0x76b0>  // b.pmore
  409318:	ldr	x19, [x21, #72]
  40931c:	cbz	x19, 409330 <__fxstatat@plt+0x76f0>
  409320:	mov	x0, x19
  409324:	ldr	x19, [x19, #8]
  409328:	bl	401ad0 <free@plt>
  40932c:	cbnz	x19, 409320 <__fxstatat@plt+0x76e0>
  409330:	ldr	x0, [x21]
  409334:	bl	401ad0 <free@plt>
  409338:	mov	x0, x21
  40933c:	ldp	x19, x20, [sp, #16]
  409340:	ldr	x21, [sp, #32]
  409344:	ldp	x29, x30, [sp], #48
  409348:	b	401ad0 <free@plt>
  40934c:	nop
  409350:	stp	x29, x30, [sp, #-128]!
  409354:	mov	x29, sp
  409358:	stp	x19, x20, [sp, #16]
  40935c:	mov	x19, x0
  409360:	mov	x0, x1
  409364:	str	x21, [sp, #32]
  409368:	ldr	x21, [x19, #40]
  40936c:	ldrb	w1, [x21, #16]
  409370:	ldr	s0, [x21, #8]
  409374:	bl	408a30 <__fxstatat@plt+0x6df0>
  409378:	cbz	x0, 409440 <__fxstatat@plt+0x7800>
  40937c:	ldr	x1, [x19, #16]
  409380:	mov	x20, x0
  409384:	cmp	x1, x0
  409388:	b.eq	409428 <__fxstatat@plt+0x77e8>  // b.none
  40938c:	mov	x1, #0x10                  	// #16
  409390:	bl	4019a0 <calloc@plt>
  409394:	str	x0, [sp, #48]
  409398:	cbz	x0, 409440 <__fxstatat@plt+0x7800>
  40939c:	ldp	x7, x6, [x19, #48]
  4093a0:	add	x3, x0, x20, lsl #4
  4093a4:	ldp	x5, x4, [x19, #64]
  4093a8:	add	x0, sp, #0x30
  4093ac:	mov	x1, x19
  4093b0:	mov	w2, #0x0                   	// #0
  4093b4:	stp	x3, x20, [sp, #56]
  4093b8:	stp	xzr, xzr, [sp, #72]
  4093bc:	stp	x21, x7, [sp, #88]
  4093c0:	stp	x6, x5, [sp, #104]
  4093c4:	str	x4, [sp, #120]
  4093c8:	bl	408af0 <__fxstatat@plt+0x6eb0>
  4093cc:	ands	w20, w0, #0xff
  4093d0:	b.ne	409458 <__fxstatat@plt+0x7818>  // b.any
  4093d4:	ldr	x0, [sp, #120]
  4093d8:	str	x0, [x19, #72]
  4093dc:	add	x1, sp, #0x30
  4093e0:	mov	x0, x19
  4093e4:	mov	w2, #0x1                   	// #1
  4093e8:	bl	408af0 <__fxstatat@plt+0x6eb0>
  4093ec:	tst	w0, #0xff
  4093f0:	b.eq	40949c <__fxstatat@plt+0x785c>  // b.none
  4093f4:	add	x1, sp, #0x30
  4093f8:	mov	x0, x19
  4093fc:	mov	w2, #0x0                   	// #0
  409400:	bl	408af0 <__fxstatat@plt+0x6eb0>
  409404:	tst	w0, #0xff
  409408:	b.eq	40949c <__fxstatat@plt+0x785c>  // b.none
  40940c:	ldr	x0, [sp, #48]
  409410:	bl	401ad0 <free@plt>
  409414:	mov	w0, w20
  409418:	ldp	x19, x20, [sp, #16]
  40941c:	ldr	x21, [sp, #32]
  409420:	ldp	x29, x30, [sp], #128
  409424:	ret
  409428:	mov	w20, #0x1                   	// #1
  40942c:	mov	w0, w20
  409430:	ldp	x19, x20, [sp, #16]
  409434:	ldr	x21, [sp, #32]
  409438:	ldp	x29, x30, [sp], #128
  40943c:	ret
  409440:	mov	w20, #0x0                   	// #0
  409444:	mov	w0, w20
  409448:	ldp	x19, x20, [sp, #16]
  40944c:	ldr	x21, [sp, #32]
  409450:	ldp	x29, x30, [sp], #128
  409454:	ret
  409458:	ldr	x0, [x19]
  40945c:	bl	401ad0 <free@plt>
  409460:	ldr	x0, [sp, #48]
  409464:	str	x0, [x19]
  409468:	ldr	x0, [sp, #56]
  40946c:	str	x0, [x19, #8]
  409470:	ldr	x0, [sp, #64]
  409474:	str	x0, [x19, #16]
  409478:	ldr	x0, [sp, #72]
  40947c:	str	x0, [x19, #24]
  409480:	ldr	x0, [sp, #120]
  409484:	str	x0, [x19, #72]
  409488:	mov	w0, w20
  40948c:	ldp	x19, x20, [sp, #16]
  409490:	ldr	x21, [sp, #32]
  409494:	ldp	x29, x30, [sp], #128
  409498:	ret
  40949c:	bl	401a30 <abort@plt>
  4094a0:	stp	x29, x30, [sp, #-64]!
  4094a4:	mov	x29, sp
  4094a8:	stp	x19, x20, [sp, #16]
  4094ac:	str	x21, [sp, #32]
  4094b0:	cbz	x1, 40962c <__fxstatat@plt+0x79ec>
  4094b4:	mov	w3, #0x0                   	// #0
  4094b8:	mov	x20, x2
  4094bc:	mov	x19, x0
  4094c0:	mov	x21, x1
  4094c4:	add	x2, sp, #0x38
  4094c8:	bl	408868 <__fxstatat@plt+0x6c28>
  4094cc:	mov	x3, x0
  4094d0:	cbz	x0, 4094f0 <__fxstatat@plt+0x78b0>
  4094d4:	mov	w0, #0x0                   	// #0
  4094d8:	cbz	x20, 4094e0 <__fxstatat@plt+0x78a0>
  4094dc:	str	x3, [x20]
  4094e0:	ldp	x19, x20, [sp, #16]
  4094e4:	ldr	x21, [sp, #32]
  4094e8:	ldp	x29, x30, [sp], #64
  4094ec:	ret
  4094f0:	ldr	x0, [x19, #16]
  4094f4:	ldr	x1, [x19, #40]
  4094f8:	ucvtf	s0, x0
  4094fc:	ldr	x0, [x19, #24]
  409500:	ldr	s2, [x1, #8]
  409504:	ucvtf	s1, x0
  409508:	fmul	s0, s0, s2
  40950c:	fcmpe	s1, s0
  409510:	b.gt	40955c <__fxstatat@plt+0x791c>
  409514:	ldr	x20, [sp, #56]
  409518:	ldr	x0, [x20]
  40951c:	cbz	x0, 4095bc <__fxstatat@plt+0x797c>
  409520:	ldr	x0, [x19, #72]
  409524:	cbz	x0, 4095e4 <__fxstatat@plt+0x79a4>
  409528:	ldr	x1, [x0, #8]
  40952c:	str	x1, [x19, #72]
  409530:	ldr	x2, [x20, #8]
  409534:	ldr	x1, [x19, #32]
  409538:	stp	x21, x2, [x0]
  40953c:	str	x0, [x20, #8]
  409540:	add	x1, x1, #0x1
  409544:	str	x1, [x19, #32]
  409548:	mov	w0, #0x1                   	// #1
  40954c:	ldp	x19, x20, [sp, #16]
  409550:	ldr	x21, [sp, #32]
  409554:	ldp	x29, x30, [sp], #64
  409558:	ret
  40955c:	add	x0, x19, #0x28
  409560:	bl	408988 <__fxstatat@plt+0x6d48>
  409564:	ldr	x0, [x19, #16]
  409568:	ldr	x1, [x19, #40]
  40956c:	ucvtf	s0, x0
  409570:	ldr	x0, [x19, #24]
  409574:	ldr	s2, [x1, #8]
  409578:	ucvtf	s1, x0
  40957c:	fmul	s3, s2, s0
  409580:	fcmpe	s1, s3
  409584:	b.le	409514 <__fxstatat@plt+0x78d4>
  409588:	ldrb	w0, [x1, #16]
  40958c:	ldr	s1, [x1, #12]
  409590:	fmul	s0, s0, s1
  409594:	cbz	w0, 4095f8 <__fxstatat@plt+0x79b8>
  409598:	mov	w0, #0x5f800000            	// #1602224128
  40959c:	fmov	s1, w0
  4095a0:	fcmpe	s0, s1
  4095a4:	b.lt	409600 <__fxstatat@plt+0x79c0>  // b.tstop
  4095a8:	mov	w0, #0xffffffff            	// #-1
  4095ac:	ldp	x19, x20, [sp, #16]
  4095b0:	ldr	x21, [sp, #32]
  4095b4:	ldp	x29, x30, [sp], #64
  4095b8:	ret
  4095bc:	ldp	x2, x1, [x19, #24]
  4095c0:	str	x21, [x20]
  4095c4:	mov	w0, #0x1                   	// #1
  4095c8:	ldr	x21, [sp, #32]
  4095cc:	add	x2, x2, #0x1
  4095d0:	add	x1, x1, #0x1
  4095d4:	stp	x2, x1, [x19, #24]
  4095d8:	ldp	x19, x20, [sp, #16]
  4095dc:	ldp	x29, x30, [sp], #64
  4095e0:	ret
  4095e4:	mov	x0, #0x10                  	// #16
  4095e8:	bl	401910 <malloc@plt>
  4095ec:	cbnz	x0, 409530 <__fxstatat@plt+0x78f0>
  4095f0:	mov	w0, #0xffffffff            	// #-1
  4095f4:	b	4095ac <__fxstatat@plt+0x796c>
  4095f8:	fmul	s0, s0, s2
  4095fc:	b	409598 <__fxstatat@plt+0x7958>
  409600:	fcvtzu	x1, s0
  409604:	mov	x0, x19
  409608:	bl	409350 <__fxstatat@plt+0x7710>
  40960c:	tst	w0, #0xff
  409610:	b.eq	4095a8 <__fxstatat@plt+0x7968>  // b.none
  409614:	add	x2, sp, #0x38
  409618:	mov	x1, x21
  40961c:	mov	x0, x19
  409620:	mov	w3, #0x0                   	// #0
  409624:	bl	408868 <__fxstatat@plt+0x6c28>
  409628:	cbz	x0, 409514 <__fxstatat@plt+0x78d4>
  40962c:	bl	401a30 <abort@plt>
  409630:	stp	x29, x30, [sp, #-48]!
  409634:	mov	x29, sp
  409638:	add	x2, sp, #0x28
  40963c:	str	x19, [sp, #16]
  409640:	mov	x19, x1
  409644:	bl	4094a0 <__fxstatat@plt+0x7860>
  409648:	cmn	w0, #0x1
  40964c:	b.eq	409668 <__fxstatat@plt+0x7a28>  // b.none
  409650:	ldr	x1, [sp, #40]
  409654:	cmp	w0, #0x0
  409658:	csel	x0, x1, x19, eq  // eq = none
  40965c:	ldr	x19, [sp, #16]
  409660:	ldp	x29, x30, [sp], #48
  409664:	ret
  409668:	mov	x0, #0x0                   	// #0
  40966c:	ldr	x19, [sp, #16]
  409670:	ldp	x29, x30, [sp], #48
  409674:	ret
  409678:	stp	x29, x30, [sp, #-64]!
  40967c:	mov	w3, #0x1                   	// #1
  409680:	mov	x29, sp
  409684:	add	x2, sp, #0x38
  409688:	stp	x19, x20, [sp, #16]
  40968c:	mov	x19, x0
  409690:	bl	408868 <__fxstatat@plt+0x6c28>
  409694:	mov	x20, x0
  409698:	cbz	x0, 4096b4 <__fxstatat@plt+0x7a74>
  40969c:	ldr	x1, [sp, #56]
  4096a0:	ldr	x0, [x19, #32]
  4096a4:	ldr	x1, [x1]
  4096a8:	sub	x0, x0, #0x1
  4096ac:	str	x0, [x19, #32]
  4096b0:	cbz	x1, 4096c4 <__fxstatat@plt+0x7a84>
  4096b4:	mov	x0, x20
  4096b8:	ldp	x19, x20, [sp, #16]
  4096bc:	ldp	x29, x30, [sp], #64
  4096c0:	ret
  4096c4:	ldr	x0, [x19, #16]
  4096c8:	ldr	x1, [x19, #40]
  4096cc:	ucvtf	s1, x0
  4096d0:	ldr	x0, [x19, #24]
  4096d4:	ldr	s0, [x1]
  4096d8:	sub	x0, x0, #0x1
  4096dc:	str	x0, [x19, #24]
  4096e0:	fmul	s1, s1, s0
  4096e4:	ucvtf	s0, x0
  4096e8:	fcmpe	s0, s1
  4096ec:	b.pl	4096b4 <__fxstatat@plt+0x7a74>  // b.nfrst
  4096f0:	add	x0, x19, #0x28
  4096f4:	bl	408988 <__fxstatat@plt+0x6d48>
  4096f8:	ldr	x0, [x19, #16]
  4096fc:	ldr	x1, [x19, #40]
  409700:	ucvtf	s0, x0
  409704:	ldr	x0, [x19, #24]
  409708:	ldr	s1, [x1]
  40970c:	ucvtf	s2, x0
  409710:	fmul	s1, s0, s1
  409714:	fcmpe	s2, s1
  409718:	b.pl	4096b4 <__fxstatat@plt+0x7a74>  // b.nfrst
  40971c:	ldrb	w0, [x1, #16]
  409720:	ldr	s1, [x1, #4]
  409724:	fmul	s0, s0, s1
  409728:	cbnz	w0, 409734 <__fxstatat@plt+0x7af4>
  40972c:	ldr	s1, [x1, #8]
  409730:	fmul	s0, s0, s1
  409734:	fcvtzu	x1, s0
  409738:	mov	x0, x19
  40973c:	bl	409350 <__fxstatat@plt+0x7710>
  409740:	tst	w0, #0xff
  409744:	b.ne	4096b4 <__fxstatat@plt+0x7a74>  // b.any
  409748:	str	x21, [sp, #32]
  40974c:	ldr	x21, [x19, #72]
  409750:	cbz	x21, 409768 <__fxstatat@plt+0x7b28>
  409754:	nop
  409758:	mov	x0, x21
  40975c:	ldr	x21, [x21, #8]
  409760:	bl	401ad0 <free@plt>
  409764:	cbnz	x21, 409758 <__fxstatat@plt+0x7b18>
  409768:	ldr	x21, [sp, #32]
  40976c:	str	xzr, [x19, #72]
  409770:	b	4096b4 <__fxstatat@plt+0x7a74>
  409774:	nop
  409778:	mov	w2, #0x1                   	// #1
  40977c:	stp	w1, w1, [x0]
  409780:	stp	w1, w1, [x0, #8]
  409784:	str	w1, [x0, #16]
  409788:	stur	xzr, [x0, #20]
  40978c:	strb	w2, [x0, #28]
  409790:	ret
  409794:	nop
  409798:	ldrb	w0, [x0, #28]
  40979c:	ret
  4097a0:	ldrb	w4, [x0, #28]
  4097a4:	mov	x2, x0
  4097a8:	ldr	w3, [x0, #20]
  4097ac:	eor	w4, w4, #0x1
  4097b0:	add	w3, w4, w3
  4097b4:	and	x5, x3, #0x3
  4097b8:	and	w3, w3, #0x3
  4097bc:	ldr	w0, [x0, x5, lsl #2]
  4097c0:	str	w1, [x2, x5, lsl #2]
  4097c4:	str	w3, [x2, #20]
  4097c8:	ldr	w1, [x2, #24]
  4097cc:	cmp	w1, w3
  4097d0:	b.ne	4097e0 <__fxstatat@plt+0x7ba0>  // b.any
  4097d4:	add	w4, w4, w1
  4097d8:	and	w4, w4, #0x3
  4097dc:	str	w4, [x2, #24]
  4097e0:	strb	wzr, [x2, #28]
  4097e4:	ret
  4097e8:	mov	x1, x0
  4097ec:	ldrb	w0, [x0, #28]
  4097f0:	cbnz	w0, 40982c <__fxstatat@plt+0x7bec>
  4097f4:	ldp	w4, w2, [x1, #16]
  4097f8:	mov	w3, w2
  4097fc:	ldr	w0, [x1, x3, lsl #2]
  409800:	str	w4, [x1, x3, lsl #2]
  409804:	ldr	w3, [x1, #24]
  409808:	cmp	w2, w3
  40980c:	b.eq	409820 <__fxstatat@plt+0x7be0>  // b.none
  409810:	add	w2, w2, #0x3
  409814:	and	w2, w2, #0x3
  409818:	str	w2, [x1, #20]
  40981c:	ret
  409820:	mov	w2, #0x1                   	// #1
  409824:	strb	w2, [x1, #28]
  409828:	ret
  40982c:	stp	x29, x30, [sp, #-16]!
  409830:	mov	x29, sp
  409834:	bl	401a30 <abort@plt>
  409838:	stp	x29, x30, [sp, #-16]!
  40983c:	mov	w0, #0xe                   	// #14
  409840:	mov	x29, sp
  409844:	bl	401900 <nl_langinfo@plt>
  409848:	cbz	x0, 409868 <__fxstatat@plt+0x7c28>
  40984c:	ldrb	w2, [x0]
  409850:	adrp	x1, 40b000 <__fxstatat@plt+0x93c0>
  409854:	add	x1, x1, #0xad0
  409858:	cmp	w2, #0x0
  40985c:	csel	x0, x1, x0, eq  // eq = none
  409860:	ldp	x29, x30, [sp], #16
  409864:	ret
  409868:	ldp	x29, x30, [sp], #16
  40986c:	adrp	x0, 40b000 <__fxstatat@plt+0x93c0>
  409870:	add	x0, x0, #0xad0
  409874:	ret
  409878:	stp	x29, x30, [sp, #-64]!
  40987c:	mov	x29, sp
  409880:	str	x3, [sp, #56]
  409884:	mov	w3, #0x0                   	// #0
  409888:	tbnz	w2, #6, 40989c <__fxstatat@plt+0x7c5c>
  40988c:	bl	401bd0 <openat@plt>
  409890:	bl	409938 <__fxstatat@plt+0x7cf8>
  409894:	ldp	x29, x30, [sp], #64
  409898:	ret
  40989c:	mov	w3, #0xfffffff8            	// #-8
  4098a0:	stp	w3, wzr, [sp, #40]
  4098a4:	ldr	w3, [sp, #56]
  4098a8:	add	x4, sp, #0x30
  4098ac:	add	x5, sp, #0x40
  4098b0:	stp	x5, x5, [sp, #16]
  4098b4:	str	x4, [sp, #32]
  4098b8:	bl	401bd0 <openat@plt>
  4098bc:	bl	409938 <__fxstatat@plt+0x7cf8>
  4098c0:	ldp	x29, x30, [sp], #64
  4098c4:	ret
  4098c8:	stp	x29, x30, [sp, #-48]!
  4098cc:	mov	x29, sp
  4098d0:	str	x21, [sp, #32]
  4098d4:	mov	x21, x3
  4098d8:	mov	w3, #0x4900                	// #18688
  4098dc:	stp	x19, x20, [sp, #16]
  4098e0:	movk	w3, #0x8, lsl #16
  4098e4:	mov	x20, #0x0                   	// #0
  4098e8:	orr	w2, w2, w3
  4098ec:	bl	409878 <__fxstatat@plt+0x7c38>
  4098f0:	tbnz	w0, #31, 409908 <__fxstatat@plt+0x7cc8>
  4098f4:	mov	w19, w0
  4098f8:	bl	401a20 <fdopendir@plt>
  4098fc:	mov	x20, x0
  409900:	cbz	x0, 40991c <__fxstatat@plt+0x7cdc>
  409904:	str	w19, [x21]
  409908:	mov	x0, x20
  40990c:	ldp	x19, x20, [sp, #16]
  409910:	ldr	x21, [sp, #32]
  409914:	ldp	x29, x30, [sp], #48
  409918:	ret
  40991c:	bl	401bf0 <__errno_location@plt>
  409920:	mov	x21, x0
  409924:	mov	w0, w19
  409928:	ldr	w19, [x21]
  40992c:	bl	4019f0 <close@plt>
  409930:	b	409904 <__fxstatat@plt+0x7cc4>
  409934:	nop
  409938:	stp	x29, x30, [sp, #-48]!
  40993c:	cmp	w0, #0x2
  409940:	mov	x29, sp
  409944:	stp	x19, x20, [sp, #16]
  409948:	mov	w19, w0
  40994c:	b.ls	409960 <__fxstatat@plt+0x7d20>  // b.plast
  409950:	mov	w0, w19
  409954:	ldp	x19, x20, [sp, #16]
  409958:	ldp	x29, x30, [sp], #48
  40995c:	ret
  409960:	str	x21, [sp, #32]
  409964:	bl	409d68 <__fxstatat@plt+0x8128>
  409968:	mov	w21, w0
  40996c:	bl	401bf0 <__errno_location@plt>
  409970:	mov	x20, x0
  409974:	mov	w0, w19
  409978:	mov	w19, w21
  40997c:	ldr	w21, [x20]
  409980:	bl	4019f0 <close@plt>
  409984:	str	w21, [x20]
  409988:	mov	w0, w19
  40998c:	ldp	x19, x20, [sp, #16]
  409990:	ldr	x21, [sp, #32]
  409994:	ldp	x29, x30, [sp], #48
  409998:	ret
  40999c:	nop
  4099a0:	stp	x29, x30, [sp, #-32]!
  4099a4:	mov	x29, sp
  4099a8:	stp	x19, x20, [sp, #16]
  4099ac:	mov	x19, x0
  4099b0:	bl	4018e0 <fileno@plt>
  4099b4:	tbnz	w0, #31, 409a10 <__fxstatat@plt+0x7dd0>
  4099b8:	mov	x0, x19
  4099bc:	bl	401bb0 <__freading@plt>
  4099c0:	cbnz	w0, 4099f4 <__fxstatat@plt+0x7db4>
  4099c4:	mov	x0, x19
  4099c8:	bl	409c88 <__fxstatat@plt+0x8048>
  4099cc:	cbz	w0, 409a10 <__fxstatat@plt+0x7dd0>
  4099d0:	bl	401bf0 <__errno_location@plt>
  4099d4:	mov	x20, x0
  4099d8:	mov	x0, x19
  4099dc:	ldr	w19, [x20]
  4099e0:	bl	4018f0 <fclose@plt>
  4099e4:	cbnz	w19, 409a20 <__fxstatat@plt+0x7de0>
  4099e8:	ldp	x19, x20, [sp, #16]
  4099ec:	ldp	x29, x30, [sp], #32
  4099f0:	ret
  4099f4:	mov	x0, x19
  4099f8:	bl	4018e0 <fileno@plt>
  4099fc:	mov	w2, #0x1                   	// #1
  409a00:	mov	x1, #0x0                   	// #0
  409a04:	bl	4018b0 <lseek@plt>
  409a08:	cmn	x0, #0x1
  409a0c:	b.ne	4099c4 <__fxstatat@plt+0x7d84>  // b.any
  409a10:	mov	x0, x19
  409a14:	ldp	x19, x20, [sp, #16]
  409a18:	ldp	x29, x30, [sp], #32
  409a1c:	b	4018f0 <fclose@plt>
  409a20:	mov	w0, #0xffffffff            	// #-1
  409a24:	str	w19, [x20]
  409a28:	b	4099e8 <__fxstatat@plt+0x7da8>
  409a2c:	nop
  409a30:	stp	x29, x30, [sp, #-112]!
  409a34:	mov	w6, #0xffffffe0            	// #-32
  409a38:	mov	x29, sp
  409a3c:	add	x7, sp, #0x50
  409a40:	stp	x19, x20, [sp, #16]
  409a44:	str	x7, [sp, #64]
  409a48:	stp	w6, wzr, [sp, #72]
  409a4c:	stp	x2, x3, [sp, #80]
  409a50:	add	x2, sp, #0x70
  409a54:	stp	x2, x2, [sp, #48]
  409a58:	stp	x4, x5, [sp, #96]
  409a5c:	cbz	w1, 409b1c <__fxstatat@plt+0x7edc>
  409a60:	mov	w20, w0
  409a64:	mov	w3, w1
  409a68:	cmp	w1, #0x406
  409a6c:	b.eq	409b38 <__fxstatat@plt+0x7ef8>  // b.none
  409a70:	cmp	w1, #0xb
  409a74:	b.gt	409ac0 <__fxstatat@plt+0x7e80>
  409a78:	cmp	w1, #0x0
  409a7c:	b.le	409aec <__fxstatat@plt+0x7eac>
  409a80:	mov	x1, #0x1                   	// #1
  409a84:	mov	x2, #0x514                 	// #1300
  409a88:	lsl	x1, x1, x3
  409a8c:	tst	x1, x2
  409a90:	b.ne	409bb4 <__fxstatat@plt+0x7f74>  // b.any
  409a94:	mov	x2, #0xa0a                 	// #2570
  409a98:	tst	x1, x2
  409a9c:	b.eq	409aec <__fxstatat@plt+0x7eac>  // b.none
  409aa0:	mov	w1, w3
  409aa4:	mov	w0, w20
  409aa8:	bl	401b20 <fcntl@plt>
  409aac:	mov	w19, w0
  409ab0:	mov	w0, w19
  409ab4:	ldp	x19, x20, [sp, #16]
  409ab8:	ldp	x29, x30, [sp], #112
  409abc:	ret
  409ac0:	sub	w0, w1, #0x400
  409ac4:	cmp	w0, #0xa
  409ac8:	b.hi	409aec <__fxstatat@plt+0x7eac>  // b.pmore
  409acc:	mov	x1, #0x1                   	// #1
  409ad0:	mov	x2, #0x2c5                 	// #709
  409ad4:	lsl	x1, x1, x0
  409ad8:	tst	x1, x2
  409adc:	b.ne	409bb4 <__fxstatat@plt+0x7f74>  // b.any
  409ae0:	mov	x2, #0x502                 	// #1282
  409ae4:	tst	x1, x2
  409ae8:	b.ne	409aa0 <__fxstatat@plt+0x7e60>  // b.any
  409aec:	ldr	w0, [sp, #72]
  409af0:	ldr	x1, [sp, #48]
  409af4:	tbnz	w0, #31, 409c60 <__fxstatat@plt+0x8020>
  409af8:	ldr	x2, [x1]
  409afc:	mov	w0, w20
  409b00:	mov	w1, w3
  409b04:	bl	401b20 <fcntl@plt>
  409b08:	mov	w19, w0
  409b0c:	mov	w0, w19
  409b10:	ldp	x19, x20, [sp, #16]
  409b14:	ldp	x29, x30, [sp], #112
  409b18:	ret
  409b1c:	ldr	w2, [sp, #80]
  409b20:	bl	401b20 <fcntl@plt>
  409b24:	mov	w19, w0
  409b28:	mov	w0, w19
  409b2c:	ldp	x19, x20, [sp, #16]
  409b30:	ldp	x29, x30, [sp], #112
  409b34:	ret
  409b38:	stp	x21, x22, [sp, #32]
  409b3c:	adrp	x21, 41e000 <__fxstatat@plt+0x1c3c0>
  409b40:	mov	w2, #0xffffffe8            	// #-24
  409b44:	str	w2, [sp, #72]
  409b48:	ldr	w2, [x21, #1104]
  409b4c:	ldr	w22, [sp, #80]
  409b50:	tbnz	w2, #31, 409b80 <__fxstatat@plt+0x7f40>
  409b54:	mov	w2, w22
  409b58:	bl	401b20 <fcntl@plt>
  409b5c:	mov	w19, w0
  409b60:	tbnz	w0, #31, 409be4 <__fxstatat@plt+0x7fa4>
  409b64:	mov	w0, #0x1                   	// #1
  409b68:	str	w0, [x21, #1104]
  409b6c:	mov	w0, w19
  409b70:	ldp	x19, x20, [sp, #16]
  409b74:	ldp	x21, x22, [sp, #32]
  409b78:	ldp	x29, x30, [sp], #112
  409b7c:	ret
  409b80:	mov	w2, w22
  409b84:	mov	w1, #0x0                   	// #0
  409b88:	bl	401b20 <fcntl@plt>
  409b8c:	mov	w19, w0
  409b90:	tbnz	w0, #31, 409ba0 <__fxstatat@plt+0x7f60>
  409b94:	ldr	w0, [x21, #1104]
  409b98:	cmn	w0, #0x1
  409b9c:	b.eq	409c14 <__fxstatat@plt+0x7fd4>  // b.none
  409ba0:	mov	w0, w19
  409ba4:	ldp	x19, x20, [sp, #16]
  409ba8:	ldp	x21, x22, [sp, #32]
  409bac:	ldp	x29, x30, [sp], #112
  409bb0:	ret
  409bb4:	ldr	w0, [sp, #72]
  409bb8:	ldr	x1, [sp, #48]
  409bbc:	tbnz	w0, #31, 409c74 <__fxstatat@plt+0x8034>
  409bc0:	ldr	w2, [x1]
  409bc4:	mov	w0, w20
  409bc8:	mov	w1, w3
  409bcc:	bl	401b20 <fcntl@plt>
  409bd0:	mov	w19, w0
  409bd4:	mov	w0, w19
  409bd8:	ldp	x19, x20, [sp, #16]
  409bdc:	ldp	x29, x30, [sp], #112
  409be0:	ret
  409be4:	bl	401bf0 <__errno_location@plt>
  409be8:	ldr	w0, [x0]
  409bec:	cmp	w0, #0x16
  409bf0:	b.ne	409b64 <__fxstatat@plt+0x7f24>  // b.any
  409bf4:	mov	w2, w22
  409bf8:	mov	w0, w20
  409bfc:	mov	w1, #0x0                   	// #0
  409c00:	bl	401b20 <fcntl@plt>
  409c04:	mov	w19, w0
  409c08:	tbnz	w0, #31, 409ba0 <__fxstatat@plt+0x7f60>
  409c0c:	mov	w0, #0xffffffff            	// #-1
  409c10:	str	w0, [x21, #1104]
  409c14:	mov	w0, w19
  409c18:	mov	w1, #0x1                   	// #1
  409c1c:	bl	401b20 <fcntl@plt>
  409c20:	tbnz	w0, #31, 409c3c <__fxstatat@plt+0x7ffc>
  409c24:	orr	w2, w0, #0x1
  409c28:	mov	w1, #0x2                   	// #2
  409c2c:	mov	w0, w19
  409c30:	bl	401b20 <fcntl@plt>
  409c34:	cmn	w0, #0x1
  409c38:	b.ne	409ba0 <__fxstatat@plt+0x7f60>  // b.any
  409c3c:	bl	401bf0 <__errno_location@plt>
  409c40:	mov	x20, x0
  409c44:	mov	w0, w19
  409c48:	mov	w19, #0xffffffff            	// #-1
  409c4c:	ldr	w21, [x20]
  409c50:	bl	4019f0 <close@plt>
  409c54:	str	w21, [x20]
  409c58:	ldp	x21, x22, [sp, #32]
  409c5c:	b	409ab0 <__fxstatat@plt+0x7e70>
  409c60:	cmn	w0, #0x7
  409c64:	b.ge	409af8 <__fxstatat@plt+0x7eb8>  // b.tcont
  409c68:	ldr	x1, [sp, #56]
  409c6c:	add	x1, x1, w0, sxtw
  409c70:	b	409af8 <__fxstatat@plt+0x7eb8>
  409c74:	cmn	w0, #0x7
  409c78:	b.ge	409bc0 <__fxstatat@plt+0x7f80>  // b.tcont
  409c7c:	ldr	x1, [sp, #56]
  409c80:	add	x1, x1, w0, sxtw
  409c84:	b	409bc0 <__fxstatat@plt+0x7f80>
  409c88:	stp	x29, x30, [sp, #-32]!
  409c8c:	mov	x29, sp
  409c90:	str	x19, [sp, #16]
  409c94:	mov	x19, x0
  409c98:	cbz	x0, 409cac <__fxstatat@plt+0x806c>
  409c9c:	bl	401bb0 <__freading@plt>
  409ca0:	cbz	w0, 409cac <__fxstatat@plt+0x806c>
  409ca4:	ldr	w0, [x19]
  409ca8:	tbnz	w0, #8, 409cbc <__fxstatat@plt+0x807c>
  409cac:	mov	x0, x19
  409cb0:	ldr	x19, [sp, #16]
  409cb4:	ldp	x29, x30, [sp], #32
  409cb8:	b	401b30 <fflush@plt>
  409cbc:	mov	x0, x19
  409cc0:	mov	w2, #0x1                   	// #1
  409cc4:	mov	x1, #0x0                   	// #0
  409cc8:	bl	409ce0 <__fxstatat@plt+0x80a0>
  409ccc:	mov	x0, x19
  409cd0:	ldr	x19, [sp, #16]
  409cd4:	ldp	x29, x30, [sp], #32
  409cd8:	b	401b30 <fflush@plt>
  409cdc:	nop
  409ce0:	stp	x29, x30, [sp, #-48]!
  409ce4:	mov	x29, sp
  409ce8:	ldp	x3, x4, [x0, #8]
  409cec:	str	x19, [sp, #16]
  409cf0:	mov	x19, x0
  409cf4:	cmp	x4, x3
  409cf8:	b.eq	409d0c <__fxstatat@plt+0x80cc>  // b.none
  409cfc:	mov	x0, x19
  409d00:	ldr	x19, [sp, #16]
  409d04:	ldp	x29, x30, [sp], #48
  409d08:	b	401ac0 <fseeko@plt>
  409d0c:	ldp	x3, x4, [x0, #32]
  409d10:	cmp	x4, x3
  409d14:	b.ne	409cfc <__fxstatat@plt+0x80bc>  // b.any
  409d18:	ldr	x3, [x0, #72]
  409d1c:	cbnz	x3, 409cfc <__fxstatat@plt+0x80bc>
  409d20:	str	x1, [sp, #32]
  409d24:	str	w2, [sp, #44]
  409d28:	bl	4018e0 <fileno@plt>
  409d2c:	ldr	w2, [sp, #44]
  409d30:	ldr	x1, [sp, #32]
  409d34:	bl	4018b0 <lseek@plt>
  409d38:	mov	x1, x0
  409d3c:	cmn	x0, #0x1
  409d40:	b.eq	409d58 <__fxstatat@plt+0x8118>  // b.none
  409d44:	ldr	w2, [x19]
  409d48:	mov	w0, #0x0                   	// #0
  409d4c:	str	x1, [x19, #144]
  409d50:	and	w1, w2, #0xffffffef
  409d54:	str	w1, [x19]
  409d58:	ldr	x19, [sp, #16]
  409d5c:	ldp	x29, x30, [sp], #48
  409d60:	ret
  409d64:	nop
  409d68:	mov	w2, #0x3                   	// #3
  409d6c:	mov	w1, #0x0                   	// #0
  409d70:	b	409a30 <__fxstatat@plt+0x7df0>
  409d74:	nop
  409d78:	stp	x29, x30, [sp, #-64]!
  409d7c:	mov	x29, sp
  409d80:	stp	x19, x20, [sp, #16]
  409d84:	adrp	x20, 41d000 <__fxstatat@plt+0x1b3c0>
  409d88:	add	x20, x20, #0xdf0
  409d8c:	stp	x21, x22, [sp, #32]
  409d90:	adrp	x21, 41d000 <__fxstatat@plt+0x1b3c0>
  409d94:	add	x21, x21, #0xde8
  409d98:	sub	x20, x20, x21
  409d9c:	mov	w22, w0
  409da0:	stp	x23, x24, [sp, #48]
  409da4:	mov	x23, x1
  409da8:	mov	x24, x2
  409dac:	bl	4017a0 <mbrtowc@plt-0x40>
  409db0:	cmp	xzr, x20, asr #3
  409db4:	b.eq	409de0 <__fxstatat@plt+0x81a0>  // b.none
  409db8:	asr	x20, x20, #3
  409dbc:	mov	x19, #0x0                   	// #0
  409dc0:	ldr	x3, [x21, x19, lsl #3]
  409dc4:	mov	x2, x24
  409dc8:	add	x19, x19, #0x1
  409dcc:	mov	x1, x23
  409dd0:	mov	w0, w22
  409dd4:	blr	x3
  409dd8:	cmp	x20, x19
  409ddc:	b.ne	409dc0 <__fxstatat@plt+0x8180>  // b.any
  409de0:	ldp	x19, x20, [sp, #16]
  409de4:	ldp	x21, x22, [sp, #32]
  409de8:	ldp	x23, x24, [sp, #48]
  409dec:	ldp	x29, x30, [sp], #64
  409df0:	ret
  409df4:	nop
  409df8:	ret
  409dfc:	nop
  409e00:	adrp	x2, 41e000 <__fxstatat@plt+0x1c3c0>
  409e04:	mov	x1, #0x0                   	// #0
  409e08:	ldr	x2, [x2, #576]
  409e0c:	b	401880 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000409e10 <.fini>:
  409e10:	stp	x29, x30, [sp, #-16]!
  409e14:	mov	x29, sp
  409e18:	ldp	x29, x30, [sp], #16
  409e1c:	ret
