// Seed: 1092060141
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    output wand id_2,
    output wire id_3,
    input wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input wor id_9,
    output tri0 id_10,
    input supply1 id_11,
    input tri id_12,
    output tri0 id_13,
    output wor id_14,
    input supply0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    output tri0 id_18,
    output tri1 id_19,
    input tri id_20,
    output tri0 void id_21,
    input supply1 id_22,
    output tri0 id_23,
    input supply0 id_24
);
  wire id_26;
  genvar id_27, id_28;
  assign id_18 = id_8 & "";
endmodule
module module_1 (
    output tri0 id_0,
    input  tri1 id_1,
    output tri0 id_2
);
  assign id_2 = id_1;
  module_0(
      id_2,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1
  );
endmodule
