# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../LabDigitales/Laboratorios/Lab7/laboratorio-7-grupo-3-master/src/ejercicio1/picorv32/picorv32.v" \
"../../../../../../LabDigitales/Laboratorios/Lab7/laboratorio-7-grupo-3-master/src/ejercicio1/verilog/system.v" \
"../../../../../../LabDigitales/Laboratorios/Lab7/laboratorio-7-grupo-3-master/src/ejercicio1/verilog/system_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
