==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'singlecylce_riscv/ins_memory.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'singlecylce_riscv/data_memory.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'singlecylce_riscv/GReg.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'singlecylce_riscv/ALU.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:01:16 . Memory (MB): peak = 100.199 ; gain = 45.410
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:01:20 . Memory (MB): peak = 100.199 ; gain = 45.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:21 . Memory (MB): peak = 127.809 ; gain = 73.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'GetOpcode' into 'ALU' (singlecylce_riscv/ALU.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'GReg_func' into 'singlecycle_riscv' (singlecylce_riscv/ins_memory.cpp:118) automatically.
WARNING: [SYNCHK 200-77] The top function 'singlecycle_riscv' (singlecylce_riscv/ins_memory.cpp:63) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:22 . Memory (MB): peak = 147.777 ; gain = 92.988
INFO: [XFORM 203-102] Partitioning array 'store.opcode.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'load.opcode.V' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'branch.opcode.V' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'load.opcode.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'branch.opcode.V' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'GetOpcode' into 'ALU' (singlecylce_riscv/ALU.cpp:11) automatically.
INFO: [XFORM 203-602] Inlining function 'GReg_func' into 'singlecycle_riscv' (singlecylce_riscv/ins_memory.cpp:118) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (singlecylce_riscv/ins_memory.cpp:75:2) to (singlecylce_riscv/ins_memory.cpp:73:24) in function 'singlecycle_riscv'... converting 6 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.3i7P.i2' into 'ALU'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:25 . Memory (MB): peak = 190.156 ; gain = 135.367
INFO: [XFORM 203-201] Function 'ALU' is inlined into 'singlecycle_riscv' to eliminate double pointer(s).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:26 . Memory (MB): peak = 198.523 ; gain = 143.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'singlecycle_riscv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'singlecycle_riscv'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 86.526 seconds; current allocated memory: 143.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 143.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'singlecycle_riscv'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'singlecycle_riscv/startingInst_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'singlecycle_riscv/immediate_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'singlecycle_riscv' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'pProgramCounter_name_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pProgramCounter_form_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pProgramCounter_entr_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'instSet_entryIndex_V' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'singlecycle_riscv_instSet_entryIndex_V' to 'singlecycle_riscvbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'singlecycle_riscv_mux_42_7_1_1' to 'singlecycle_riscvcud' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'singlecycle_riscv/startingInst_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'singlecycle_riscv/startingInst_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'singlecycle_riscv/startingInst_V_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'singlecycle_riscv/startingInst_V_ap_ack' to 0.
WARNING: [RTGEN 206-101] Port 'singlecycle_riscv/immediate_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'singlecycle_riscv/immediate_V_ap_vld' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'singlecycle_riscv/immediate_V_ap_ack' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'singlecycle_riscv/immediate_V_ap_ack' to 0.
INFO: [RTGEN 206-100] Generating core module 'singlecycle_riscvcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'singlecycle_riscv'.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 144.091 MB.
INFO: [RTMG 210-279] Implementing memory 'singlecycle_riscvbkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:32 . Memory (MB): peak = 198.523 ; gain = 143.734
INFO: [SYSC 207-301] Generating SystemC RTL for singlecycle_riscv.
INFO: [VHDL 208-304] Generating VHDL RTL for singlecycle_riscv.
INFO: [VLOG 209-307] Generating Verilog RTL for singlecycle_riscv.
INFO: [HLS 200-112] Total elapsed time: 92.401 seconds; peak allocated memory: 144.091 MB.
