
---------- Begin Simulation Statistics ----------
final_tick                               1352458229000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 496815                       # Simulator instruction rate (inst/s)
host_mem_usage                                4567764                       # Number of bytes of host memory used
host_op_rate                                   970011                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2616.67                       # Real time elapsed on the host
host_tick_rate                               35524853                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2538198256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092957                       # Number of seconds simulated
sim_ticks                                 92956820750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   164                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       102577                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        203275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect          238                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3558475                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     62174962                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     22545559                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     29730031                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      7184472                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      72057023                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       4837247                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2943796                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       286867073                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      155752613                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3559467                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53455029                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     30238006                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          164                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     99388181                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    485475175                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    170860821                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.841349                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.948447                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     55071984     32.23%     32.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     23170261     13.56%     45.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     17031823      9.97%     55.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     21296649     12.46%     68.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8330512      4.88%     73.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7472992      4.37%     77.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5979893      3.50%     80.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2268701      1.33%     82.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     30238006     17.70%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    170860821                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          8240809                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      3371427                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       478606548                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            58771653                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      2274108      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    374564349     77.15%     77.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       385147      0.08%     77.70% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       694599      0.14%     77.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       288539      0.06%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     77.90% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       144192      0.03%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     77.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt      1832450      0.38%     78.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      3852223      0.79%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     56939203     11.73%     90.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     42665499      8.79%     99.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead      1832450      0.38%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2416      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    485475175                       # Class of committed instruction
system.switch_cpus_1.commit.refs            101439568                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           485475175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.743655                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.743655                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     31711096                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    634880139                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51055481                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        94785209                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3564847                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      4417465                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          66480594                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              346108                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          45912979                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               26705                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          72057023                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        48978516                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           126820253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       914976                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          208                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            337809750                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles         1348                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         7541                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7129694                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.387583                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     55139908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     27382806                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.817025                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    185534105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.529855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.578622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       79764278     42.99%     42.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        6588734      3.55%     46.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        8076168      4.35%     50.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        6738126      3.63%     54.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        6473594      3.49%     58.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        7470355      4.03%     62.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5492262      2.96%     65.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        3691336      1.99%     66.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       61239252     33.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    185534105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads        14805205                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        7892044                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                379536                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4674224                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       57644997                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.915157                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          112317336                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         45888394                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      11693023                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     72354341                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        51276                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        60344                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     50991448                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    584940151                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     66428942                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      9302951                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    541967495                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        14811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       301135                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3564847                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       330937                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      8138291                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       137699                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         6410                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        66573                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     13582679                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      8323532                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6410                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      4509906                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       164318                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       611302780                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           538433560                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.633324                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       387152845                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.896149                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            540034460                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      802659381                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     426826288                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.344710                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.344710                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      3666008      0.67%      0.67% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    423423416     76.81%     77.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       415693      0.08%     77.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       721671      0.13%     77.68% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       288546      0.05%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            1      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.73% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       146771      0.03%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           48      0.00%     77.76% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt      2477385      0.45%     78.21% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      4358581      0.79%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     65101824     11.81%     90.81% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     47050464      8.53%     99.34% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      2997170      0.54%     99.89% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite       622871      0.11%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    551270449                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      11420518                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads     22736132                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     10469846                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes     16957111                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7285235                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.013215                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       6510976     89.37%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          177      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     89.37% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt        45519      0.62%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     90.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       339646      4.66%     94.66% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       194012      2.66%     97.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead         8875      0.12%     97.45% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite       186030      2.55%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    543469158                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1273454574                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    527963714                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    667452280                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        584782883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       551270449                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       157268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     99464871                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       830471                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       157104                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    143658265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    185534105                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.971262                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.530828                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     51431636     27.72%     27.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15878811      8.56%     36.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20838398     11.23%     47.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     18548110     10.00%     57.51% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21047990     11.34%     68.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     18610158     10.03%     78.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     19876321     10.71%     89.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12851612      6.93%     96.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6451069      3.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    185534105                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.965196                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          48979666                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                1190                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      1868317                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       722081                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     72354341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     50991448                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     230485914                       # number of misc regfile reads
system.switch_cpus_1.numCycles              185913641                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      13408299                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    533112573                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents       637162                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54067099                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10406627                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        36554                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1553981269                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    617923157                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    672810071                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        95905036                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6983241                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3564847                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     18586251                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      139697325                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups     17914983                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    935830300                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         2566                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          175                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts         9925381                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          175                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          725466424                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1184581889                       # The number of ROB writes
system.switch_cpus_1.timesIdled                 92856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       348713                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       690515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20254                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests       120449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        43819                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests       235024                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          43819                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              73376                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41376                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60905                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              295                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27323                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27323                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73376                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       303974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       303974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 303974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      9092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      9092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9092800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100994                       # Request fanout histogram
system.membus.reqLayer2.occupancy           399431000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          539294500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1352458229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1352458229000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            312716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        69191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       212693                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6911                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6911                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            29086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           29086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        312716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       638079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       401149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1039228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     27224704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10568000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37792704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           77183                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2123200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           425896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.047561                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.212847                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 405641     95.24%     95.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20254      4.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             425896                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          593966500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         197120497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         319039500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       212482                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data        14744                       # number of demand (read+write) hits
system.l2.demand_hits::total                   227226                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       212482                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data        14744                       # number of overall hits
system.l2.overall_hits::total                  227226                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       114365                       # number of demand (read+write) misses
system.l2.demand_misses::total                 114576                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          211                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       114365                       # number of overall misses
system.l2.overall_misses::total                114576                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     21661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  10345079500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10366740500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     21661000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  10345079500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10366740500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       212693                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data       129109                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               341802                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       212693                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data       129109                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              341802                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885802                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335212                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885802                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335212                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 102658.767773                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90456.691295                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90479.162303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 102658.767773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90456.691295                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90479.162303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33167                       # number of writebacks
system.l2.writebacks::total                     33167                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       114365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            114576                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       114365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           114576                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     19551000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data   9201429500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9220980500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     19551000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data   9201429500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9220980500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335212                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335212                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92658.767773                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80456.691295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80479.162303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92658.767773                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80456.691295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80479.162303                       # average overall mshr miss latency
system.l2.replacements                          33382                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       212693                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           212693                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       212693                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       212693                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        81247                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         81247                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         1092                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1092                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5819                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         6911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6911                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.841991                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841991                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5819                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    101963500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    101963500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.841991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841991                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 17522.512459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17522.512459                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1760                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        27326                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27326                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2795186000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2795186000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data        29086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             29086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.939490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 102290.346190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102290.346190                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2521926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2521926000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.939490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 92290.346190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92290.346190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       212482                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        12984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             225466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data        87039                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     21661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data   7549893500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7571554500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       212693                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       100023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         312716                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.870190                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.279007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 102658.767773                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 86741.500936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86779.994269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          211                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data        87039                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87250                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     19551000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   6679503500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6699054500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.870190                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.279007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92658.767773                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 76741.500936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76779.994269                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4076.980846                       # Cycle average of tags in use
system.l2.tags.total_refs                      508283                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    252799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010621                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4076.980846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995357                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5772821                       # Number of tag accesses
system.l2.tags.data_accesses                  5772821                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            8                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data        13869                       # number of demand (read+write) hits
system.l3.demand_hits::total                    13877                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            8                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data        13869                       # number of overall hits
system.l3.overall_hits::total                   13877                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst          203                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       100496                       # number of demand (read+write) misses
system.l3.demand_misses::total                 100699                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst          203                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       100496                       # number of overall misses
system.l3.overall_misses::total                100699                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     18181500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   8341665500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       8359847000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     18181500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   8341665500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      8359847000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst          211                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       114365                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               114576                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst          211                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       114365                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              114576                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.962085                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.878730                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.878884                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.962085                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.878730                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.878884                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89564.039409                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83004.950446                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83018.172971                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89564.039409                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83004.950446                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83018.172971                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               41376                       # number of writebacks
system.l3.writebacks::total                     41376                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst          203                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       100496                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            100699                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst          203                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       100496                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           100699                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     15745500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7135713500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7151459000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     15745500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7135713500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7151459000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.962085                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.878730                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.878884                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.962085                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.878730                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.878884                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77564.039409                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71004.950446                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 71018.172971                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77564.039409                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71004.950446                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 71018.172971                       # average overall mshr miss latency
system.l3.replacements                         129324                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks        33167                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            33167                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks        33167                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        33167                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks        16768                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total         16768                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5524                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5524                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data          295                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                295                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5819                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.050696                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.050696                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data          295                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total           295                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      5499500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total      5499500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.050696                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.050696                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18642.372881                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18642.372881                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data            3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        27323                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               27323                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   2357930500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2357930500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             27326                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999890                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 86298.374995                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 86298.374995                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        27323                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          27323                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   2030054500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2030054500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999890                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74298.374995                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74298.374995                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            8                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data        13866                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total              13874                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst          203                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data        73173                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total            73376                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     18181500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data   5983735000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total   6001916500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst          211                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data        87039                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total          87250                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.962085                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.840692                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.840986                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89564.039409                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 81775.176636                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 81796.725087                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          203                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data        73173                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total        73376                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     15745500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data   5105659000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total   5121404500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.962085                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.840692                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.840986                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77564.039409                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 69775.176636                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 69796.725087                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                      360668                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    145708                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.475279                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1485.042255                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst        18.306990                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     11338.899096                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   463.162536                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     5.062611                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  3073.526512                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.090640                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.001117                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.692071                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.028269                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000309                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.187593                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2044                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        13866                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4           47                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   3889708                       # Number of tag accesses
system.l3.tags.data_accesses                  3889708                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp             87250                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        74543                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          169410                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5819                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5819                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           27326                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq         87250                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side       355419                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      9455552                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          129324                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2648064                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           249719                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.175473                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.380372                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 205900     82.45%     82.45% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  43819     17.55%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             249719                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          150679000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy         174773500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        12992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6431744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6444736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        12992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2648064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2648064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       100496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              100699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41376                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41376                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       139764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     69190662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69330426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       139764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           139764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       28487033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             28487033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       28487033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       139764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     69190662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             97817459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       203.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    100490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001130836500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2371                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2371                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              265200                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39008                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100699                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41376                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1117747750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3005741500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11100.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29850.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    63525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24853                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100699                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        53658                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.403556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.117652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   226.099280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32799     61.13%     61.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11835     22.06%     83.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2986      5.56%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1348      2.51%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1019      1.90%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          687      1.28%     94.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          514      0.96%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          574      1.07%     96.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1896      3.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        53658                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.451708                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.209274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.162597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           2110     88.99%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          143      6.03%     95.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           41      1.73%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           27      1.14%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           14      0.59%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            9      0.38%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           11      0.46%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            7      0.30%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.13%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            3      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2371                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.438633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.411941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.952417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              683     28.81%     28.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               64      2.70%     31.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1526     64.36%     95.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               97      4.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2371                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6444352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2646208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6444736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2648064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        69.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        28.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     28.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92969987500                       # Total gap between requests
system.mem_ctrls.avgGap                     654372.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        12992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6431360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2646208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 139763.816094151436                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 69186531.425129443407                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 28467066.522388566285                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          203                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       100496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41376                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      7376000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   2998365500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2187836049250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36334.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     29835.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52876934.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            191480520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            101766720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           361698120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          109651320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7337572320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21102678510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17924742720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47129590230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.005186                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46392255500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3103880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  43460685250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            191666160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101865390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           357249900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          106180020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7337572320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20752089750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18219975360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47066598900                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.327546                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47157634250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3103880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  42695306500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383804437                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69166036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     48745758                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1501716231                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383804437                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69166036                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     48745758                       # number of overall hits
system.cpu.icache.overall_hits::total      1501716231                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       318426                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        15917                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       232753                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       318426                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        15917                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       232753                       # number of overall misses
system.cpu.icache.overall_misses::total        567096                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    206955000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   2997991499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3204946499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    206955000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   2997991499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3204946499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69181953                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     48978511                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1502283327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69181953                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     48978511                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1502283327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12880.570815                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5651.506092                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12880.570815                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5651.506092                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1095                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       546524                       # number of writebacks
system.cpu.icache.writebacks::total            546524                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        20060                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20060                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        20060                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20060                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        15917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       212693                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       228610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        15917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       212693                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       228610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   2571871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2762909500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   2571871500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2762909500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.004343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.004343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000152                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12091.942377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12085.689602                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12091.942377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12085.689602                       # average overall mshr miss latency
system.cpu.icache.replacements                 546524                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383804437                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69166036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     48745758                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1501716231                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       318426                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        15917                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       232753                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567096                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    206955000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   2997991499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3204946499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69181953                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     48978511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1502283327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13002.136081                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12880.570815                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5651.506092                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        20060                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20060                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        15917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       212693                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       228610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    191038000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   2571871500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2762909500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.004343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12002.136081                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12091.942377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12085.689602                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.988376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1502263267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            547036                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2746.187211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   501.776584                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.327298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     9.884494                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980032                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.019306                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6009680344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6009680344                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    398239074                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     19927067                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    100212944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        518379085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    398239074                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     19927067                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    100212944                       # number of overall hits
system.cpu.dcache.overall_hits::total       518379085                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       229301                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data         9464                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data       413275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         652040                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       229301                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data         9464                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data       413275                       # number of overall misses
system.cpu.dcache.overall_misses::total        652040                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    652140000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  33143778000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33795918000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    652140000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  33143778000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33795918000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19936531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    100626219                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    519031125                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19936531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    100626219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    519031125                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000575                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000475                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.004107                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000575                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000475                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.004107                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 68907.438715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 80197.877926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51831.050242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 68907.438715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 80197.877926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51831.050242                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          453                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       166018                       # number of writebacks
system.cpu.dcache.writebacks::total            166018                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       277341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       277341                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       277341                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       277341                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         9464                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data       135934                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       145398                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         9464                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data       135934                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       145398                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    642676000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  10877744000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11520420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    642676000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  10877744000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11520420000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000475                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.001351                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 67907.438715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80022.246090                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79233.689597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 67907.438715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80022.246090                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79233.689597                       # average overall mshr miss latency
system.cpu.dcache.replacements                 365194                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    222565313                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11115150                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     57560019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       291240482                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       103833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         4642                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data       377278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        485753                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    159588500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  30067037500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30226626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669146                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11119792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     57937297                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    291726235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000466                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.006512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34379.254632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 79694.648243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62226.329019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       277255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       277255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       100023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    154946500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data   7837000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7991947000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000417                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.001726                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33379.254632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 78351.984044                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76357.397411                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    175673761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8811917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     42652925                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      227138603                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       125468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4822                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        35997                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    492551500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   3076740500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3569292000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8816739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     42688922                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    227304890                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000714                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000547                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.000843                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000732                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 102146.723351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 85472.136567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21464.648469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4822                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        35911                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40733                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    487729500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   3040743500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3528473000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000547                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.000841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000179                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 101146.723351                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 84674.431233                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 86624.432278                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           518753895                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            365706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1418.499820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   454.693427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    27.361037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    29.940000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.888073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.053440                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.058477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2076490206                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2076490206                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1352458229000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538802000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 182919427000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
