<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35ticsg324-1L" LaunchTime="1542297437">
  <File Type="PA-TCL" Name="Load_Test_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Load_Test_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="Load_Test_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="Load_Test_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="Load_Test_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Load_Test_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Load_Test_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Load_Test_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Load_Test_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Xilinx/Tab_sin_100/Tab_sin_100.srcs/sources_1/imports/new/SineWave100s.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DAC_test/DAC_test.srcs/sources_1/imports/Xilinx/Tab_sin_100/Tab_sin_100.srcs/sources_1/imports/new/SineWave100s.vhd"/>
        <Attr Name="ImportTime" Val="1542078191"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ModeloCarga/comp2s12b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Altera_tec/ModeloCarga/comp2s12b.vhd"/>
        <Attr Name="ImportTime" Val="1541881116"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Xilinx/PWM_gen/PWM_gen.srcs/sources_1/imports/new/PWM_12b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DAC_test/DAC_test.srcs/sources_1/imports/Xilinx/PWM_gen/PWM_gen.srcs/sources_1/imports/new/PWM_12b.vhd"/>
        <Attr Name="ImportTime" Val="1542073880"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ModeloCarga/descomp2s12b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Altera_tec/ModeloCarga/descomp2s12b.vhd"/>
        <Attr Name="ImportTime" Val="1541893101"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ModeloCarga/ModeloCarga.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Altera_tec/ModeloCarga/ModeloCarga.vhd"/>
        <Attr Name="ImportTime" Val="1541889484"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Load_Test/Load_Test.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/Load_Test_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/Load_Test/hdl/Load_Test_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1542235695"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Load_Test_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/restricciones.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/restricciones.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_SineWave100s_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_xlconcat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_PWM_12b_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_c_counter_binary_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_comp2s12b_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_descomp2s12b_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_xlslice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_PWM_12b_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_c_counter_binary_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_xlconstant_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_ModeloCarga_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="Load_Test_util_vector_logic_0_0"/>
</GenRun>
