Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 29 11:26:50 2025
| Host         : Dragos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tested_mips_timing_summary_routed.rpt -pb tested_mips_timing_summary_routed.pb -rpx tested_mips_timing_summary_routed.rpx -warn_on_violation
| Design       : tested_mips
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     167         
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (930)
5. checking no_input_delay (1)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177)
--------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_fetch/PC_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (930)
--------------------------------------------------
 There are 930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  961          inf        0.000                      0                  961           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           961 Endpoints
Min Delay           961 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.457ns  (logic 7.053ns (26.659%)  route 19.404ns (73.341%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.847    19.246    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y69          LUT4 (Prop_lut4_I1_O)        0.152    19.398 r  ID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.307    22.705    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    26.457 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    26.457    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.581ns  (logic 6.766ns (26.450%)  route 18.815ns (73.550%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840    19.238    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y69          LUT4 (Prop_lut4_I3_O)        0.124    19.362 r  ID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.725    22.088    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    25.581 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    25.581    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.371ns  (logic 7.046ns (27.773%)  route 18.325ns (72.227%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840    19.238    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.152    19.390 r  ID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.236    21.626    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    25.371 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    25.371    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.293ns  (logic 7.080ns (27.992%)  route 18.213ns (72.008%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.686    19.085    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.152    19.237 r  ID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.277    21.514    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    25.293 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.293    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.256ns  (logic 6.828ns (27.037%)  route 18.427ns (72.963%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.847    19.246    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y69          LUT4 (Prop_lut4_I1_O)        0.124    19.370 r  ID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.331    21.700    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    25.256 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.256    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.760ns  (logic 6.807ns (27.490%)  route 17.954ns (72.510%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.836    19.235    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y69          LUT4 (Prop_lut4_I2_O)        0.124    19.359 r  ID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.868    21.227    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    24.760 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    24.760    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.673ns  (logic 6.834ns (27.697%)  route 17.839ns (72.303%))
  Logic Levels:           17  (FDCE=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1 RAMD32=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 r  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 r  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 r  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 r  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 r  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 r  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 r  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 r  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          2.684    15.280    MEM_Elem/mem_matrix_reg_0_63_30_30/A3
    SLICE_X6Y69          RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.280    15.560 r  MEM_Elem/mem_matrix_reg_0_63_30_30/SP/O
                         net (fo=2, routed)           0.950    16.511    i_fetch/MemData[30]
    SLICE_X5Y71          LUT6 (Prop_lut6_I1_O)        0.124    16.635 r  i_fetch/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.000    16.635    ID/cat_OBUF[6]_inst_i_14_0
    SLICE_X5Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    16.852 r  ID/cat_OBUF[6]_inst_i_39/O
                         net (fo=1, routed)           0.000    16.852    ID/to_ssd[30]
    SLICE_X5Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    16.946 r  ID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           1.137    18.083    ID/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X4Y67          LUT6 (Prop_lut6_I0_O)        0.316    18.399 r  ID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.686    19.085    ID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y67          LUT4 (Prop_lut4_I1_O)        0.124    19.209 r  ID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.903    21.112    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    24.673 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    24.673    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 4.231ns (23.492%)  route 13.780ns (76.508%))
  Logic Levels:           21  (CARRY4=8 FDCE=1 LUT3=1 LUT5=6 LUT6=3 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 f  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 f  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 f  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 f  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 f  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 f  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 f  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 f  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.229    13.825    i_fetch/address[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.297    14.122 r  i_fetch/plusOp_carry_i_14/O
                         net (fo=1, routed)           1.016    15.139    i_fetch/plusOp_carry_i_14_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.124    15.263 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.056    16.319    i_fetch/zero
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.124    16.443 r  i_fetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.443    EX/S[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.993 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    16.993    EX/plusOp_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.107 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.107    EX/plusOp_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.221 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.221    EX/plusOp_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.335 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.335    EX/plusOp_carry__2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.449 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.449    EX/plusOp_carry__3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.563    EX/plusOp_carry__4_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.677    EX/plusOp_carry__5_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.011 r  EX/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    18.011    i_fetch/D[28]
    SLICE_X3Y72          FDCE                                         r  i_fetch/PC_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.916ns  (logic 4.136ns (23.086%)  route 13.780ns (76.914%))
  Logic Levels:           21  (CARRY4=8 FDCE=1 LUT3=1 LUT5=6 LUT6=3 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 f  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 f  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 f  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 f  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 f  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 f  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 f  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 f  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.229    13.825    i_fetch/address[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.297    14.122 r  i_fetch/plusOp_carry_i_14/O
                         net (fo=1, routed)           1.016    15.139    i_fetch/plusOp_carry_i_14_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.124    15.263 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.056    16.319    i_fetch/zero
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.124    16.443 r  i_fetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.443    EX/S[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.993 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    16.993    EX/plusOp_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.107 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.107    EX/plusOp_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.221 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.221    EX/plusOp_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.335 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.335    EX/plusOp_carry__2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.449 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.449    EX/plusOp_carry__3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.563    EX/plusOp_carry__4_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.677    EX/plusOp_carry__5_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.916 r  EX/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    17.916    i_fetch/D[29]
    SLICE_X3Y72          FDCE                                         r  i_fetch/PC_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_fetch/PC_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_fetch/PC_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.900ns  (logic 4.120ns (23.017%)  route 13.780ns (76.983%))
  Logic Levels:           21  (CARRY4=8 FDCE=1 LUT3=1 LUT5=6 LUT6=3 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDCE                         0.000     0.000 r  i_fetch/PC_reg[3]/C
    SLICE_X3Y65          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  i_fetch/PC_reg[3]/Q
                         net (fo=41, routed)          1.848     2.304    i_fetch/p_0_in[1]
    SLICE_X5Y69          LUT5 (Prop_lut5_I4_O)        0.124     2.428 r  i_fetch/mem_rom_reg_r2_0_31_0_5_i_1/O
                         net (fo=33, routed)          2.200     4.629    ID/mem_rom_reg_r2_0_31_0_5/ADDRA1
    SLICE_X2Y63          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.775 f  ID/mem_rom_reg_r2_0_31_0_5/RAMA/O
                         net (fo=5, routed)           1.137     5.912    i_fetch/RD2[0]
    SLICE_X5Y59          LUT6 (Prop_lut6_I0_O)        0.328     6.240 f  i_fetch/i__carry_i_7/O
                         net (fo=16, routed)          1.890     8.130    ID/b_for_alu[0]
    SLICE_X13Y58         LUT3 (Prop_lut3_I1_O)        0.152     8.282 f  ID/mem_matrix_reg_0_63_0_0_i_81/O
                         net (fo=2, routed)           0.862     9.144    ID/mem_matrix_reg_0_63_0_0_i_81_n_0
    SLICE_X12Y57         LUT5 (Prop_lut5_I2_O)        0.326     9.470 f  ID/mem_matrix_reg_0_63_0_0_i_66/O
                         net (fo=2, routed)           0.608    10.078    ID/mem_matrix_reg_0_63_0_0_i_66_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I3_O)        0.124    10.202 f  ID/mem_matrix_reg_0_63_0_0_i_45/O
                         net (fo=1, routed)           0.751    10.954    i_fetch/mem_matrix_reg_0_63_0_0_i_16_0
    SLICE_X10Y58         LUT5 (Prop_lut5_I4_O)        0.124    11.078 f  i_fetch/mem_matrix_reg_0_63_0_0_i_29/O
                         net (fo=1, routed)           1.180    12.258    i_fetch/data4__0[5]
    SLICE_X10Y62         LUT5 (Prop_lut5_I1_O)        0.124    12.382 f  i_fetch/mem_matrix_reg_0_63_0_0_i_16/O
                         net (fo=1, routed)           0.000    12.382    i_fetch/mem_matrix_reg_0_63_0_0_i_16_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    12.596 f  i_fetch/mem_matrix_reg_0_63_0_0_i_5/O
                         net (fo=35, routed)          1.229    13.825    i_fetch/address[3]
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.297    14.122 r  i_fetch/plusOp_carry_i_14/O
                         net (fo=1, routed)           1.016    15.139    i_fetch/plusOp_carry_i_14_n_0
    SLICE_X5Y66          LUT6 (Prop_lut6_I5_O)        0.124    15.263 r  i_fetch/plusOp_carry_i_6/O
                         net (fo=30, routed)          1.056    16.319    i_fetch/zero
    SLICE_X3Y65          LUT5 (Prop_lut5_I4_O)        0.124    16.443 r  i_fetch/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000    16.443    EX/S[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.993 r  EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    16.993    EX/plusOp_carry_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.107 r  EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.107    EX/plusOp_carry__0_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.221 r  EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.221    EX/plusOp_carry__1_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.335 r  EX/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    17.335    EX/plusOp_carry__2_n_0
    SLICE_X3Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.449 r  EX/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.449    EX/plusOp_carry__3_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.563 r  EX/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.563    EX/plusOp_carry__4_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.677 r  EX/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.677    EX/plusOp_carry__5_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.900 r  EX/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    17.900    i_fetch/D[27]
    SLICE_X3Y72          FDCE                                         r  i_fetch/PC_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[8]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  sd/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[0]_i_1_n_5
    SLICE_X0Y70          FDRE                                         r  sd/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[6]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  sd/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    sd/cnt_reg[4]_i_1_n_5
    SLICE_X0Y71          FDRE                                         r  sd/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.252ns (63.464%)  route 0.145ns (36.536%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  sd/cnt_reg[14]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[14]/Q
                         net (fo=25, routed)          0.145     0.286    sd/sel0[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.397 r  sd/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.397    sd/cnt_reg[12]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  sd/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE                         0.000     0.000 r  sd/cnt_reg[10]/C
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[10]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[8]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  sd/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  sd/cnt_reg[2]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[2]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[0]_i_1_n_4
    SLICE_X0Y70          FDRE                                         r  sd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE                         0.000     0.000 r  sd/cnt_reg[6]/C
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    sd/cnt_reg_n_0_[6]
    SLICE_X0Y71          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  sd/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    sd/cnt_reg[4]_i_1_n_4
    SLICE_X0Y71          FDRE                                         r  sd/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  sd/cnt_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sd/cnt_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    sd/cnt_reg_n_0_[0]
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  sd/cnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    sd/cnt[0]_i_2_n_0
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  sd/cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    sd/cnt_reg[0]_i_1_n_7
    SLICE_X0Y70          FDRE                                         r  sd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.285ns (66.268%)  route 0.145ns (33.732%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  sd/cnt_reg[14]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[14]/Q
                         net (fo=25, routed)          0.145     0.286    sd/sel0[0]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.430 r  sd/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.430    sd/cnt_reg[12]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  sd/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sd/cnt_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE                         0.000     0.000 r  sd/cnt_reg[13]/C
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sd/cnt_reg[13]/Q
                         net (fo=1, routed)           0.180     0.321    sd/cnt_reg_n_0_[13]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  sd/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    sd/cnt_reg[12]_i_1_n_6
    SLICE_X0Y73          FDRE                                         r  sd/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------





