#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec 18 11:06:11 2017
# Process ID: 18940
# Current directory: /tp/xph3app/xph3app604/Projet_3A/Vivado
# Command line: vivado
# Log file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.log
# Journal file: /tp/xph3app/xph3app604/Projet_3A/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248782234
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
[Mon Dec 18 11:54:37 2017] Launched synth_1...
Run output will be captured here: /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7138.605 ; gain = 341.781 ; free physical = 4151 ; free virtual = 23839
add_files -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
import_files -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
update_compile_order -fileset sources_1
remove_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/bench_tst_cna.vhd
file delete -force /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/bench_tst_cna.vhd
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
import_files -fileset sim_1 -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd
import_files -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd
update_compile_order -fileset sources_1
move_files -fileset sim_1 [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd]
add_files -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd
import_files -force -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files -of_objects [get_filesets sources_1] /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd]
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
import_files -fileset sim_1 -force -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
file mkdir /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/new
set_property SOURCE_SET {} [get_filesets sim_1]
close [ open /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/new/bench_test_ring_loop.vhd w ]
add_files -fileset sim_1 /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/new/bench_test_ring_loop.vhd
update_compile_order -fileset sim_1
set_property is_enabled true [get_files -of_objects [get_filesets sources_1] /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd]
update_compile_order -fileset sources_1
remove_files  -fileset sim_1 /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/imports/project_1/bench_tst_cna.vhd
file delete -force /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/imports/project_1/bench_tst_cna.vhd
update_compile_order -fileset sim_1
remove_files  -fileset sim_1 /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd
file delete -force /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd
add_files -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd
import_files -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/test_cna.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET {} [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
import_files -fileset sim_1 -norecurse /tp/xph3app/xph3app604/Projet_3A/Vivado/project_1/bench_tst_cna.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sim_1/imports/project_1/bench_tst_cna.vhd]
set_property is_enabled false [get_files  /tp/xph3app/xph3app604/Projet_3A/Vivado/project_BN/project_BN.srcs/sources_1/imports/project_1/test_cna.vhd]
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 18 12:51:34 2017...
