Microchip MPLAB XC8 Compiler V2.00 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.00\pic\dat\en_msgs.txt \
  -cs -h+dist/default/debug\USART-echo.X.debug.sym \
  --cmf=dist/default/debug\USART-echo.X.debug.cmf -z -Q16F877A \
  -oy:\temp\user\sdmc.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/debug/USART-echo.X.debug.map -E1 -ver=XC8 --acfsm=1493 \
  -ASTACK=0110h-016fh -pstack=STACK -ACODE=00h-07FFhx3,01800h-01EFFh \
  -ASTRCODE=00h-01EFFh -ASTRING=00h-0FFhx31 -ACONST=00h-0FFhx31 \
  -AENTRY=00h-0FFhx31 -ACOMMON=071h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01E4h \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01E4h \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-0FFh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k y:\temp\user\sdmc.o dist/default/debug\USART-echo.X.debug.o 

Object code version is 3.11

Machine type is 16F877A



                Name                               Link     Load   Length Selector   Space Scale
y:\temp\user\sdmc.o
                end_init                              C        C        3        8       0
                reset_vec                             0        0        4        0       0
                config                             2007     2007        1     400E       0
dist/default/debug\USART-echo.X.debug.o
                cinit                               7F8      7F8        8      FF0       0
                intentry                              4        4        8        8       0
                text2                               78D      78D       2A      F1A       0
                text1                               778      778       15      EF0       0
                maintext                            7B7      7B7       41      F6E       0
                cstackBANK0                          20       20        4       20       1
                cstackCOMMON                         71       71        7       71       1
                bssBANK0                             24       24        2       20       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              C        C        3         0
                cinit                               7F8      7F8        8         0
                intentry                              4        4        8         0
                reset_vec                             0        0        4         0
                text2                               78D      78D       2A         0
                text1                               778      778       15         0
                maintext                            7B7      7B7       41         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         71       71        7         1

        CLASS   BANK0          
                cstackBANK0                          20       20        4         1
                bssBANK0                             24       24        2         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000004  000004         0       0  CODE        2
                intentry                       000004  00000B  00000F         8       0  CODE        2
                cstackBANK0                    000020  000006  000026        20       1  BANK0       1
                cstackCOMMON                   000071  000007  000078        71       1  COMMON      1
                text1                          000778  000015  00078D       EF0       0  CODE        2
                text2                          00078D  00002A  0007B7       F1A       0  CODE        2
                maintext                       0007B7  000041  0007F8       F6E       0  CODE        2
                cinit                          0007F8  000008  000800       FF0       0  CODE        2
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0026-006F             4A           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01E4             55           1
        CODE             000F-0777            769           2
                         0800-1EFF            800
        COMMON           0078-007D              6           1
        CONST            000F-0777            100           2
                         0800-1EFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            000F-0777            100           2
                         0800-1EFF            100
        IDLOC            2000-2003              4           2
        RAM              0026-006F             4A           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01E4             55
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          000F-0777            769           2
                         0800-1EFF           1700
        STRING           000F-0777            100           2
                         0800-1EFF            100

                                  Symbol Table

_ADCON0                  (abs)        001F
_ADCON1                  (abs)        009F
_INTCON                  (abs)        000B
_InterReceiver           text2        078D
_OPTION_REG              (abs)        0081
_PICinit                 text1        0778
_PIE1                    (abs)        008C
_PIR1                    (abs)        000C
_PORTA                   (abs)        0005
_PORTB                   (abs)        0006
_PORTC                   (abs)        0007
_PORTD                   (abs)        0008
_RCREG                   (abs)        001A
_RCSTA                   (abs)        0018
_RD1                     (abs)        0041
_SPBRG                   (abs)        0099
_TRISA                   (abs)        0085
_TRISB                   (abs)        0086
_TRISC                   (abs)        0087
_TRISD                   (abs)        0088
_TXREG                   (abs)        0019
_TXSTA                   (abs)        0098
__CFG_BOREN$ON           (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_CPD$OFF            (abs)        0000
__CFG_FOSC$HS            (abs)        0000
__CFG_LVP$OFF            (abs)        0000
__CFG_PWRTE$ON           (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__CFG_WRT$OFF            (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000F
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         000C
__Hintentry              intentry     000C
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0004
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        0078
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__Lcinit                 cinit        07F8
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000C
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         000C
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        0078
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
__end_of_InterReceiver   text2        07B7
__end_of_PICinit         text1        078D
__end_of__initialization cinit        07FC
__end_of_main            maintext     07F8
__initialization         cinit        07F8
__pbssBANK0              bssBANK0     0024
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0071
__pintentry              intentry     0004
__pmaintext              maintext     07B7
__ptext1                 text1        0778
__ptext2                 text2        078D
__size_of_InterReceiver  (abs)        0000
__size_of_PICinit        (abs)        0000
__size_of_main           (abs)        0000
_main                    maintext     07B7
_rx_data                 bssBANK0     0025
_rx_flg                  bssBANK0     0024
btemp                    (abs)        007E
end_of_initialization    cinit        07FC
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
stackhi                  (abs)        0000
stacklo                  (abs)        0000
start                    init         000C
start_initialization     cinit        07F8
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 74 in file "main.c"
 Parameters:    Size  Location     Type
  argc            2    0[BANK0 ] int 
  argv            2    2[BANK0 ] PTR PTR unsigned char 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  2    0[BANK0 ] int 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       4       0       0       0
      Locals:         0       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         1       4       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_PICinit
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _PICinit *****************
 Defined at:
		line 41 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         1       0       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _InterReceiver *****************
 Defined at:
		line 60 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          5       0       0       0       0
      Totals:         5       0       0       0       0
Total ram usage:        5 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__initialization		CODE           	07F8	0000	5

shared estimated size: 5

main.c
		_PICinit       		CODE           	0778	0000	22
		_main          		CODE           	07B7	0000	66
		_InterReceiver 		CODE           	078D	0000	43

main.c estimated size: 131

