# Loading project vsim
# Compile of 7_2_implicit_tb_for_3_2.sv failed with 2 errors.
# Compile of 7_2_implicit_tb_for_3_2.sv was successful.
# Compile of 7_2_implicit_tb_for_3_2.sv was successful.
vsim work.top7_2
# vsim work.top7_2 
# Start time: 14:53:09 on Jan 27,2025
# Loading sv_std.std
# Loading work.top7_2
# Loading work.fsm_prob_a
# Loading work.tb3_2
run
# start tb3_2
# current state: A, output: xy = 10
# current state: A, output: xy = 11
# current state: B, output: xy = 01
# current state: C, output: xy = 10
# current state: C, output: xy = 00
# current state: B, output: xy = 10
# current state: D, output: xy = 00
# current state: D, output: xy = 10
# current state: C, output: xy = 11
# current state: D, output: xy = 00
# current state: A, output: xy = 10
# ** Note: $finish    : /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_7_testbench_introduction/7_2_implicit_tb_for_3_2.sv(43)
#    Time: 96 ps  Iteration: 0  Instance: /top7_2/tb
# 1
# Break in Module tb3_2 at /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_7_testbench_introduction/7_2_implicit_tb_for_3_2.sv line 43
