
stm32H7_uart_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b6c  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004e04  08004e04  00014e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e3c  08004e3c  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08004e3c  08004e3c  00014e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e44  08004e44  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e44  08004e44  00014e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e48  08004e48  00014e48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08004e4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  24000010  08004e5c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000c0  08004e5c  000200c0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010153  00000000  00000000  0002003e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d9b  00000000  00000000  00030191  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  00031f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a40  00000000  00000000  00032a18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000389d0  00000000  00000000  00033458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e709  00000000  00000000  0006be28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00177eaa  00000000  00000000  0007a531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001f23db  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c70  00000000  00000000  001f242c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004dec 	.word	0x08004dec

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08004dec 	.word	0x08004dec

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b974 	b.w	80005d8 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468e      	mov	lr, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14d      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000316:	428a      	cmp	r2, r1
 8000318:	4694      	mov	ip, r2
 800031a:	d969      	bls.n	80003f0 <__udivmoddi4+0xe8>
 800031c:	fab2 f282 	clz	r2, r2
 8000320:	b152      	cbz	r2, 8000338 <__udivmoddi4+0x30>
 8000322:	fa01 f302 	lsl.w	r3, r1, r2
 8000326:	f1c2 0120 	rsb	r1, r2, #32
 800032a:	fa20 f101 	lsr.w	r1, r0, r1
 800032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000332:	ea41 0e03 	orr.w	lr, r1, r3
 8000336:	4094      	lsls	r4, r2
 8000338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800033c:	0c21      	lsrs	r1, r4, #16
 800033e:	fbbe f6f8 	udiv	r6, lr, r8
 8000342:	fa1f f78c 	uxth.w	r7, ip
 8000346:	fb08 e316 	mls	r3, r8, r6, lr
 800034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800034e:	fb06 f107 	mul.w	r1, r6, r7
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f106 30ff 	add.w	r0, r6, #4294967295
 800035e:	f080 811f 	bcs.w	80005a0 <__udivmoddi4+0x298>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 811c 	bls.w	80005a0 <__udivmoddi4+0x298>
 8000368:	3e02      	subs	r6, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a5b      	subs	r3, r3, r1
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb3 f0f8 	udiv	r0, r3, r8
 8000374:	fb08 3310 	mls	r3, r8, r0, r3
 8000378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800037c:	fb00 f707 	mul.w	r7, r0, r7
 8000380:	42a7      	cmp	r7, r4
 8000382:	d90a      	bls.n	800039a <__udivmoddi4+0x92>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 33ff 	add.w	r3, r0, #4294967295
 800038c:	f080 810a 	bcs.w	80005a4 <__udivmoddi4+0x29c>
 8000390:	42a7      	cmp	r7, r4
 8000392:	f240 8107 	bls.w	80005a4 <__udivmoddi4+0x29c>
 8000396:	4464      	add	r4, ip
 8000398:	3802      	subs	r0, #2
 800039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800039e:	1be4      	subs	r4, r4, r7
 80003a0:	2600      	movs	r6, #0
 80003a2:	b11d      	cbz	r5, 80003ac <__udivmoddi4+0xa4>
 80003a4:	40d4      	lsrs	r4, r2
 80003a6:	2300      	movs	r3, #0
 80003a8:	e9c5 4300 	strd	r4, r3, [r5]
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0xc2>
 80003b6:	2d00      	cmp	r5, #0
 80003b8:	f000 80ef 	beq.w	800059a <__udivmoddi4+0x292>
 80003bc:	2600      	movs	r6, #0
 80003be:	e9c5 0100 	strd	r0, r1, [r5]
 80003c2:	4630      	mov	r0, r6
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	fab3 f683 	clz	r6, r3
 80003ce:	2e00      	cmp	r6, #0
 80003d0:	d14a      	bne.n	8000468 <__udivmoddi4+0x160>
 80003d2:	428b      	cmp	r3, r1
 80003d4:	d302      	bcc.n	80003dc <__udivmoddi4+0xd4>
 80003d6:	4282      	cmp	r2, r0
 80003d8:	f200 80f9 	bhi.w	80005ce <__udivmoddi4+0x2c6>
 80003dc:	1a84      	subs	r4, r0, r2
 80003de:	eb61 0303 	sbc.w	r3, r1, r3
 80003e2:	2001      	movs	r0, #1
 80003e4:	469e      	mov	lr, r3
 80003e6:	2d00      	cmp	r5, #0
 80003e8:	d0e0      	beq.n	80003ac <__udivmoddi4+0xa4>
 80003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80003ee:	e7dd      	b.n	80003ac <__udivmoddi4+0xa4>
 80003f0:	b902      	cbnz	r2, 80003f4 <__udivmoddi4+0xec>
 80003f2:	deff      	udf	#255	; 0xff
 80003f4:	fab2 f282 	clz	r2, r2
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	f040 8092 	bne.w	8000522 <__udivmoddi4+0x21a>
 80003fe:	eba1 010c 	sub.w	r1, r1, ip
 8000402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000406:	fa1f fe8c 	uxth.w	lr, ip
 800040a:	2601      	movs	r6, #1
 800040c:	0c20      	lsrs	r0, r4, #16
 800040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000412:	fb07 1113 	mls	r1, r7, r3, r1
 8000416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800041a:	fb0e f003 	mul.w	r0, lr, r3
 800041e:	4288      	cmp	r0, r1
 8000420:	d908      	bls.n	8000434 <__udivmoddi4+0x12c>
 8000422:	eb1c 0101 	adds.w	r1, ip, r1
 8000426:	f103 38ff 	add.w	r8, r3, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x12a>
 800042c:	4288      	cmp	r0, r1
 800042e:	f200 80cb 	bhi.w	80005c8 <__udivmoddi4+0x2c0>
 8000432:	4643      	mov	r3, r8
 8000434:	1a09      	subs	r1, r1, r0
 8000436:	b2a4      	uxth	r4, r4
 8000438:	fbb1 f0f7 	udiv	r0, r1, r7
 800043c:	fb07 1110 	mls	r1, r7, r0, r1
 8000440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000444:	fb0e fe00 	mul.w	lr, lr, r0
 8000448:	45a6      	cmp	lr, r4
 800044a:	d908      	bls.n	800045e <__udivmoddi4+0x156>
 800044c:	eb1c 0404 	adds.w	r4, ip, r4
 8000450:	f100 31ff 	add.w	r1, r0, #4294967295
 8000454:	d202      	bcs.n	800045c <__udivmoddi4+0x154>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f200 80bb 	bhi.w	80005d2 <__udivmoddi4+0x2ca>
 800045c:	4608      	mov	r0, r1
 800045e:	eba4 040e 	sub.w	r4, r4, lr
 8000462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000466:	e79c      	b.n	80003a2 <__udivmoddi4+0x9a>
 8000468:	f1c6 0720 	rsb	r7, r6, #32
 800046c:	40b3      	lsls	r3, r6
 800046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000472:	ea4c 0c03 	orr.w	ip, ip, r3
 8000476:	fa20 f407 	lsr.w	r4, r0, r7
 800047a:	fa01 f306 	lsl.w	r3, r1, r6
 800047e:	431c      	orrs	r4, r3
 8000480:	40f9      	lsrs	r1, r7
 8000482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000486:	fa00 f306 	lsl.w	r3, r0, r6
 800048a:	fbb1 f8f9 	udiv	r8, r1, r9
 800048e:	0c20      	lsrs	r0, r4, #16
 8000490:	fa1f fe8c 	uxth.w	lr, ip
 8000494:	fb09 1118 	mls	r1, r9, r8, r1
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	fb08 f00e 	mul.w	r0, r8, lr
 80004a0:	4288      	cmp	r0, r1
 80004a2:	fa02 f206 	lsl.w	r2, r2, r6
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b8>
 80004a8:	eb1c 0101 	adds.w	r1, ip, r1
 80004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b0:	f080 8088 	bcs.w	80005c4 <__udivmoddi4+0x2bc>
 80004b4:	4288      	cmp	r0, r1
 80004b6:	f240 8085 	bls.w	80005c4 <__udivmoddi4+0x2bc>
 80004ba:	f1a8 0802 	sub.w	r8, r8, #2
 80004be:	4461      	add	r1, ip
 80004c0:	1a09      	subs	r1, r1, r0
 80004c2:	b2a4      	uxth	r4, r4
 80004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80004c8:	fb09 1110 	mls	r1, r9, r0, r1
 80004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80004d4:	458e      	cmp	lr, r1
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1e2>
 80004d8:	eb1c 0101 	adds.w	r1, ip, r1
 80004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e0:	d26c      	bcs.n	80005bc <__udivmoddi4+0x2b4>
 80004e2:	458e      	cmp	lr, r1
 80004e4:	d96a      	bls.n	80005bc <__udivmoddi4+0x2b4>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4461      	add	r1, ip
 80004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004ee:	fba0 9402 	umull	r9, r4, r0, r2
 80004f2:	eba1 010e 	sub.w	r1, r1, lr
 80004f6:	42a1      	cmp	r1, r4
 80004f8:	46c8      	mov	r8, r9
 80004fa:	46a6      	mov	lr, r4
 80004fc:	d356      	bcc.n	80005ac <__udivmoddi4+0x2a4>
 80004fe:	d053      	beq.n	80005a8 <__udivmoddi4+0x2a0>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x212>
 8000502:	ebb3 0208 	subs.w	r2, r3, r8
 8000506:	eb61 010e 	sbc.w	r1, r1, lr
 800050a:	fa01 f707 	lsl.w	r7, r1, r7
 800050e:	fa22 f306 	lsr.w	r3, r2, r6
 8000512:	40f1      	lsrs	r1, r6
 8000514:	431f      	orrs	r7, r3
 8000516:	e9c5 7100 	strd	r7, r1, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	40d8      	lsrs	r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa21 f303 	lsr.w	r3, r1, r3
 8000530:	4091      	lsls	r1, r2
 8000532:	4301      	orrs	r1, r0
 8000534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000540:	fb07 3610 	mls	r6, r7, r0, r3
 8000544:	0c0b      	lsrs	r3, r1, #16
 8000546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800054a:	fb00 f60e 	mul.w	r6, r0, lr
 800054e:	429e      	cmp	r6, r3
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x260>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 38ff 	add.w	r8, r0, #4294967295
 800055e:	d22f      	bcs.n	80005c0 <__udivmoddi4+0x2b8>
 8000560:	429e      	cmp	r6, r3
 8000562:	d92d      	bls.n	80005c0 <__udivmoddi4+0x2b8>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1b9b      	subs	r3, r3, r6
 800056a:	b289      	uxth	r1, r1
 800056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000570:	fb07 3316 	mls	r3, r7, r6, r3
 8000574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000578:	fb06 f30e 	mul.w	r3, r6, lr
 800057c:	428b      	cmp	r3, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x28a>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f106 38ff 	add.w	r8, r6, #4294967295
 8000588:	d216      	bcs.n	80005b8 <__udivmoddi4+0x2b0>
 800058a:	428b      	cmp	r3, r1
 800058c:	d914      	bls.n	80005b8 <__udivmoddi4+0x2b0>
 800058e:	3e02      	subs	r6, #2
 8000590:	4461      	add	r1, ip
 8000592:	1ac9      	subs	r1, r1, r3
 8000594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000598:	e738      	b.n	800040c <__udivmoddi4+0x104>
 800059a:	462e      	mov	r6, r5
 800059c:	4628      	mov	r0, r5
 800059e:	e705      	b.n	80003ac <__udivmoddi4+0xa4>
 80005a0:	4606      	mov	r6, r0
 80005a2:	e6e3      	b.n	800036c <__udivmoddi4+0x64>
 80005a4:	4618      	mov	r0, r3
 80005a6:	e6f8      	b.n	800039a <__udivmoddi4+0x92>
 80005a8:	454b      	cmp	r3, r9
 80005aa:	d2a9      	bcs.n	8000500 <__udivmoddi4+0x1f8>
 80005ac:	ebb9 0802 	subs.w	r8, r9, r2
 80005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005b4:	3801      	subs	r0, #1
 80005b6:	e7a3      	b.n	8000500 <__udivmoddi4+0x1f8>
 80005b8:	4646      	mov	r6, r8
 80005ba:	e7ea      	b.n	8000592 <__udivmoddi4+0x28a>
 80005bc:	4620      	mov	r0, r4
 80005be:	e794      	b.n	80004ea <__udivmoddi4+0x1e2>
 80005c0:	4640      	mov	r0, r8
 80005c2:	e7d1      	b.n	8000568 <__udivmoddi4+0x260>
 80005c4:	46d0      	mov	r8, sl
 80005c6:	e77b      	b.n	80004c0 <__udivmoddi4+0x1b8>
 80005c8:	3b02      	subs	r3, #2
 80005ca:	4461      	add	r1, ip
 80005cc:	e732      	b.n	8000434 <__udivmoddi4+0x12c>
 80005ce:	4630      	mov	r0, r6
 80005d0:	e709      	b.n	80003e6 <__udivmoddi4+0xde>
 80005d2:	4464      	add	r4, ip
 80005d4:	3802      	subs	r0, #2
 80005d6:	e742      	b.n	800045e <__udivmoddi4+0x156>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005e0:	4b3d      	ldr	r3, [pc, #244]	; (80006d8 <SystemInit+0xfc>)
 80005e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005e6:	4a3c      	ldr	r2, [pc, #240]	; (80006d8 <SystemInit+0xfc>)
 80005e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005ec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0xfc>)
 80005f2:	691b      	ldr	r3, [r3, #16]
 80005f4:	4a38      	ldr	r2, [pc, #224]	; (80006d8 <SystemInit+0xfc>)
 80005f6:	f043 0310 	orr.w	r3, r3, #16
 80005fa:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005fc:	4b37      	ldr	r3, [pc, #220]	; (80006dc <SystemInit+0x100>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f003 030f 	and.w	r3, r3, #15
 8000604:	2b06      	cmp	r3, #6
 8000606:	d807      	bhi.n	8000618 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000608:	4b34      	ldr	r3, [pc, #208]	; (80006dc <SystemInit+0x100>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	f023 030f 	bic.w	r3, r3, #15
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x100>)
 8000612:	f043 0307 	orr.w	r3, r3, #7
 8000616:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000618:	4b31      	ldr	r3, [pc, #196]	; (80006e0 <SystemInit+0x104>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a30      	ldr	r2, [pc, #192]	; (80006e0 <SystemInit+0x104>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x104>)
 8000626:	2200      	movs	r2, #0
 8000628:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800062a:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <SystemInit+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	492c      	ldr	r1, [pc, #176]	; (80006e0 <SystemInit+0x104>)
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <SystemInit+0x108>)
 8000632:	4013      	ands	r3, r2
 8000634:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000636:	4b29      	ldr	r3, [pc, #164]	; (80006dc <SystemInit+0x100>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f003 0308 	and.w	r3, r3, #8
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000642:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemInit+0x100>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	f023 030f 	bic.w	r3, r3, #15
 800064a:	4a24      	ldr	r2, [pc, #144]	; (80006dc <SystemInit+0x100>)
 800064c:	f043 0307 	orr.w	r3, r3, #7
 8000650:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000652:	4b23      	ldr	r3, [pc, #140]	; (80006e0 <SystemInit+0x104>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000658:	4b21      	ldr	r3, [pc, #132]	; (80006e0 <SystemInit+0x104>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <SystemInit+0x104>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000664:	4b1e      	ldr	r3, [pc, #120]	; (80006e0 <SystemInit+0x104>)
 8000666:	4a20      	ldr	r2, [pc, #128]	; (80006e8 <SystemInit+0x10c>)
 8000668:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800066a:	4b1d      	ldr	r3, [pc, #116]	; (80006e0 <SystemInit+0x104>)
 800066c:	4a1f      	ldr	r2, [pc, #124]	; (80006ec <SystemInit+0x110>)
 800066e:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000670:	4b1b      	ldr	r3, [pc, #108]	; (80006e0 <SystemInit+0x104>)
 8000672:	4a1f      	ldr	r2, [pc, #124]	; (80006f0 <SystemInit+0x114>)
 8000674:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <SystemInit+0x104>)
 8000678:	2200      	movs	r2, #0
 800067a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800067c:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <SystemInit+0x104>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <SystemInit+0x114>)
 8000680:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000682:	4b17      	ldr	r3, [pc, #92]	; (80006e0 <SystemInit+0x104>)
 8000684:	2200      	movs	r2, #0
 8000686:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000688:	4b15      	ldr	r3, [pc, #84]	; (80006e0 <SystemInit+0x104>)
 800068a:	4a19      	ldr	r2, [pc, #100]	; (80006f0 <SystemInit+0x114>)
 800068c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800068e:	4b14      	ldr	r3, [pc, #80]	; (80006e0 <SystemInit+0x104>)
 8000690:	2200      	movs	r2, #0
 8000692:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000694:	4b12      	ldr	r3, [pc, #72]	; (80006e0 <SystemInit+0x104>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a11      	ldr	r2, [pc, #68]	; (80006e0 <SystemInit+0x104>)
 800069a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800069e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <SystemInit+0x104>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x118>)
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	4a12      	ldr	r2, [pc, #72]	; (80006f4 <SystemInit+0x118>)
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	6253      	str	r3, [r2, #36]	; 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <SystemInit+0x11c>)
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x120>)
 80006b8:	4013      	ands	r3, r2
 80006ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006be:	d202      	bcs.n	80006c6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <SystemInit+0x124>)
 80006c2:	2201      	movs	r2, #1
 80006c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006c6:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <SystemInit+0x128>)
 80006c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006cc:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ce:	bf00      	nop
 80006d0:	46bd      	mov	sp, r7
 80006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d6:	4770      	bx	lr
 80006d8:	e000ed00 	.word	0xe000ed00
 80006dc:	52002000 	.word	0x52002000
 80006e0:	58024400 	.word	0x58024400
 80006e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e8:	02020200 	.word	0x02020200
 80006ec:	01ff0000 	.word	0x01ff0000
 80006f0:	01010280 	.word	0x01010280
 80006f4:	580000c0 	.word	0x580000c0
 80006f8:	5c001000 	.word	0x5c001000
 80006fc:	ffff0000 	.word	0xffff0000
 8000700:	51008108 	.word	0x51008108
 8000704:	52004000 	.word	0x52004000

08000708 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800070e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000712:	60fb      	str	r3, [r7, #12]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000714:	bf00      	nop
 8000716:	4b2b      	ldr	r3, [pc, #172]	; (80007c4 <main+0xbc>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800071e:	2b00      	cmp	r3, #0
 8000720:	d004      	beq.n	800072c <main+0x24>
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	1e5a      	subs	r2, r3, #1
 8000726:	60fa      	str	r2, [r7, #12]
 8000728:	2b00      	cmp	r3, #0
 800072a:	dcf4      	bgt.n	8000716 <main+0xe>
  if ( timeout < 0 )
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	2b00      	cmp	r3, #0
 8000730:	da01      	bge.n	8000736 <main+0x2e>
  {
  Error_Handler();
 8000732:	f000 f985 	bl	8000a40 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000736:	f000 fa5d 	bl	8000bf4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073a:	f000 f847 	bl	80007cc <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800073e:	4b21      	ldr	r3, [pc, #132]	; (80007c4 <main+0xbc>)
 8000740:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000744:	4a1f      	ldr	r2, [pc, #124]	; (80007c4 <main+0xbc>)
 8000746:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800074a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800074e:	4b1d      	ldr	r3, [pc, #116]	; (80007c4 <main+0xbc>)
 8000750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000758:	607b      	str	r3, [r7, #4]
 800075a:	687b      	ldr	r3, [r7, #4]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800075c:	2000      	movs	r0, #0
 800075e:	f000 fd95 	bl	800128c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000762:	2100      	movs	r1, #0
 8000764:	2000      	movs	r0, #0
 8000766:	f000 fdab 	bl	80012c0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800076a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076e:	60fb      	str	r3, [r7, #12]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000770:	bf00      	nop
 8000772:	4b14      	ldr	r3, [pc, #80]	; (80007c4 <main+0xbc>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d104      	bne.n	8000788 <main+0x80>
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	1e5a      	subs	r2, r3, #1
 8000782:	60fa      	str	r2, [r7, #12]
 8000784:	2b00      	cmp	r3, #0
 8000786:	dcf4      	bgt.n	8000772 <main+0x6a>
if ( timeout < 0 )
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	2b00      	cmp	r3, #0
 800078c:	da01      	bge.n	8000792 <main+0x8a>
{
Error_Handler();
 800078e:	f000 f957 	bl	8000a40 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000792:	f000 f8e1 	bl	8000958 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000796:	f000 f893 	bl	80008c0 <MX_USART3_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Receive one byte with the keyboard
	  HAL_UART_Receive(&huart3, &byte, 1, HAL_MAX_DELAY);
 800079a:	f107 010b 	add.w	r1, r7, #11
 800079e:	f04f 33ff 	mov.w	r3, #4294967295
 80007a2:	2201      	movs	r2, #1
 80007a4:	4808      	ldr	r0, [pc, #32]	; (80007c8 <main+0xc0>)
 80007a6:	f003 fa01 	bl	8003bac <HAL_UART_Receive>
	  byte = byte +1;
 80007aa:	7afb      	ldrb	r3, [r7, #11]
 80007ac:	3301      	adds	r3, #1
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	72fb      	strb	r3, [r7, #11]

	  // Transmit the recieved byte and add one
	  HAL_UART_Transmit(&huart3, &byte, 1, HAL_MAX_DELAY);
 80007b2:	f107 010b 	add.w	r1, r7, #11
 80007b6:	f04f 33ff 	mov.w	r3, #4294967295
 80007ba:	2201      	movs	r2, #1
 80007bc:	4802      	ldr	r0, [pc, #8]	; (80007c8 <main+0xc0>)
 80007be:	f003 f95f 	bl	8003a80 <HAL_UART_Transmit>
	  HAL_UART_Receive(&huart3, &byte, 1, HAL_MAX_DELAY);
 80007c2:	e7ea      	b.n	800079a <main+0x92>
 80007c4:	58024400 	.word	0x58024400
 80007c8:	2400002c 	.word	0x2400002c

080007cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b09c      	sub	sp, #112	; 0x70
 80007d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d6:	224c      	movs	r2, #76	; 0x4c
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f004 fafe 	bl	8004ddc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007e0:	1d3b      	adds	r3, r7, #4
 80007e2:	2220      	movs	r2, #32
 80007e4:	2100      	movs	r1, #0
 80007e6:	4618      	mov	r0, r3
 80007e8:	f004 faf8 	bl	8004ddc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007ec:	2004      	movs	r0, #4
 80007ee:	f000 fd7b 	bl	80012e8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
 80007f6:	4b30      	ldr	r3, [pc, #192]	; (80008b8 <SystemClock_Config+0xec>)
 80007f8:	699b      	ldr	r3, [r3, #24]
 80007fa:	4a2f      	ldr	r2, [pc, #188]	; (80008b8 <SystemClock_Config+0xec>)
 80007fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000800:	6193      	str	r3, [r2, #24]
 8000802:	4b2d      	ldr	r3, [pc, #180]	; (80008b8 <SystemClock_Config+0xec>)
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	4b2b      	ldr	r3, [pc, #172]	; (80008bc <SystemClock_Config+0xf0>)
 800080e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000810:	4a2a      	ldr	r2, [pc, #168]	; (80008bc <SystemClock_Config+0xf0>)
 8000812:	f043 0301 	orr.w	r3, r3, #1
 8000816:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000818:	4b28      	ldr	r3, [pc, #160]	; (80008bc <SystemClock_Config+0xf0>)
 800081a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800081c:	f003 0301 	and.w	r3, r3, #1
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000824:	bf00      	nop
 8000826:	4b24      	ldr	r3, [pc, #144]	; (80008b8 <SystemClock_Config+0xec>)
 8000828:	699b      	ldr	r3, [r3, #24]
 800082a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800082e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000832:	d1f8      	bne.n	8000826 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000834:	2301      	movs	r3, #1
 8000836:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000838:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083e:	2302      	movs	r3, #2
 8000840:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000842:	2302      	movs	r3, #2
 8000844:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000846:	2302      	movs	r3, #2
 8000848:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 240;
 800084a:	23f0      	movs	r3, #240	; 0xf0
 800084c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800084e:	2302      	movs	r3, #2
 8000850:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000852:	2302      	movs	r3, #2
 8000854:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000856:	2302      	movs	r3, #2
 8000858:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800085a:	2308      	movs	r3, #8
 800085c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800085e:	2300      	movs	r3, #0
 8000860:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800086a:	4618      	mov	r0, r3
 800086c:	f000 fd96 	bl	800139c <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000876:	f000 f8e3 	bl	8000a40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087a:	233f      	movs	r3, #63	; 0x3f
 800087c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	2303      	movs	r3, #3
 8000880:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000886:	2308      	movs	r3, #8
 8000888:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800088a:	2340      	movs	r3, #64	; 0x40
 800088c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800088e:	2340      	movs	r3, #64	; 0x40
 8000890:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000896:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000898:	2340      	movs	r3, #64	; 0x40
 800089a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	2104      	movs	r1, #4
 80008a0:	4618      	mov	r0, r3
 80008a2:	f001 f9a9 	bl	8001bf8 <HAL_RCC_ClockConfig>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 80008ac:	f000 f8c8 	bl	8000a40 <Error_Handler>
  }
}
 80008b0:	bf00      	nop
 80008b2:	3770      	adds	r7, #112	; 0x70
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	58024800 	.word	0x58024800
 80008bc:	58000400 	.word	0x58000400

080008c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80008c4:	4b22      	ldr	r3, [pc, #136]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008c6:	4a23      	ldr	r2, [pc, #140]	; (8000954 <MX_USART3_UART_Init+0x94>)
 80008c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80008ca:	4b21      	ldr	r3, [pc, #132]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008cc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80008d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80008d2:	4b1f      	ldr	r3, [pc, #124]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80008d8:	4b1d      	ldr	r3, [pc, #116]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80008de:	4b1c      	ldr	r3, [pc, #112]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80008e4:	4b1a      	ldr	r3, [pc, #104]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008e6:	220c      	movs	r2, #12
 80008e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ea:	4b19      	ldr	r3, [pc, #100]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f0:	4b17      	ldr	r3, [pc, #92]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008f6:	4b16      	ldr	r3, [pc, #88]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008fc:	4b14      	ldr	r3, [pc, #80]	; (8000950 <MX_USART3_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000902:	4b13      	ldr	r3, [pc, #76]	; (8000950 <MX_USART3_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000908:	4811      	ldr	r0, [pc, #68]	; (8000950 <MX_USART3_UART_Init+0x90>)
 800090a:	f003 f869 	bl	80039e0 <HAL_UART_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000914:	f000 f894 	bl	8000a40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000918:	2100      	movs	r1, #0
 800091a:	480d      	ldr	r0, [pc, #52]	; (8000950 <MX_USART3_UART_Init+0x90>)
 800091c:	f004 f970 	bl	8004c00 <HAL_UARTEx_SetTxFifoThreshold>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000926:	f000 f88b 	bl	8000a40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800092a:	2100      	movs	r1, #0
 800092c:	4808      	ldr	r0, [pc, #32]	; (8000950 <MX_USART3_UART_Init+0x90>)
 800092e:	f004 f9a5 	bl	8004c7c <HAL_UARTEx_SetRxFifoThreshold>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000938:	f000 f882 	bl	8000a40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 800093c:	4804      	ldr	r0, [pc, #16]	; (8000950 <MX_USART3_UART_Init+0x90>)
 800093e:	f004 f926 	bl	8004b8e <HAL_UARTEx_DisableFifoMode>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000948:	f000 f87a 	bl	8000a40 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	bd80      	pop	{r7, pc}
 8000950:	2400002c 	.word	0x2400002c
 8000954:	40004800 	.word	0x40004800

08000958 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b08a      	sub	sp, #40	; 0x28
 800095c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800095e:	f107 0314 	add.w	r3, r7, #20
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
 8000966:	605a      	str	r2, [r3, #4]
 8000968:	609a      	str	r2, [r3, #8]
 800096a:	60da      	str	r2, [r3, #12]
 800096c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800096e:	4b31      	ldr	r3, [pc, #196]	; (8000a34 <MX_GPIO_Init+0xdc>)
 8000970:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000974:	4a2f      	ldr	r2, [pc, #188]	; (8000a34 <MX_GPIO_Init+0xdc>)
 8000976:	f043 0304 	orr.w	r3, r3, #4
 800097a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800097e:	4b2d      	ldr	r3, [pc, #180]	; (8000a34 <MX_GPIO_Init+0xdc>)
 8000980:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000984:	f003 0304 	and.w	r3, r3, #4
 8000988:	613b      	str	r3, [r7, #16]
 800098a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800098c:	4b29      	ldr	r3, [pc, #164]	; (8000a34 <MX_GPIO_Init+0xdc>)
 800098e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000992:	4a28      	ldr	r2, [pc, #160]	; (8000a34 <MX_GPIO_Init+0xdc>)
 8000994:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000998:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800099c:	4b25      	ldr	r3, [pc, #148]	; (8000a34 <MX_GPIO_Init+0xdc>)
 800099e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009a6:	60fb      	str	r3, [r7, #12]
 80009a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009aa:	4b22      	ldr	r3, [pc, #136]	; (8000a34 <MX_GPIO_Init+0xdc>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009b0:	4a20      	ldr	r2, [pc, #128]	; (8000a34 <MX_GPIO_Init+0xdc>)
 80009b2:	f043 0302 	orr.w	r3, r3, #2
 80009b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009ba:	4b1e      	ldr	r3, [pc, #120]	; (8000a34 <MX_GPIO_Init+0xdc>)
 80009bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	60bb      	str	r3, [r7, #8]
 80009c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009c8:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <MX_GPIO_Init+0xdc>)
 80009ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009ce:	4a19      	ldr	r2, [pc, #100]	; (8000a34 <MX_GPIO_Init+0xdc>)
 80009d0:	f043 0308 	orr.w	r3, r3, #8
 80009d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80009d8:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <MX_GPIO_Init+0xdc>)
 80009da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80009de:	f003 0308 	and.w	r3, r3, #8
 80009e2:	607b      	str	r3, [r7, #4]
 80009e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	f244 0101 	movw	r1, #16385	; 0x4001
 80009ec:	4812      	ldr	r0, [pc, #72]	; (8000a38 <MX_GPIO_Init+0xe0>)
 80009ee:	f000 fc33 	bl	8001258 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f8:	2300      	movs	r3, #0
 80009fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a00:	f107 0314 	add.w	r3, r7, #20
 8000a04:	4619      	mov	r1, r3
 8000a06:	480d      	ldr	r0, [pc, #52]	; (8000a3c <MX_GPIO_Init+0xe4>)
 8000a08:	f000 fa76 	bl	8000ef8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000a0c:	f244 0301 	movw	r3, #16385	; 0x4001
 8000a10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a12:	2301      	movs	r3, #1
 8000a14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	4619      	mov	r1, r3
 8000a24:	4804      	ldr	r0, [pc, #16]	; (8000a38 <MX_GPIO_Init+0xe0>)
 8000a26:	f000 fa67 	bl	8000ef8 <HAL_GPIO_Init>

}
 8000a2a:	bf00      	nop
 8000a2c:	3728      	adds	r7, #40	; 0x28
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	58024400 	.word	0x58024400
 8000a38:	58020400 	.word	0x58020400
 8000a3c:	58020800 	.word	0x58020800

08000a40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a44:	b672      	cpsid	i
}
 8000a46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <Error_Handler+0x8>
	...

08000a4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b083      	sub	sp, #12
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a52:	4b0a      	ldr	r3, [pc, #40]	; (8000a7c <HAL_MspInit+0x30>)
 8000a54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a58:	4a08      	ldr	r2, [pc, #32]	; (8000a7c <HAL_MspInit+0x30>)
 8000a5a:	f043 0302 	orr.w	r3, r3, #2
 8000a5e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000a62:	4b06      	ldr	r3, [pc, #24]	; (8000a7c <HAL_MspInit+0x30>)
 8000a64:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	607b      	str	r3, [r7, #4]
 8000a6e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a70:	bf00      	nop
 8000a72:	370c      	adds	r7, #12
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	58024400 	.word	0x58024400

08000a80 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b0b8      	sub	sp, #224	; 0xe0
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a98:	f107 0310 	add.w	r3, r7, #16
 8000a9c:	22bc      	movs	r2, #188	; 0xbc
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f004 f99b 	bl	8004ddc <memset>
  if(huart->Instance==USART3)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a25      	ldr	r2, [pc, #148]	; (8000b40 <HAL_UART_MspInit+0xc0>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d142      	bne.n	8000b36 <HAL_UART_MspInit+0xb6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aba:	f107 0310 	add.w	r3, r7, #16
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f001 fc26 	bl	8002310 <HAL_RCCEx_PeriphCLKConfig>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000aca:	f7ff ffb9 	bl	8000a40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ace:	4b1d      	ldr	r3, [pc, #116]	; (8000b44 <HAL_UART_MspInit+0xc4>)
 8000ad0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ad4:	4a1b      	ldr	r2, [pc, #108]	; (8000b44 <HAL_UART_MspInit+0xc4>)
 8000ad6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ada:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000ade:	4b19      	ldr	r3, [pc, #100]	; (8000b44 <HAL_UART_MspInit+0xc4>)
 8000ae0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000ae4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000ae8:	60fb      	str	r3, [r7, #12]
 8000aea:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aec:	4b15      	ldr	r3, [pc, #84]	; (8000b44 <HAL_UART_MspInit+0xc4>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af2:	4a14      	ldr	r2, [pc, #80]	; (8000b44 <HAL_UART_MspInit+0xc4>)
 8000af4:	f043 0308 	orr.w	r3, r3, #8
 8000af8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000afc:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <HAL_UART_MspInit+0xc4>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	f003 0308 	and.w	r3, r3, #8
 8000b06:	60bb      	str	r3, [r7, #8]
 8000b08:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000b0a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b0e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b12:	2302      	movs	r3, #2
 8000b14:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b24:	2307      	movs	r3, #7
 8000b26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b2a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	; (8000b48 <HAL_UART_MspInit+0xc8>)
 8000b32:	f000 f9e1 	bl	8000ef8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b36:	bf00      	nop
 8000b38:	37e0      	adds	r7, #224	; 0xe0
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	40004800 	.word	0x40004800
 8000b44:	58024400 	.word	0x58024400
 8000b48:	58020c00 	.word	0x58020c00

08000b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <NMI_Handler+0x4>

08000b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b56:	e7fe      	b.n	8000b56 <HardFault_Handler+0x4>

08000b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b5c:	e7fe      	b.n	8000b5c <MemManage_Handler+0x4>

08000b5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b62:	e7fe      	b.n	8000b62 <BusFault_Handler+0x4>

08000b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <UsageFault_Handler+0x4>

08000b6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b6e:	bf00      	nop
 8000b70:	46bd      	mov	sp, r7
 8000b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b76:	4770      	bx	lr

08000b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr

08000b86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b92:	4770      	bx	lr

08000b94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b98:	f000 f89e 	bl	8000cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b9c:	bf00      	nop
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ba0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000bd8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ba4:	f7ff fd1a 	bl	80005dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba8:	480c      	ldr	r0, [pc, #48]	; (8000bdc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000baa:	490d      	ldr	r1, [pc, #52]	; (8000be0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bac:	4a0d      	ldr	r2, [pc, #52]	; (8000be4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bb0:	e002      	b.n	8000bb8 <LoopCopyDataInit>

08000bb2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bb2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bb4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bb6:	3304      	adds	r3, #4

08000bb8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bbc:	d3f9      	bcc.n	8000bb2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bbe:	4a0a      	ldr	r2, [pc, #40]	; (8000be8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000bc0:	4c0a      	ldr	r4, [pc, #40]	; (8000bec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000bc2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bc4:	e001      	b.n	8000bca <LoopFillZerobss>

08000bc6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bc6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc8:	3204      	adds	r2, #4

08000bca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bcc:	d3fb      	bcc.n	8000bc6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bce:	f004 f8e1 	bl	8004d94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bd2:	f7ff fd99 	bl	8000708 <main>
  bx  lr
 8000bd6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bd8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000bdc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000be0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000be4:	08004e4c 	.word	0x08004e4c
  ldr r2, =_sbss
 8000be8:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8000bec:	240000c0 	.word	0x240000c0

08000bf0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bf0:	e7fe      	b.n	8000bf0 <ADC3_IRQHandler>
	...

08000bf4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bfa:	2003      	movs	r0, #3
 8000bfc:	f000 f94a 	bl	8000e94 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000c00:	f001 f9b0 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8000c04:	4602      	mov	r2, r0
 8000c06:	4b15      	ldr	r3, [pc, #84]	; (8000c5c <HAL_Init+0x68>)
 8000c08:	699b      	ldr	r3, [r3, #24]
 8000c0a:	0a1b      	lsrs	r3, r3, #8
 8000c0c:	f003 030f 	and.w	r3, r3, #15
 8000c10:	4913      	ldr	r1, [pc, #76]	; (8000c60 <HAL_Init+0x6c>)
 8000c12:	5ccb      	ldrb	r3, [r1, r3]
 8000c14:	f003 031f 	and.w	r3, r3, #31
 8000c18:	fa22 f303 	lsr.w	r3, r2, r3
 8000c1c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000c1e:	4b0f      	ldr	r3, [pc, #60]	; (8000c5c <HAL_Init+0x68>)
 8000c20:	699b      	ldr	r3, [r3, #24]
 8000c22:	f003 030f 	and.w	r3, r3, #15
 8000c26:	4a0e      	ldr	r2, [pc, #56]	; (8000c60 <HAL_Init+0x6c>)
 8000c28:	5cd3      	ldrb	r3, [r2, r3]
 8000c2a:	f003 031f 	and.w	r3, r3, #31
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	fa22 f303 	lsr.w	r3, r2, r3
 8000c34:	4a0b      	ldr	r2, [pc, #44]	; (8000c64 <HAL_Init+0x70>)
 8000c36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000c38:	4a0b      	ldr	r2, [pc, #44]	; (8000c68 <HAL_Init+0x74>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c3e:	200f      	movs	r0, #15
 8000c40:	f000 f814 	bl	8000c6c <HAL_InitTick>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e002      	b.n	8000c54 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c4e:	f7ff fefd 	bl	8000a4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c52:	2300      	movs	r3, #0
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	58024400 	.word	0x58024400
 8000c60:	08004e04 	.word	0x08004e04
 8000c64:	24000004 	.word	0x24000004
 8000c68:	24000000 	.word	0x24000000

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000c74:	4b15      	ldr	r3, [pc, #84]	; (8000ccc <HAL_InitTick+0x60>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d101      	bne.n	8000c80 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	e021      	b.n	8000cc4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000c80:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <HAL_InitTick+0x64>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <HAL_InitTick+0x60>)
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 f921 	bl	8000ede <HAL_SYSTICK_Config>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e00e      	b.n	8000cc4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	2b0f      	cmp	r3, #15
 8000caa:	d80a      	bhi.n	8000cc2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cac:	2200      	movs	r2, #0
 8000cae:	6879      	ldr	r1, [r7, #4]
 8000cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb4:	f000 f8f9 	bl	8000eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb8:	4a06      	ldr	r2, [pc, #24]	; (8000cd4 <HAL_InitTick+0x68>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e000      	b.n	8000cc4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	2400000c 	.word	0x2400000c
 8000cd0:	24000000 	.word	0x24000000
 8000cd4:	24000008 	.word	0x24000008

08000cd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <HAL_IncTick+0x20>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4b06      	ldr	r3, [pc, #24]	; (8000cfc <HAL_IncTick+0x24>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4413      	add	r3, r2
 8000ce8:	4a04      	ldr	r2, [pc, #16]	; (8000cfc <HAL_IncTick+0x24>)
 8000cea:	6013      	str	r3, [r2, #0]
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	2400000c 	.word	0x2400000c
 8000cfc:	240000bc 	.word	0x240000bc

08000d00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return uwTick;
 8000d04:	4b03      	ldr	r3, [pc, #12]	; (8000d14 <HAL_GetTick+0x14>)
 8000d06:	681b      	ldr	r3, [r3, #0]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	240000bc 	.word	0x240000bc

08000d18 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000d1c:	4b03      	ldr	r3, [pc, #12]	; (8000d2c <HAL_GetREVID+0x14>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	0c1b      	lsrs	r3, r3, #16
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	5c001000 	.word	0x5c001000

08000d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f003 0307 	and.w	r3, r3, #7
 8000d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d40:	4b0b      	ldr	r3, [pc, #44]	; (8000d70 <__NVIC_SetPriorityGrouping+0x40>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <__NVIC_SetPriorityGrouping+0x40>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00
 8000d74:	05fa0000 	.word	0x05fa0000

08000d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <__NVIC_GetPriorityGrouping+0x18>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	0a1b      	lsrs	r3, r3, #8
 8000d82:	f003 0307 	and.w	r3, r3, #7
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	6039      	str	r1, [r7, #0]
 8000d9e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000da0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	db0a      	blt.n	8000dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	b2da      	uxtb	r2, r3
 8000dac:	490c      	ldr	r1, [pc, #48]	; (8000de0 <__NVIC_SetPriority+0x4c>)
 8000dae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000db2:	0112      	lsls	r2, r2, #4
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	440b      	add	r3, r1
 8000db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dbc:	e00a      	b.n	8000dd4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	4908      	ldr	r1, [pc, #32]	; (8000de4 <__NVIC_SetPriority+0x50>)
 8000dc4:	88fb      	ldrh	r3, [r7, #6]
 8000dc6:	f003 030f 	and.w	r3, r3, #15
 8000dca:	3b04      	subs	r3, #4
 8000dcc:	0112      	lsls	r2, r2, #4
 8000dce:	b2d2      	uxtb	r2, r2
 8000dd0:	440b      	add	r3, r1
 8000dd2:	761a      	strb	r2, [r3, #24]
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	e000e100 	.word	0xe000e100
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b089      	sub	sp, #36	; 0x24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60f8      	str	r0, [r7, #12]
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	f1c3 0307 	rsb	r3, r3, #7
 8000e02:	2b04      	cmp	r3, #4
 8000e04:	bf28      	it	cs
 8000e06:	2304      	movcs	r3, #4
 8000e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	2b06      	cmp	r3, #6
 8000e10:	d902      	bls.n	8000e18 <NVIC_EncodePriority+0x30>
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3b03      	subs	r3, #3
 8000e16:	e000      	b.n	8000e1a <NVIC_EncodePriority+0x32>
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	43da      	mvns	r2, r3
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e30:	f04f 31ff 	mov.w	r1, #4294967295
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3a:	43d9      	mvns	r1, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e40:	4313      	orrs	r3, r2
         );
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3724      	adds	r7, #36	; 0x24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
	...

08000e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	3b01      	subs	r3, #1
 8000e5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e60:	d301      	bcc.n	8000e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e62:	2301      	movs	r3, #1
 8000e64:	e00f      	b.n	8000e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e66:	4a0a      	ldr	r2, [pc, #40]	; (8000e90 <SysTick_Config+0x40>)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e6e:	210f      	movs	r1, #15
 8000e70:	f04f 30ff 	mov.w	r0, #4294967295
 8000e74:	f7ff ff8e 	bl	8000d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e78:	4b05      	ldr	r3, [pc, #20]	; (8000e90 <SysTick_Config+0x40>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e7e:	4b04      	ldr	r3, [pc, #16]	; (8000e90 <SysTick_Config+0x40>)
 8000e80:	2207      	movs	r2, #7
 8000e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e84:	2300      	movs	r3, #0
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
 8000e8e:	bf00      	nop
 8000e90:	e000e010 	.word	0xe000e010

08000e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f7ff ff47 	bl	8000d30 <__NVIC_SetPriorityGrouping>
}
 8000ea2:	bf00      	nop
 8000ea4:	3708      	adds	r7, #8
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}

08000eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eaa:	b580      	push	{r7, lr}
 8000eac:	b086      	sub	sp, #24
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
 8000eb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb8:	f7ff ff5e 	bl	8000d78 <__NVIC_GetPriorityGrouping>
 8000ebc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ebe:	687a      	ldr	r2, [r7, #4]
 8000ec0:	68b9      	ldr	r1, [r7, #8]
 8000ec2:	6978      	ldr	r0, [r7, #20]
 8000ec4:	f7ff ff90 	bl	8000de8 <NVIC_EncodePriority>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ece:	4611      	mov	r1, r2
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff5f 	bl	8000d94 <__NVIC_SetPriority>
}
 8000ed6:	bf00      	nop
 8000ed8:	3718      	adds	r7, #24
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}

08000ede <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ede:	b580      	push	{r7, lr}
 8000ee0:	b082      	sub	sp, #8
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff ffb2 	bl	8000e50 <SysTick_Config>
 8000eec:	4603      	mov	r3, r0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}
	...

08000ef8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	; 0x24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
 8000f00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000f06:	4b89      	ldr	r3, [pc, #548]	; (800112c <HAL_GPIO_Init+0x234>)
 8000f08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f0a:	e194      	b.n	8001236 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	2101      	movs	r1, #1
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	fa01 f303 	lsl.w	r3, r1, r3
 8000f18:	4013      	ands	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 8186 	beq.w	8001230 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b01      	cmp	r3, #1
 8000f2e:	d005      	beq.n	8000f3c <HAL_GPIO_Init+0x44>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	f003 0303 	and.w	r3, r3, #3
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d130      	bne.n	8000f9e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	689b      	ldr	r3, [r3, #8]
 8000f40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000f42:	69fb      	ldr	r3, [r7, #28]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	2203      	movs	r2, #3
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	68da      	ldr	r2, [r3, #12]
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	005b      	lsls	r3, r3, #1
 8000f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f60:	69ba      	ldr	r2, [r7, #24]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f72:	2201      	movs	r2, #1
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	685b      	ldr	r3, [r3, #4]
 8000f86:	091b      	lsrs	r3, r3, #4
 8000f88:	f003 0201 	and.w	r2, r3, #1
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f92:	69ba      	ldr	r2, [r7, #24]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	2b03      	cmp	r3, #3
 8000fa8:	d017      	beq.n	8000fda <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	005b      	lsls	r3, r3, #1
 8000fb4:	2203      	movs	r2, #3
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	69ba      	ldr	r2, [r7, #24]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	689a      	ldr	r2, [r3, #8]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	005b      	lsls	r3, r3, #1
 8000fca:	fa02 f303 	lsl.w	r3, r2, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4313      	orrs	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	685b      	ldr	r3, [r3, #4]
 8000fde:	f003 0303 	and.w	r3, r3, #3
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d123      	bne.n	800102e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	08da      	lsrs	r2, r3, #3
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	3208      	adds	r2, #8
 8000fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	220f      	movs	r2, #15
 8000ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8001002:	43db      	mvns	r3, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4013      	ands	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	691a      	ldr	r2, [r3, #16]
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	f003 0307 	and.w	r3, r3, #7
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	08da      	lsrs	r2, r3, #3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	3208      	adds	r2, #8
 8001028:	69b9      	ldr	r1, [r7, #24]
 800102a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	2203      	movs	r2, #3
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43db      	mvns	r3, r3
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	4013      	ands	r3, r2
 8001044:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	f003 0203 	and.w	r2, r3, #3
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	005b      	lsls	r3, r3, #1
 8001052:	fa02 f303 	lsl.w	r3, r2, r3
 8001056:	69ba      	ldr	r2, [r7, #24]
 8001058:	4313      	orrs	r3, r2
 800105a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800106a:	2b00      	cmp	r3, #0
 800106c:	f000 80e0 	beq.w	8001230 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001070:	4b2f      	ldr	r3, [pc, #188]	; (8001130 <HAL_GPIO_Init+0x238>)
 8001072:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001076:	4a2e      	ldr	r2, [pc, #184]	; (8001130 <HAL_GPIO_Init+0x238>)
 8001078:	f043 0302 	orr.w	r3, r3, #2
 800107c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001080:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <HAL_GPIO_Init+0x238>)
 8001082:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108e:	4a29      	ldr	r2, [pc, #164]	; (8001134 <HAL_GPIO_Init+0x23c>)
 8001090:	69fb      	ldr	r3, [r7, #28]
 8001092:	089b      	lsrs	r3, r3, #2
 8001094:	3302      	adds	r3, #2
 8001096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	220f      	movs	r2, #15
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43db      	mvns	r3, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4013      	ands	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a20      	ldr	r2, [pc, #128]	; (8001138 <HAL_GPIO_Init+0x240>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d052      	beq.n	8001160 <HAL_GPIO_Init+0x268>
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a1f      	ldr	r2, [pc, #124]	; (800113c <HAL_GPIO_Init+0x244>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d031      	beq.n	8001126 <HAL_GPIO_Init+0x22e>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a1e      	ldr	r2, [pc, #120]	; (8001140 <HAL_GPIO_Init+0x248>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d02b      	beq.n	8001122 <HAL_GPIO_Init+0x22a>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a1d      	ldr	r2, [pc, #116]	; (8001144 <HAL_GPIO_Init+0x24c>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d025      	beq.n	800111e <HAL_GPIO_Init+0x226>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a1c      	ldr	r2, [pc, #112]	; (8001148 <HAL_GPIO_Init+0x250>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d01f      	beq.n	800111a <HAL_GPIO_Init+0x222>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a1b      	ldr	r2, [pc, #108]	; (800114c <HAL_GPIO_Init+0x254>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d019      	beq.n	8001116 <HAL_GPIO_Init+0x21e>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a1a      	ldr	r2, [pc, #104]	; (8001150 <HAL_GPIO_Init+0x258>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d013      	beq.n	8001112 <HAL_GPIO_Init+0x21a>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a19      	ldr	r2, [pc, #100]	; (8001154 <HAL_GPIO_Init+0x25c>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d00d      	beq.n	800110e <HAL_GPIO_Init+0x216>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	4a18      	ldr	r2, [pc, #96]	; (8001158 <HAL_GPIO_Init+0x260>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d007      	beq.n	800110a <HAL_GPIO_Init+0x212>
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4a17      	ldr	r2, [pc, #92]	; (800115c <HAL_GPIO_Init+0x264>)
 80010fe:	4293      	cmp	r3, r2
 8001100:	d101      	bne.n	8001106 <HAL_GPIO_Init+0x20e>
 8001102:	2309      	movs	r3, #9
 8001104:	e02d      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 8001106:	230a      	movs	r3, #10
 8001108:	e02b      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 800110a:	2308      	movs	r3, #8
 800110c:	e029      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 800110e:	2307      	movs	r3, #7
 8001110:	e027      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 8001112:	2306      	movs	r3, #6
 8001114:	e025      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 8001116:	2305      	movs	r3, #5
 8001118:	e023      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 800111a:	2304      	movs	r3, #4
 800111c:	e021      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 800111e:	2303      	movs	r3, #3
 8001120:	e01f      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 8001122:	2302      	movs	r3, #2
 8001124:	e01d      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 8001126:	2301      	movs	r3, #1
 8001128:	e01b      	b.n	8001162 <HAL_GPIO_Init+0x26a>
 800112a:	bf00      	nop
 800112c:	58000080 	.word	0x58000080
 8001130:	58024400 	.word	0x58024400
 8001134:	58000400 	.word	0x58000400
 8001138:	58020000 	.word	0x58020000
 800113c:	58020400 	.word	0x58020400
 8001140:	58020800 	.word	0x58020800
 8001144:	58020c00 	.word	0x58020c00
 8001148:	58021000 	.word	0x58021000
 800114c:	58021400 	.word	0x58021400
 8001150:	58021800 	.word	0x58021800
 8001154:	58021c00 	.word	0x58021c00
 8001158:	58022000 	.word	0x58022000
 800115c:	58022400 	.word	0x58022400
 8001160:	2300      	movs	r3, #0
 8001162:	69fa      	ldr	r2, [r7, #28]
 8001164:	f002 0203 	and.w	r2, r2, #3
 8001168:	0092      	lsls	r2, r2, #2
 800116a:	4093      	lsls	r3, r2
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001172:	4938      	ldr	r1, [pc, #224]	; (8001254 <HAL_GPIO_Init+0x35c>)
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	089b      	lsrs	r3, r3, #2
 8001178:	3302      	adds	r3, #2
 800117a:	69ba      	ldr	r2, [r7, #24]
 800117c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001180:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	43db      	mvns	r3, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4013      	ands	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80011a6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011aa:	69bb      	ldr	r3, [r7, #24]
 80011ac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80011ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	43db      	mvns	r3, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4013      	ands	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d003      	beq.n	80011d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80011d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80011e2:	693b      	ldr	r3, [r7, #16]
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d003      	beq.n	8001200 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	4313      	orrs	r3, r2
 80011fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001206:	697b      	ldr	r3, [r7, #20]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	43db      	mvns	r3, r3
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	4013      	ands	r3, r2
 8001214:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d003      	beq.n	800122a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	4313      	orrs	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	3301      	adds	r3, #1
 8001234:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	fa22 f303 	lsr.w	r3, r2, r3
 8001240:	2b00      	cmp	r3, #0
 8001242:	f47f ae63 	bne.w	8000f0c <HAL_GPIO_Init+0x14>
  }
}
 8001246:	bf00      	nop
 8001248:	bf00      	nop
 800124a:	3724      	adds	r7, #36	; 0x24
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	58000400 	.word	0x58000400

08001258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	460b      	mov	r3, r1
 8001262:	807b      	strh	r3, [r7, #2]
 8001264:	4613      	mov	r3, r2
 8001266:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001268:	787b      	ldrb	r3, [r7, #1]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d003      	beq.n	8001276 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800126e:	887a      	ldrh	r2, [r7, #2]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001274:	e003      	b.n	800127e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001276:	887b      	ldrh	r3, [r7, #2]
 8001278:	041a      	lsls	r2, r3, #16
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	619a      	str	r2, [r3, #24]
}
 800127e:	bf00      	nop
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
	...

0800128c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else  
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001294:	4a08      	ldr	r2, [pc, #32]	; (80012b8 <HAL_HSEM_FastTake+0x2c>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3320      	adds	r3, #32
 800129a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129e:	4a07      	ldr	r2, [pc, #28]	; (80012bc <HAL_HSEM_FastTake+0x30>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d101      	bne.n	80012a8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80012a4:	2300      	movs	r3, #0
 80012a6:	e000      	b.n	80012aa <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	370c      	adds	r7, #12
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
 80012b6:	bf00      	nop
 80012b8:	58026400 	.word	0x58026400
 80012bc:	80000300 	.word	0x80000300

080012c0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80012ca:	4906      	ldr	r1, [pc, #24]	; (80012e4 <HAL_HSEM_Release+0x24>)
 80012cc:	683b      	ldr	r3, [r7, #0]
 80012ce:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr
 80012e4:	58026400 	.word	0x58026400

080012e8 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 80012f0:	4b29      	ldr	r3, [pc, #164]	; (8001398 <HAL_PWREx_ConfigSupply+0xb0>)
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	f003 0307 	and.w	r3, r3, #7
 80012f8:	2b06      	cmp	r3, #6
 80012fa:	d00a      	beq.n	8001312 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80012fc:	4b26      	ldr	r3, [pc, #152]	; (8001398 <HAL_PWREx_ConfigSupply+0xb0>)
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	429a      	cmp	r2, r3
 8001308:	d001      	beq.n	800130e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e040      	b.n	8001390 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800130e:	2300      	movs	r3, #0
 8001310:	e03e      	b.n	8001390 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001312:	4b21      	ldr	r3, [pc, #132]	; (8001398 <HAL_PWREx_ConfigSupply+0xb0>)
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800131a:	491f      	ldr	r1, [pc, #124]	; (8001398 <HAL_PWREx_ConfigSupply+0xb0>)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	4313      	orrs	r3, r2
 8001320:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001322:	f7ff fced 	bl	8000d00 <HAL_GetTick>
 8001326:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001328:	e009      	b.n	800133e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800132a:	f7ff fce9 	bl	8000d00 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001338:	d901      	bls.n	800133e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e028      	b.n	8001390 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800133e:	4b16      	ldr	r3, [pc, #88]	; (8001398 <HAL_PWREx_ConfigSupply+0xb0>)
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800134a:	d1ee      	bne.n	800132a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2b1e      	cmp	r3, #30
 8001350:	d008      	beq.n	8001364 <HAL_PWREx_ConfigSupply+0x7c>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2b2e      	cmp	r3, #46	; 0x2e
 8001356:	d005      	beq.n	8001364 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b1d      	cmp	r3, #29
 800135c:	d002      	beq.n	8001364 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b2d      	cmp	r3, #45	; 0x2d
 8001362:	d114      	bne.n	800138e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001364:	f7ff fccc 	bl	8000d00 <HAL_GetTick>
 8001368:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800136a:	e009      	b.n	8001380 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800136c:	f7ff fcc8 	bl	8000d00 <HAL_GetTick>
 8001370:	4602      	mov	r2, r0
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800137a:	d901      	bls.n	8001380 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e007      	b.n	8001390 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001380:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_PWREx_ConfigSupply+0xb0>)
 8001382:	68db      	ldr	r3, [r3, #12]
 8001384:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800138c:	d1ee      	bne.n	800136c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3710      	adds	r7, #16
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	58024800 	.word	0x58024800

0800139c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	; 0x30
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d102      	bne.n	80013b0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	f000 bc1d 	b.w	8001bea <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f003 0301 	and.w	r3, r3, #1
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	f000 8087 	beq.w	80014cc <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013be:	4b99      	ldr	r3, [pc, #612]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80013c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80013c8:	4b96      	ldr	r3, [pc, #600]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80013ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013cc:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80013ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013d0:	2b10      	cmp	r3, #16
 80013d2:	d007      	beq.n	80013e4 <HAL_RCC_OscConfig+0x48>
 80013d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013d6:	2b18      	cmp	r3, #24
 80013d8:	d110      	bne.n	80013fc <HAL_RCC_OscConfig+0x60>
 80013da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013dc:	f003 0303 	and.w	r3, r3, #3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d10b      	bne.n	80013fc <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013e4:	4b8f      	ldr	r3, [pc, #572]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d06c      	beq.n	80014ca <HAL_RCC_OscConfig+0x12e>
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d168      	bne.n	80014ca <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e3f6      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001404:	d106      	bne.n	8001414 <HAL_RCC_OscConfig+0x78>
 8001406:	4b87      	ldr	r3, [pc, #540]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a86      	ldr	r2, [pc, #536]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800140c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001410:	6013      	str	r3, [r2, #0]
 8001412:	e02e      	b.n	8001472 <HAL_RCC_OscConfig+0xd6>
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d10c      	bne.n	8001436 <HAL_RCC_OscConfig+0x9a>
 800141c:	4b81      	ldr	r3, [pc, #516]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a80      	ldr	r2, [pc, #512]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001422:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001426:	6013      	str	r3, [r2, #0]
 8001428:	4b7e      	ldr	r3, [pc, #504]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a7d      	ldr	r2, [pc, #500]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800142e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	e01d      	b.n	8001472 <HAL_RCC_OscConfig+0xd6>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800143e:	d10c      	bne.n	800145a <HAL_RCC_OscConfig+0xbe>
 8001440:	4b78      	ldr	r3, [pc, #480]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a77      	ldr	r2, [pc, #476]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001446:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	4b75      	ldr	r3, [pc, #468]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a74      	ldr	r2, [pc, #464]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001452:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	e00b      	b.n	8001472 <HAL_RCC_OscConfig+0xd6>
 800145a:	4b72      	ldr	r3, [pc, #456]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a71      	ldr	r2, [pc, #452]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001460:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	4b6f      	ldr	r3, [pc, #444]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a6e      	ldr	r2, [pc, #440]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800146c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001470:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d013      	beq.n	80014a2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147a:	f7ff fc41 	bl	8000d00 <HAL_GetTick>
 800147e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001482:	f7ff fc3d 	bl	8000d00 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b64      	cmp	r3, #100	; 0x64
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e3aa      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001494:	4b63      	ldr	r3, [pc, #396]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0xe6>
 80014a0:	e014      	b.n	80014cc <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a2:	f7ff fc2d 	bl	8000d00 <HAL_GetTick>
 80014a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014aa:	f7ff fc29 	bl	8000d00 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b64      	cmp	r3, #100	; 0x64
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e396      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80014bc:	4b59      	ldr	r3, [pc, #356]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d1f0      	bne.n	80014aa <HAL_RCC_OscConfig+0x10e>
 80014c8:	e000      	b.n	80014cc <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014ca:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	f000 80cb 	beq.w	8001670 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014da:	4b52      	ldr	r3, [pc, #328]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80014dc:	691b      	ldr	r3, [r3, #16]
 80014de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80014e2:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80014e4:	4b4f      	ldr	r3, [pc, #316]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80014e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014e8:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80014ea:	6a3b      	ldr	r3, [r7, #32]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d007      	beq.n	8001500 <HAL_RCC_OscConfig+0x164>
 80014f0:	6a3b      	ldr	r3, [r7, #32]
 80014f2:	2b18      	cmp	r3, #24
 80014f4:	d156      	bne.n	80015a4 <HAL_RCC_OscConfig+0x208>
 80014f6:	69fb      	ldr	r3, [r7, #28]
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d151      	bne.n	80015a4 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001500:	4b48      	ldr	r3, [pc, #288]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0304 	and.w	r3, r3, #4
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_RCC_OscConfig+0x17c>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d101      	bne.n	8001518 <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e368      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001518:	4b42      	ldr	r3, [pc, #264]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f023 0219 	bic.w	r2, r3, #25
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
 8001524:	493f      	ldr	r1, [pc, #252]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001526:	4313      	orrs	r3, r2
 8001528:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800152a:	f7ff fbe9 	bl	8000d00 <HAL_GetTick>
 800152e:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001532:	f7ff fbe5 	bl	8000d00 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e352      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001544:	4b37      	ldr	r3, [pc, #220]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0304 	and.w	r3, r3, #4
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001550:	f7ff fbe2 	bl	8000d18 <HAL_GetREVID>
 8001554:	4603      	mov	r3, r0
 8001556:	f241 0203 	movw	r2, #4099	; 0x1003
 800155a:	4293      	cmp	r3, r2
 800155c:	d817      	bhi.n	800158e <HAL_RCC_OscConfig+0x1f2>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	691b      	ldr	r3, [r3, #16]
 8001562:	2b40      	cmp	r3, #64	; 0x40
 8001564:	d108      	bne.n	8001578 <HAL_RCC_OscConfig+0x1dc>
 8001566:	4b2f      	ldr	r3, [pc, #188]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001568:	685b      	ldr	r3, [r3, #4]
 800156a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800156e:	4a2d      	ldr	r2, [pc, #180]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001570:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001574:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001576:	e07b      	b.n	8001670 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001578:	4b2a      	ldr	r3, [pc, #168]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	031b      	lsls	r3, r3, #12
 8001586:	4927      	ldr	r1, [pc, #156]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001588:	4313      	orrs	r3, r2
 800158a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800158c:	e070      	b.n	8001670 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800158e:	4b25      	ldr	r3, [pc, #148]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	691b      	ldr	r3, [r3, #16]
 800159a:	061b      	lsls	r3, r3, #24
 800159c:	4921      	ldr	r1, [pc, #132]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800159e:	4313      	orrs	r3, r2
 80015a0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015a2:	e065      	b.n	8001670 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d048      	beq.n	800163e <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80015ac:	4b1d      	ldr	r3, [pc, #116]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 0219 	bic.w	r2, r3, #25
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	68db      	ldr	r3, [r3, #12]
 80015b8:	491a      	ldr	r1, [pc, #104]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015be:	f7ff fb9f 	bl	8000d00 <HAL_GetTick>
 80015c2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015c4:	e008      	b.n	80015d8 <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c6:	f7ff fb9b 	bl	8000d00 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d901      	bls.n	80015d8 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 80015d4:	2303      	movs	r3, #3
 80015d6:	e308      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015d8:	4b12      	ldr	r3, [pc, #72]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0304 	and.w	r3, r3, #4
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d0f0      	beq.n	80015c6 <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e4:	f7ff fb98 	bl	8000d18 <HAL_GetREVID>
 80015e8:	4603      	mov	r3, r0
 80015ea:	f241 0203 	movw	r2, #4099	; 0x1003
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d81a      	bhi.n	8001628 <HAL_RCC_OscConfig+0x28c>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	691b      	ldr	r3, [r3, #16]
 80015f6:	2b40      	cmp	r3, #64	; 0x40
 80015f8:	d108      	bne.n	800160c <HAL_RCC_OscConfig+0x270>
 80015fa:	4b0a      	ldr	r3, [pc, #40]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001602:	4a08      	ldr	r2, [pc, #32]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 8001604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001608:	6053      	str	r3, [r2, #4]
 800160a:	e031      	b.n	8001670 <HAL_RCC_OscConfig+0x2d4>
 800160c:	4b05      	ldr	r3, [pc, #20]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	691b      	ldr	r3, [r3, #16]
 8001618:	031b      	lsls	r3, r3, #12
 800161a:	4902      	ldr	r1, [pc, #8]	; (8001624 <HAL_RCC_OscConfig+0x288>)
 800161c:	4313      	orrs	r3, r2
 800161e:	604b      	str	r3, [r1, #4]
 8001620:	e026      	b.n	8001670 <HAL_RCC_OscConfig+0x2d4>
 8001622:	bf00      	nop
 8001624:	58024400 	.word	0x58024400
 8001628:	4b9a      	ldr	r3, [pc, #616]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	691b      	ldr	r3, [r3, #16]
 8001634:	061b      	lsls	r3, r3, #24
 8001636:	4997      	ldr	r1, [pc, #604]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001638:	4313      	orrs	r3, r2
 800163a:	604b      	str	r3, [r1, #4]
 800163c:	e018      	b.n	8001670 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800163e:	4b95      	ldr	r3, [pc, #596]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a94      	ldr	r2, [pc, #592]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001644:	f023 0301 	bic.w	r3, r3, #1
 8001648:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164a:	f7ff fb59 	bl	8000d00 <HAL_GetTick>
 800164e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001652:	f7ff fb55 	bl	8000d00 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e2c2      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001664:	4b8b      	ldr	r3, [pc, #556]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f0      	bne.n	8001652 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0310 	and.w	r3, r3, #16
 8001678:	2b00      	cmp	r3, #0
 800167a:	f000 80a9 	beq.w	80017d0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800167e:	4b85      	ldr	r3, [pc, #532]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001680:	691b      	ldr	r3, [r3, #16]
 8001682:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001686:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001688:	4b82      	ldr	r3, [pc, #520]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800168a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800168c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	2b08      	cmp	r3, #8
 8001692:	d007      	beq.n	80016a4 <HAL_RCC_OscConfig+0x308>
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	2b18      	cmp	r3, #24
 8001698:	d13a      	bne.n	8001710 <HAL_RCC_OscConfig+0x374>
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	d135      	bne.n	8001710 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016a4:	4b7b      	ldr	r3, [pc, #492]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d005      	beq.n	80016bc <HAL_RCC_OscConfig+0x320>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	2b80      	cmp	r3, #128	; 0x80
 80016b6:	d001      	beq.n	80016bc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e296      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016bc:	f7ff fb2c 	bl	8000d18 <HAL_GetREVID>
 80016c0:	4603      	mov	r3, r0
 80016c2:	f241 0203 	movw	r2, #4099	; 0x1003
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d817      	bhi.n	80016fa <HAL_RCC_OscConfig+0x35e>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a1b      	ldr	r3, [r3, #32]
 80016ce:	2b20      	cmp	r3, #32
 80016d0:	d108      	bne.n	80016e4 <HAL_RCC_OscConfig+0x348>
 80016d2:	4b70      	ldr	r3, [pc, #448]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80016da:	4a6e      	ldr	r2, [pc, #440]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80016dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80016e0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016e2:	e075      	b.n	80017d0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016e4:	4b6b      	ldr	r3, [pc, #428]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a1b      	ldr	r3, [r3, #32]
 80016f0:	069b      	lsls	r3, r3, #26
 80016f2:	4968      	ldr	r1, [pc, #416]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80016f4:	4313      	orrs	r3, r2
 80016f6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80016f8:	e06a      	b.n	80017d0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80016fa:	4b66      	ldr	r3, [pc, #408]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6a1b      	ldr	r3, [r3, #32]
 8001706:	061b      	lsls	r3, r3, #24
 8001708:	4962      	ldr	r1, [pc, #392]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800170a:	4313      	orrs	r3, r2
 800170c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800170e:	e05f      	b.n	80017d0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d042      	beq.n	800179e <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001718:	4b5e      	ldr	r3, [pc, #376]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a5d      	ldr	r2, [pc, #372]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800171e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001722:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001724:	f7ff faec 	bl	8000d00 <HAL_GetTick>
 8001728:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800172c:	f7ff fae8 	bl	8000d00 <HAL_GetTick>
 8001730:	4602      	mov	r2, r0
 8001732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b02      	cmp	r3, #2
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e255      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800173e:	4b55      	ldr	r3, [pc, #340]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001746:	2b00      	cmp	r3, #0
 8001748:	d0f0      	beq.n	800172c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800174a:	f7ff fae5 	bl	8000d18 <HAL_GetREVID>
 800174e:	4603      	mov	r3, r0
 8001750:	f241 0203 	movw	r2, #4099	; 0x1003
 8001754:	4293      	cmp	r3, r2
 8001756:	d817      	bhi.n	8001788 <HAL_RCC_OscConfig+0x3ec>
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	2b20      	cmp	r3, #32
 800175e:	d108      	bne.n	8001772 <HAL_RCC_OscConfig+0x3d6>
 8001760:	4b4c      	ldr	r3, [pc, #304]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001768:	4a4a      	ldr	r2, [pc, #296]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800176a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800176e:	6053      	str	r3, [r2, #4]
 8001770:	e02e      	b.n	80017d0 <HAL_RCC_OscConfig+0x434>
 8001772:	4b48      	ldr	r3, [pc, #288]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1b      	ldr	r3, [r3, #32]
 800177e:	069b      	lsls	r3, r3, #26
 8001780:	4944      	ldr	r1, [pc, #272]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001782:	4313      	orrs	r3, r2
 8001784:	604b      	str	r3, [r1, #4]
 8001786:	e023      	b.n	80017d0 <HAL_RCC_OscConfig+0x434>
 8001788:	4b42      	ldr	r3, [pc, #264]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	061b      	lsls	r3, r3, #24
 8001796:	493f      	ldr	r1, [pc, #252]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001798:	4313      	orrs	r3, r2
 800179a:	60cb      	str	r3, [r1, #12]
 800179c:	e018      	b.n	80017d0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800179e:	4b3d      	ldr	r3, [pc, #244]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a3c      	ldr	r2, [pc, #240]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80017a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80017a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017aa:	f7ff faa9 	bl	8000d00 <HAL_GetTick>
 80017ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80017b0:	e008      	b.n	80017c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80017b2:	f7ff faa5 	bl	8000d00 <HAL_GetTick>
 80017b6:	4602      	mov	r2, r0
 80017b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ba:	1ad3      	subs	r3, r2, r3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d901      	bls.n	80017c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017c0:	2303      	movs	r3, #3
 80017c2:	e212      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80017c4:	4b33      	ldr	r3, [pc, #204]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1f0      	bne.n	80017b2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0308 	and.w	r3, r3, #8
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d036      	beq.n	800184a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	695b      	ldr	r3, [r3, #20]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d019      	beq.n	8001818 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e4:	4b2b      	ldr	r3, [pc, #172]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80017e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017e8:	4a2a      	ldr	r2, [pc, #168]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 80017ea:	f043 0301 	orr.w	r3, r3, #1
 80017ee:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f0:	f7ff fa86 	bl	8000d00 <HAL_GetTick>
 80017f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017f8:	f7ff fa82 	bl	8000d00 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e1ef      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800180a:	4b22      	ldr	r3, [pc, #136]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800180c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0x45c>
 8001816:	e018      	b.n	800184a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001818:	4b1e      	ldr	r3, [pc, #120]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800181a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800181c:	4a1d      	ldr	r2, [pc, #116]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 800181e:	f023 0301 	bic.w	r3, r3, #1
 8001822:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001824:	f7ff fa6c 	bl	8000d00 <HAL_GetTick>
 8001828:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800182c:	f7ff fa68 	bl	8000d00 <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e1d5      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800183e:	4b15      	ldr	r3, [pc, #84]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001840:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f003 0320 	and.w	r3, r3, #32
 8001852:	2b00      	cmp	r3, #0
 8001854:	d039      	beq.n	80018ca <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	699b      	ldr	r3, [r3, #24]
 800185a:	2b00      	cmp	r3, #0
 800185c:	d01c      	beq.n	8001898 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800185e:	4b0d      	ldr	r3, [pc, #52]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a0c      	ldr	r2, [pc, #48]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001864:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001868:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800186a:	f7ff fa49 	bl	8000d00 <HAL_GetTick>
 800186e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001872:	f7ff fa45 	bl	8000d00 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e1b2      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001884:	4b03      	ldr	r3, [pc, #12]	; (8001894 <HAL_RCC_OscConfig+0x4f8>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x4d6>
 8001890:	e01b      	b.n	80018ca <HAL_RCC_OscConfig+0x52e>
 8001892:	bf00      	nop
 8001894:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001898:	4b9b      	ldr	r3, [pc, #620]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a9a      	ldr	r2, [pc, #616]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800189e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018a2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80018a4:	f7ff fa2c 	bl	8000d00 <HAL_GetTick>
 80018a8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80018ac:	f7ff fa28 	bl	8000d00 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e195      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80018be:	4b92      	ldr	r3, [pc, #584]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f0      	bne.n	80018ac <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0304 	and.w	r3, r3, #4
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8081 	beq.w	80019da <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80018d8:	4b8c      	ldr	r3, [pc, #560]	; (8001b0c <HAL_RCC_OscConfig+0x770>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a8b      	ldr	r2, [pc, #556]	; (8001b0c <HAL_RCC_OscConfig+0x770>)
 80018de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80018e4:	f7ff fa0c 	bl	8000d00 <HAL_GetTick>
 80018e8:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80018ec:	f7ff fa08 	bl	8000d00 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b64      	cmp	r3, #100	; 0x64
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e175      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80018fe:	4b83      	ldr	r3, [pc, #524]	; (8001b0c <HAL_RCC_OscConfig+0x770>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001906:	2b00      	cmp	r3, #0
 8001908:	d0f0      	beq.n	80018ec <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d106      	bne.n	8001920 <HAL_RCC_OscConfig+0x584>
 8001912:	4b7d      	ldr	r3, [pc, #500]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001914:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001916:	4a7c      	ldr	r2, [pc, #496]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001918:	f043 0301 	orr.w	r3, r3, #1
 800191c:	6713      	str	r3, [r2, #112]	; 0x70
 800191e:	e02d      	b.n	800197c <HAL_RCC_OscConfig+0x5e0>
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d10c      	bne.n	8001942 <HAL_RCC_OscConfig+0x5a6>
 8001928:	4b77      	ldr	r3, [pc, #476]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800192a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800192c:	4a76      	ldr	r2, [pc, #472]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800192e:	f023 0301 	bic.w	r3, r3, #1
 8001932:	6713      	str	r3, [r2, #112]	; 0x70
 8001934:	4b74      	ldr	r3, [pc, #464]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001938:	4a73      	ldr	r2, [pc, #460]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800193a:	f023 0304 	bic.w	r3, r3, #4
 800193e:	6713      	str	r3, [r2, #112]	; 0x70
 8001940:	e01c      	b.n	800197c <HAL_RCC_OscConfig+0x5e0>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	689b      	ldr	r3, [r3, #8]
 8001946:	2b05      	cmp	r3, #5
 8001948:	d10c      	bne.n	8001964 <HAL_RCC_OscConfig+0x5c8>
 800194a:	4b6f      	ldr	r3, [pc, #444]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800194c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800194e:	4a6e      	ldr	r2, [pc, #440]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001950:	f043 0304 	orr.w	r3, r3, #4
 8001954:	6713      	str	r3, [r2, #112]	; 0x70
 8001956:	4b6c      	ldr	r3, [pc, #432]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800195a:	4a6b      	ldr	r2, [pc, #428]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800195c:	f043 0301 	orr.w	r3, r3, #1
 8001960:	6713      	str	r3, [r2, #112]	; 0x70
 8001962:	e00b      	b.n	800197c <HAL_RCC_OscConfig+0x5e0>
 8001964:	4b68      	ldr	r3, [pc, #416]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001968:	4a67      	ldr	r2, [pc, #412]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 800196a:	f023 0301 	bic.w	r3, r3, #1
 800196e:	6713      	str	r3, [r2, #112]	; 0x70
 8001970:	4b65      	ldr	r3, [pc, #404]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001972:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001974:	4a64      	ldr	r2, [pc, #400]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001976:	f023 0304 	bic.w	r3, r3, #4
 800197a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d015      	beq.n	80019b0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001984:	f7ff f9bc 	bl	8000d00 <HAL_GetTick>
 8001988:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800198a:	e00a      	b.n	80019a2 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800198c:	f7ff f9b8 	bl	8000d00 <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f241 3288 	movw	r2, #5000	; 0x1388
 800199a:	4293      	cmp	r3, r2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e123      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019a2:	4b59      	ldr	r3, [pc, #356]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 80019a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019a6:	f003 0302 	and.w	r3, r3, #2
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d0ee      	beq.n	800198c <HAL_RCC_OscConfig+0x5f0>
 80019ae:	e014      	b.n	80019da <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019b0:	f7ff f9a6 	bl	8000d00 <HAL_GetTick>
 80019b4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019b6:	e00a      	b.n	80019ce <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b8:	f7ff f9a2 	bl	8000d00 <HAL_GetTick>
 80019bc:	4602      	mov	r2, r0
 80019be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c0:	1ad3      	subs	r3, r2, r3
 80019c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e10d      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80019ce:	4b4e      	ldr	r3, [pc, #312]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 80019d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1ee      	bne.n	80019b8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019de:	2b00      	cmp	r3, #0
 80019e0:	f000 8102 	beq.w	8001be8 <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80019e4:	4b48      	ldr	r3, [pc, #288]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 80019e6:	691b      	ldr	r3, [r3, #16]
 80019e8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80019ec:	2b18      	cmp	r3, #24
 80019ee:	f000 80bd 	beq.w	8001b6c <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	f040 809e 	bne.w	8001b38 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fc:	4b42      	ldr	r3, [pc, #264]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a41      	ldr	r2, [pc, #260]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a02:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001a06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a08:	f7ff f97a 	bl	8000d00 <HAL_GetTick>
 8001a0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a10:	f7ff f976 	bl	8000d00 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e0e3      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001a22:	4b39      	ldr	r3, [pc, #228]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a2e:	4b36      	ldr	r3, [pc, #216]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a30:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001a32:	4b37      	ldr	r3, [pc, #220]	; (8001b10 <HAL_RCC_OscConfig+0x774>)
 8001a34:	4013      	ands	r3, r2
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001a3a:	687a      	ldr	r2, [r7, #4]
 8001a3c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001a3e:	0112      	lsls	r2, r2, #4
 8001a40:	430a      	orrs	r2, r1
 8001a42:	4931      	ldr	r1, [pc, #196]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	628b      	str	r3, [r1, #40]	; 0x28
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4c:	3b01      	subs	r3, #1
 8001a4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a56:	3b01      	subs	r3, #1
 8001a58:	025b      	lsls	r3, r3, #9
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	431a      	orrs	r2, r3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a62:	3b01      	subs	r3, #1
 8001a64:	041b      	lsls	r3, r3, #16
 8001a66:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a70:	3b01      	subs	r3, #1
 8001a72:	061b      	lsls	r3, r3, #24
 8001a74:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001a78:	4923      	ldr	r1, [pc, #140]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a7a:	4313      	orrs	r3, r2
 8001a7c:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001a7e:	4b22      	ldr	r3, [pc, #136]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a82:	4a21      	ldr	r2, [pc, #132]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a84:	f023 0301 	bic.w	r3, r3, #1
 8001a88:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001a8a:	4b1f      	ldr	r3, [pc, #124]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a8c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a8e:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <HAL_RCC_OscConfig+0x778>)
 8001a90:	4013      	ands	r3, r2
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001a96:	00d2      	lsls	r2, r2, #3
 8001a98:	491b      	ldr	r1, [pc, #108]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001a9e:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aa2:	f023 020c 	bic.w	r2, r3, #12
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aaa:	4917      	ldr	r1, [pc, #92]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001aac:	4313      	orrs	r3, r2
 8001aae:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001ab0:	4b15      	ldr	r3, [pc, #84]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ab2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ab4:	f023 0202 	bic.w	r2, r3, #2
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001abc:	4912      	ldr	r1, [pc, #72]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001abe:	4313      	orrs	r3, r2
 8001ac0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001ac2:	4b11      	ldr	r3, [pc, #68]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ac4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ac6:	4a10      	ldr	r2, [pc, #64]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001acc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001ace:	4b0e      	ldr	r3, [pc, #56]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ad2:	4a0d      	ldr	r2, [pc, #52]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ad4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ad8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001adc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ade:	4a0a      	ldr	r2, [pc, #40]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ae4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001aea:	4a07      	ldr	r2, [pc, #28]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001aec:	f043 0301 	orr.w	r3, r3, #1
 8001af0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a04      	ldr	r2, [pc, #16]	; (8001b08 <HAL_RCC_OscConfig+0x76c>)
 8001af8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001afe:	f7ff f8ff 	bl	8000d00 <HAL_GetTick>
 8001b02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b04:	e011      	b.n	8001b2a <HAL_RCC_OscConfig+0x78e>
 8001b06:	bf00      	nop
 8001b08:	58024400 	.word	0x58024400
 8001b0c:	58024800 	.word	0x58024800
 8001b10:	fffffc0c 	.word	0xfffffc0c
 8001b14:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff f8f2 	bl	8000d00 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e05f      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001b2a:	4b32      	ldr	r3, [pc, #200]	; (8001bf4 <HAL_RCC_OscConfig+0x858>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d0f0      	beq.n	8001b18 <HAL_RCC_OscConfig+0x77c>
 8001b36:	e057      	b.n	8001be8 <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b38:	4b2e      	ldr	r3, [pc, #184]	; (8001bf4 <HAL_RCC_OscConfig+0x858>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a2d      	ldr	r2, [pc, #180]	; (8001bf4 <HAL_RCC_OscConfig+0x858>)
 8001b3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b44:	f7ff f8dc 	bl	8000d00 <HAL_GetTick>
 8001b48:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b4a:	e008      	b.n	8001b5e <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b4c:	f7ff f8d8 	bl	8000d00 <HAL_GetTick>
 8001b50:	4602      	mov	r2, r0
 8001b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	2b02      	cmp	r3, #2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e045      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b5e:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <HAL_RCC_OscConfig+0x858>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1f0      	bne.n	8001b4c <HAL_RCC_OscConfig+0x7b0>
 8001b6a:	e03d      	b.n	8001be8 <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001b6c:	4b21      	ldr	r3, [pc, #132]	; (8001bf4 <HAL_RCC_OscConfig+0x858>)
 8001b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b70:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001b72:	4b20      	ldr	r3, [pc, #128]	; (8001bf4 <HAL_RCC_OscConfig+0x858>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d031      	beq.n	8001be4 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	f003 0203 	and.w	r2, r3, #3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d12a      	bne.n	8001be4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	091b      	lsrs	r3, r3, #4
 8001b92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b9a:	429a      	cmp	r2, r3
 8001b9c:	d122      	bne.n	8001be4 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d11a      	bne.n	8001be4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	0a5b      	lsrs	r3, r3, #9
 8001bb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bba:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d111      	bne.n	8001be4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	0c1b      	lsrs	r3, r3, #16
 8001bc4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bcc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d108      	bne.n	8001be4 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	0e1b      	lsrs	r3, r3, #24
 8001bd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bde:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d001      	beq.n	8001be8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e000      	b.n	8001bea <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3730      	adds	r7, #48	; 0x30
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	58024400 	.word	0x58024400

08001bf8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
 8001c00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e19c      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c0c:	4b8a      	ldr	r3, [pc, #552]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 030f 	and.w	r3, r3, #15
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d910      	bls.n	8001c3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1a:	4b87      	ldr	r3, [pc, #540]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f023 020f 	bic.w	r2, r3, #15
 8001c22:	4985      	ldr	r1, [pc, #532]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2a:	4b83      	ldr	r3, [pc, #524]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d001      	beq.n	8001c3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e184      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d010      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	4b7b      	ldr	r3, [pc, #492]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001c4e:	699b      	ldr	r3, [r3, #24]
 8001c50:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d908      	bls.n	8001c6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001c58:	4b78      	ldr	r3, [pc, #480]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001c5a:	699b      	ldr	r3, [r3, #24]
 8001c5c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	4975      	ldr	r1, [pc, #468]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0308 	and.w	r3, r3, #8
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d010      	beq.n	8001c98 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	695a      	ldr	r2, [r3, #20]
 8001c7a:	4b70      	ldr	r3, [pc, #448]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001c7c:	69db      	ldr	r3, [r3, #28]
 8001c7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001c82:	429a      	cmp	r2, r3
 8001c84:	d908      	bls.n	8001c98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001c86:	4b6d      	ldr	r3, [pc, #436]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001c88:	69db      	ldr	r3, [r3, #28]
 8001c8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	695b      	ldr	r3, [r3, #20]
 8001c92:	496a      	ldr	r1, [pc, #424]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001c94:	4313      	orrs	r3, r2
 8001c96:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0310 	and.w	r3, r3, #16
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d010      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	699a      	ldr	r2, [r3, #24]
 8001ca8:	4b64      	ldr	r3, [pc, #400]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001cb0:	429a      	cmp	r2, r3
 8001cb2:	d908      	bls.n	8001cc6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001cb4:	4b61      	ldr	r3, [pc, #388]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	495e      	ldr	r1, [pc, #376]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0320 	and.w	r3, r3, #32
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d010      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	69da      	ldr	r2, [r3, #28]
 8001cd6:	4b59      	ldr	r3, [pc, #356]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
 8001cda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d908      	bls.n	8001cf4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001ce2:	4b56      	ldr	r3, [pc, #344]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001ce4:	6a1b      	ldr	r3, [r3, #32]
 8001ce6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	69db      	ldr	r3, [r3, #28]
 8001cee:	4953      	ldr	r1, [pc, #332]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d010      	beq.n	8001d22 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68da      	ldr	r2, [r3, #12]
 8001d04:	4b4d      	ldr	r3, [pc, #308]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 030f 	and.w	r3, r3, #15
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d908      	bls.n	8001d22 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d10:	4b4a      	ldr	r3, [pc, #296]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f023 020f 	bic.w	r2, r3, #15
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	4947      	ldr	r1, [pc, #284]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d1e:	4313      	orrs	r3, r2
 8001d20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d055      	beq.n	8001dda <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001d2e:	4b43      	ldr	r3, [pc, #268]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d30:	699b      	ldr	r3, [r3, #24]
 8001d32:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	4940      	ldr	r1, [pc, #256]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d107      	bne.n	8001d58 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d48:	4b3c      	ldr	r3, [pc, #240]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d121      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001d54:	2301      	movs	r3, #1
 8001d56:	e0f6      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d107      	bne.n	8001d70 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d60:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d115      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	e0ea      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	2b01      	cmp	r3, #1
 8001d76:	d107      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001d78:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d109      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e0de      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d88:	4b2c      	ldr	r3, [pc, #176]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f003 0304 	and.w	r3, r3, #4
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e0d6      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d98:	4b28      	ldr	r3, [pc, #160]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	f023 0207 	bic.w	r2, r3, #7
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	4925      	ldr	r1, [pc, #148]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001da6:	4313      	orrs	r3, r2
 8001da8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001daa:	f7fe ffa9 	bl	8000d00 <HAL_GetTick>
 8001dae:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001db0:	e00a      	b.n	8001dc8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db2:	f7fe ffa5 	bl	8000d00 <HAL_GetTick>
 8001db6:	4602      	mov	r2, r0
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	1ad3      	subs	r3, r2, r3
 8001dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d901      	bls.n	8001dc8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	e0be      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc8:	4b1c      	ldr	r3, [pc, #112]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001dca:	691b      	ldr	r3, [r3, #16]
 8001dcc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d1eb      	bne.n	8001db2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d010      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	68da      	ldr	r2, [r3, #12]
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001dec:	699b      	ldr	r3, [r3, #24]
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d208      	bcs.n	8001e08 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	f023 020f 	bic.w	r2, r3, #15
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	490e      	ldr	r1, [pc, #56]	; (8001e3c <HAL_RCC_ClockConfig+0x244>)
 8001e04:	4313      	orrs	r3, r2
 8001e06:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e08:	4b0b      	ldr	r3, [pc, #44]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f003 030f 	and.w	r3, r3, #15
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d214      	bcs.n	8001e40 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e16:	4b08      	ldr	r3, [pc, #32]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f023 020f 	bic.w	r2, r3, #15
 8001e1e:	4906      	ldr	r1, [pc, #24]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e26:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <HAL_RCC_ClockConfig+0x240>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d005      	beq.n	8001e40 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e086      	b.n	8001f46 <HAL_RCC_ClockConfig+0x34e>
 8001e38:	52002000 	.word	0x52002000
 8001e3c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0304 	and.w	r3, r3, #4
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d010      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	691a      	ldr	r2, [r3, #16]
 8001e50:	4b3f      	ldr	r3, [pc, #252]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001e58:	429a      	cmp	r2, r3
 8001e5a:	d208      	bcs.n	8001e6e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e5c:	4b3c      	ldr	r3, [pc, #240]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	4939      	ldr	r1, [pc, #228]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d010      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	695a      	ldr	r2, [r3, #20]
 8001e7e:	4b34      	ldr	r3, [pc, #208]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d208      	bcs.n	8001e9c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001e8a:	4b31      	ldr	r3, [pc, #196]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	695b      	ldr	r3, [r3, #20]
 8001e96:	492e      	ldr	r1, [pc, #184]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0310 	and.w	r3, r3, #16
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d010      	beq.n	8001eca <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	699a      	ldr	r2, [r3, #24]
 8001eac:	4b28      	ldr	r3, [pc, #160]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001eae:	69db      	ldr	r3, [r3, #28]
 8001eb0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d208      	bcs.n	8001eca <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001eb8:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	4922      	ldr	r1, [pc, #136]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d010      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	69da      	ldr	r2, [r3, #28]
 8001eda:	4b1d      	ldr	r3, [pc, #116]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001edc:	6a1b      	ldr	r3, [r3, #32]
 8001ede:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d208      	bcs.n	8001ef8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001ee6:	4b1a      	ldr	r3, [pc, #104]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001ee8:	6a1b      	ldr	r3, [r3, #32]
 8001eea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	69db      	ldr	r3, [r3, #28]
 8001ef2:	4917      	ldr	r1, [pc, #92]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001ef8:	f000 f834 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8001efc:	4602      	mov	r2, r0
 8001efe:	4b14      	ldr	r3, [pc, #80]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001f00:	699b      	ldr	r3, [r3, #24]
 8001f02:	0a1b      	lsrs	r3, r3, #8
 8001f04:	f003 030f 	and.w	r3, r3, #15
 8001f08:	4912      	ldr	r1, [pc, #72]	; (8001f54 <HAL_RCC_ClockConfig+0x35c>)
 8001f0a:	5ccb      	ldrb	r3, [r1, r3]
 8001f0c:	f003 031f 	and.w	r3, r3, #31
 8001f10:	fa22 f303 	lsr.w	r3, r2, r3
 8001f14:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f16:	4b0e      	ldr	r3, [pc, #56]	; (8001f50 <HAL_RCC_ClockConfig+0x358>)
 8001f18:	699b      	ldr	r3, [r3, #24]
 8001f1a:	f003 030f 	and.w	r3, r3, #15
 8001f1e:	4a0d      	ldr	r2, [pc, #52]	; (8001f54 <HAL_RCC_ClockConfig+0x35c>)
 8001f20:	5cd3      	ldrb	r3, [r2, r3]
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	693a      	ldr	r2, [r7, #16]
 8001f28:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2c:	4a0a      	ldr	r2, [pc, #40]	; (8001f58 <HAL_RCC_ClockConfig+0x360>)
 8001f2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f30:	4a0a      	ldr	r2, [pc, #40]	; (8001f5c <HAL_RCC_ClockConfig+0x364>)
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001f36:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <HAL_RCC_ClockConfig+0x368>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fe96 	bl	8000c6c <HAL_InitTick>
 8001f40:	4603      	mov	r3, r0
 8001f42:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	58024400 	.word	0x58024400
 8001f54:	08004e04 	.word	0x08004e04
 8001f58:	24000004 	.word	0x24000004
 8001f5c:	24000000 	.word	0x24000000
 8001f60:	24000008 	.word	0x24000008

08001f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b089      	sub	sp, #36	; 0x24
 8001f68:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f6a:	4bb3      	ldr	r3, [pc, #716]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f6c:	691b      	ldr	r3, [r3, #16]
 8001f6e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001f72:	2b18      	cmp	r3, #24
 8001f74:	f200 8155 	bhi.w	8002222 <HAL_RCC_GetSysClockFreq+0x2be>
 8001f78:	a201      	add	r2, pc, #4	; (adr r2, 8001f80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f7e:	bf00      	nop
 8001f80:	08001fe5 	.word	0x08001fe5
 8001f84:	08002223 	.word	0x08002223
 8001f88:	08002223 	.word	0x08002223
 8001f8c:	08002223 	.word	0x08002223
 8001f90:	08002223 	.word	0x08002223
 8001f94:	08002223 	.word	0x08002223
 8001f98:	08002223 	.word	0x08002223
 8001f9c:	08002223 	.word	0x08002223
 8001fa0:	0800200b 	.word	0x0800200b
 8001fa4:	08002223 	.word	0x08002223
 8001fa8:	08002223 	.word	0x08002223
 8001fac:	08002223 	.word	0x08002223
 8001fb0:	08002223 	.word	0x08002223
 8001fb4:	08002223 	.word	0x08002223
 8001fb8:	08002223 	.word	0x08002223
 8001fbc:	08002223 	.word	0x08002223
 8001fc0:	08002011 	.word	0x08002011
 8001fc4:	08002223 	.word	0x08002223
 8001fc8:	08002223 	.word	0x08002223
 8001fcc:	08002223 	.word	0x08002223
 8001fd0:	08002223 	.word	0x08002223
 8001fd4:	08002223 	.word	0x08002223
 8001fd8:	08002223 	.word	0x08002223
 8001fdc:	08002223 	.word	0x08002223
 8001fe0:	08002017 	.word	0x08002017
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001fe4:	4b94      	ldr	r3, [pc, #592]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 0320 	and.w	r3, r3, #32
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d009      	beq.n	8002004 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ff0:	4b91      	ldr	r3, [pc, #580]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	08db      	lsrs	r3, r3, #3
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	4a90      	ldr	r2, [pc, #576]	; (800223c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8002000:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002002:	e111      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002004:	4b8d      	ldr	r3, [pc, #564]	; (800223c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002006:	61bb      	str	r3, [r7, #24]
    break;
 8002008:	e10e      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800200a:	4b8d      	ldr	r3, [pc, #564]	; (8002240 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800200c:	61bb      	str	r3, [r7, #24]
    break;
 800200e:	e10b      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002010:	4b8c      	ldr	r3, [pc, #560]	; (8002244 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002012:	61bb      	str	r3, [r7, #24]
    break;
 8002014:	e108      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002016:	4b88      	ldr	r3, [pc, #544]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800201a:	f003 0303 	and.w	r3, r3, #3
 800201e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002020:	4b85      	ldr	r3, [pc, #532]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002024:	091b      	lsrs	r3, r3, #4
 8002026:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800202a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800202c:	4b82      	ldr	r3, [pc, #520]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800202e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002030:	f003 0301 	and.w	r3, r3, #1
 8002034:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002036:	4b80      	ldr	r3, [pc, #512]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800203a:	08db      	lsrs	r3, r3, #3
 800203c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002040:	68fa      	ldr	r2, [r7, #12]
 8002042:	fb02 f303 	mul.w	r3, r2, r3
 8002046:	ee07 3a90 	vmov	s15, r3
 800204a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800204e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	2b00      	cmp	r3, #0
 8002056:	f000 80e1 	beq.w	800221c <HAL_RCC_GetSysClockFreq+0x2b8>
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	2b02      	cmp	r3, #2
 800205e:	f000 8083 	beq.w	8002168 <HAL_RCC_GetSysClockFreq+0x204>
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	2b02      	cmp	r3, #2
 8002066:	f200 80a1 	bhi.w	80021ac <HAL_RCC_GetSysClockFreq+0x248>
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d003      	beq.n	8002078 <HAL_RCC_GetSysClockFreq+0x114>
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	2b01      	cmp	r3, #1
 8002074:	d056      	beq.n	8002124 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002076:	e099      	b.n	80021ac <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002078:	4b6f      	ldr	r3, [pc, #444]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0320 	and.w	r3, r3, #32
 8002080:	2b00      	cmp	r3, #0
 8002082:	d02d      	beq.n	80020e0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002084:	4b6c      	ldr	r3, [pc, #432]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	08db      	lsrs	r3, r3, #3
 800208a:	f003 0303 	and.w	r3, r3, #3
 800208e:	4a6b      	ldr	r2, [pc, #428]	; (800223c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002090:	fa22 f303 	lsr.w	r3, r2, r3
 8002094:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	ee07 3a90 	vmov	s15, r3
 800209c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020a0:	693b      	ldr	r3, [r7, #16]
 80020a2:	ee07 3a90 	vmov	s15, r3
 80020a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020ae:	4b62      	ldr	r3, [pc, #392]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020b6:	ee07 3a90 	vmov	s15, r3
 80020ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80020be:	ed97 6a02 	vldr	s12, [r7, #8]
 80020c2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002248 <HAL_RCC_GetSysClockFreq+0x2e4>
 80020c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80020ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80020ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80020d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80020d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80020de:	e087      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	ee07 3a90 	vmov	s15, r3
 80020e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ea:	eddf 6a58 	vldr	s13, [pc, #352]	; 800224c <HAL_RCC_GetSysClockFreq+0x2e8>
 80020ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80020f2:	4b51      	ldr	r3, [pc, #324]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80020fa:	ee07 3a90 	vmov	s15, r3
 80020fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002102:	ed97 6a02 	vldr	s12, [r7, #8]
 8002106:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002248 <HAL_RCC_GetSysClockFreq+0x2e4>
 800210a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800210e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002112:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800211a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800211e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002122:	e065      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	ee07 3a90 	vmov	s15, r3
 800212a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800212e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8002250 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002136:	4b40      	ldr	r3, [pc, #256]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800213e:	ee07 3a90 	vmov	s15, r3
 8002142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002146:	ed97 6a02 	vldr	s12, [r7, #8]
 800214a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002248 <HAL_RCC_GetSysClockFreq+0x2e4>
 800214e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002156:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800215a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800215e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002162:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002166:	e043      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	ee07 3a90 	vmov	s15, r3
 800216e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002172:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002254 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800217a:	4b2f      	ldr	r3, [pc, #188]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002182:	ee07 3a90 	vmov	s15, r3
 8002186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800218a:	ed97 6a02 	vldr	s12, [r7, #8]
 800218e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002248 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800219a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800219e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80021aa:	e021      	b.n	80021f0 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	ee07 3a90 	vmov	s15, r3
 80021b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021b6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002250 <HAL_RCC_GetSysClockFreq+0x2ec>
 80021ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80021be:	4b1e      	ldr	r3, [pc, #120]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021c6:	ee07 3a90 	vmov	s15, r3
 80021ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80021ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80021d2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002248 <HAL_RCC_GetSysClockFreq+0x2e4>
 80021d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80021da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80021de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80021e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80021e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80021ee:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f4:	0a5b      	lsrs	r3, r3, #9
 80021f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021fa:	3301      	adds	r3, #1
 80021fc:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	ee07 3a90 	vmov	s15, r3
 8002204:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002208:	edd7 6a07 	vldr	s13, [r7, #28]
 800220c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002210:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002214:	ee17 3a90 	vmov	r3, s15
 8002218:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800221a:	e005      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800221c:	2300      	movs	r3, #0
 800221e:	61bb      	str	r3, [r7, #24]
    break;
 8002220:	e002      	b.n	8002228 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8002222:	4b07      	ldr	r3, [pc, #28]	; (8002240 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002224:	61bb      	str	r3, [r7, #24]
    break;
 8002226:	bf00      	nop
  }

  return sysclockfreq;
 8002228:	69bb      	ldr	r3, [r7, #24]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3724      	adds	r7, #36	; 0x24
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	58024400 	.word	0x58024400
 800223c:	03d09000 	.word	0x03d09000
 8002240:	003d0900 	.word	0x003d0900
 8002244:	007a1200 	.word	0x007a1200
 8002248:	46000000 	.word	0x46000000
 800224c:	4c742400 	.word	0x4c742400
 8002250:	4a742400 	.word	0x4a742400
 8002254:	4af42400 	.word	0x4af42400

08002258 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b082      	sub	sp, #8
 800225c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800225e:	f7ff fe81 	bl	8001f64 <HAL_RCC_GetSysClockFreq>
 8002262:	4602      	mov	r2, r0
 8002264:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <HAL_RCC_GetHCLKFreq+0x50>)
 8002266:	699b      	ldr	r3, [r3, #24]
 8002268:	0a1b      	lsrs	r3, r3, #8
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	490f      	ldr	r1, [pc, #60]	; (80022ac <HAL_RCC_GetHCLKFreq+0x54>)
 8002270:	5ccb      	ldrb	r3, [r1, r3]
 8002272:	f003 031f 	and.w	r3, r3, #31
 8002276:	fa22 f303 	lsr.w	r3, r2, r3
 800227a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800227c:	4b0a      	ldr	r3, [pc, #40]	; (80022a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f003 030f 	and.w	r3, r3, #15
 8002284:	4a09      	ldr	r2, [pc, #36]	; (80022ac <HAL_RCC_GetHCLKFreq+0x54>)
 8002286:	5cd3      	ldrb	r3, [r2, r3]
 8002288:	f003 031f 	and.w	r3, r3, #31
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	fa22 f303 	lsr.w	r3, r2, r3
 8002292:	4a07      	ldr	r2, [pc, #28]	; (80022b0 <HAL_RCC_GetHCLKFreq+0x58>)
 8002294:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002296:	4a07      	ldr	r2, [pc, #28]	; (80022b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800229c:	4b04      	ldr	r3, [pc, #16]	; (80022b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800229e:	681b      	ldr	r3, [r3, #0]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	58024400 	.word	0x58024400
 80022ac:	08004e04 	.word	0x08004e04
 80022b0:	24000004 	.word	0x24000004
 80022b4:	24000000 	.word	0x24000000

080022b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80022bc:	f7ff ffcc 	bl	8002258 <HAL_RCC_GetHCLKFreq>
 80022c0:	4602      	mov	r2, r0
 80022c2:	4b06      	ldr	r3, [pc, #24]	; (80022dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80022c4:	69db      	ldr	r3, [r3, #28]
 80022c6:	091b      	lsrs	r3, r3, #4
 80022c8:	f003 0307 	and.w	r3, r3, #7
 80022cc:	4904      	ldr	r1, [pc, #16]	; (80022e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022ce:	5ccb      	ldrb	r3, [r1, r3]
 80022d0:	f003 031f 	and.w	r3, r3, #31
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80022d8:	4618      	mov	r0, r3
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	58024400 	.word	0x58024400
 80022e0:	08004e04 	.word	0x08004e04

080022e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80022e8:	f7ff ffb6 	bl	8002258 <HAL_RCC_GetHCLKFreq>
 80022ec:	4602      	mov	r2, r0
 80022ee:	4b06      	ldr	r3, [pc, #24]	; (8002308 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022f0:	69db      	ldr	r3, [r3, #28]
 80022f2:	0a1b      	lsrs	r3, r3, #8
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	4904      	ldr	r1, [pc, #16]	; (800230c <HAL_RCC_GetPCLK2Freq+0x28>)
 80022fa:	5ccb      	ldrb	r3, [r1, r3]
 80022fc:	f003 031f 	and.w	r3, r3, #31
 8002300:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002304:	4618      	mov	r0, r3
 8002306:	bd80      	pop	{r7, pc}
 8002308:	58024400 	.word	0x58024400
 800230c:	08004e04 	.word	0x08004e04

08002310 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b086      	sub	sp, #24
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002318:	2300      	movs	r3, #0
 800231a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800231c:	2300      	movs	r3, #0
 800231e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d03f      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002330:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002334:	d02a      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002336:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800233a:	d824      	bhi.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800233c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002340:	d018      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002342:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002346:	d81e      	bhi.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800234c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002350:	d007      	beq.n	8002362 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002352:	e018      	b.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002354:	4ba3      	ldr	r3, [pc, #652]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002358:	4aa2      	ldr	r2, [pc, #648]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800235a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800235e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002360:	e015      	b.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3304      	adds	r3, #4
 8002366:	2102      	movs	r1, #2
 8002368:	4618      	mov	r0, r3
 800236a:	f001 f9d5 	bl	8003718 <RCCEx_PLL2_Config>
 800236e:	4603      	mov	r3, r0
 8002370:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002372:	e00c      	b.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3324      	adds	r3, #36	; 0x24
 8002378:	2102      	movs	r1, #2
 800237a:	4618      	mov	r0, r3
 800237c:	f001 fa7e 	bl	800387c <RCCEx_PLL3_Config>
 8002380:	4603      	mov	r3, r0
 8002382:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002384:	e003      	b.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	75fb      	strb	r3, [r7, #23]
      break;
 800238a:	e000      	b.n	800238e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800238c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800238e:	7dfb      	ldrb	r3, [r7, #23]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d109      	bne.n	80023a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002394:	4b93      	ldr	r3, [pc, #588]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002396:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002398:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80023a0:	4990      	ldr	r1, [pc, #576]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023a2:	4313      	orrs	r3, r2
 80023a4:	650b      	str	r3, [r1, #80]	; 0x50
 80023a6:	e001      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80023a8:	7dfb      	ldrb	r3, [r7, #23]
 80023aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d03d      	beq.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d826      	bhi.n	800240e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80023c0:	a201      	add	r2, pc, #4	; (adr r2, 80023c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80023c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023c6:	bf00      	nop
 80023c8:	080023dd 	.word	0x080023dd
 80023cc:	080023eb 	.word	0x080023eb
 80023d0:	080023fd 	.word	0x080023fd
 80023d4:	08002415 	.word	0x08002415
 80023d8:	08002415 	.word	0x08002415
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023dc:	4b81      	ldr	r3, [pc, #516]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e0:	4a80      	ldr	r2, [pc, #512]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80023e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023e6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80023e8:	e015      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	3304      	adds	r3, #4
 80023ee:	2100      	movs	r1, #0
 80023f0:	4618      	mov	r0, r3
 80023f2:	f001 f991 	bl	8003718 <RCCEx_PLL2_Config>
 80023f6:	4603      	mov	r3, r0
 80023f8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80023fa:	e00c      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	3324      	adds	r3, #36	; 0x24
 8002400:	2100      	movs	r1, #0
 8002402:	4618      	mov	r0, r3
 8002404:	f001 fa3a 	bl	800387c <RCCEx_PLL3_Config>
 8002408:	4603      	mov	r3, r0
 800240a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800240c:	e003      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	75fb      	strb	r3, [r7, #23]
      break;
 8002412:	e000      	b.n	8002416 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8002414:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002416:	7dfb      	ldrb	r3, [r7, #23]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d109      	bne.n	8002430 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800241c:	4b71      	ldr	r3, [pc, #452]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800241e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002420:	f023 0207 	bic.w	r2, r3, #7
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002428:	496e      	ldr	r1, [pc, #440]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800242a:	4313      	orrs	r3, r2
 800242c:	650b      	str	r3, [r1, #80]	; 0x50
 800242e:	e001      	b.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002430:	7dfb      	ldrb	r3, [r7, #23]
 8002432:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800243c:	2b00      	cmp	r3, #0
 800243e:	d042      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002444:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002448:	d02b      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800244a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800244e:	d825      	bhi.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002450:	2bc0      	cmp	r3, #192	; 0xc0
 8002452:	d028      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002454:	2bc0      	cmp	r3, #192	; 0xc0
 8002456:	d821      	bhi.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002458:	2b80      	cmp	r3, #128	; 0x80
 800245a:	d016      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800245c:	2b80      	cmp	r3, #128	; 0x80
 800245e:	d81d      	bhi.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8002460:	2b00      	cmp	r3, #0
 8002462:	d002      	beq.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002464:	2b40      	cmp	r3, #64	; 0x40
 8002466:	d007      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8002468:	e018      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800246a:	4b5e      	ldr	r3, [pc, #376]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800246c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800246e:	4a5d      	ldr	r2, [pc, #372]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 8002470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002474:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002476:	e017      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3304      	adds	r3, #4
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f001 f94a 	bl	8003718 <RCCEx_PLL2_Config>
 8002484:	4603      	mov	r3, r0
 8002486:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8002488:	e00e      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3324      	adds	r3, #36	; 0x24
 800248e:	2100      	movs	r1, #0
 8002490:	4618      	mov	r0, r3
 8002492:	f001 f9f3 	bl	800387c <RCCEx_PLL3_Config>
 8002496:	4603      	mov	r3, r0
 8002498:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800249a:	e005      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	75fb      	strb	r3, [r7, #23]
      break;
 80024a0:	e002      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80024a2:	bf00      	nop
 80024a4:	e000      	b.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80024a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d109      	bne.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80024ae:	4b4d      	ldr	r3, [pc, #308]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80024b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024b2:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ba:	494a      	ldr	r1, [pc, #296]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	650b      	str	r3, [r1, #80]	; 0x50
 80024c0:	e001      	b.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024c2:	7dfb      	ldrb	r3, [r7, #23]
 80024c4:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d049      	beq.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80024d8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024dc:	d030      	beq.n	8002540 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80024de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80024e2:	d82a      	bhi.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80024e4:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80024e8:	d02c      	beq.n	8002544 <HAL_RCCEx_PeriphCLKConfig+0x234>
 80024ea:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80024ee:	d824      	bhi.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80024f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024f4:	d018      	beq.n	8002528 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80024f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024fa:	d81e      	bhi.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d003      	beq.n	8002508 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8002500:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002504:	d007      	beq.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002506:	e018      	b.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002508:	4b36      	ldr	r3, [pc, #216]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800250a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800250c:	4a35      	ldr	r2, [pc, #212]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800250e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002512:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002514:	e017      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	3304      	adds	r3, #4
 800251a:	2100      	movs	r1, #0
 800251c:	4618      	mov	r0, r3
 800251e:	f001 f8fb 	bl	8003718 <RCCEx_PLL2_Config>
 8002522:	4603      	mov	r3, r0
 8002524:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002526:	e00e      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3324      	adds	r3, #36	; 0x24
 800252c:	2100      	movs	r1, #0
 800252e:	4618      	mov	r0, r3
 8002530:	f001 f9a4 	bl	800387c <RCCEx_PLL3_Config>
 8002534:	4603      	mov	r3, r0
 8002536:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002538:	e005      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	75fb      	strb	r3, [r7, #23]
      break;
 800253e:	e002      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002540:	bf00      	nop
 8002542:	e000      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8002544:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002546:	7dfb      	ldrb	r3, [r7, #23]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10a      	bne.n	8002562 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800254c:	4b25      	ldr	r3, [pc, #148]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800254e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002550:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800255a:	4922      	ldr	r1, [pc, #136]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800255c:	4313      	orrs	r3, r2
 800255e:	658b      	str	r3, [r1, #88]	; 0x58
 8002560:	e001      	b.n	8002566 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002562:	7dfb      	ldrb	r3, [r7, #23]
 8002564:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800256e:	2b00      	cmp	r3, #0
 8002570:	d04b      	beq.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002578:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800257c:	d030      	beq.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800257e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002582:	d82a      	bhi.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002584:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002588:	d02e      	beq.n	80025e8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800258a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800258e:	d824      	bhi.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8002590:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002594:	d018      	beq.n	80025c8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 8002596:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800259a:	d81e      	bhi.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80025a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025a4:	d007      	beq.n	80025b6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80025a6:	e018      	b.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025a8:	4b0e      	ldr	r3, [pc, #56]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80025aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ac:	4a0d      	ldr	r2, [pc, #52]	; (80025e4 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80025ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80025b4:	e019      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3304      	adds	r3, #4
 80025ba:	2100      	movs	r1, #0
 80025bc:	4618      	mov	r0, r3
 80025be:	f001 f8ab 	bl	8003718 <RCCEx_PLL2_Config>
 80025c2:	4603      	mov	r3, r0
 80025c4:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80025c6:	e010      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3324      	adds	r3, #36	; 0x24
 80025cc:	2100      	movs	r1, #0
 80025ce:	4618      	mov	r0, r3
 80025d0:	f001 f954 	bl	800387c <RCCEx_PLL3_Config>
 80025d4:	4603      	mov	r3, r0
 80025d6:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80025d8:	e007      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	75fb      	strb	r3, [r7, #23]
      break;
 80025de:	e004      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 80025e0:	bf00      	nop
 80025e2:	e002      	b.n	80025ea <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80025e4:	58024400 	.word	0x58024400
      break;
 80025e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80025ea:	7dfb      	ldrb	r3, [r7, #23]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10a      	bne.n	8002606 <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80025f0:	4b99      	ldr	r3, [pc, #612]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80025f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025f4:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80025fe:	4996      	ldr	r1, [pc, #600]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002600:	4313      	orrs	r3, r2
 8002602:	658b      	str	r3, [r1, #88]	; 0x58
 8002604:	e001      	b.n	800260a <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002606:	7dfb      	ldrb	r3, [r7, #23]
 8002608:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d032      	beq.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800261a:	2b30      	cmp	r3, #48	; 0x30
 800261c:	d01c      	beq.n	8002658 <HAL_RCCEx_PeriphCLKConfig+0x348>
 800261e:	2b30      	cmp	r3, #48	; 0x30
 8002620:	d817      	bhi.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x342>
 8002622:	2b20      	cmp	r3, #32
 8002624:	d00c      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x330>
 8002626:	2b20      	cmp	r3, #32
 8002628:	d813      	bhi.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800262a:	2b00      	cmp	r3, #0
 800262c:	d016      	beq.n	800265c <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800262e:	2b10      	cmp	r3, #16
 8002630:	d10f      	bne.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002632:	4b89      	ldr	r3, [pc, #548]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002636:	4a88      	ldr	r2, [pc, #544]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800263c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800263e:	e00e      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3304      	adds	r3, #4
 8002644:	2102      	movs	r1, #2
 8002646:	4618      	mov	r0, r3
 8002648:	f001 f866 	bl	8003718 <RCCEx_PLL2_Config>
 800264c:	4603      	mov	r3, r0
 800264e:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002650:	e005      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002652:	2301      	movs	r3, #1
 8002654:	75fb      	strb	r3, [r7, #23]
      break;
 8002656:	e002      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 8002658:	bf00      	nop
 800265a:	e000      	b.n	800265e <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800265c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800265e:	7dfb      	ldrb	r3, [r7, #23]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d109      	bne.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002664:	4b7c      	ldr	r3, [pc, #496]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002668:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002670:	4979      	ldr	r1, [pc, #484]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002672:	4313      	orrs	r3, r2
 8002674:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002676:	e001      	b.n	800267c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002678:	7dfb      	ldrb	r3, [r7, #23]
 800267a:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d047      	beq.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002690:	d030      	beq.n	80026f4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002692:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002696:	d82a      	bhi.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8002698:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800269c:	d02c      	beq.n	80026f8 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800269e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80026a2:	d824      	bhi.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80026a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026a8:	d018      	beq.n	80026dc <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 80026aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026ae:	d81e      	bhi.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x3de>
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d003      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 80026b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026b8:	d007      	beq.n	80026ca <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 80026ba:	e018      	b.n	80026ee <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80026bc:	4b66      	ldr	r3, [pc, #408]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80026be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c0:	4a65      	ldr	r2, [pc, #404]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80026c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80026c8:	e017      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3304      	adds	r3, #4
 80026ce:	2100      	movs	r1, #0
 80026d0:	4618      	mov	r0, r3
 80026d2:	f001 f821 	bl	8003718 <RCCEx_PLL2_Config>
 80026d6:	4603      	mov	r3, r0
 80026d8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80026da:	e00e      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3324      	adds	r3, #36	; 0x24
 80026e0:	2100      	movs	r1, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f001 f8ca 	bl	800387c <RCCEx_PLL3_Config>
 80026e8:	4603      	mov	r3, r0
 80026ea:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80026ec:	e005      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80026ee:	2301      	movs	r3, #1
 80026f0:	75fb      	strb	r3, [r7, #23]
      break;
 80026f2:	e002      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80026f4:	bf00      	nop
 80026f6:	e000      	b.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 80026f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80026fa:	7dfb      	ldrb	r3, [r7, #23]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d109      	bne.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002700:	4b55      	ldr	r3, [pc, #340]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002704:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270c:	4952      	ldr	r1, [pc, #328]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800270e:	4313      	orrs	r3, r2
 8002710:	650b      	str	r3, [r1, #80]	; 0x50
 8002712:	e001      	b.n	8002718 <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002714:	7dfb      	ldrb	r3, [r7, #23]
 8002716:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d049      	beq.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002728:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800272c:	d02e      	beq.n	800278c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800272e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002732:	d828      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002734:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002738:	d02a      	beq.n	8002790 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800273a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800273e:	d822      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002740:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002744:	d026      	beq.n	8002794 <HAL_RCCEx_PeriphCLKConfig+0x484>
 8002746:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800274a:	d81c      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x476>
 800274c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002750:	d010      	beq.n	8002774 <HAL_RCCEx_PeriphCLKConfig+0x464>
 8002752:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002756:	d816      	bhi.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x476>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d01d      	beq.n	8002798 <HAL_RCCEx_PeriphCLKConfig+0x488>
 800275c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002760:	d111      	bne.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	3304      	adds	r3, #4
 8002766:	2101      	movs	r1, #1
 8002768:	4618      	mov	r0, r3
 800276a:	f000 ffd5 	bl	8003718 <RCCEx_PLL2_Config>
 800276e:	4603      	mov	r3, r0
 8002770:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002772:	e012      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3324      	adds	r3, #36	; 0x24
 8002778:	2101      	movs	r1, #1
 800277a:	4618      	mov	r0, r3
 800277c:	f001 f87e 	bl	800387c <RCCEx_PLL3_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002784:	e009      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	75fb      	strb	r3, [r7, #23]
      break;
 800278a:	e006      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800278c:	bf00      	nop
 800278e:	e004      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002790:	bf00      	nop
 8002792:	e002      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002794:	bf00      	nop
 8002796:	e000      	b.n	800279a <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 8002798:	bf00      	nop
    }

    if(ret == HAL_OK)
 800279a:	7dfb      	ldrb	r3, [r7, #23]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d109      	bne.n	80027b4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80027a0:	4b2d      	ldr	r3, [pc, #180]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80027a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80027a4:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ac:	492a      	ldr	r1, [pc, #168]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80027ae:	4313      	orrs	r3, r2
 80027b0:	650b      	str	r3, [r1, #80]	; 0x50
 80027b2:	e001      	b.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80027b4:	7dfb      	ldrb	r3, [r7, #23]
 80027b6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d04d      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80027ca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027ce:	d02e      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x51e>
 80027d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027d4:	d828      	bhi.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80027d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027da:	d02a      	beq.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x522>
 80027dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027e0:	d822      	bhi.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80027e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80027e6:	d026      	beq.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x526>
 80027e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80027ec:	d81c      	bhi.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80027ee:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027f2:	d010      	beq.n	8002816 <HAL_RCCEx_PeriphCLKConfig+0x506>
 80027f4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80027f8:	d816      	bhi.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x518>
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d01d      	beq.n	800283a <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80027fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002802:	d111      	bne.n	8002828 <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3304      	adds	r3, #4
 8002808:	2101      	movs	r1, #1
 800280a:	4618      	mov	r0, r3
 800280c:	f000 ff84 	bl	8003718 <RCCEx_PLL2_Config>
 8002810:	4603      	mov	r3, r0
 8002812:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002814:	e012      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3324      	adds	r3, #36	; 0x24
 800281a:	2101      	movs	r1, #1
 800281c:	4618      	mov	r0, r3
 800281e:	f001 f82d 	bl	800387c <RCCEx_PLL3_Config>
 8002822:	4603      	mov	r3, r0
 8002824:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002826:	e009      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	75fb      	strb	r3, [r7, #23]
      break;
 800282c:	e006      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800282e:	bf00      	nop
 8002830:	e004      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002832:	bf00      	nop
 8002834:	e002      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 8002836:	bf00      	nop
 8002838:	e000      	b.n	800283c <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800283a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800283c:	7dfb      	ldrb	r3, [r7, #23]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10c      	bne.n	800285c <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002842:	4b05      	ldr	r3, [pc, #20]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002846:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002850:	4901      	ldr	r1, [pc, #4]	; (8002858 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8002852:	4313      	orrs	r3, r2
 8002854:	658b      	str	r3, [r1, #88]	; 0x58
 8002856:	e003      	b.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8002858:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800285c:	7dfb      	ldrb	r3, [r7, #23]
 800285e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002868:	2b00      	cmp	r3, #0
 800286a:	d02f      	beq.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002870:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002874:	d00e      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x584>
 8002876:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800287a:	d814      	bhi.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x596>
 800287c:	2b00      	cmp	r3, #0
 800287e:	d015      	beq.n	80028ac <HAL_RCCEx_PeriphCLKConfig+0x59c>
 8002880:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002884:	d10f      	bne.n	80028a6 <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002886:	4baf      	ldr	r3, [pc, #700]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800288a:	4aae      	ldr	r2, [pc, #696]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800288c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002890:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002892:	e00c      	b.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	3304      	adds	r3, #4
 8002898:	2101      	movs	r1, #1
 800289a:	4618      	mov	r0, r3
 800289c:	f000 ff3c 	bl	8003718 <RCCEx_PLL2_Config>
 80028a0:	4603      	mov	r3, r0
 80028a2:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80028a4:	e003      	b.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	75fb      	strb	r3, [r7, #23]
      break;
 80028aa:	e000      	b.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 80028ac:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028ae:	7dfb      	ldrb	r3, [r7, #23]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d109      	bne.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80028b4:	4ba3      	ldr	r3, [pc, #652]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80028b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80028b8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80028c0:	49a0      	ldr	r1, [pc, #640]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	650b      	str	r3, [r1, #80]	; 0x50
 80028c6:	e001      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028c8:	7dfb      	ldrb	r3, [r7, #23]
 80028ca:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d032      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028dc:	2b03      	cmp	r3, #3
 80028de:	d81b      	bhi.n	8002918 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80028e0:	a201      	add	r2, pc, #4	; (adr r2, 80028e8 <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 80028e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028e6:	bf00      	nop
 80028e8:	0800291f 	.word	0x0800291f
 80028ec:	080028f9 	.word	0x080028f9
 80028f0:	08002907 	.word	0x08002907
 80028f4:	0800291f 	.word	0x0800291f
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80028f8:	4b92      	ldr	r3, [pc, #584]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80028fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fc:	4a91      	ldr	r2, [pc, #580]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80028fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002902:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002904:	e00c      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3304      	adds	r3, #4
 800290a:	2102      	movs	r1, #2
 800290c:	4618      	mov	r0, r3
 800290e:	f000 ff03 	bl	8003718 <RCCEx_PLL2_Config>
 8002912:	4603      	mov	r3, r0
 8002914:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002916:	e003      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	75fb      	strb	r3, [r7, #23]
      break;
 800291c:	e000      	b.n	8002920 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800291e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002920:	7dfb      	ldrb	r3, [r7, #23]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d109      	bne.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002926:	4b87      	ldr	r3, [pc, #540]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292a:	f023 0203 	bic.w	r2, r3, #3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002932:	4984      	ldr	r1, [pc, #528]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002934:	4313      	orrs	r3, r2
 8002936:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002938:	e001      	b.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800293a:	7dfb      	ldrb	r3, [r7, #23]
 800293c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002946:	2b00      	cmp	r3, #0
 8002948:	f000 8086 	beq.w	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800294c:	4b7e      	ldr	r3, [pc, #504]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a7d      	ldr	r2, [pc, #500]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8002952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002956:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002958:	f7fe f9d2 	bl	8000d00 <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800295e:	e009      	b.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002960:	f7fe f9ce 	bl	8000d00 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b64      	cmp	r3, #100	; 0x64
 800296c:	d902      	bls.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	75fb      	strb	r3, [r7, #23]
        break;
 8002972:	e005      	b.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002974:	4b74      	ldr	r3, [pc, #464]	; (8002b48 <HAL_RCCEx_PeriphCLKConfig+0x838>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800297c:	2b00      	cmp	r3, #0
 800297e:	d0ef      	beq.n	8002960 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d166      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002986:	4b6f      	ldr	r3, [pc, #444]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002988:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002990:	4053      	eors	r3, r2
 8002992:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002996:	2b00      	cmp	r3, #0
 8002998:	d013      	beq.n	80029c2 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800299a:	4b6a      	ldr	r3, [pc, #424]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800299c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800299e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029a2:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80029a4:	4b67      	ldr	r3, [pc, #412]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029a8:	4a66      	ldr	r2, [pc, #408]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029ae:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80029b0:	4b64      	ldr	r3, [pc, #400]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029b4:	4a63      	ldr	r2, [pc, #396]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029ba:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80029bc:	4a61      	ldr	r2, [pc, #388]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80029c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029cc:	d115      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ce:	f7fe f997 	bl	8000d00 <HAL_GetTick>
 80029d2:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029d4:	e00b      	b.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029d6:	f7fe f993 	bl	8000d00 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d902      	bls.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	75fb      	strb	r3, [r7, #23]
            break;
 80029ec:	e005      	b.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029ee:	4b55      	ldr	r3, [pc, #340]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 80029f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80029f2:	f003 0302 	and.w	r3, r3, #2
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d0ed      	beq.n	80029d6 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 80029fa:	7dfb      	ldrb	r3, [r7, #23]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d126      	bne.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a0a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002a0e:	d10d      	bne.n	8002a2c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8002a10:	4b4c      	ldr	r3, [pc, #304]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a12:	691b      	ldr	r3, [r3, #16]
 8002a14:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a1e:	0919      	lsrs	r1, r3, #4
 8002a20:	4b4a      	ldr	r3, [pc, #296]	; (8002b4c <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 8002a22:	400b      	ands	r3, r1
 8002a24:	4947      	ldr	r1, [pc, #284]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	610b      	str	r3, [r1, #16]
 8002a2a:	e005      	b.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8002a2c:	4b45      	ldr	r3, [pc, #276]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a2e:	691b      	ldr	r3, [r3, #16]
 8002a30:	4a44      	ldr	r2, [pc, #272]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a32:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002a36:	6113      	str	r3, [r2, #16]
 8002a38:	4b42      	ldr	r3, [pc, #264]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a3a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002a42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a46:	493f      	ldr	r1, [pc, #252]	; (8002b44 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	670b      	str	r3, [r1, #112]	; 0x70
 8002a4c:	e004      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a4e:	7dfb      	ldrb	r3, [r7, #23]
 8002a50:	75bb      	strb	r3, [r7, #22]
 8002a52:	e001      	b.n	8002a58 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a54:	7dfb      	ldrb	r3, [r7, #23]
 8002a56:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	f000 8085 	beq.w	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a6a:	2b28      	cmp	r3, #40	; 0x28
 8002a6c:	d866      	bhi.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8002a6e:	a201      	add	r2, pc, #4	; (adr r2, 8002a74 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8002a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a74:	08002b51 	.word	0x08002b51
 8002a78:	08002b3d 	.word	0x08002b3d
 8002a7c:	08002b3d 	.word	0x08002b3d
 8002a80:	08002b3d 	.word	0x08002b3d
 8002a84:	08002b3d 	.word	0x08002b3d
 8002a88:	08002b3d 	.word	0x08002b3d
 8002a8c:	08002b3d 	.word	0x08002b3d
 8002a90:	08002b3d 	.word	0x08002b3d
 8002a94:	08002b19 	.word	0x08002b19
 8002a98:	08002b3d 	.word	0x08002b3d
 8002a9c:	08002b3d 	.word	0x08002b3d
 8002aa0:	08002b3d 	.word	0x08002b3d
 8002aa4:	08002b3d 	.word	0x08002b3d
 8002aa8:	08002b3d 	.word	0x08002b3d
 8002aac:	08002b3d 	.word	0x08002b3d
 8002ab0:	08002b3d 	.word	0x08002b3d
 8002ab4:	08002b2b 	.word	0x08002b2b
 8002ab8:	08002b3d 	.word	0x08002b3d
 8002abc:	08002b3d 	.word	0x08002b3d
 8002ac0:	08002b3d 	.word	0x08002b3d
 8002ac4:	08002b3d 	.word	0x08002b3d
 8002ac8:	08002b3d 	.word	0x08002b3d
 8002acc:	08002b3d 	.word	0x08002b3d
 8002ad0:	08002b3d 	.word	0x08002b3d
 8002ad4:	08002b51 	.word	0x08002b51
 8002ad8:	08002b3d 	.word	0x08002b3d
 8002adc:	08002b3d 	.word	0x08002b3d
 8002ae0:	08002b3d 	.word	0x08002b3d
 8002ae4:	08002b3d 	.word	0x08002b3d
 8002ae8:	08002b3d 	.word	0x08002b3d
 8002aec:	08002b3d 	.word	0x08002b3d
 8002af0:	08002b3d 	.word	0x08002b3d
 8002af4:	08002b51 	.word	0x08002b51
 8002af8:	08002b3d 	.word	0x08002b3d
 8002afc:	08002b3d 	.word	0x08002b3d
 8002b00:	08002b3d 	.word	0x08002b3d
 8002b04:	08002b3d 	.word	0x08002b3d
 8002b08:	08002b3d 	.word	0x08002b3d
 8002b0c:	08002b3d 	.word	0x08002b3d
 8002b10:	08002b3d 	.word	0x08002b3d
 8002b14:	08002b51 	.word	0x08002b51
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3304      	adds	r3, #4
 8002b1c:	2101      	movs	r1, #1
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f000 fdfa 	bl	8003718 <RCCEx_PLL2_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002b28:	e013      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	3324      	adds	r3, #36	; 0x24
 8002b2e:	2101      	movs	r1, #1
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 fea3 	bl	800387c <RCCEx_PLL3_Config>
 8002b36:	4603      	mov	r3, r0
 8002b38:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	75fb      	strb	r3, [r7, #23]
      break;
 8002b40:	e007      	b.n	8002b52 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002b42:	bf00      	nop
 8002b44:	58024400 	.word	0x58024400
 8002b48:	58024800 	.word	0x58024800
 8002b4c:	00ffffcf 	.word	0x00ffffcf
      break;
 8002b50:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002b52:	7dfb      	ldrb	r3, [r7, #23]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d109      	bne.n	8002b6c <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8002b58:	4b96      	ldr	r3, [pc, #600]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b5c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002b64:	4993      	ldr	r1, [pc, #588]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002b66:	4313      	orrs	r3, r2
 8002b68:	654b      	str	r3, [r1, #84]	; 0x54
 8002b6a:	e001      	b.n	8002b70 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6c:	7dfb      	ldrb	r3, [r7, #23]
 8002b6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f003 0302 	and.w	r3, r3, #2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d038      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b80:	2b05      	cmp	r3, #5
 8002b82:	d821      	bhi.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8002b84:	a201      	add	r2, pc, #4	; (adr r2, 8002b8c <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 8002b86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b8a:	bf00      	nop
 8002b8c:	08002bcf 	.word	0x08002bcf
 8002b90:	08002ba5 	.word	0x08002ba5
 8002b94:	08002bb7 	.word	0x08002bb7
 8002b98:	08002bcf 	.word	0x08002bcf
 8002b9c:	08002bcf 	.word	0x08002bcf
 8002ba0:	08002bcf 	.word	0x08002bcf
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3304      	adds	r3, #4
 8002ba8:	2101      	movs	r1, #1
 8002baa:	4618      	mov	r0, r3
 8002bac:	f000 fdb4 	bl	8003718 <RCCEx_PLL2_Config>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002bb4:	e00c      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3324      	adds	r3, #36	; 0x24
 8002bba:	2101      	movs	r1, #1
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f000 fe5d 	bl	800387c <RCCEx_PLL3_Config>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002bc6:	e003      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	75fb      	strb	r3, [r7, #23]
      break;
 8002bcc:	e000      	b.n	8002bd0 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 8002bce:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bd0:	7dfb      	ldrb	r3, [r7, #23]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8002bd6:	4b77      	ldr	r3, [pc, #476]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bda:	f023 0207 	bic.w	r2, r3, #7
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002be2:	4974      	ldr	r1, [pc, #464]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	654b      	str	r3, [r1, #84]	; 0x54
 8002be8:	e001      	b.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bea:	7dfb      	ldrb	r3, [r7, #23]
 8002bec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0304 	and.w	r3, r3, #4
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d03a      	beq.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c00:	2b05      	cmp	r3, #5
 8002c02:	d821      	bhi.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x938>
 8002c04:	a201      	add	r2, pc, #4	; (adr r2, 8002c0c <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 8002c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0a:	bf00      	nop
 8002c0c:	08002c4f 	.word	0x08002c4f
 8002c10:	08002c25 	.word	0x08002c25
 8002c14:	08002c37 	.word	0x08002c37
 8002c18:	08002c4f 	.word	0x08002c4f
 8002c1c:	08002c4f 	.word	0x08002c4f
 8002c20:	08002c4f 	.word	0x08002c4f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	3304      	adds	r3, #4
 8002c28:	2101      	movs	r1, #1
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 fd74 	bl	8003718 <RCCEx_PLL2_Config>
 8002c30:	4603      	mov	r3, r0
 8002c32:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002c34:	e00c      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	3324      	adds	r3, #36	; 0x24
 8002c3a:	2101      	movs	r1, #1
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fe1d 	bl	800387c <RCCEx_PLL3_Config>
 8002c42:	4603      	mov	r3, r0
 8002c44:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002c46:	e003      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	75fb      	strb	r3, [r7, #23]
      break;
 8002c4c:	e000      	b.n	8002c50 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 8002c4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d10a      	bne.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c56:	4b57      	ldr	r3, [pc, #348]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002c58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c5a:	f023 0207 	bic.w	r2, r3, #7
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c64:	4953      	ldr	r1, [pc, #332]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	658b      	str	r3, [r1, #88]	; 0x58
 8002c6a:	e001      	b.n	8002c70 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c6c:	7dfb      	ldrb	r3, [r7, #23]
 8002c6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0320 	and.w	r3, r3, #32
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d04b      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c86:	d02e      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8002c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c8c:	d828      	bhi.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c92:	d02a      	beq.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8002c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c98:	d822      	bhi.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002c9a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002c9e:	d026      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8002ca0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002ca4:	d81c      	bhi.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002ca6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002caa:	d010      	beq.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0x9be>
 8002cac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002cb0:	d816      	bhi.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d01d      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 8002cb6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002cba:	d111      	bne.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	2100      	movs	r1, #0
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 fd28 	bl	8003718 <RCCEx_PLL2_Config>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002ccc:	e012      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	3324      	adds	r3, #36	; 0x24
 8002cd2:	2102      	movs	r1, #2
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f000 fdd1 	bl	800387c <RCCEx_PLL3_Config>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8002cde:	e009      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ce4:	e006      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002ce6:	bf00      	nop
 8002ce8:	e004      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002cea:	bf00      	nop
 8002cec:	e002      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002cee:	bf00      	nop
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 8002cf2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002cf4:	7dfb      	ldrb	r3, [r7, #23]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d10a      	bne.n	8002d10 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cfa:	4b2e      	ldr	r3, [pc, #184]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cfe:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002d08:	492a      	ldr	r1, [pc, #168]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002d0a:	4313      	orrs	r3, r2
 8002d0c:	654b      	str	r3, [r1, #84]	; 0x54
 8002d0e:	e001      	b.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d10:	7dfb      	ldrb	r3, [r7, #23]
 8002d12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d04d      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d26:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d2a:	d02e      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8002d2c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d30:	d828      	bhi.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d32:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d36:	d02a      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8002d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d3c:	d822      	bhi.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d3e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002d42:	d026      	beq.n	8002d92 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8002d44:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002d48:	d81c      	bhi.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d4a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d4e:	d010      	beq.n	8002d72 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 8002d50:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002d54:	d816      	bhi.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d01d      	beq.n	8002d96 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8002d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d5e:	d111      	bne.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	3304      	adds	r3, #4
 8002d64:	2100      	movs	r1, #0
 8002d66:	4618      	mov	r0, r3
 8002d68:	f000 fcd6 	bl	8003718 <RCCEx_PLL2_Config>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002d70:	e012      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	3324      	adds	r3, #36	; 0x24
 8002d76:	2102      	movs	r1, #2
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f000 fd7f 	bl	800387c <RCCEx_PLL3_Config>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002d82:	e009      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	75fb      	strb	r3, [r7, #23]
      break;
 8002d88:	e006      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002d8a:	bf00      	nop
 8002d8c:	e004      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002d8e:	bf00      	nop
 8002d90:	e002      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002d92:	bf00      	nop
 8002d94:	e000      	b.n	8002d98 <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 8002d96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d98:	7dfb      	ldrb	r3, [r7, #23]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d10c      	bne.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002d9e:	4b05      	ldr	r3, [pc, #20]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002da2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002dac:	4901      	ldr	r1, [pc, #4]	; (8002db4 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	658b      	str	r3, [r1, #88]	; 0x58
 8002db2:	e003      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8002db4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db8:	7dfb      	ldrb	r3, [r7, #23]
 8002dba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d04b      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002dce:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002dd2:	d02e      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8002dd4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002dd8:	d828      	bhi.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002dda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dde:	d02a      	beq.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8002de0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002de4:	d822      	bhi.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002de6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002dea:	d026      	beq.n	8002e3a <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8002dec:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002df0:	d81c      	bhi.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002df2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002df6:	d010      	beq.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8002df8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dfc:	d816      	bhi.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d01d      	beq.n	8002e3e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8002e02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e06:	d111      	bne.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	3304      	adds	r3, #4
 8002e0c:	2100      	movs	r1, #0
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f000 fc82 	bl	8003718 <RCCEx_PLL2_Config>
 8002e14:	4603      	mov	r3, r0
 8002e16:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002e18:	e012      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	3324      	adds	r3, #36	; 0x24
 8002e1e:	2102      	movs	r1, #2
 8002e20:	4618      	mov	r0, r3
 8002e22:	f000 fd2b 	bl	800387c <RCCEx_PLL3_Config>
 8002e26:	4603      	mov	r3, r0
 8002e28:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002e2a:	e009      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	75fb      	strb	r3, [r7, #23]
      break;
 8002e30:	e006      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e32:	bf00      	nop
 8002e34:	e004      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e36:	bf00      	nop
 8002e38:	e002      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e3a:	bf00      	nop
 8002e3c:	e000      	b.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 8002e3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e40:	7dfb      	ldrb	r3, [r7, #23]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10a      	bne.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002e46:	4b9d      	ldr	r3, [pc, #628]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002e54:	4999      	ldr	r1, [pc, #612]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	658b      	str	r3, [r1, #88]	; 0x58
 8002e5a:	e001      	b.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e5c:	7dfb      	ldrb	r3, [r7, #23]
 8002e5e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f003 0308 	and.w	r3, r3, #8
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d01a      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e76:	d10a      	bne.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	3324      	adds	r3, #36	; 0x24
 8002e7c:	2102      	movs	r1, #2
 8002e7e:	4618      	mov	r0, r3
 8002e80:	f000 fcfc 	bl	800387c <RCCEx_PLL3_Config>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002e8e:	4b8b      	ldr	r3, [pc, #556]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e9c:	4987      	ldr	r1, [pc, #540]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0310 	and.w	r3, r3, #16
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d01a      	beq.n	8002ee4 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eb8:	d10a      	bne.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	3324      	adds	r3, #36	; 0x24
 8002ebe:	2102      	movs	r1, #2
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f000 fcdb 	bl	800387c <RCCEx_PLL3_Config>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002ed0:	4b7a      	ldr	r3, [pc, #488]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ed4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ede:	4977      	ldr	r1, [pc, #476]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d034      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002ef6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002efa:	d01d      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8002efc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002f00:	d817      	bhi.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d003      	beq.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8002f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f0a:	d009      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 8002f0c:	e011      	b.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3304      	adds	r3, #4
 8002f12:	2100      	movs	r1, #0
 8002f14:	4618      	mov	r0, r3
 8002f16:	f000 fbff 	bl	8003718 <RCCEx_PLL2_Config>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002f1e:	e00c      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3324      	adds	r3, #36	; 0x24
 8002f24:	2102      	movs	r1, #2
 8002f26:	4618      	mov	r0, r3
 8002f28:	f000 fca8 	bl	800387c <RCCEx_PLL3_Config>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002f30:	e003      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	75fb      	strb	r3, [r7, #23]
      break;
 8002f36:	e000      	b.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 8002f38:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002f3a:	7dfb      	ldrb	r3, [r7, #23]
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d10a      	bne.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f40:	4b5e      	ldr	r3, [pc, #376]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f44:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002f4e:	495b      	ldr	r1, [pc, #364]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f50:	4313      	orrs	r3, r2
 8002f52:	658b      	str	r3, [r1, #88]	; 0x58
 8002f54:	e001      	b.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f56:	7dfb      	ldrb	r3, [r7, #23]
 8002f58:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d033      	beq.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f6c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002f70:	d01c      	beq.n	8002fac <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 8002f72:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002f76:	d816      	bhi.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
 8002f78:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f7c:	d003      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0xc76>
 8002f7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002f82:	d007      	beq.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 8002f84:	e00f      	b.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f86:	4b4d      	ldr	r3, [pc, #308]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f8a:	4a4c      	ldr	r2, [pc, #304]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8002f92:	e00c      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	3324      	adds	r3, #36	; 0x24
 8002f98:	2101      	movs	r1, #1
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f000 fc6e 	bl	800387c <RCCEx_PLL3_Config>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8002fa4:	e003      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	75fb      	strb	r3, [r7, #23]
      break;
 8002faa:	e000      	b.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 8002fac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002fae:	7dfb      	ldrb	r3, [r7, #23]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10a      	bne.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fb4:	4b41      	ldr	r3, [pc, #260]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002fb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fb8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fc2:	493e      	ldr	r1, [pc, #248]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	654b      	str	r3, [r1, #84]	; 0x54
 8002fc8:	e001      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fca:	7dfb      	ldrb	r3, [r7, #23]
 8002fcc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d029      	beq.n	800302e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d003      	beq.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0xcda>
 8002fe2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fe6:	d007      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xce8>
 8002fe8:	e00f      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002fea:	4b34      	ldr	r3, [pc, #208]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fee:	4a33      	ldr	r2, [pc, #204]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8002ff0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ff4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002ff6:	e00b      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	2102      	movs	r1, #2
 8002ffe:	4618      	mov	r0, r3
 8003000:	f000 fb8a 	bl	8003718 <RCCEx_PLL2_Config>
 8003004:	4603      	mov	r3, r0
 8003006:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003008:	e002      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	75fb      	strb	r3, [r7, #23]
      break;
 800300e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003010:	7dfb      	ldrb	r3, [r7, #23]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d109      	bne.n	800302a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003016:	4b29      	ldr	r3, [pc, #164]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800301a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003022:	4926      	ldr	r1, [pc, #152]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003024:	4313      	orrs	r3, r2
 8003026:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003028:	e001      	b.n	800302e <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800302a:	7dfb      	ldrb	r3, [r7, #23]
 800302c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00a      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	3324      	adds	r3, #36	; 0x24
 800303e:	2102      	movs	r1, #2
 8003040:	4618      	mov	r0, r3
 8003042:	f000 fc1b 	bl	800387c <RCCEx_PLL3_Config>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d001      	beq.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800304c:	2301      	movs	r3, #1
 800304e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d033      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003060:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003064:	d017      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003066:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800306a:	d811      	bhi.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800306c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003070:	d013      	beq.n	800309a <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003072:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003076:	d80b      	bhi.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 8003078:	2b00      	cmp	r3, #0
 800307a:	d010      	beq.n	800309e <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800307c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003080:	d106      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003082:	4b0e      	ldr	r3, [pc, #56]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003086:	4a0d      	ldr	r2, [pc, #52]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 8003088:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800308c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800308e:	e007      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	75fb      	strb	r3, [r7, #23]
      break;
 8003094:	e004      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 8003096:	bf00      	nop
 8003098:	e002      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800309a:	bf00      	nop
 800309c:	e000      	b.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800309e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030a0:	7dfb      	ldrb	r3, [r7, #23]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d10c      	bne.n	80030c0 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80030a6:	4b05      	ldr	r3, [pc, #20]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80030a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80030b2:	4902      	ldr	r1, [pc, #8]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	654b      	str	r3, [r1, #84]	; 0x54
 80030b8:	e004      	b.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 80030ba:	bf00      	nop
 80030bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c0:	7dfb      	ldrb	r3, [r7, #23]
 80030c2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d008      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80030d0:	4b31      	ldr	r3, [pc, #196]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80030d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030d4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030dc:	492e      	ldr	r1, [pc, #184]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d009      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80030ee:	4b2a      	ldr	r3, [pc, #168]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80030f0:	691b      	ldr	r3, [r3, #16]
 80030f2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80030fc:	4926      	ldr	r1, [pc, #152]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800310a:	2b00      	cmp	r3, #0
 800310c:	d008      	beq.n	8003120 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800310e:	4b22      	ldr	r3, [pc, #136]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003112:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800311a:	491f      	ldr	r1, [pc, #124]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800311c:	4313      	orrs	r3, r2
 800311e:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d00d      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800312c:	4b1a      	ldr	r3, [pc, #104]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800312e:	691b      	ldr	r3, [r3, #16]
 8003130:	4a19      	ldr	r2, [pc, #100]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003132:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003136:	6113      	str	r3, [r2, #16]
 8003138:	4b17      	ldr	r3, [pc, #92]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800313a:	691a      	ldr	r2, [r3, #16]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8003142:	4915      	ldr	r1, [pc, #84]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003144:	4313      	orrs	r3, r2
 8003146:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	da08      	bge.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003150:	4b11      	ldr	r3, [pc, #68]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003152:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003154:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800315c:	490e      	ldr	r1, [pc, #56]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800315e:	4313      	orrs	r3, r2
 8003160:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800316e:	4b0a      	ldr	r3, [pc, #40]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 8003170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003172:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800317c:	4906      	ldr	r1, [pc, #24]	; (8003198 <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800317e:	4313      	orrs	r3, r2
 8003180:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8003182:	7dbb      	ldrb	r3, [r7, #22]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 8003188:	2300      	movs	r3, #0
 800318a:	e000      	b.n	800318e <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800318c:	2301      	movs	r3, #1
}
 800318e:	4618      	mov	r0, r3
 8003190:	3718      	adds	r7, #24
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	58024400 	.word	0x58024400

0800319c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80031a0:	f7ff f85a 	bl	8002258 <HAL_RCC_GetHCLKFreq>
 80031a4:	4602      	mov	r2, r0
 80031a6:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80031a8:	6a1b      	ldr	r3, [r3, #32]
 80031aa:	091b      	lsrs	r3, r3, #4
 80031ac:	f003 0307 	and.w	r3, r3, #7
 80031b0:	4904      	ldr	r1, [pc, #16]	; (80031c4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80031b2:	5ccb      	ldrb	r3, [r1, r3]
 80031b4:	f003 031f 	and.w	r3, r3, #31
 80031b8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80031bc:	4618      	mov	r0, r3
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	58024400 	.word	0x58024400
 80031c4:	08004e04 	.word	0x08004e04

080031c8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b089      	sub	sp, #36	; 0x24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80031d0:	4ba1      	ldr	r3, [pc, #644]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80031d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d4:	f003 0303 	and.w	r3, r3, #3
 80031d8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80031da:	4b9f      	ldr	r3, [pc, #636]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80031dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031de:	0b1b      	lsrs	r3, r3, #12
 80031e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031e4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80031e6:	4b9c      	ldr	r3, [pc, #624]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80031e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	f003 0301 	and.w	r3, r3, #1
 80031f0:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80031f2:	4b99      	ldr	r3, [pc, #612]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80031f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031f6:	08db      	lsrs	r3, r3, #3
 80031f8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80031fc:	693a      	ldr	r2, [r7, #16]
 80031fe:	fb02 f303 	mul.w	r3, r2, r3
 8003202:	ee07 3a90 	vmov	s15, r3
 8003206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800320a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	2b00      	cmp	r3, #0
 8003212:	f000 8111 	beq.w	8003438 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	2b02      	cmp	r3, #2
 800321a:	f000 8083 	beq.w	8003324 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	2b02      	cmp	r3, #2
 8003222:	f200 80a1 	bhi.w	8003368 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d003      	beq.n	8003234 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800322c:	69bb      	ldr	r3, [r7, #24]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d056      	beq.n	80032e0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003232:	e099      	b.n	8003368 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003234:	4b88      	ldr	r3, [pc, #544]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0320 	and.w	r3, r3, #32
 800323c:	2b00      	cmp	r3, #0
 800323e:	d02d      	beq.n	800329c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003240:	4b85      	ldr	r3, [pc, #532]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	08db      	lsrs	r3, r3, #3
 8003246:	f003 0303 	and.w	r3, r3, #3
 800324a:	4a84      	ldr	r2, [pc, #528]	; (800345c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800324c:	fa22 f303 	lsr.w	r3, r2, r3
 8003250:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003252:	68bb      	ldr	r3, [r7, #8]
 8003254:	ee07 3a90 	vmov	s15, r3
 8003258:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	ee07 3a90 	vmov	s15, r3
 8003262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003266:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800326a:	4b7b      	ldr	r3, [pc, #492]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800326c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800326e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003272:	ee07 3a90 	vmov	s15, r3
 8003276:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800327a:	ed97 6a03 	vldr	s12, [r7, #12]
 800327e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003460 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003282:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003286:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800328a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800328e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003292:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003296:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800329a:	e087      	b.n	80033ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800329c:	697b      	ldr	r3, [r7, #20]
 800329e:	ee07 3a90 	vmov	s15, r3
 80032a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032a6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003464 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80032aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ae:	4b6a      	ldr	r3, [pc, #424]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032b6:	ee07 3a90 	vmov	s15, r3
 80032ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032be:	ed97 6a03 	vldr	s12, [r7, #12]
 80032c2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003460 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80032c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80032d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032da:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80032de:	e065      	b.n	80033ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	ee07 3a90 	vmov	s15, r3
 80032e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032ea:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003468 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80032ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032f2:	4b59      	ldr	r3, [pc, #356]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80032f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032fa:	ee07 3a90 	vmov	s15, r3
 80032fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003302:	ed97 6a03 	vldr	s12, [r7, #12]
 8003306:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003460 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800330a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800330e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003312:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003316:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800331a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800331e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003322:	e043      	b.n	80033ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	ee07 3a90 	vmov	s15, r3
 800332a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800332e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800346c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003332:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003336:	4b48      	ldr	r3, [pc, #288]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800333a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800333e:	ee07 3a90 	vmov	s15, r3
 8003342:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003346:	ed97 6a03 	vldr	s12, [r7, #12]
 800334a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003460 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800334e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003356:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800335a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800335e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003362:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003366:	e021      	b.n	80033ac <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	ee07 3a90 	vmov	s15, r3
 800336e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003372:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003468 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003376:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800337a:	4b37      	ldr	r3, [pc, #220]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800337c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800337e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003382:	ee07 3a90 	vmov	s15, r3
 8003386:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800338a:	ed97 6a03 	vldr	s12, [r7, #12]
 800338e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003460 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003392:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003396:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800339a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800339e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033a6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80033aa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80033ac:	4b2a      	ldr	r3, [pc, #168]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80033ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b0:	0a5b      	lsrs	r3, r3, #9
 80033b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033b6:	ee07 3a90 	vmov	s15, r3
 80033ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80033c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80033ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80033d2:	ee17 2a90 	vmov	r2, s15
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80033da:	4b1f      	ldr	r3, [pc, #124]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80033dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033de:	0c1b      	lsrs	r3, r3, #16
 80033e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033e4:	ee07 3a90 	vmov	s15, r3
 80033e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80033f0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80033f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80033f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003400:	ee17 2a90 	vmov	r2, s15
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8003408:	4b13      	ldr	r3, [pc, #76]	; (8003458 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800340a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340c:	0e1b      	lsrs	r3, r3, #24
 800340e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003412:	ee07 3a90 	vmov	s15, r3
 8003416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800341a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800341e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003422:	edd7 6a07 	vldr	s13, [r7, #28]
 8003426:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800342a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800342e:	ee17 2a90 	vmov	r2, s15
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003436:	e008      	b.n	800344a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2200      	movs	r2, #0
 8003448:	609a      	str	r2, [r3, #8]
}
 800344a:	bf00      	nop
 800344c:	3724      	adds	r7, #36	; 0x24
 800344e:	46bd      	mov	sp, r7
 8003450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003454:	4770      	bx	lr
 8003456:	bf00      	nop
 8003458:	58024400 	.word	0x58024400
 800345c:	03d09000 	.word	0x03d09000
 8003460:	46000000 	.word	0x46000000
 8003464:	4c742400 	.word	0x4c742400
 8003468:	4a742400 	.word	0x4a742400
 800346c:	4af42400 	.word	0x4af42400

08003470 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8003470:	b480      	push	{r7}
 8003472:	b089      	sub	sp, #36	; 0x24
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003478:	4ba1      	ldr	r3, [pc, #644]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800347a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8003482:	4b9f      	ldr	r3, [pc, #636]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003486:	0d1b      	lsrs	r3, r3, #20
 8003488:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800348c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800348e:	4b9c      	ldr	r3, [pc, #624]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003492:	0a1b      	lsrs	r3, r3, #8
 8003494:	f003 0301 	and.w	r3, r3, #1
 8003498:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800349a:	4b99      	ldr	r3, [pc, #612]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800349c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349e:	08db      	lsrs	r3, r3, #3
 80034a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	fb02 f303 	mul.w	r3, r2, r3
 80034aa:	ee07 3a90 	vmov	s15, r3
 80034ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	f000 8111 	beq.w	80036e0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	2b02      	cmp	r3, #2
 80034c2:	f000 8083 	beq.w	80035cc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80034c6:	69bb      	ldr	r3, [r7, #24]
 80034c8:	2b02      	cmp	r3, #2
 80034ca:	f200 80a1 	bhi.w	8003610 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d003      	beq.n	80034dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d056      	beq.n	8003588 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80034da:	e099      	b.n	8003610 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034dc:	4b88      	ldr	r3, [pc, #544]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 0320 	and.w	r3, r3, #32
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d02d      	beq.n	8003544 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80034e8:	4b85      	ldr	r3, [pc, #532]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	08db      	lsrs	r3, r3, #3
 80034ee:	f003 0303 	and.w	r3, r3, #3
 80034f2:	4a84      	ldr	r2, [pc, #528]	; (8003704 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80034f4:	fa22 f303 	lsr.w	r3, r2, r3
 80034f8:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	ee07 3a90 	vmov	s15, r3
 8003500:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	ee07 3a90 	vmov	s15, r3
 800350a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800350e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003512:	4b7b      	ldr	r3, [pc, #492]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800351a:	ee07 3a90 	vmov	s15, r3
 800351e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003522:	ed97 6a03 	vldr	s12, [r7, #12]
 8003526:	eddf 5a78 	vldr	s11, [pc, #480]	; 8003708 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800352a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800352e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003532:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003536:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800353a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800353e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8003542:	e087      	b.n	8003654 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	ee07 3a90 	vmov	s15, r3
 800354a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800354e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800370c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8003552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003556:	4b6a      	ldr	r3, [pc, #424]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800355e:	ee07 3a90 	vmov	s15, r3
 8003562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003566:	ed97 6a03 	vldr	s12, [r7, #12]
 800356a:	eddf 5a67 	vldr	s11, [pc, #412]	; 8003708 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800356e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003576:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800357a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800357e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003582:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003586:	e065      	b.n	8003654 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	ee07 3a90 	vmov	s15, r3
 800358e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003592:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8003710 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8003596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800359a:	4b59      	ldr	r3, [pc, #356]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800359c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035a2:	ee07 3a90 	vmov	s15, r3
 80035a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80035ae:	eddf 5a56 	vldr	s11, [pc, #344]	; 8003708 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80035b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80035be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035c6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80035ca:	e043      	b.n	8003654 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	ee07 3a90 	vmov	s15, r3
 80035d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035d6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8003714 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80035da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035de:	4b48      	ldr	r3, [pc, #288]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80035e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035e6:	ee07 3a90 	vmov	s15, r3
 80035ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80035f2:	eddf 5a45 	vldr	s11, [pc, #276]	; 8003708 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80035f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800360a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800360e:	e021      	b.n	8003654 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	ee07 3a90 	vmov	s15, r3
 8003616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800361a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8003710 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800361e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003622:	4b37      	ldr	r3, [pc, #220]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800362a:	ee07 3a90 	vmov	s15, r3
 800362e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003632:	ed97 6a03 	vldr	s12, [r7, #12]
 8003636:	eddf 5a34 	vldr	s11, [pc, #208]	; 8003708 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800363a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800363e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003642:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800364a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800364e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003652:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8003654:	4b2a      	ldr	r3, [pc, #168]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003658:	0a5b      	lsrs	r3, r3, #9
 800365a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800365e:	ee07 3a90 	vmov	s15, r3
 8003662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003666:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800366a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800366e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800367a:	ee17 2a90 	vmov	r2, s15
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8003682:	4b1f      	ldr	r3, [pc, #124]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	0c1b      	lsrs	r3, r3, #16
 8003688:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800368c:	ee07 3a90 	vmov	s15, r3
 8003690:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003694:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003698:	ee37 7a87 	vadd.f32	s14, s15, s14
 800369c:	edd7 6a07 	vldr	s13, [r7, #28]
 80036a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036a8:	ee17 2a90 	vmov	r2, s15
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80036b0:	4b13      	ldr	r3, [pc, #76]	; (8003700 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80036b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b4:	0e1b      	lsrs	r3, r3, #24
 80036b6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80036c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80036ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80036ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036d6:	ee17 2a90 	vmov	r2, s15
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80036de:	e008      	b.n	80036f2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2200      	movs	r2, #0
 80036f0:	609a      	str	r2, [r3, #8]
}
 80036f2:	bf00      	nop
 80036f4:	3724      	adds	r7, #36	; 0x24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	58024400 	.word	0x58024400
 8003704:	03d09000 	.word	0x03d09000
 8003708:	46000000 	.word	0x46000000
 800370c:	4c742400 	.word	0x4c742400
 8003710:	4a742400 	.word	0x4a742400
 8003714:	4af42400 	.word	0x4af42400

08003718 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003722:	2300      	movs	r3, #0
 8003724:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003726:	4b53      	ldr	r3, [pc, #332]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 8003728:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800372a:	f003 0303 	and.w	r3, r3, #3
 800372e:	2b03      	cmp	r3, #3
 8003730:	d101      	bne.n	8003736 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e099      	b.n	800386a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8003736:	4b4f      	ldr	r3, [pc, #316]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a4e      	ldr	r2, [pc, #312]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800373c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003740:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003742:	f7fd fadd 	bl	8000d00 <HAL_GetTick>
 8003746:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003748:	e008      	b.n	800375c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800374a:	f7fd fad9 	bl	8000d00 <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	1ad3      	subs	r3, r2, r3
 8003754:	2b02      	cmp	r3, #2
 8003756:	d901      	bls.n	800375c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8003758:	2303      	movs	r3, #3
 800375a:	e086      	b.n	800386a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800375c:	4b45      	ldr	r3, [pc, #276]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1f0      	bne.n	800374a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003768:	4b42      	ldr	r3, [pc, #264]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800376a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800376c:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	031b      	lsls	r3, r3, #12
 8003776:	493f      	ldr	r1, [pc, #252]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 8003778:	4313      	orrs	r3, r2
 800377a:	628b      	str	r3, [r1, #40]	; 0x28
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	3b01      	subs	r3, #1
 8003782:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	3b01      	subs	r3, #1
 800378c:	025b      	lsls	r3, r3, #9
 800378e:	b29b      	uxth	r3, r3
 8003790:	431a      	orrs	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	3b01      	subs	r3, #1
 8003798:	041b      	lsls	r3, r3, #16
 800379a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800379e:	431a      	orrs	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	691b      	ldr	r3, [r3, #16]
 80037a4:	3b01      	subs	r3, #1
 80037a6:	061b      	lsls	r3, r3, #24
 80037a8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80037ac:	4931      	ldr	r1, [pc, #196]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80037b2:	4b30      	ldr	r3, [pc, #192]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695b      	ldr	r3, [r3, #20]
 80037be:	492d      	ldr	r1, [pc, #180]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80037c4:	4b2b      	ldr	r3, [pc, #172]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c8:	f023 0220 	bic.w	r2, r3, #32
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	4928      	ldr	r1, [pc, #160]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037d2:	4313      	orrs	r3, r2
 80037d4:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80037d6:	4b27      	ldr	r3, [pc, #156]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037da:	4a26      	ldr	r2, [pc, #152]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037dc:	f023 0310 	bic.w	r3, r3, #16
 80037e0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80037e2:	4b24      	ldr	r3, [pc, #144]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80037e6:	4b24      	ldr	r3, [pc, #144]	; (8003878 <RCCEx_PLL2_Config+0x160>)
 80037e8:	4013      	ands	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	69d2      	ldr	r2, [r2, #28]
 80037ee:	00d2      	lsls	r2, r2, #3
 80037f0:	4920      	ldr	r1, [pc, #128]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037f2:	4313      	orrs	r3, r2
 80037f4:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80037f6:	4b1f      	ldr	r3, [pc, #124]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fa:	4a1e      	ldr	r2, [pc, #120]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 80037fc:	f043 0310 	orr.w	r3, r3, #16
 8003800:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d106      	bne.n	8003816 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003808:	4b1a      	ldr	r3, [pc, #104]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800380a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380c:	4a19      	ldr	r2, [pc, #100]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800380e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003812:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003814:	e00f      	b.n	8003836 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d106      	bne.n	800382a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800381c:	4b15      	ldr	r3, [pc, #84]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	4a14      	ldr	r2, [pc, #80]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 8003822:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003826:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003828:	e005      	b.n	8003836 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800382a:	4b12      	ldr	r3, [pc, #72]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800382c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382e:	4a11      	ldr	r2, [pc, #68]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 8003830:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003834:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003836:	4b0f      	ldr	r3, [pc, #60]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a0e      	ldr	r2, [pc, #56]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800383c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003840:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003842:	f7fd fa5d 	bl	8000d00 <HAL_GetTick>
 8003846:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003848:	e008      	b.n	800385c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800384a:	f7fd fa59 	bl	8000d00 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e006      	b.n	800386a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800385c:	4b05      	ldr	r3, [pc, #20]	; (8003874 <RCCEx_PLL2_Config+0x15c>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0f0      	beq.n	800384a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8003868:	7bfb      	ldrb	r3, [r7, #15]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	58024400 	.word	0x58024400
 8003878:	ffff0007 	.word	0xffff0007

0800387c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800388a:	4b53      	ldr	r3, [pc, #332]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800388c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800388e:	f003 0303 	and.w	r3, r3, #3
 8003892:	2b03      	cmp	r3, #3
 8003894:	d101      	bne.n	800389a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e099      	b.n	80039ce <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800389a:	4b4f      	ldr	r3, [pc, #316]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a4e      	ldr	r2, [pc, #312]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 80038a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a6:	f7fd fa2b 	bl	8000d00 <HAL_GetTick>
 80038aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80038ac:	e008      	b.n	80038c0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80038ae:	f7fd fa27 	bl	8000d00 <HAL_GetTick>
 80038b2:	4602      	mov	r2, r0
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	1ad3      	subs	r3, r2, r3
 80038b8:	2b02      	cmp	r3, #2
 80038ba:	d901      	bls.n	80038c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e086      	b.n	80039ce <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80038c0:	4b45      	ldr	r3, [pc, #276]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1f0      	bne.n	80038ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80038cc:	4b42      	ldr	r3, [pc, #264]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 80038ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038d0:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	051b      	lsls	r3, r3, #20
 80038da:	493f      	ldr	r1, [pc, #252]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	628b      	str	r3, [r1, #40]	; 0x28
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	3b01      	subs	r3, #1
 80038f0:	025b      	lsls	r3, r3, #9
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	431a      	orrs	r2, r3
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68db      	ldr	r3, [r3, #12]
 80038fa:	3b01      	subs	r3, #1
 80038fc:	041b      	lsls	r3, r3, #16
 80038fe:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8003902:	431a      	orrs	r2, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	691b      	ldr	r3, [r3, #16]
 8003908:	3b01      	subs	r3, #1
 800390a:	061b      	lsls	r3, r3, #24
 800390c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8003910:	4931      	ldr	r1, [pc, #196]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003912:	4313      	orrs	r3, r2
 8003914:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003916:	4b30      	ldr	r3, [pc, #192]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800391a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	695b      	ldr	r3, [r3, #20]
 8003922:	492d      	ldr	r1, [pc, #180]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003924:	4313      	orrs	r3, r2
 8003926:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003928:	4b2b      	ldr	r3, [pc, #172]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800392a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800392c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	699b      	ldr	r3, [r3, #24]
 8003934:	4928      	ldr	r1, [pc, #160]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003936:	4313      	orrs	r3, r2
 8003938:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800393a:	4b27      	ldr	r3, [pc, #156]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800393c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800393e:	4a26      	ldr	r2, [pc, #152]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003940:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003944:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003946:	4b24      	ldr	r3, [pc, #144]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003948:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800394a:	4b24      	ldr	r3, [pc, #144]	; (80039dc <RCCEx_PLL3_Config+0x160>)
 800394c:	4013      	ands	r3, r2
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	69d2      	ldr	r2, [r2, #28]
 8003952:	00d2      	lsls	r2, r2, #3
 8003954:	4920      	ldr	r1, [pc, #128]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003956:	4313      	orrs	r3, r2
 8003958:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800395a:	4b1f      	ldr	r3, [pc, #124]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800395c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395e:	4a1e      	ldr	r2, [pc, #120]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003960:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003964:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d106      	bne.n	800397a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800396c:	4b1a      	ldr	r3, [pc, #104]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800396e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003970:	4a19      	ldr	r2, [pc, #100]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003972:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003976:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003978:	e00f      	b.n	800399a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	2b01      	cmp	r3, #1
 800397e:	d106      	bne.n	800398e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003980:	4b15      	ldr	r3, [pc, #84]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003984:	4a14      	ldr	r2, [pc, #80]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003986:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800398a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800398c:	e005      	b.n	800399a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800398e:	4b12      	ldr	r3, [pc, #72]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003992:	4a11      	ldr	r2, [pc, #68]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 8003994:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003998:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800399a:	4b0f      	ldr	r3, [pc, #60]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4a0e      	ldr	r2, [pc, #56]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 80039a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039a6:	f7fd f9ab 	bl	8000d00 <HAL_GetTick>
 80039aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80039ac:	e008      	b.n	80039c0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80039ae:	f7fd f9a7 	bl	8000d00 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	2b02      	cmp	r3, #2
 80039ba:	d901      	bls.n	80039c0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80039bc:	2303      	movs	r3, #3
 80039be:	e006      	b.n	80039ce <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80039c0:	4b05      	ldr	r3, [pc, #20]	; (80039d8 <RCCEx_PLL3_Config+0x15c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d0f0      	beq.n	80039ae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80039cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	58024400 	.word	0x58024400
 80039dc:	ffff0007 	.word	0xffff0007

080039e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d101      	bne.n	80039f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	e042      	b.n	8003a78 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d106      	bne.n	8003a0a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7fd f83b 	bl	8000a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2224      	movs	r2, #36	; 0x24
 8003a0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	681a      	ldr	r2, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f022 0201 	bic.w	r2, r2, #1
 8003a20:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f996 	bl	8003d54 <UART_SetConfig>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d101      	bne.n	8003a32 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e022      	b.n	8003a78 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d002      	beq.n	8003a40 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f000 fef2 	bl	8004824 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a4e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	689a      	ldr	r2, [r3, #8]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a5e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0201 	orr.w	r2, r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a70:	6878      	ldr	r0, [r7, #4]
 8003a72:	f000 ff79 	bl	8004968 <UART_CheckIdleState>
 8003a76:	4603      	mov	r3, r0
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3708      	adds	r7, #8
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	; 0x28
 8003a84:	af02      	add	r7, sp, #8
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	603b      	str	r3, [r7, #0]
 8003a8c:	4613      	mov	r3, r2
 8003a8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a96:	2b20      	cmp	r3, #32
 8003a98:	f040 8083 	bne.w	8003ba2 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d002      	beq.n	8003aa8 <HAL_UART_Transmit+0x28>
 8003aa2:	88fb      	ldrh	r3, [r7, #6]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d101      	bne.n	8003aac <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e07b      	b.n	8003ba4 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d101      	bne.n	8003aba <HAL_UART_Transmit+0x3a>
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	e074      	b.n	8003ba4 <HAL_UART_Transmit+0x124>
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2201      	movs	r2, #1
 8003abe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2221      	movs	r2, #33	; 0x21
 8003ace:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ad2:	f7fd f915 	bl	8000d00 <HAL_GetTick>
 8003ad6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	88fa      	ldrh	r2, [r7, #6]
 8003adc:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	88fa      	ldrh	r2, [r7, #6]
 8003ae4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003af0:	d108      	bne.n	8003b04 <HAL_UART_Transmit+0x84>
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d104      	bne.n	8003b04 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8003afa:	2300      	movs	r3, #0
 8003afc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	61bb      	str	r3, [r7, #24]
 8003b02:	e003      	b.n	8003b0c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 8003b14:	e02c      	b.n	8003b70 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	9300      	str	r3, [sp, #0]
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	2180      	movs	r1, #128	; 0x80
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 ff6c 	bl	80049fe <UART_WaitOnFlagUntilTimeout>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d001      	beq.n	8003b30 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e039      	b.n	8003ba4 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d10b      	bne.n	8003b4e <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b44:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b46:	69bb      	ldr	r3, [r7, #24]
 8003b48:	3302      	adds	r3, #2
 8003b4a:	61bb      	str	r3, [r7, #24]
 8003b4c:	e007      	b.n	8003b5e <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	781a      	ldrb	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1cc      	bne.n	8003b16 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	9300      	str	r3, [sp, #0]
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	2200      	movs	r2, #0
 8003b84:	2140      	movs	r1, #64	; 0x40
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 ff39 	bl	80049fe <UART_WaitOnFlagUntilTimeout>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d001      	beq.n	8003b96 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8003b92:	2303      	movs	r3, #3
 8003b94:	e006      	b.n	8003ba4 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2220      	movs	r2, #32
 8003b9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	e000      	b.n	8003ba4 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8003ba2:	2302      	movs	r3, #2
  }
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3720      	adds	r7, #32
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}

08003bac <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b08a      	sub	sp, #40	; 0x28
 8003bb0:	af02      	add	r7, sp, #8
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	603b      	str	r3, [r7, #0]
 8003bb8:	4613      	mov	r3, r2
 8003bba:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bc2:	2b20      	cmp	r3, #32
 8003bc4:	f040 80c0 	bne.w	8003d48 <HAL_UART_Receive+0x19c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d002      	beq.n	8003bd4 <HAL_UART_Receive+0x28>
 8003bce:	88fb      	ldrh	r3, [r7, #6]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d101      	bne.n	8003bd8 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e0b8      	b.n	8003d4a <HAL_UART_Receive+0x19e>
    }

    __HAL_LOCK(huart);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d101      	bne.n	8003be6 <HAL_UART_Receive+0x3a>
 8003be2:	2302      	movs	r3, #2
 8003be4:	e0b1      	b.n	8003d4a <HAL_UART_Receive+0x19e>
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2222      	movs	r2, #34	; 0x22
 8003bfa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c04:	f7fd f87c 	bl	8000d00 <HAL_GetTick>
 8003c08:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	88fa      	ldrh	r2, [r7, #6]
 8003c0e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	88fa      	ldrh	r2, [r7, #6]
 8003c16:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c22:	d10e      	bne.n	8003c42 <HAL_UART_Receive+0x96>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	691b      	ldr	r3, [r3, #16]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d105      	bne.n	8003c38 <HAL_UART_Receive+0x8c>
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003c32:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003c36:	e02d      	b.n	8003c94 <HAL_UART_Receive+0xe8>
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	22ff      	movs	r2, #255	; 0xff
 8003c3c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003c40:	e028      	b.n	8003c94 <HAL_UART_Receive+0xe8>
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d10d      	bne.n	8003c66 <HAL_UART_Receive+0xba>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d104      	bne.n	8003c5c <HAL_UART_Receive+0xb0>
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	22ff      	movs	r2, #255	; 0xff
 8003c56:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003c5a:	e01b      	b.n	8003c94 <HAL_UART_Receive+0xe8>
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	227f      	movs	r2, #127	; 0x7f
 8003c60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003c64:	e016      	b.n	8003c94 <HAL_UART_Receive+0xe8>
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003c6e:	d10d      	bne.n	8003c8c <HAL_UART_Receive+0xe0>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d104      	bne.n	8003c82 <HAL_UART_Receive+0xd6>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	227f      	movs	r2, #127	; 0x7f
 8003c7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003c80:	e008      	b.n	8003c94 <HAL_UART_Receive+0xe8>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	223f      	movs	r2, #63	; 0x3f
 8003c86:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8003c8a:	e003      	b.n	8003c94 <HAL_UART_Receive+0xe8>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8003c9a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ca4:	d108      	bne.n	8003cb8 <HAL_UART_Receive+0x10c>
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	691b      	ldr	r3, [r3, #16]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d104      	bne.n	8003cb8 <HAL_UART_Receive+0x10c>
    {
      pdata8bits  = NULL;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	61bb      	str	r3, [r7, #24]
 8003cb6:	e003      	b.n	8003cc0 <HAL_UART_Receive+0x114>
    }
    else
    {
      pdata8bits  = pData;
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003cc8:	e032      	b.n	8003d30 <HAL_UART_Receive+0x184>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	9300      	str	r3, [sp, #0]
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	2120      	movs	r1, #32
 8003cd4:	68f8      	ldr	r0, [r7, #12]
 8003cd6:	f000 fe92 	bl	80049fe <UART_WaitOnFlagUntilTimeout>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <HAL_UART_Receive+0x138>
      {
        return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e032      	b.n	8003d4a <HAL_UART_Receive+0x19e>
      }
      if (pdata8bits == NULL)
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d10c      	bne.n	8003d04 <HAL_UART_Receive+0x158>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf0:	b29a      	uxth	r2, r3
 8003cf2:	8a7b      	ldrh	r3, [r7, #18]
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003cfc:	69bb      	ldr	r3, [r7, #24]
 8003cfe:	3302      	adds	r3, #2
 8003d00:	61bb      	str	r3, [r7, #24]
 8003d02:	e00c      	b.n	8003d1e <HAL_UART_Receive+0x172>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0a:	b2da      	uxtb	r2, r3
 8003d0c:	8a7b      	ldrh	r3, [r7, #18]
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	4013      	ands	r3, r2
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	69fb      	ldr	r3, [r7, #28]
 8003d16:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8003d36:	b29b      	uxth	r3, r3
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d1c6      	bne.n	8003cca <HAL_UART_Receive+0x11e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	2220      	movs	r2, #32
 8003d40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003d44:	2300      	movs	r3, #0
 8003d46:	e000      	b.n	8003d4a <HAL_UART_Receive+0x19e>
  }
  else
  {
    return HAL_BUSY;
 8003d48:	2302      	movs	r3, #2
  }
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3720      	adds	r7, #32
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
	...

08003d54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d58:	b092      	sub	sp, #72	; 0x48
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d64:	697b      	ldr	r3, [r7, #20]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	431a      	orrs	r2, r3
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	695b      	ldr	r3, [r3, #20]
 8003d72:	431a      	orrs	r2, r3
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	4bbe      	ldr	r3, [pc, #760]	; (800407c <UART_SetConfig+0x328>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	6812      	ldr	r2, [r2, #0]
 8003d8a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	68da      	ldr	r2, [r3, #12]
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	430a      	orrs	r2, r1
 8003da4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	699b      	ldr	r3, [r3, #24]
 8003daa:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4ab3      	ldr	r2, [pc, #716]	; (8004080 <UART_SetConfig+0x32c>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d004      	beq.n	8003dc0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	6a1b      	ldr	r3, [r3, #32]
 8003dba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dc0:	697b      	ldr	r3, [r7, #20]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	689a      	ldr	r2, [r3, #8]
 8003dc6:	4baf      	ldr	r3, [pc, #700]	; (8004084 <UART_SetConfig+0x330>)
 8003dc8:	4013      	ands	r3, r2
 8003dca:	697a      	ldr	r2, [r7, #20]
 8003dcc:	6812      	ldr	r2, [r2, #0]
 8003dce:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dda:	f023 010f 	bic.w	r1, r3, #15
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4aa6      	ldr	r2, [pc, #664]	; (8004088 <UART_SetConfig+0x334>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d177      	bne.n	8003ee4 <UART_SetConfig+0x190>
 8003df4:	4ba5      	ldr	r3, [pc, #660]	; (800408c <UART_SetConfig+0x338>)
 8003df6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003dfc:	2b28      	cmp	r3, #40	; 0x28
 8003dfe:	d86d      	bhi.n	8003edc <UART_SetConfig+0x188>
 8003e00:	a201      	add	r2, pc, #4	; (adr r2, 8003e08 <UART_SetConfig+0xb4>)
 8003e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e06:	bf00      	nop
 8003e08:	08003ead 	.word	0x08003ead
 8003e0c:	08003edd 	.word	0x08003edd
 8003e10:	08003edd 	.word	0x08003edd
 8003e14:	08003edd 	.word	0x08003edd
 8003e18:	08003edd 	.word	0x08003edd
 8003e1c:	08003edd 	.word	0x08003edd
 8003e20:	08003edd 	.word	0x08003edd
 8003e24:	08003edd 	.word	0x08003edd
 8003e28:	08003eb5 	.word	0x08003eb5
 8003e2c:	08003edd 	.word	0x08003edd
 8003e30:	08003edd 	.word	0x08003edd
 8003e34:	08003edd 	.word	0x08003edd
 8003e38:	08003edd 	.word	0x08003edd
 8003e3c:	08003edd 	.word	0x08003edd
 8003e40:	08003edd 	.word	0x08003edd
 8003e44:	08003edd 	.word	0x08003edd
 8003e48:	08003ebd 	.word	0x08003ebd
 8003e4c:	08003edd 	.word	0x08003edd
 8003e50:	08003edd 	.word	0x08003edd
 8003e54:	08003edd 	.word	0x08003edd
 8003e58:	08003edd 	.word	0x08003edd
 8003e5c:	08003edd 	.word	0x08003edd
 8003e60:	08003edd 	.word	0x08003edd
 8003e64:	08003edd 	.word	0x08003edd
 8003e68:	08003ec5 	.word	0x08003ec5
 8003e6c:	08003edd 	.word	0x08003edd
 8003e70:	08003edd 	.word	0x08003edd
 8003e74:	08003edd 	.word	0x08003edd
 8003e78:	08003edd 	.word	0x08003edd
 8003e7c:	08003edd 	.word	0x08003edd
 8003e80:	08003edd 	.word	0x08003edd
 8003e84:	08003edd 	.word	0x08003edd
 8003e88:	08003ecd 	.word	0x08003ecd
 8003e8c:	08003edd 	.word	0x08003edd
 8003e90:	08003edd 	.word	0x08003edd
 8003e94:	08003edd 	.word	0x08003edd
 8003e98:	08003edd 	.word	0x08003edd
 8003e9c:	08003edd 	.word	0x08003edd
 8003ea0:	08003edd 	.word	0x08003edd
 8003ea4:	08003edd 	.word	0x08003edd
 8003ea8:	08003ed5 	.word	0x08003ed5
 8003eac:	2301      	movs	r3, #1
 8003eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003eb2:	e222      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003eb4:	2304      	movs	r3, #4
 8003eb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003eba:	e21e      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003ebc:	2308      	movs	r3, #8
 8003ebe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003ec2:	e21a      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003ec4:	2310      	movs	r3, #16
 8003ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003eca:	e216      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003ecc:	2320      	movs	r3, #32
 8003ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003ed2:	e212      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003ed4:	2340      	movs	r3, #64	; 0x40
 8003ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003eda:	e20e      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003edc:	2380      	movs	r3, #128	; 0x80
 8003ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003ee2:	e20a      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a69      	ldr	r2, [pc, #420]	; (8004090 <UART_SetConfig+0x33c>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d130      	bne.n	8003f50 <UART_SetConfig+0x1fc>
 8003eee:	4b67      	ldr	r3, [pc, #412]	; (800408c <UART_SetConfig+0x338>)
 8003ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef2:	f003 0307 	and.w	r3, r3, #7
 8003ef6:	2b05      	cmp	r3, #5
 8003ef8:	d826      	bhi.n	8003f48 <UART_SetConfig+0x1f4>
 8003efa:	a201      	add	r2, pc, #4	; (adr r2, 8003f00 <UART_SetConfig+0x1ac>)
 8003efc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f00:	08003f19 	.word	0x08003f19
 8003f04:	08003f21 	.word	0x08003f21
 8003f08:	08003f29 	.word	0x08003f29
 8003f0c:	08003f31 	.word	0x08003f31
 8003f10:	08003f39 	.word	0x08003f39
 8003f14:	08003f41 	.word	0x08003f41
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f1e:	e1ec      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f20:	2304      	movs	r3, #4
 8003f22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f26:	e1e8      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f28:	2308      	movs	r3, #8
 8003f2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f2e:	e1e4      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f30:	2310      	movs	r3, #16
 8003f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f36:	e1e0      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f38:	2320      	movs	r3, #32
 8003f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f3e:	e1dc      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f40:	2340      	movs	r3, #64	; 0x40
 8003f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f46:	e1d8      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f48:	2380      	movs	r3, #128	; 0x80
 8003f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f4e:	e1d4      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4a4f      	ldr	r2, [pc, #316]	; (8004094 <UART_SetConfig+0x340>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d130      	bne.n	8003fbc <UART_SetConfig+0x268>
 8003f5a:	4b4c      	ldr	r3, [pc, #304]	; (800408c <UART_SetConfig+0x338>)
 8003f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f5e:	f003 0307 	and.w	r3, r3, #7
 8003f62:	2b05      	cmp	r3, #5
 8003f64:	d826      	bhi.n	8003fb4 <UART_SetConfig+0x260>
 8003f66:	a201      	add	r2, pc, #4	; (adr r2, 8003f6c <UART_SetConfig+0x218>)
 8003f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f6c:	08003f85 	.word	0x08003f85
 8003f70:	08003f8d 	.word	0x08003f8d
 8003f74:	08003f95 	.word	0x08003f95
 8003f78:	08003f9d 	.word	0x08003f9d
 8003f7c:	08003fa5 	.word	0x08003fa5
 8003f80:	08003fad 	.word	0x08003fad
 8003f84:	2300      	movs	r3, #0
 8003f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f8a:	e1b6      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f8c:	2304      	movs	r3, #4
 8003f8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f92:	e1b2      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f94:	2308      	movs	r3, #8
 8003f96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003f9a:	e1ae      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003f9c:	2310      	movs	r3, #16
 8003f9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003fa2:	e1aa      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003fa4:	2320      	movs	r3, #32
 8003fa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003faa:	e1a6      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003fac:	2340      	movs	r3, #64	; 0x40
 8003fae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003fb2:	e1a2      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003fb4:	2380      	movs	r3, #128	; 0x80
 8003fb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003fba:	e19e      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a35      	ldr	r2, [pc, #212]	; (8004098 <UART_SetConfig+0x344>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d130      	bne.n	8004028 <UART_SetConfig+0x2d4>
 8003fc6:	4b31      	ldr	r3, [pc, #196]	; (800408c <UART_SetConfig+0x338>)
 8003fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	2b05      	cmp	r3, #5
 8003fd0:	d826      	bhi.n	8004020 <UART_SetConfig+0x2cc>
 8003fd2:	a201      	add	r2, pc, #4	; (adr r2, 8003fd8 <UART_SetConfig+0x284>)
 8003fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fd8:	08003ff1 	.word	0x08003ff1
 8003fdc:	08003ff9 	.word	0x08003ff9
 8003fe0:	08004001 	.word	0x08004001
 8003fe4:	08004009 	.word	0x08004009
 8003fe8:	08004011 	.word	0x08004011
 8003fec:	08004019 	.word	0x08004019
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003ff6:	e180      	b.n	80042fa <UART_SetConfig+0x5a6>
 8003ff8:	2304      	movs	r3, #4
 8003ffa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8003ffe:	e17c      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004000:	2308      	movs	r3, #8
 8004002:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004006:	e178      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004008:	2310      	movs	r3, #16
 800400a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800400e:	e174      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004010:	2320      	movs	r3, #32
 8004012:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004016:	e170      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004018:	2340      	movs	r3, #64	; 0x40
 800401a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800401e:	e16c      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004020:	2380      	movs	r3, #128	; 0x80
 8004022:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004026:	e168      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1b      	ldr	r2, [pc, #108]	; (800409c <UART_SetConfig+0x348>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d142      	bne.n	80040b8 <UART_SetConfig+0x364>
 8004032:	4b16      	ldr	r3, [pc, #88]	; (800408c <UART_SetConfig+0x338>)
 8004034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004036:	f003 0307 	and.w	r3, r3, #7
 800403a:	2b05      	cmp	r3, #5
 800403c:	d838      	bhi.n	80040b0 <UART_SetConfig+0x35c>
 800403e:	a201      	add	r2, pc, #4	; (adr r2, 8004044 <UART_SetConfig+0x2f0>)
 8004040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004044:	0800405d 	.word	0x0800405d
 8004048:	08004065 	.word	0x08004065
 800404c:	0800406d 	.word	0x0800406d
 8004050:	08004075 	.word	0x08004075
 8004054:	080040a1 	.word	0x080040a1
 8004058:	080040a9 	.word	0x080040a9
 800405c:	2300      	movs	r3, #0
 800405e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004062:	e14a      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004064:	2304      	movs	r3, #4
 8004066:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800406a:	e146      	b.n	80042fa <UART_SetConfig+0x5a6>
 800406c:	2308      	movs	r3, #8
 800406e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004072:	e142      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004074:	2310      	movs	r3, #16
 8004076:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800407a:	e13e      	b.n	80042fa <UART_SetConfig+0x5a6>
 800407c:	cfff69f3 	.word	0xcfff69f3
 8004080:	58000c00 	.word	0x58000c00
 8004084:	11fff4ff 	.word	0x11fff4ff
 8004088:	40011000 	.word	0x40011000
 800408c:	58024400 	.word	0x58024400
 8004090:	40004400 	.word	0x40004400
 8004094:	40004800 	.word	0x40004800
 8004098:	40004c00 	.word	0x40004c00
 800409c:	40005000 	.word	0x40005000
 80040a0:	2320      	movs	r3, #32
 80040a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80040a6:	e128      	b.n	80042fa <UART_SetConfig+0x5a6>
 80040a8:	2340      	movs	r3, #64	; 0x40
 80040aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80040ae:	e124      	b.n	80042fa <UART_SetConfig+0x5a6>
 80040b0:	2380      	movs	r3, #128	; 0x80
 80040b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80040b6:	e120      	b.n	80042fa <UART_SetConfig+0x5a6>
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4acb      	ldr	r2, [pc, #812]	; (80043ec <UART_SetConfig+0x698>)
 80040be:	4293      	cmp	r3, r2
 80040c0:	d176      	bne.n	80041b0 <UART_SetConfig+0x45c>
 80040c2:	4bcb      	ldr	r3, [pc, #812]	; (80043f0 <UART_SetConfig+0x69c>)
 80040c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80040ca:	2b28      	cmp	r3, #40	; 0x28
 80040cc:	d86c      	bhi.n	80041a8 <UART_SetConfig+0x454>
 80040ce:	a201      	add	r2, pc, #4	; (adr r2, 80040d4 <UART_SetConfig+0x380>)
 80040d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d4:	08004179 	.word	0x08004179
 80040d8:	080041a9 	.word	0x080041a9
 80040dc:	080041a9 	.word	0x080041a9
 80040e0:	080041a9 	.word	0x080041a9
 80040e4:	080041a9 	.word	0x080041a9
 80040e8:	080041a9 	.word	0x080041a9
 80040ec:	080041a9 	.word	0x080041a9
 80040f0:	080041a9 	.word	0x080041a9
 80040f4:	08004181 	.word	0x08004181
 80040f8:	080041a9 	.word	0x080041a9
 80040fc:	080041a9 	.word	0x080041a9
 8004100:	080041a9 	.word	0x080041a9
 8004104:	080041a9 	.word	0x080041a9
 8004108:	080041a9 	.word	0x080041a9
 800410c:	080041a9 	.word	0x080041a9
 8004110:	080041a9 	.word	0x080041a9
 8004114:	08004189 	.word	0x08004189
 8004118:	080041a9 	.word	0x080041a9
 800411c:	080041a9 	.word	0x080041a9
 8004120:	080041a9 	.word	0x080041a9
 8004124:	080041a9 	.word	0x080041a9
 8004128:	080041a9 	.word	0x080041a9
 800412c:	080041a9 	.word	0x080041a9
 8004130:	080041a9 	.word	0x080041a9
 8004134:	08004191 	.word	0x08004191
 8004138:	080041a9 	.word	0x080041a9
 800413c:	080041a9 	.word	0x080041a9
 8004140:	080041a9 	.word	0x080041a9
 8004144:	080041a9 	.word	0x080041a9
 8004148:	080041a9 	.word	0x080041a9
 800414c:	080041a9 	.word	0x080041a9
 8004150:	080041a9 	.word	0x080041a9
 8004154:	08004199 	.word	0x08004199
 8004158:	080041a9 	.word	0x080041a9
 800415c:	080041a9 	.word	0x080041a9
 8004160:	080041a9 	.word	0x080041a9
 8004164:	080041a9 	.word	0x080041a9
 8004168:	080041a9 	.word	0x080041a9
 800416c:	080041a9 	.word	0x080041a9
 8004170:	080041a9 	.word	0x080041a9
 8004174:	080041a1 	.word	0x080041a1
 8004178:	2301      	movs	r3, #1
 800417a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800417e:	e0bc      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004180:	2304      	movs	r3, #4
 8004182:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004186:	e0b8      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004188:	2308      	movs	r3, #8
 800418a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800418e:	e0b4      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004190:	2310      	movs	r3, #16
 8004192:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004196:	e0b0      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004198:	2320      	movs	r3, #32
 800419a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800419e:	e0ac      	b.n	80042fa <UART_SetConfig+0x5a6>
 80041a0:	2340      	movs	r3, #64	; 0x40
 80041a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80041a6:	e0a8      	b.n	80042fa <UART_SetConfig+0x5a6>
 80041a8:	2380      	movs	r3, #128	; 0x80
 80041aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80041ae:	e0a4      	b.n	80042fa <UART_SetConfig+0x5a6>
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a8f      	ldr	r2, [pc, #572]	; (80043f4 <UART_SetConfig+0x6a0>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d130      	bne.n	800421c <UART_SetConfig+0x4c8>
 80041ba:	4b8d      	ldr	r3, [pc, #564]	; (80043f0 <UART_SetConfig+0x69c>)
 80041bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041be:	f003 0307 	and.w	r3, r3, #7
 80041c2:	2b05      	cmp	r3, #5
 80041c4:	d826      	bhi.n	8004214 <UART_SetConfig+0x4c0>
 80041c6:	a201      	add	r2, pc, #4	; (adr r2, 80041cc <UART_SetConfig+0x478>)
 80041c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041cc:	080041e5 	.word	0x080041e5
 80041d0:	080041ed 	.word	0x080041ed
 80041d4:	080041f5 	.word	0x080041f5
 80041d8:	080041fd 	.word	0x080041fd
 80041dc:	08004205 	.word	0x08004205
 80041e0:	0800420d 	.word	0x0800420d
 80041e4:	2300      	movs	r3, #0
 80041e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80041ea:	e086      	b.n	80042fa <UART_SetConfig+0x5a6>
 80041ec:	2304      	movs	r3, #4
 80041ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80041f2:	e082      	b.n	80042fa <UART_SetConfig+0x5a6>
 80041f4:	2308      	movs	r3, #8
 80041f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80041fa:	e07e      	b.n	80042fa <UART_SetConfig+0x5a6>
 80041fc:	2310      	movs	r3, #16
 80041fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004202:	e07a      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004204:	2320      	movs	r3, #32
 8004206:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800420a:	e076      	b.n	80042fa <UART_SetConfig+0x5a6>
 800420c:	2340      	movs	r3, #64	; 0x40
 800420e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004212:	e072      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004214:	2380      	movs	r3, #128	; 0x80
 8004216:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800421a:	e06e      	b.n	80042fa <UART_SetConfig+0x5a6>
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a75      	ldr	r2, [pc, #468]	; (80043f8 <UART_SetConfig+0x6a4>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d130      	bne.n	8004288 <UART_SetConfig+0x534>
 8004226:	4b72      	ldr	r3, [pc, #456]	; (80043f0 <UART_SetConfig+0x69c>)
 8004228:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800422a:	f003 0307 	and.w	r3, r3, #7
 800422e:	2b05      	cmp	r3, #5
 8004230:	d826      	bhi.n	8004280 <UART_SetConfig+0x52c>
 8004232:	a201      	add	r2, pc, #4	; (adr r2, 8004238 <UART_SetConfig+0x4e4>)
 8004234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004238:	08004251 	.word	0x08004251
 800423c:	08004259 	.word	0x08004259
 8004240:	08004261 	.word	0x08004261
 8004244:	08004269 	.word	0x08004269
 8004248:	08004271 	.word	0x08004271
 800424c:	08004279 	.word	0x08004279
 8004250:	2300      	movs	r3, #0
 8004252:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004256:	e050      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004258:	2304      	movs	r3, #4
 800425a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800425e:	e04c      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004260:	2308      	movs	r3, #8
 8004262:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004266:	e048      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004268:	2310      	movs	r3, #16
 800426a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800426e:	e044      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004270:	2320      	movs	r3, #32
 8004272:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004276:	e040      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004278:	2340      	movs	r3, #64	; 0x40
 800427a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800427e:	e03c      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004280:	2380      	movs	r3, #128	; 0x80
 8004282:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8004286:	e038      	b.n	80042fa <UART_SetConfig+0x5a6>
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a5b      	ldr	r2, [pc, #364]	; (80043fc <UART_SetConfig+0x6a8>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d130      	bne.n	80042f4 <UART_SetConfig+0x5a0>
 8004292:	4b57      	ldr	r3, [pc, #348]	; (80043f0 <UART_SetConfig+0x69c>)
 8004294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004296:	f003 0307 	and.w	r3, r3, #7
 800429a:	2b05      	cmp	r3, #5
 800429c:	d826      	bhi.n	80042ec <UART_SetConfig+0x598>
 800429e:	a201      	add	r2, pc, #4	; (adr r2, 80042a4 <UART_SetConfig+0x550>)
 80042a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042a4:	080042bd 	.word	0x080042bd
 80042a8:	080042c5 	.word	0x080042c5
 80042ac:	080042cd 	.word	0x080042cd
 80042b0:	080042d5 	.word	0x080042d5
 80042b4:	080042dd 	.word	0x080042dd
 80042b8:	080042e5 	.word	0x080042e5
 80042bc:	2302      	movs	r3, #2
 80042be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042c2:	e01a      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042c4:	2304      	movs	r3, #4
 80042c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042ca:	e016      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042cc:	2308      	movs	r3, #8
 80042ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042d2:	e012      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042d4:	2310      	movs	r3, #16
 80042d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042da:	e00e      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042dc:	2320      	movs	r3, #32
 80042de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042e2:	e00a      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042e4:	2340      	movs	r3, #64	; 0x40
 80042e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042ea:	e006      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042ec:	2380      	movs	r3, #128	; 0x80
 80042ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80042f2:	e002      	b.n	80042fa <UART_SetConfig+0x5a6>
 80042f4:	2380      	movs	r3, #128	; 0x80
 80042f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a3f      	ldr	r2, [pc, #252]	; (80043fc <UART_SetConfig+0x6a8>)
 8004300:	4293      	cmp	r3, r2
 8004302:	f040 80f8 	bne.w	80044f6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004306:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800430a:	2b20      	cmp	r3, #32
 800430c:	dc46      	bgt.n	800439c <UART_SetConfig+0x648>
 800430e:	2b02      	cmp	r3, #2
 8004310:	f2c0 8082 	blt.w	8004418 <UART_SetConfig+0x6c4>
 8004314:	3b02      	subs	r3, #2
 8004316:	2b1e      	cmp	r3, #30
 8004318:	d87e      	bhi.n	8004418 <UART_SetConfig+0x6c4>
 800431a:	a201      	add	r2, pc, #4	; (adr r2, 8004320 <UART_SetConfig+0x5cc>)
 800431c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004320:	080043a3 	.word	0x080043a3
 8004324:	08004419 	.word	0x08004419
 8004328:	080043ab 	.word	0x080043ab
 800432c:	08004419 	.word	0x08004419
 8004330:	08004419 	.word	0x08004419
 8004334:	08004419 	.word	0x08004419
 8004338:	080043bb 	.word	0x080043bb
 800433c:	08004419 	.word	0x08004419
 8004340:	08004419 	.word	0x08004419
 8004344:	08004419 	.word	0x08004419
 8004348:	08004419 	.word	0x08004419
 800434c:	08004419 	.word	0x08004419
 8004350:	08004419 	.word	0x08004419
 8004354:	08004419 	.word	0x08004419
 8004358:	080043cb 	.word	0x080043cb
 800435c:	08004419 	.word	0x08004419
 8004360:	08004419 	.word	0x08004419
 8004364:	08004419 	.word	0x08004419
 8004368:	08004419 	.word	0x08004419
 800436c:	08004419 	.word	0x08004419
 8004370:	08004419 	.word	0x08004419
 8004374:	08004419 	.word	0x08004419
 8004378:	08004419 	.word	0x08004419
 800437c:	08004419 	.word	0x08004419
 8004380:	08004419 	.word	0x08004419
 8004384:	08004419 	.word	0x08004419
 8004388:	08004419 	.word	0x08004419
 800438c:	08004419 	.word	0x08004419
 8004390:	08004419 	.word	0x08004419
 8004394:	08004419 	.word	0x08004419
 8004398:	0800440b 	.word	0x0800440b
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d037      	beq.n	8004410 <UART_SetConfig+0x6bc>
 80043a0:	e03a      	b.n	8004418 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80043a2:	f7fe fefb 	bl	800319c <HAL_RCCEx_GetD3PCLK1Freq>
 80043a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80043a8:	e03c      	b.n	8004424 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80043aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fe ff0a 	bl	80031c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80043b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80043b8:	e034      	b.n	8004424 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80043ba:	f107 0318 	add.w	r3, r7, #24
 80043be:	4618      	mov	r0, r3
 80043c0:	f7ff f856 	bl	8003470 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80043c8:	e02c      	b.n	8004424 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043ca:	4b09      	ldr	r3, [pc, #36]	; (80043f0 <UART_SetConfig+0x69c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0320 	and.w	r3, r3, #32
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d016      	beq.n	8004404 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80043d6:	4b06      	ldr	r3, [pc, #24]	; (80043f0 <UART_SetConfig+0x69c>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	08db      	lsrs	r3, r3, #3
 80043dc:	f003 0303 	and.w	r3, r3, #3
 80043e0:	4a07      	ldr	r2, [pc, #28]	; (8004400 <UART_SetConfig+0x6ac>)
 80043e2:	fa22 f303 	lsr.w	r3, r2, r3
 80043e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80043e8:	e01c      	b.n	8004424 <UART_SetConfig+0x6d0>
 80043ea:	bf00      	nop
 80043ec:	40011400 	.word	0x40011400
 80043f0:	58024400 	.word	0x58024400
 80043f4:	40007800 	.word	0x40007800
 80043f8:	40007c00 	.word	0x40007c00
 80043fc:	58000c00 	.word	0x58000c00
 8004400:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8004404:	4b9d      	ldr	r3, [pc, #628]	; (800467c <UART_SetConfig+0x928>)
 8004406:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004408:	e00c      	b.n	8004424 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800440a:	4b9d      	ldr	r3, [pc, #628]	; (8004680 <UART_SetConfig+0x92c>)
 800440c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800440e:	e009      	b.n	8004424 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004410:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004414:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004416:	e005      	b.n	8004424 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8004418:	2300      	movs	r3, #0
 800441a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004422:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004424:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004426:	2b00      	cmp	r3, #0
 8004428:	f000 81de 	beq.w	80047e8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004430:	4a94      	ldr	r2, [pc, #592]	; (8004684 <UART_SetConfig+0x930>)
 8004432:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004436:	461a      	mov	r2, r3
 8004438:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800443a:	fbb3 f3f2 	udiv	r3, r3, r2
 800443e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	685a      	ldr	r2, [r3, #4]
 8004444:	4613      	mov	r3, r2
 8004446:	005b      	lsls	r3, r3, #1
 8004448:	4413      	add	r3, r2
 800444a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800444c:	429a      	cmp	r2, r3
 800444e:	d305      	bcc.n	800445c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004456:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004458:	429a      	cmp	r2, r3
 800445a:	d903      	bls.n	8004464 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8004462:	e1c1      	b.n	80047e8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004464:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004466:	2200      	movs	r2, #0
 8004468:	60bb      	str	r3, [r7, #8]
 800446a:	60fa      	str	r2, [r7, #12]
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004470:	4a84      	ldr	r2, [pc, #528]	; (8004684 <UART_SetConfig+0x930>)
 8004472:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004476:	b29b      	uxth	r3, r3
 8004478:	2200      	movs	r2, #0
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	607a      	str	r2, [r7, #4]
 800447e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004482:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004486:	f7fb ff27 	bl	80002d8 <__aeabi_uldivmod>
 800448a:	4602      	mov	r2, r0
 800448c:	460b      	mov	r3, r1
 800448e:	4610      	mov	r0, r2
 8004490:	4619      	mov	r1, r3
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	f04f 0300 	mov.w	r3, #0
 800449a:	020b      	lsls	r3, r1, #8
 800449c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80044a0:	0202      	lsls	r2, r0, #8
 80044a2:	6979      	ldr	r1, [r7, #20]
 80044a4:	6849      	ldr	r1, [r1, #4]
 80044a6:	0849      	lsrs	r1, r1, #1
 80044a8:	2000      	movs	r0, #0
 80044aa:	460c      	mov	r4, r1
 80044ac:	4605      	mov	r5, r0
 80044ae:	eb12 0804 	adds.w	r8, r2, r4
 80044b2:	eb43 0905 	adc.w	r9, r3, r5
 80044b6:	697b      	ldr	r3, [r7, #20]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	469a      	mov	sl, r3
 80044be:	4693      	mov	fp, r2
 80044c0:	4652      	mov	r2, sl
 80044c2:	465b      	mov	r3, fp
 80044c4:	4640      	mov	r0, r8
 80044c6:	4649      	mov	r1, r9
 80044c8:	f7fb ff06 	bl	80002d8 <__aeabi_uldivmod>
 80044cc:	4602      	mov	r2, r0
 80044ce:	460b      	mov	r3, r1
 80044d0:	4613      	mov	r3, r2
 80044d2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80044d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80044da:	d308      	bcc.n	80044ee <UART_SetConfig+0x79a>
 80044dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044de:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80044e2:	d204      	bcs.n	80044ee <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80044ea:	60da      	str	r2, [r3, #12]
 80044ec:	e17c      	b.n	80047e8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80044f4:	e178      	b.n	80047e8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	69db      	ldr	r3, [r3, #28]
 80044fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044fe:	f040 80c5 	bne.w	800468c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8004502:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004506:	2b20      	cmp	r3, #32
 8004508:	dc48      	bgt.n	800459c <UART_SetConfig+0x848>
 800450a:	2b00      	cmp	r3, #0
 800450c:	db7b      	blt.n	8004606 <UART_SetConfig+0x8b2>
 800450e:	2b20      	cmp	r3, #32
 8004510:	d879      	bhi.n	8004606 <UART_SetConfig+0x8b2>
 8004512:	a201      	add	r2, pc, #4	; (adr r2, 8004518 <UART_SetConfig+0x7c4>)
 8004514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004518:	080045a3 	.word	0x080045a3
 800451c:	080045ab 	.word	0x080045ab
 8004520:	08004607 	.word	0x08004607
 8004524:	08004607 	.word	0x08004607
 8004528:	080045b3 	.word	0x080045b3
 800452c:	08004607 	.word	0x08004607
 8004530:	08004607 	.word	0x08004607
 8004534:	08004607 	.word	0x08004607
 8004538:	080045c3 	.word	0x080045c3
 800453c:	08004607 	.word	0x08004607
 8004540:	08004607 	.word	0x08004607
 8004544:	08004607 	.word	0x08004607
 8004548:	08004607 	.word	0x08004607
 800454c:	08004607 	.word	0x08004607
 8004550:	08004607 	.word	0x08004607
 8004554:	08004607 	.word	0x08004607
 8004558:	080045d3 	.word	0x080045d3
 800455c:	08004607 	.word	0x08004607
 8004560:	08004607 	.word	0x08004607
 8004564:	08004607 	.word	0x08004607
 8004568:	08004607 	.word	0x08004607
 800456c:	08004607 	.word	0x08004607
 8004570:	08004607 	.word	0x08004607
 8004574:	08004607 	.word	0x08004607
 8004578:	08004607 	.word	0x08004607
 800457c:	08004607 	.word	0x08004607
 8004580:	08004607 	.word	0x08004607
 8004584:	08004607 	.word	0x08004607
 8004588:	08004607 	.word	0x08004607
 800458c:	08004607 	.word	0x08004607
 8004590:	08004607 	.word	0x08004607
 8004594:	08004607 	.word	0x08004607
 8004598:	080045f9 	.word	0x080045f9
 800459c:	2b40      	cmp	r3, #64	; 0x40
 800459e:	d02e      	beq.n	80045fe <UART_SetConfig+0x8aa>
 80045a0:	e031      	b.n	8004606 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045a2:	f7fd fe89 	bl	80022b8 <HAL_RCC_GetPCLK1Freq>
 80045a6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80045a8:	e033      	b.n	8004612 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80045aa:	f7fd fe9b 	bl	80022e4 <HAL_RCC_GetPCLK2Freq>
 80045ae:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80045b0:	e02f      	b.n	8004612 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80045b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fe fe06 	bl	80031c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80045bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045be:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80045c0:	e027      	b.n	8004612 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80045c2:	f107 0318 	add.w	r3, r7, #24
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7fe ff52 	bl	8003470 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80045d0:	e01f      	b.n	8004612 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80045d2:	4b2d      	ldr	r3, [pc, #180]	; (8004688 <UART_SetConfig+0x934>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d009      	beq.n	80045f2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80045de:	4b2a      	ldr	r3, [pc, #168]	; (8004688 <UART_SetConfig+0x934>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	08db      	lsrs	r3, r3, #3
 80045e4:	f003 0303 	and.w	r3, r3, #3
 80045e8:	4a24      	ldr	r2, [pc, #144]	; (800467c <UART_SetConfig+0x928>)
 80045ea:	fa22 f303 	lsr.w	r3, r2, r3
 80045ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80045f0:	e00f      	b.n	8004612 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80045f2:	4b22      	ldr	r3, [pc, #136]	; (800467c <UART_SetConfig+0x928>)
 80045f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80045f6:	e00c      	b.n	8004612 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80045f8:	4b21      	ldr	r3, [pc, #132]	; (8004680 <UART_SetConfig+0x92c>)
 80045fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80045fc:	e009      	b.n	8004612 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80045fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004602:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004604:	e005      	b.n	8004612 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8004610:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004612:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004614:	2b00      	cmp	r3, #0
 8004616:	f000 80e7 	beq.w	80047e8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800461e:	4a19      	ldr	r2, [pc, #100]	; (8004684 <UART_SetConfig+0x930>)
 8004620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004624:	461a      	mov	r2, r3
 8004626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004628:	fbb3 f3f2 	udiv	r3, r3, r2
 800462c:	005a      	lsls	r2, r3, #1
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	085b      	lsrs	r3, r3, #1
 8004634:	441a      	add	r2, r3
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	fbb2 f3f3 	udiv	r3, r2, r3
 800463e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004642:	2b0f      	cmp	r3, #15
 8004644:	d916      	bls.n	8004674 <UART_SetConfig+0x920>
 8004646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004648:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800464c:	d212      	bcs.n	8004674 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004650:	b29b      	uxth	r3, r3
 8004652:	f023 030f 	bic.w	r3, r3, #15
 8004656:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465a:	085b      	lsrs	r3, r3, #1
 800465c:	b29b      	uxth	r3, r3
 800465e:	f003 0307 	and.w	r3, r3, #7
 8004662:	b29a      	uxth	r2, r3
 8004664:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004666:	4313      	orrs	r3, r2
 8004668:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8004670:	60da      	str	r2, [r3, #12]
 8004672:	e0b9      	b.n	80047e8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800467a:	e0b5      	b.n	80047e8 <UART_SetConfig+0xa94>
 800467c:	03d09000 	.word	0x03d09000
 8004680:	003d0900 	.word	0x003d0900
 8004684:	08004e14 	.word	0x08004e14
 8004688:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800468c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8004690:	2b20      	cmp	r3, #32
 8004692:	dc49      	bgt.n	8004728 <UART_SetConfig+0x9d4>
 8004694:	2b00      	cmp	r3, #0
 8004696:	db7c      	blt.n	8004792 <UART_SetConfig+0xa3e>
 8004698:	2b20      	cmp	r3, #32
 800469a:	d87a      	bhi.n	8004792 <UART_SetConfig+0xa3e>
 800469c:	a201      	add	r2, pc, #4	; (adr r2, 80046a4 <UART_SetConfig+0x950>)
 800469e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046a2:	bf00      	nop
 80046a4:	0800472f 	.word	0x0800472f
 80046a8:	08004737 	.word	0x08004737
 80046ac:	08004793 	.word	0x08004793
 80046b0:	08004793 	.word	0x08004793
 80046b4:	0800473f 	.word	0x0800473f
 80046b8:	08004793 	.word	0x08004793
 80046bc:	08004793 	.word	0x08004793
 80046c0:	08004793 	.word	0x08004793
 80046c4:	0800474f 	.word	0x0800474f
 80046c8:	08004793 	.word	0x08004793
 80046cc:	08004793 	.word	0x08004793
 80046d0:	08004793 	.word	0x08004793
 80046d4:	08004793 	.word	0x08004793
 80046d8:	08004793 	.word	0x08004793
 80046dc:	08004793 	.word	0x08004793
 80046e0:	08004793 	.word	0x08004793
 80046e4:	0800475f 	.word	0x0800475f
 80046e8:	08004793 	.word	0x08004793
 80046ec:	08004793 	.word	0x08004793
 80046f0:	08004793 	.word	0x08004793
 80046f4:	08004793 	.word	0x08004793
 80046f8:	08004793 	.word	0x08004793
 80046fc:	08004793 	.word	0x08004793
 8004700:	08004793 	.word	0x08004793
 8004704:	08004793 	.word	0x08004793
 8004708:	08004793 	.word	0x08004793
 800470c:	08004793 	.word	0x08004793
 8004710:	08004793 	.word	0x08004793
 8004714:	08004793 	.word	0x08004793
 8004718:	08004793 	.word	0x08004793
 800471c:	08004793 	.word	0x08004793
 8004720:	08004793 	.word	0x08004793
 8004724:	08004785 	.word	0x08004785
 8004728:	2b40      	cmp	r3, #64	; 0x40
 800472a:	d02e      	beq.n	800478a <UART_SetConfig+0xa36>
 800472c:	e031      	b.n	8004792 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800472e:	f7fd fdc3 	bl	80022b8 <HAL_RCC_GetPCLK1Freq>
 8004732:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8004734:	e033      	b.n	800479e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004736:	f7fd fdd5 	bl	80022e4 <HAL_RCC_GetPCLK2Freq>
 800473a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800473c:	e02f      	b.n	800479e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800473e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004742:	4618      	mov	r0, r3
 8004744:	f7fe fd40 	bl	80031c8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800474c:	e027      	b.n	800479e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800474e:	f107 0318 	add.w	r3, r7, #24
 8004752:	4618      	mov	r0, r3
 8004754:	f7fe fe8c 	bl	8003470 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004758:	69fb      	ldr	r3, [r7, #28]
 800475a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800475c:	e01f      	b.n	800479e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800475e:	4b2d      	ldr	r3, [pc, #180]	; (8004814 <UART_SetConfig+0xac0>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0320 	and.w	r3, r3, #32
 8004766:	2b00      	cmp	r3, #0
 8004768:	d009      	beq.n	800477e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800476a:	4b2a      	ldr	r3, [pc, #168]	; (8004814 <UART_SetConfig+0xac0>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	08db      	lsrs	r3, r3, #3
 8004770:	f003 0303 	and.w	r3, r3, #3
 8004774:	4a28      	ldr	r2, [pc, #160]	; (8004818 <UART_SetConfig+0xac4>)
 8004776:	fa22 f303 	lsr.w	r3, r2, r3
 800477a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800477c:	e00f      	b.n	800479e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800477e:	4b26      	ldr	r3, [pc, #152]	; (8004818 <UART_SetConfig+0xac4>)
 8004780:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004782:	e00c      	b.n	800479e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8004784:	4b25      	ldr	r3, [pc, #148]	; (800481c <UART_SetConfig+0xac8>)
 8004786:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004788:	e009      	b.n	800479e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800478a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800478e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8004790:	e005      	b.n	800479e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8004792:	2300      	movs	r3, #0
 8004794:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800479c:	bf00      	nop
    }

    if (pclk != 0U)
 800479e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d021      	beq.n	80047e8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a8:	4a1d      	ldr	r2, [pc, #116]	; (8004820 <UART_SetConfig+0xacc>)
 80047aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80047ae:	461a      	mov	r2, r3
 80047b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80047b2:	fbb3 f2f2 	udiv	r2, r3, r2
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	085b      	lsrs	r3, r3, #1
 80047bc:	441a      	add	r2, r3
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ca:	2b0f      	cmp	r3, #15
 80047cc:	d909      	bls.n	80047e2 <UART_SetConfig+0xa8e>
 80047ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d4:	d205      	bcs.n	80047e2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80047d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d8:	b29a      	uxth	r2, r3
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	60da      	str	r2, [r3, #12]
 80047e0:	e002      	b.n	80047e8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	2200      	movs	r2, #0
 80047fc:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	2200      	movs	r2, #0
 8004802:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8004804:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8004808:	4618      	mov	r0, r3
 800480a:	3748      	adds	r7, #72	; 0x48
 800480c:	46bd      	mov	sp, r7
 800480e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004812:	bf00      	nop
 8004814:	58024400 	.word	0x58024400
 8004818:	03d09000 	.word	0x03d09000
 800481c:	003d0900 	.word	0x003d0900
 8004820:	08004e14 	.word	0x08004e14

08004824 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004830:	f003 0301 	and.w	r3, r3, #1
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00a      	beq.n	800484e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00a      	beq.n	8004870 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b00      	cmp	r3, #0
 800487a:	d00a      	beq.n	8004892 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	430a      	orrs	r2, r1
 8004890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004896:	f003 0308 	and.w	r3, r3, #8
 800489a:	2b00      	cmp	r3, #0
 800489c:	d00a      	beq.n	80048b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048b8:	f003 0310 	and.w	r3, r3, #16
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d00a      	beq.n	80048d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	430a      	orrs	r2, r1
 80048d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048da:	f003 0320 	and.w	r3, r3, #32
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d00a      	beq.n	80048f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	430a      	orrs	r2, r1
 80048f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004900:	2b00      	cmp	r3, #0
 8004902:	d01a      	beq.n	800493a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	430a      	orrs	r2, r1
 8004918:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800491e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004922:	d10a      	bne.n	800493a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	430a      	orrs	r2, r1
 8004938:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	430a      	orrs	r2, r1
 800495a:	605a      	str	r2, [r3, #4]
  }
}
 800495c:	bf00      	nop
 800495e:	370c      	adds	r7, #12
 8004960:	46bd      	mov	sp, r7
 8004962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004966:	4770      	bx	lr

08004968 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af02      	add	r7, sp, #8
 800496e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004978:	f7fc f9c2 	bl	8000d00 <HAL_GetTick>
 800497c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0308 	and.w	r3, r3, #8
 8004988:	2b08      	cmp	r3, #8
 800498a:	d10e      	bne.n	80049aa <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800498c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800499a:	6878      	ldr	r0, [r7, #4]
 800499c:	f000 f82f 	bl	80049fe <UART_WaitOnFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049a6:	2303      	movs	r3, #3
 80049a8:	e025      	b.n	80049f6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0304 	and.w	r3, r3, #4
 80049b4:	2b04      	cmp	r3, #4
 80049b6:	d10e      	bne.n	80049d6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80049b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 f819 	bl	80049fe <UART_WaitOnFlagUntilTimeout>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e00f      	b.n	80049f6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2220      	movs	r2, #32
 80049da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2220      	movs	r2, #32
 80049e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}

080049fe <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80049fe:	b580      	push	{r7, lr}
 8004a00:	b09c      	sub	sp, #112	; 0x70
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	60f8      	str	r0, [r7, #12]
 8004a06:	60b9      	str	r1, [r7, #8]
 8004a08:	603b      	str	r3, [r7, #0]
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a0e:	e0a9      	b.n	8004b64 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a10:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a16:	f000 80a5 	beq.w	8004b64 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a1a:	f7fc f971 	bl	8000d00 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	683b      	ldr	r3, [r7, #0]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d302      	bcc.n	8004a30 <UART_WaitOnFlagUntilTimeout+0x32>
 8004a2a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d140      	bne.n	8004ab2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a38:	e853 3f00 	ldrex	r3, [r3]
 8004a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004a3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a40:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004a44:	667b      	str	r3, [r7, #100]	; 0x64
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	461a      	mov	r2, r3
 8004a4c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004a4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a50:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a52:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004a54:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004a56:	e841 2300 	strex	r3, r2, [r1]
 8004a5a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004a5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d1e6      	bne.n	8004a30 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	3308      	adds	r3, #8
 8004a68:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a6c:	e853 3f00 	ldrex	r3, [r3]
 8004a70:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a74:	f023 0301 	bic.w	r3, r3, #1
 8004a78:	663b      	str	r3, [r7, #96]	; 0x60
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	3308      	adds	r3, #8
 8004a80:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004a82:	64ba      	str	r2, [r7, #72]	; 0x48
 8004a84:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a86:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004a88:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a8a:	e841 2300 	strex	r3, r2, [r1]
 8004a8e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004a90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1e5      	bne.n	8004a62 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2220      	movs	r2, #32
 8004a9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e069      	b.n	8004b86 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f003 0304 	and.w	r3, r3, #4
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d051      	beq.n	8004b64 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	69db      	ldr	r3, [r3, #28]
 8004ac6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ace:	d149      	bne.n	8004b64 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004ad8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae2:	e853 3f00 	ldrex	r3, [r3]
 8004ae6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004aee:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	461a      	mov	r2, r3
 8004af6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004af8:	637b      	str	r3, [r7, #52]	; 0x34
 8004afa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004afe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b00:	e841 2300 	strex	r3, r2, [r1]
 8004b04:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d1e6      	bne.n	8004ada <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	3308      	adds	r3, #8
 8004b12:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	e853 3f00 	ldrex	r3, [r3]
 8004b1a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	f023 0301 	bic.w	r3, r3, #1
 8004b22:	66bb      	str	r3, [r7, #104]	; 0x68
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3308      	adds	r3, #8
 8004b2a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004b2c:	623a      	str	r2, [r7, #32]
 8004b2e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b30:	69f9      	ldr	r1, [r7, #28]
 8004b32:	6a3a      	ldr	r2, [r7, #32]
 8004b34:	e841 2300 	strex	r3, r2, [r1]
 8004b38:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d1e5      	bne.n	8004b0c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2220      	movs	r2, #32
 8004b44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e010      	b.n	8004b86 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	69da      	ldr	r2, [r3, #28]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	bf0c      	ite	eq
 8004b74:	2301      	moveq	r3, #1
 8004b76:	2300      	movne	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	79fb      	ldrb	r3, [r7, #7]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	f43f af46 	beq.w	8004a10 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3770      	adds	r7, #112	; 0x70
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}

08004b8e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004b8e:	b480      	push	{r7}
 8004b90:	b085      	sub	sp, #20
 8004b92:	af00      	add	r7, sp, #0
 8004b94:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004b9c:	2b01      	cmp	r3, #1
 8004b9e:	d101      	bne.n	8004ba4 <HAL_UARTEx_DisableFifoMode+0x16>
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	e027      	b.n	8004bf4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2224      	movs	r2, #36	; 0x24
 8004bb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	681a      	ldr	r2, [r3, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f022 0201 	bic.w	r2, r2, #1
 8004bca:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004bd2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2220      	movs	r2, #32
 8004be6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004bf2:	2300      	movs	r3, #0
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	3714      	adds	r7, #20
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b084      	sub	sp, #16
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004c10:	2b01      	cmp	r3, #1
 8004c12:	d101      	bne.n	8004c18 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004c14:	2302      	movs	r3, #2
 8004c16:	e02d      	b.n	8004c74 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2224      	movs	r2, #36	; 0x24
 8004c24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0201 	bic.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 f84f 	bl	8004cf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	68fa      	ldr	r2, [r7, #12]
 8004c60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2220      	movs	r2, #32
 8004c66:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b084      	sub	sp, #16
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e02d      	b.n	8004cf0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2224      	movs	r2, #36	; 0x24
 8004ca0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f022 0201 	bic.w	r2, r2, #1
 8004cba:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	683a      	ldr	r2, [r7, #0]
 8004ccc:	430a      	orrs	r2, r1
 8004cce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004cd0:	6878      	ldr	r0, [r7, #4]
 8004cd2:	f000 f811 	bl	8004cf8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2220      	movs	r2, #32
 8004ce2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3710      	adds	r7, #16
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b085      	sub	sp, #20
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d108      	bne.n	8004d1a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004d18:	e031      	b.n	8004d7e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004d1a:	2310      	movs	r3, #16
 8004d1c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004d1e:	2310      	movs	r3, #16
 8004d20:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	0e5b      	lsrs	r3, r3, #25
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	f003 0307 	and.w	r3, r3, #7
 8004d30:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	0f5b      	lsrs	r3, r3, #29
 8004d3a:	b2db      	uxtb	r3, r3
 8004d3c:	f003 0307 	and.w	r3, r3, #7
 8004d40:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d42:	7bbb      	ldrb	r3, [r7, #14]
 8004d44:	7b3a      	ldrb	r2, [r7, #12]
 8004d46:	4911      	ldr	r1, [pc, #68]	; (8004d8c <UARTEx_SetNbDataToProcess+0x94>)
 8004d48:	5c8a      	ldrb	r2, [r1, r2]
 8004d4a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004d4e:	7b3a      	ldrb	r2, [r7, #12]
 8004d50:	490f      	ldr	r1, [pc, #60]	; (8004d90 <UARTEx_SetNbDataToProcess+0x98>)
 8004d52:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004d54:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d60:	7bfb      	ldrb	r3, [r7, #15]
 8004d62:	7b7a      	ldrb	r2, [r7, #13]
 8004d64:	4909      	ldr	r1, [pc, #36]	; (8004d8c <UARTEx_SetNbDataToProcess+0x94>)
 8004d66:	5c8a      	ldrb	r2, [r1, r2]
 8004d68:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004d6c:	7b7a      	ldrb	r2, [r7, #13]
 8004d6e:	4908      	ldr	r1, [pc, #32]	; (8004d90 <UARTEx_SetNbDataToProcess+0x98>)
 8004d70:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004d72:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d76:	b29a      	uxth	r2, r3
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8004d7e:	bf00      	nop
 8004d80:	3714      	adds	r7, #20
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr
 8004d8a:	bf00      	nop
 8004d8c:	08004e2c 	.word	0x08004e2c
 8004d90:	08004e34 	.word	0x08004e34

08004d94 <__libc_init_array>:
 8004d94:	b570      	push	{r4, r5, r6, lr}
 8004d96:	4d0d      	ldr	r5, [pc, #52]	; (8004dcc <__libc_init_array+0x38>)
 8004d98:	4c0d      	ldr	r4, [pc, #52]	; (8004dd0 <__libc_init_array+0x3c>)
 8004d9a:	1b64      	subs	r4, r4, r5
 8004d9c:	10a4      	asrs	r4, r4, #2
 8004d9e:	2600      	movs	r6, #0
 8004da0:	42a6      	cmp	r6, r4
 8004da2:	d109      	bne.n	8004db8 <__libc_init_array+0x24>
 8004da4:	4d0b      	ldr	r5, [pc, #44]	; (8004dd4 <__libc_init_array+0x40>)
 8004da6:	4c0c      	ldr	r4, [pc, #48]	; (8004dd8 <__libc_init_array+0x44>)
 8004da8:	f000 f820 	bl	8004dec <_init>
 8004dac:	1b64      	subs	r4, r4, r5
 8004dae:	10a4      	asrs	r4, r4, #2
 8004db0:	2600      	movs	r6, #0
 8004db2:	42a6      	cmp	r6, r4
 8004db4:	d105      	bne.n	8004dc2 <__libc_init_array+0x2e>
 8004db6:	bd70      	pop	{r4, r5, r6, pc}
 8004db8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dbc:	4798      	blx	r3
 8004dbe:	3601      	adds	r6, #1
 8004dc0:	e7ee      	b.n	8004da0 <__libc_init_array+0xc>
 8004dc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004dc6:	4798      	blx	r3
 8004dc8:	3601      	adds	r6, #1
 8004dca:	e7f2      	b.n	8004db2 <__libc_init_array+0x1e>
 8004dcc:	08004e44 	.word	0x08004e44
 8004dd0:	08004e44 	.word	0x08004e44
 8004dd4:	08004e44 	.word	0x08004e44
 8004dd8:	08004e48 	.word	0x08004e48

08004ddc <memset>:
 8004ddc:	4402      	add	r2, r0
 8004dde:	4603      	mov	r3, r0
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d100      	bne.n	8004de6 <memset+0xa>
 8004de4:	4770      	bx	lr
 8004de6:	f803 1b01 	strb.w	r1, [r3], #1
 8004dea:	e7f9      	b.n	8004de0 <memset+0x4>

08004dec <_init>:
 8004dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dee:	bf00      	nop
 8004df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004df2:	bc08      	pop	{r3}
 8004df4:	469e      	mov	lr, r3
 8004df6:	4770      	bx	lr

08004df8 <_fini>:
 8004df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dfa:	bf00      	nop
 8004dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004dfe:	bc08      	pop	{r3}
 8004e00:	469e      	mov	lr, r3
 8004e02:	4770      	bx	lr
