

================================================================
== Vivado HLS Report for 'Threshold'
================================================================
* Date:           Mon Mar 30 11:11:51 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        otsu_threshold
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  205323|  1028523|  205323|  1028523|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+----------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+----------+----------+
        |- Loop 1       |     256|     256|         1|          -|          -|       256|    no    |
        |- loop_height  |       0|  823200| 5 ~ 1029 |          -|          -|  0 ~ 800 |    no    |
        | + loop_width  |       2|    1026|         4|          1|          1| 0 ~ 1024 |    yes   |
        |- Loop 3       |       2|       2|         1|          1|          1|         2|    yes   |
        |- Loop 4       |  205056|  205056|       801|          -|          -|       256|    no    |
        | + Loop 4.1    |     768|     768|         3|          -|          -|       256|    no    |
        +---------------+--------+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      3|       0|    903|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|    4431|   9312|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        0|      -|    1297|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     14|    5728|  10360|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      6|       5|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |ov5640_otsu_thresfYi_U37  |ov5640_otsu_thresfYi  |        0|      2|  227|  404|
    |ov5640_otsu_thresg8j_U38  |ov5640_otsu_thresg8j  |        0|      2|  227|  404|
    |ov5640_otsu_threshbi_U39  |ov5640_otsu_threshbi  |        0|      3|  128|  320|
    |ov5640_otsu_threshbi_U40  |ov5640_otsu_threshbi  |        0|      3|  128|  320|
    |ov5640_otsu_thresibs_U41  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U42  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U43  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U44  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresibs_U45  |ov5640_otsu_thresibs  |        0|      0|  563|  991|
    |ov5640_otsu_thresjbC_U46  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U47  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U48  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U49  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_thresjbC_U50  |ov5640_otsu_thresjbC  |        0|      0|  168|  534|
    |ov5640_otsu_threskbM_U51  |ov5640_otsu_threskbM  |        0|      0|   66|  239|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     10| 4431| 9312|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |ov5640_otsu_threslbW_U52  |ov5640_otsu_threslbW  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |hist_out_V_U  |Threshold_hist_oueOg  |        2|  0|   0|   256|   20|     1|         5120|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|   256|   20|     1|         5120|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_10_i_fu_1004_p2                |     *    |      3|  0|  21|          32|          32|
    |back_gray_count_fu_1090_p2         |     +    |      0|  0|  32|          32|          32|
    |back_pixel_count_fu_1061_p2        |     +    |      0|  0|  32|          32|          32|
    |front_gray_count_fu_1096_p2        |     +    |      0|  0|  32|          32|          32|
    |front_pixel_count_fu_1067_p2       |     +    |      0|  0|  32|          32|          32|
    |hist_flag_V_2_i_fu_888_p2          |     +    |      0|  0|  20|           1|          20|
    |hist_flag_V_i_fu_847_p2            |     +    |      0|  0|  20|           1|          20|
    |hist_last_V_fu_841_p2              |     +    |      0|  0|  20|           1|          20|
    |hist_w_V_i_fu_867_p2               |     +    |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_0_fu_908_p2       |     +    |      0|  0|  20|           1|          20|
    |i_1_fu_550_p2                      |     +    |      0|  0|  31|          31|           1|
    |i_fu_490_p2                        |     +    |      0|  0|   9|           9|           1|
    |j_1_fu_1030_p2                     |     +    |      0|  0|   9|           9|           1|
    |j_fu_565_p2                        |     +    |      0|  0|  31|          31|           1|
    |m_fu_970_p2                        |     +    |      0|  0|   3|           2|           1|
    |ret_V_fu_692_p2                    |     +    |      0|  0|   4|           1|           3|
    |threshold_tmp_fu_1014_p2           |     +    |      0|  0|   9|           9|           1|
    |total_gray_fu_1047_p2              |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0                       |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter1   |    and   |      0|  0|   1|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state6_pp0_iter2_stage0  |    and   |      0|  0|   1|           1|           1|
    |ap_enable_state7_pp0_iter3_stage0  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp2_fu_646_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp5_fu_786_p2                 |    and   |      0|  0|   1|           1|           1|
    |sel_tmp7_fu_664_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_1198_p2                  |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_1192_p2                   |    and   |      0|  0|   1|           1|           1|
    |cond_i_fu_976_p2                   |   icmp   |      0|  0|   1|           2|           1|
    |exitcond2_i_fu_484_p2              |   icmp   |      0|  0|   5|           9|          10|
    |exitcond3_i_fu_964_p2              |   icmp   |      0|  0|   2|           2|           3|
    |exitcond5_i_fu_1008_p2             |   icmp   |      0|  0|   5|           9|          10|
    |exitcond_i_fu_1024_p2              |   icmp   |      0|  0|   5|           9|          10|
    |icmp_fu_766_p2                     |   icmp   |      0|  0|   1|           2|           1|
    |notlhs1_fu_1174_p2                 |   icmp   |      0|  0|   4|           8|           2|
    |notlhs_fu_1156_p2                  |   icmp   |      0|  0|   4|           8|           2|
    |notrhs1_fu_1180_p2                 |   icmp   |      0|  0|   9|          23|           1|
    |notrhs_fu_1162_p2                  |   icmp   |      0|  0|   9|          23|           1|
    |tmp_21_1_i_fu_603_p2               |   icmp   |      0|  0|   4|           8|           8|
    |tmp_21_2_i_fu_608_p2               |   icmp   |      0|  0|   4|           8|           8|
    |tmp_21_3_i_fu_613_p2               |   icmp   |      0|  0|   4|           8|           8|
    |tmp_21_i_fu_598_p2                 |   icmp   |      0|  0|   4|           8|           8|
    |tmp_27_i_fu_1036_p2                |   icmp   |      0|  0|   5|           9|           9|
    |tmp_31_i_fu_740_p2                 |   icmp   |      0|  0|   2|           3|           4|
    |tmp_36_i_fu_750_p2                 |   icmp   |      0|  0|   2|           3|           2|
    |tmp_49_1_i_fu_712_p2               |   icmp   |      0|  0|   2|           3|           2|
    |tmp_51_2_i_fu_726_p2               |   icmp   |      0|  0|   2|           3|           1|
    |tmp_51_i_fu_698_p2                 |   icmp   |      0|  0|   2|           3|           2|
    |tmp_7_i_fu_545_p2                  |   icmp   |      0|  0|  12|          32|          32|
    |tmp_8_i_fu_560_p2                  |   icmp   |      0|  0|  12|          32|          32|
    |tmp_9_i_fu_584_p2                  |   icmp   |      0|  0|   4|           8|           8|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   1|           1|           1|
    |sel_tmp6_demorgan_fu_652_p2        |    or    |      0|  0|   1|           1|           1|
    |tmp_3_fu_626_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_4_fu_678_p2                    |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_1168_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_s_fu_1186_p2                   |    or    |      0|  0|   1|           1|           1|
    |addr_V_1_0338_2_be_s_fu_718_p3     |  select  |      0|  0|   8|           1|           8|
    |addr_win_val_V_0_0_2_fu_799_p3     |  select  |      0|  0|   8|           1|           8|
    |addr_win_val_V_load_s_fu_982_p3    |  select  |      0|  0|   8|           1|           8|
    |back_gray_count_1_fu_1109_p3       |  select  |      0|  0|  32|           1|          32|
    |back_pixel_count_1_fu_1080_p3      |  select  |      0|  0|  32|           1|          32|
    |front_gray_count_1_fu_1102_p3      |  select  |      0|  0|  32|           1|          32|
    |front_pixel_count_1_fu_1073_p3     |  select  |      0|  0|  32|           1|          32|
    |hist_w_V_171_0341_2_fu_881_p3      |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_1_fu_894_p3       |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_2_fu_873_p3       |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_0_V_3_fu_853_p3       |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_V_0_0_2_fu_928_p3     |  select  |      0|  0|  20|           1|          20|
    |hist_win_val_V_load_s_fu_995_p3    |  select  |      0|  0|  20|           1|          20|
    |p_0338_2_be_2_i_fu_732_p3          |  select  |      0|  0|   8|           1|           8|
    |p_0338_2_be_i_fu_704_p3            |  select  |      0|  0|   8|           1|           8|
    |p_0341_2_be_2_i_fu_901_p3          |  select  |      0|  0|  20|           1|          20|
    |p_0341_2_be_i_fu_860_p3            |  select  |      0|  0|  20|           1|          20|
    |p_2_i_fu_684_p3                    |  select  |      0|  0|   3|           1|           3|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   2|           1|           2|
    |p_i_cast_fu_618_p3                 |  select  |      0|  0|   2|           1|           1|
    |sel_tmp3_cast_fu_670_p3            |  select  |      0|  0|   2|           1|           2|
    |sel_tmp8_fu_792_p3                 |  select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_921_p3                 |  select  |      0|  0|  20|           1|          20|
    |sel_tmp_fu_632_p3                  |  select  |      0|  0|   4|           1|           3|
    |storemerge1_i_fu_914_p3            |  select  |      0|  0|  20|           1|          20|
    |storemerge_i_fu_772_p3             |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp1_fu_640_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_fu_780_p2                 |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp6_fu_658_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      3|  0| 903|         559|         886|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |addr_last_V_fu_186           |   3|          2|    8|         16|
    |addr_win_val_0_V_1_fu_178    |   3|          2|    8|         16|
    |addr_win_val_0_V_2_fu_174    |   3|          2|    8|         16|
    |addr_win_val_0_V_3_fu_182    |   3|          2|    8|         16|
    |ap_NS_fsm                    |  11|         47|    1|         47|
    |ap_done                      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3      |   3|          3|    1|          3|
    |back_gray_count_i_reg_372    |   3|          2|   32|         64|
    |back_pixel_count_i_reg_348   |   3|          2|   32|         64|
    |col_assign_reg_313           |   3|          2|    2|          4|
    |front_gray_count_i_reg_360   |   3|          2|   32|         64|
    |front_pixel_count_i_reg_336  |   3|          2|   32|         64|
    |grp_fu_395_opcode            |   3|          3|    2|          6|
    |grp_fu_395_p0                |   3|          3|   32|         96|
    |grp_fu_395_p1                |   3|          3|   32|         96|
    |grp_fu_403_p0                |   3|          3|   32|         96|
    |grp_fu_407_p0                |   3|          3|   32|         96|
    |grp_fu_431_p0                |   3|          3|   32|         96|
    |hist_out_V_address0          |   3|          4|    8|         32|
    |hist_out_V_address1          |   3|          3|    8|         24|
    |hist_out_V_d1                |   3|          3|   20|         60|
    |hist_win_val_0_V_1_1_fu_190  |   3|          2|   20|         40|
    |hist_win_val_0_V_2_1_fu_198  |   3|          2|   20|         40|
    |hist_win_val_0_V_3_1_fu_202  |   3|          2|   20|         40|
    |hist_win_val_V_0_0_i_fu_194  |   3|          2|   20|         40|
    |i1_i_reg_280                 |   3|          2|    9|         18|
    |i2_i_reg_291                 |   3|          2|   31|         62|
    |i_op_assign_reg_384          |   3|          2|    9|         18|
    |j_i_reg_302                  |   3|          2|   31|         62|
    |p_dst_data_stream_V_blk_n    |   3|          2|    1|          2|
    |p_src_cols_V_blk_n           |   3|          2|    1|          2|
    |p_src_data_stream_V_blk_n    |   3|          2|    1|          2|
    |p_src_rows_V_blk_n           |   3|          2|    1|          2|
    |val_assign_reg_324           |   3|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 113|        126|  537|       1326|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |addr_last_V_fu_186             |   8|   0|    8|          0|
    |addr_win_val_0_V_1_fu_178      |   8|   0|    8|          0|
    |addr_win_val_0_V_2_1_reg_1341  |   8|   0|    8|          0|
    |addr_win_val_0_V_2_fu_174      |   8|   0|    8|          0|
    |addr_win_val_0_V_3_fu_182      |   8|   0|    8|          0|
    |ap_CS_fsm                      |  46|   0|   46|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |back_gray_average_reg_1516     |  32|   0|   32|          0|
    |back_gray_count_i_reg_372      |  32|   0|   32|          0|
    |back_pixel_count_1_reg_1459    |  32|   0|   32|          0|
    |back_pixel_count_i_reg_348     |  32|   0|   32|          0|
    |back_pixel_probabili_reg_1506  |  32|   0|   32|          0|
    |col_assign_reg_313             |   2|   0|    2|          0|
    |cols_reg_1230                  |  32|   0|   32|          0|
    |front_gray_average_reg_1511    |  32|   0|   32|          0|
    |front_gray_count_i_reg_360     |  32|   0|   32|          0|
    |front_pixel_count_1_reg_1454   |  32|   0|   32|          0|
    |front_pixel_count_i_reg_336    |  32|   0|   32|          0|
    |front_pixel_probabil_reg_1501  |  32|   0|   32|          0|
    |hist_win_val_0_V_1_1_fu_190    |  20|   0|   20|          0|
    |hist_win_val_0_V_2_1_fu_198    |  20|   0|   20|          0|
    |hist_win_val_0_V_3_1_fu_202    |  20|   0|   20|          0|
    |hist_win_val_V_0_0_i_fu_194    |  20|   0|   20|          0|
    |hls_threshold_V                |   8|   0|    8|          0|
    |i1_i_reg_280                   |   9|   0|    9|          0|
    |i2_i_reg_291                   |  31|   0|   31|          0|
    |i_1_reg_1316                   |  31|   0|   31|          0|
    |i_op_assign_cast7_i_reg_1418   |   9|   0|   29|         20|
    |i_op_assign_reg_384            |   9|   0|    9|          0|
    |icmp_reg_1374                  |   1|   0|    1|          0|
    |interclass_variance_s_fu_206   |  32|   0|   32|          0|
    |j_1_reg_1426                   |   9|   0|    9|          0|
    |j_i_reg_302                    |  31|   0|   31|          0|
    |p_0338_i_fu_170                |   8|   0|    8|          0|
    |p_0341_i_fu_166                |  20|   0|   20|          0|
    |reg_466                        |  32|   0|   32|          0|
    |reg_472                        |  32|   0|   32|          0|
    |reg_478                        |  32|   0|   32|          0|
    |rows_reg_1224                  |  32|   0|   32|          0|
    |sel_tmp5_reg_1379              |   1|   0|    1|          0|
    |threshold_tmp_reg_1413         |   9|   0|    9|          0|
    |tmp_10_i_reg_1398              |  32|   0|   32|          0|
    |tmp_11_i_reg_1403              |  32|   0|   32|          0|
    |tmp_13_reg_1330                |   8|   0|    8|          0|
    |tmp_14_i_reg_1474              |  32|   0|   32|          0|
    |tmp_15_i_reg_1480              |  32|   0|   32|          0|
    |tmp_16_i_reg_1486              |  32|   0|   32|          0|
    |tmp_17_i_reg_1491              |  32|   0|   32|          0|
    |tmp_18_i_reg_1496              |  32|   0|   32|          0|
    |tmp_23_i_reg_1527              |  32|   0|   32|          0|
    |tmp_27_i_reg_1431              |   1|   0|    1|          0|
    |tmp_31_i_reg_1364              |   1|   0|    1|          0|
    |tmp_32_i_reg_1449              |  29|   0|   29|          0|
    |tmp_49_1_i_reg_1352            |   1|   0|    1|          0|
    |tmp_51_2_i_reg_1358            |   1|   0|    1|          0|
    |tmp_51_i_reg_1346              |   1|   0|    1|          0|
    |tmp_8_i_reg_1321               |   1|   0|    1|          0|
    |total_gray_average_reg_1521    |  32|   0|   32|          0|
    |total_gray_reg_1444            |  32|   0|   32|          0|
    |val_assign_reg_324             |   9|   0|    9|          0|
    |tmp_8_i_reg_1321               |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |1297|  32| 1254|         20|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Threshold      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Threshold      | return value |
|p_src_rows_V_dout            |  in |   32|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   32|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

