--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1131 paths analyzed, 181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.169ns.
--------------------------------------------------------------------------------

Paths for end point Hz5ClkDiv_/CLKOUT (SLICE_X31Y12.CE), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_12 (FF)
  Destination:          Hz5ClkDiv_/CLKOUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Clock Path Skew:      -0.036ns (0.457 - 0.493)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_12 to Hz5ClkDiv_/CLKOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<15>
                                                       Hz5ClkDiv_/clkCount_12
    SLICE_X37Y44.B1      net (fanout=2)        1.133   Hz5ClkDiv_/clkCount<12>
    SLICE_X37Y44.B       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A5      net (fanout=1)        0.187   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X31Y12.CE      net (fanout=7)        2.557   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X31Y12.CLK     Tceck                 0.295   Hz5ClkDiv_/CLKOUT
                                                       Hz5ClkDiv_/CLKOUT
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (1.221ns logic, 3.877ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_9 (FF)
  Destination:          Hz5ClkDiv_/CLKOUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.457 - 0.491)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_9 to Hz5ClkDiv_/CLKOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.BQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<11>
                                                       Hz5ClkDiv_/clkCount_9
    SLICE_X37Y41.A1      net (fanout=2)        0.631   Hz5ClkDiv_/clkCount<9>
    SLICE_X37Y41.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
    SLICE_X37Y44.A6      net (fanout=1)        0.468   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X31Y12.CE      net (fanout=7)        2.557   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X31Y12.CLK     Tceck                 0.295   Hz5ClkDiv_/CLKOUT
                                                       Hz5ClkDiv_/CLKOUT
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (1.221ns logic, 3.656ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_0 (FF)
  Destination:          Hz5ClkDiv_/CLKOUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.457 - 0.486)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_0 to Hz5ClkDiv_/CLKOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_0
    SLICE_X37Y41.A2      net (fanout=2)        0.605   Hz5ClkDiv_/clkCount<0>
    SLICE_X37Y41.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
    SLICE_X37Y44.A6      net (fanout=1)        0.468   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X31Y12.CE      net (fanout=7)        2.557   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X31Y12.CLK     Tceck                 0.295   Hz5ClkDiv_/CLKOUT
                                                       Hz5ClkDiv_/CLKOUT
    -------------------------------------------------  ---------------------------
    Total                                      4.851ns (1.221ns logic, 3.630ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point Hz5ClkDiv_/clkCount_1 (SLICE_X36Y41.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_12 (FF)
  Destination:          Hz5ClkDiv_/clkCount_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.144 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_12 to Hz5ClkDiv_/clkCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<15>
                                                       Hz5ClkDiv_/clkCount_12
    SLICE_X37Y44.B1      net (fanout=2)        1.133   Hz5ClkDiv_/clkCount<12>
    SLICE_X37Y44.B       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A5      net (fanout=1)        0.187   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X36Y41.SR      net (fanout=7)        0.817   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X36Y41.CLK     Tsrck                 0.455   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_1
    -------------------------------------------------  ---------------------------
    Total                                      3.518ns (1.381ns logic, 2.137ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_9 (FF)
  Destination:          Hz5ClkDiv_/clkCount_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_9 to Hz5ClkDiv_/clkCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.BQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<11>
                                                       Hz5ClkDiv_/clkCount_9
    SLICE_X37Y41.A1      net (fanout=2)        0.631   Hz5ClkDiv_/clkCount<9>
    SLICE_X37Y41.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
    SLICE_X37Y44.A6      net (fanout=1)        0.468   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X36Y41.SR      net (fanout=7)        0.817   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X36Y41.CLK     Tsrck                 0.455   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_1
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.381ns logic, 1.916ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_0 (FF)
  Destination:          Hz5ClkDiv_/clkCount_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_0 to Hz5ClkDiv_/clkCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_0
    SLICE_X37Y41.A2      net (fanout=2)        0.605   Hz5ClkDiv_/clkCount<0>
    SLICE_X37Y41.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
    SLICE_X37Y44.A6      net (fanout=1)        0.468   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X36Y41.SR      net (fanout=7)        0.817   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X36Y41.CLK     Tsrck                 0.455   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_1
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.381ns logic, 1.890ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point Hz5ClkDiv_/clkCount_0 (SLICE_X36Y41.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_12 (FF)
  Destination:          Hz5ClkDiv_/clkCount_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.507ns (Levels of Logic = 2)
  Clock Path Skew:      -0.016ns (0.144 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_12 to Hz5ClkDiv_/clkCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y44.AQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<15>
                                                       Hz5ClkDiv_/clkCount_12
    SLICE_X37Y44.B1      net (fanout=2)        1.133   Hz5ClkDiv_/clkCount<12>
    SLICE_X37Y44.B       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A5      net (fanout=1)        0.187   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X36Y41.SR      net (fanout=7)        0.817   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X36Y41.CLK     Tsrck                 0.444   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_0
    -------------------------------------------------  ---------------------------
    Total                                      3.507ns (1.370ns logic, 2.137ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_9 (FF)
  Destination:          Hz5ClkDiv_/clkCount_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.144 - 0.158)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_9 to Hz5ClkDiv_/clkCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.BQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<11>
                                                       Hz5ClkDiv_/clkCount_9
    SLICE_X37Y41.A1      net (fanout=2)        0.631   Hz5ClkDiv_/clkCount<9>
    SLICE_X37Y41.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
    SLICE_X37Y44.A6      net (fanout=1)        0.468   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X36Y41.SR      net (fanout=7)        0.817   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X36Y41.CLK     Tsrck                 0.444   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_0
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.370ns logic, 1.916ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Hz5ClkDiv_/clkCount_0 (FF)
  Destination:          Hz5ClkDiv_/clkCount_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Hz5ClkDiv_/clkCount_0 to Hz5ClkDiv_/clkCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.408   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_0
    SLICE_X37Y41.A2      net (fanout=2)        0.605   Hz5ClkDiv_/clkCount<0>
    SLICE_X37Y41.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
    SLICE_X37Y44.A6      net (fanout=1)        0.468   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>1
    SLICE_X37Y44.A       Tilo                  0.259   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>2
                                                       Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o<23>5
    SLICE_X36Y41.SR      net (fanout=7)        0.817   Hz5ClkDiv_/clkCount[23]_PWR_26_o_equal_3_o
    SLICE_X36Y41.CLK     Tsrck                 0.444   Hz5ClkDiv_/clkCount<3>
                                                       Hz5ClkDiv_/clkCount_0
    -------------------------------------------------  ---------------------------
    Total                                      3.260ns (1.370ns logic, 1.890ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dclk_0 (SLICE_X19Y34.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dclk_0 (FF)
  Destination:          dclk_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dclk_0 to dclk_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y34.AQ      Tcko                  0.198   dclk<1>
                                                       dclk_0
    SLICE_X19Y34.A6      net (fanout=2)        0.023   dclk<0>
    SLICE_X19Y34.CLK     Tah         (-Th)    -0.215   dclk<1>
                                                       Mcount_dclk_xor<0>11_INV_0
                                                       dclk_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point Hz5ClkDiv_/CLKOUT (SLICE_X31Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Hz5ClkDiv_/CLKOUT (FF)
  Destination:          Hz5ClkDiv_/CLKOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Hz5ClkDiv_/CLKOUT to Hz5ClkDiv_/CLKOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.AQ      Tcko                  0.198   Hz5ClkDiv_/CLKOUT
                                                       Hz5ClkDiv_/CLKOUT
    SLICE_X31Y12.A6      net (fanout=3)        0.026   Hz5ClkDiv_/CLKOUT
    SLICE_X31Y12.CLK     Tah         (-Th)    -0.215   Hz5ClkDiv_/CLKOUT
                                                       Hz5ClkDiv_/CLKOUT_INV_29_o1_INV_0
                                                       Hz5ClkDiv_/CLKOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.413ns logic, 0.026ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Paths for end point cursor_/Xpos_0 (SLICE_X19Y10.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cursor_/Xpos_0 (FF)
  Destination:          cursor_/Xpos_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cursor_/Xpos_0 to cursor_/Xpos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y10.AQ      Tcko                  0.198   cursor_/Xpos<2>
                                                       cursor_/Xpos_0
    SLICE_X19Y10.A6      net (fanout=10)       0.043   cursor_/Xpos<0>
    SLICE_X19Y10.CLK     Tah         (-Th)    -0.215   cursor_/Xpos<2>
                                                       cursor_/Mcount_Xpos_xor<0>11_INV_0
                                                       cursor_/Xpos_0
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.413ns logic, 0.043ns route)
                                                       (90.6% logic, 9.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: jstk_/SerialClock/clkCount<3>/CLK
  Logical resource: jstk_/SerialClock/clkCount_0/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: jstk_/SerialClock/clkCount<3>/CLK
  Logical resource: jstk_/SerialClock/clkCount_1/CK
  Location pin: SLICE_X20Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.169|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1131 paths, 0 nets, and 156 connections

Design statistics:
   Minimum period:   5.169ns{1}   (Maximum frequency: 193.461MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 14 15:03:34 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 217 MB



