;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 6
	SUB 409, -83
	ADD 210, 30
	SPL 40, 202
	CMP 11, 0
	CMP 11, 0
	CMP 11, 0
	JMN 40, 202
	JMN 40, 202
	SUB @121, 133
	SUB <0, @-2
	SLT 210, 30
	SUB 7, <-20
	SPL <4, 90
	DJN -1, @-20
	CMP @127, 6
	DJN -1, @-20
	JMN 40, 202
	JMN 40, 202
	JMN 40, 202
	SUB <0, @2
	SUB @121, 106
	SUB @121, 106
	JMZ 300, 90
	SUB #0, -4
	DJN 300, 90
	JMZ 300, 90
	SUB @121, 106
	JMP 72, #201
	SUB @121, 106
	JMP 72, #201
	CMP #0, -4
	DJN -1, @-20
	SUB @121, 106
	SLT 52, @0
	DJN -1, @-20
	SUB @121, 103
	SLT 52, @0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP #0, -4
	MOV -1, <-20
	MOV -1, <-20
	DJN 300, 90
	MOV -7, <-20
	MOV -7, <-20
