[["Continuous real-world inputs can open up alternative accelerator designs.", ["Bilel Belhadj", "Antoine Joubert", "Zheng Li", "Rodolphe Heliot", "Olivier Temam"], "https://doi.org/10.1145/2485922.2485923", 12], ["Flicker: a dynamically adaptive architecture for power limited multicore systems.", ["Paula Petrica", "Adam M. Izraelevitz", "David H. Albonesi", "Christine A. Shoemaker"], "https://doi.org/10.1145/2485922.2485924", 11], ["Convolution engine: balancing efficiency & flexibility in specialized computing.", ["Wajahat Qadeer", "Rehan Hameed", "Ofer Shacham", "Preethi Venkatesan", "Christos Kozyrakis", "Mark A. Horowitz"], "https://doi.org/10.1145/2485922.2485925", 12], ["Thin servers with smart pipes: designing SoC accelerators for memcached.", ["Kevin T. Lim", "David Meisner", "Ali G. Saidi", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "https://doi.org/10.1145/2485922.2485926", 12], ["Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems.", ["Janani Mukundan", "Hillery C. Hunter", "Kyu-hyoun Kim", "Jeffrey Stuecheli", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485927", 12], ["An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms.", ["Jamie Liu", "Ben Jaiyen", "Yoongu Kim", "Chris Wilkerson", "Onur Mutlu"], "https://doi.org/10.1145/2485922.2485928", 12], ["ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates.", ["Prashant J. Nair", "Dae-Hyun Kim", "Moinuddin K. Qureshi"], "https://doi.org/10.1145/2485922.2485929", 12], ["Improving memory scheduling via processor-side load criticality information.", ["Saugata Ghose", "Hyodong Lee", "Jose F. Martinez"], "https://doi.org/10.1145/2485922.2485930", 12], ["Agile, efficient virtualization power management with low-latency server power states.", ["Canturk Isci", "Suzanne McIntosh", "Jeffrey O. Kephart", "Rajarshi Das", "James E. Hanson", "Scott Piper", "Robert R. Wolford", "Thomas Brey", "Robert Kantner", "Allen Ng", "James Norris", "Abdoulaye Traore", "Michael Frissora"], "https://doi.org/10.1145/2485922.2485931", 12], ["Secure I/O device sharing among virtual machines on multiple hosts.", ["Cheng-Chun Tu", "Chao-tang Lee", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2485922.2485932", 12], ["Improving virtualization in the presence of software managed translation lookaside buffers.", ["Xiaotao Chang", "Hubertus Franke", "Yi Ge", "Tao Liu", "Kun Wang", "Jimi Xenidis", "Fei Chen", "Yu Zhang"], "https://doi.org/10.1145/2485922.2485933", 10], ["Microarchitectural mechanisms to exploit value structure in SIMT architectures.", ["Ji Kim", "Christopher Torng", "Shreesha Srinath", "Derek Lockhart", "Christopher Batten"], "https://doi.org/10.1145/2485922.2485934", 12], ["Triggered instructions: a control paradigm for spatially-programmed architectures.", ["Angshuman Parashar", "Michael Pellauer", "Michael Adler", "Bushra Ahsan", "Neal Clayton Crago", "Daniel Lustig", "Vladimir Pavlov", "Antonia Zhai", "Mohit Gambhir", "Aamer Jaleel", "Randy L. Allmon", "Rachid Rayess", "Stephen Maresh", "Joel S. Emer"], "https://doi.org/10.1145/2485922.2485935", 12], ["Utility-based acceleration of multithreaded applications on asymmetric CMPs.", ["Jose A. Joao", "M. Aater Suleman", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1145/2485922.2485936", 12], ["Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers.", ["Daniel Kudrow", "Kenneth Bier", "Zhaoxia Deng", "Diana Franklin", "Yu Tomita", "Kenneth R. Brown", "Frederic T. Chong"], "https://doi.org/10.1145/2485922.2485937", 11], ["DNA-based molecular architecture with spatially localized components.", ["Richard A. Muscat", "Karin Strauss", "Luis Ceze", "Georg Seelig"], "https://doi.org/10.1145/2485922.2485938", 12], ["AC-DIMM: associative computing with STT-MRAM.", ["Qing Guo", "Xiaochen Guo", "Ravi Patel", "Engin Ipek", "Eby G. Friedman"], "https://doi.org/10.1145/2485922.2485939", 12], ["Exploring memory consistency for massively-threaded throughput-oriented processors.", ["Blake A. Hechtman", "Daniel J. Sorin"], "https://doi.org/10.1145/2485922.2485940", 12], ["WeeFence: toward making fences free in TSO.", ["Yuelu Duan", "Abdullah Muzahid", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485941", 12], ["Robust architectural support for transactional memory in the power architecture.", ["Harold W. Cain", "Maged M. Michael", "Brad Frey", "Cathy May", "Derek Williams", "Hung Q. Le"], "https://doi.org/10.1145/2485922.2485942", 12], ["Efficient virtual memory for big memory servers.", ["Arkaprava Basu", "Jayneel Gandhi", "Jichuan Chang", "Mark D. Hill", "Michael M. Swift"], "https://doi.org/10.1145/2485922.2485943", 12], ["Navigating big data with high-throughput, energy-efficient data partitioning.", ["Lisa Wu", "Raymond J. Barker", "Martha A. Kim", "Kenneth A. Ross"], "https://doi.org/10.1145/2485922.2485944", 12], ["LINQits: big data on little clients.", ["Eric S. Chung", "John D. Davis", "Jaewon Lee"], "https://doi.org/10.1145/2485922.2485945", 12], ["STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution.", ["Islam Atta", "Pinar Tozun", "Xin Tong", "Anastasia Ailamaki", "Andreas Moshovos"], "https://doi.org/10.1145/2485922.2485946", 12], ["Cooperative boosting: needy versus greedy power management.", ["Indrani Paul", "Srilatha Manne", "Manish Arora", "William Lloyd Bircher", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/2485922.2485947", 12], ["Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors.", ["Anys Bacha", "Radu Teodorescu"], "https://doi.org/10.1145/2485922.2485948", 11], ["A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness.", ["Henry Cook", "Miquel Moreto", "Sarah Bird", "Khanh Dao", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/2485922.2485949", 12], ["Catnap: energy proportional multiple network-on-chip.", ["Reetuparna Das", "Satish Narayanasamy", "Sudhir Satpathy", "Ronald G. Dreslinski"], "https://doi.org/10.1145/2485922.2485950", 12], ["Orchestrated scheduling and prefetching for GPGPUs.", ["Adwait Jog", "Onur Kayiran", "Asit K. Mishra", "Mahmut T. Kandemir", "Onur Mutlu", "Ravishankar R. Iyer", "Chita R. Das"], "https://doi.org/10.1145/2485922.2485951", 12], ["An energy-efficient and scalable eDRAM-based register file architecture for GPGPU.", ["Naifeng Jing", "Yao Shen", "Yao Lu", "Shrikanth Ganapathy", "Zhigang Mao", "Minyi Guo", "Ramon Canal", "Xiaoyao Liang"], "https://doi.org/10.1145/2485922.2485952", 12], ["Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation.", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1145/2485922.2485953", 12], ["SIMD divergence optimization through intra-warp compaction.", ["Aniruddha S. Vaidya", "Anahita Shayesteh", "Dong Hyuk Woo", "Roy Saharoy", "Mani Azimi"], "https://doi.org/10.1145/2485922.2485954", 12], ["Reducing memory access latency with asymmetric DRAM bank organizations.", ["Young Hoon Son", "Seongil O", "Yuhwan Ro", "Jae W. Lee", "Jung Ho Ahn"], "https://doi.org/10.1145/2485922.2485955", 12], ["CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM.", ["Ziyi Liu", "Jong-Hyuk Lee", "Junyuan Zeng", "Yuanfeng Wen", "Zhiqiang Lin", "Weidong Shi"], "https://doi.org/10.1145/2485922.2485956", 12], ["Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache.", ["Djordje Jevdjic", "Stavros Volos", "Babak Falsafi"], "https://doi.org/10.1145/2485922.2485957", 12], ["Resilient die-stacked DRAM caches.", ["Jaewoong Sim", "Gabriel H. Loh", "Vilas Sridharan", "Mike OConnor"], "https://doi.org/10.1145/2485922.2485958", 12], ["Bit mapping for balanced PCM cell programming.", ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Mosse", "Rami G. Melhem"], "https://doi.org/10.1145/2485922.2485959", 12], ["Tri-level-cell phase change memory: toward an efficient and reliable memory system.", ["Nak Hee Seong", "Sungkap Yeo", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/2485922.2485960", 12], ["Zombie memory: extending memory lifetime by reviving dead blocks.", ["Rodolfo Azevedo", "John D. Davis", "Karin Strauss", "Parikshit Gopalan", "Mark S. Manasse", "Sergey Yekhanin"], "https://doi.org/10.1145/2485922.2485961", 12], ["QuickSAN: a storage area network for fast, distributed, solid state disks.", ["Adrian M. Caulfield", "Steven Swanson"], "https://doi.org/10.1145/2485922.2485962", 11], ["ZSim: fast and accurate microarchitectural simulation of thousand-core systems.", ["Daniel Sanchez", "Christos Kozyrakis"], "https://doi.org/10.1145/2485922.2485963", 12], ["GPUWattch: enabling energy optimizations in GPGPUs.", ["Jingwen Leng", "Tayler H. Hetherington", "Ahmed ElTantawy", "Syed Zohaib Gilani", "Nam Sung Kim", "Tor M. Aamodt", "Vijay Janapa Reddi"], "https://doi.org/10.1145/2485922.2485964", 12], ["Studying multicore processor scaling via reuse distance analysis.", ["Meng-Ju Wu", "Minshu Zhao", "Donald Yeung"], "https://doi.org/10.1145/2485922.2485965", 12], ["Criticality stacks: identifying critical threads in parallel programs using synchronization behavior.", ["Kristof Du Bois", "Stijn Eyerman", "Jennifer B. Sartor", "Lieven Eeckhout"], "https://doi.org/10.1145/2485922.2485966", 12], ["The locality-aware adaptive cache coherence protocol.", ["George Kurian", "Omer Khan", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485967", 12], ["A new perspective for efficient virtual-cache coherence.", ["Stefanos Kaxiras", "Alberto Ros"], "https://doi.org/10.1145/2485922.2485968", 12], ["Protozoa: adaptive granularity cache coherence.", ["Hongzhou Zhao", "Arrvindh Shriraman", "Snehasish Kumar", "Sandhya Dwarkadas"], "https://doi.org/10.1145/2485922.2485969", 12], ["On the feasibility of online malware detection with performance counters.", ["John Demme", "Matthew Maycock", "Jared Schmitz", "Adrian Tang", "Adam Waksman", "Simha Sethumadhavan", "Salvatore J. Stolfo"], "https://doi.org/10.1145/2485922.2485970", 12], ["Design space exploration and optimization of path oblivious RAM in secure processors.", ["Ling Ren", "Xiangyao Yu", "Christopher W. Fletcher", "Marten van Dijk", "Srinivas Devadas"], "https://doi.org/10.1145/2485922.2485971", 12], ["SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip.", ["Hassan M. G. Wassel", "Ying Gao", "Jason Oberg", "Ted Huffmire", "Ryan Kastner", "Frederic T. Chong", "Timothy Sherwood"], "https://doi.org/10.1145/2485922.2485972", 12], ["Virtualizing power distribution in datacenters.", ["Di Wang", "Chuangang Ren", "Anand Sivasubramaniam"], "https://doi.org/10.1145/2485922.2485973", 12], ["Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers.", ["Hailong Yang", "Alex D. Breslow", "Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485974", 12], ["Whare-map: heterogeneity in \"homogeneous\" warehouse-scale computers.", ["Jason Mars", "Lingjia Tang"], "https://doi.org/10.1145/2485922.2485975", 12], ["Deconfigurable microprocessor architectures for silicon debug acceleration.", ["Nikos Foutris", "Dimitris Gizopoulos", "Xavier Vera", "Antonio Gonzalez"], "https://doi.org/10.1145/2485922.2485976", 12], ["QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs.", ["Gilles Pokam", "Klaus Danne", "Cristiano Pereira", "Rolf Kassa", "Tim Kranich", "Shiliang Hu", "Justin Emile Gottschlich", "Nima Honarmand", "Nathan Dautenhahn", "Samuel T. King", "Josep Torrellas"], "https://doi.org/10.1145/2485922.2485977", 12], ["Non-race concurrency bug detection through order-sensitive critical sections.", ["Ruirui C. Huang", "Erik Halberg", "G. Edward Suh"], "https://doi.org/10.1145/2485922.2485978", 12]]