{"blocks": [["0x0", null, 2, "7f45", "0x0:\tjg\t0x47"], ["0x2", null, 151, "4c4601010100000000000000000002000300010000003c860408340000005c1100000000000034002000090028001d001c000600000034000000348004083480040820010000200100000500000004000000030000005401000054810408548104081300000013000000040000000100000001000000000000000080040800800408c0080000c008000005000000001000000100000008", "0x2:\tdec\tesp\n0x3:\tinc\tesi\n0x4:\tadd\tdword ptr [ecx], eax\n0x6:\tadd\tdword ptr [eax], eax\n0x8:\tadd\tbyte ptr [eax], al\n0xa:\tadd\tbyte ptr [eax], al\n0xc:\tadd\tbyte ptr [eax], al\n0xe:\tadd\tbyte ptr [eax], al\n0x10:\tadd\tal, byte ptr [eax]\n0x12:\tadd\teax, dword ptr [eax]\n0x14:\tadd\tdword ptr [eax], eax\n0x16:\tadd\tbyte ptr [eax], al\n0x18:\tcmp\tal, 0x86\n0x1a:\tadd\tal, 8\n0x1c:\txor\tal, 0\n0x1e:\tadd\tbyte ptr [eax], al\n0x20:\tpop\tesp\n0x21:\tadc\tdword ptr [eax], eax\n0x23:\tadd\tbyte ptr [eax], al\n0x25:\tadd\tbyte ptr [eax], al\n0x27:\tadd\tbyte ptr [eax + eax], dh\n0x2a:\tand\tbyte ptr [eax], al\n0x2c:\tor\tdword ptr [eax], eax\n0x2e:\tsub\tbyte ptr [eax], al\n0x30:\tsbb\teax, 0x6001c00\n0x35:\tadd\tbyte ptr [eax], al\n0x37:\tadd\tbyte ptr [eax + eax], dh\n0x3a:\tadd\tbyte ptr [eax], al\n0x3c:\txor\tal, 0x80\n0x3e:\tadd\tal, 8\n0x40:\txor\tal, 0x80\n0x42:\tadd\tal, 8\n0x44:\tand\tbyte ptr [ecx], al\n0x46:\tadd\tbyte ptr [eax], al\n0x48:\tand\tbyte ptr [ecx], al\n0x4a:\tadd\tbyte ptr [eax], al\n0x4c:\tadd\teax, 0x4000000\n0x51:\tadd\tbyte ptr [eax], al\n0x53:\tadd\tbyte ptr [ebx], al\n0x55:\tadd\tbyte ptr [eax], al\n0x57:\tadd\tbyte ptr [ecx + eax], dl\n0x5b:\tadd\tbyte ptr [ecx + eax*4 + 4], dl\n0x5f:\tor\tbyte ptr [ecx + eax*4 + 4], dl\n0x63:\tor\tbyte ptr [ebx], dl\n0x65:\tadd\tbyte ptr [eax], al\n0x67:\tadd\tbyte ptr [ebx], dl\n0x69:\tadd\tbyte ptr [eax], al\n0x6b:\tadd\tbyte ptr [eax + eax], al\n0x6e:\tadd\tbyte ptr [eax], al\n0x70:\tadd\tdword ptr [eax], eax\n0x72:\tadd\tbyte ptr [eax], al\n0x74:\tadd\tdword ptr [eax], eax\n0x76:\tadd\tbyte ptr [eax], al\n0x78:\tadd\tbyte ptr [eax], al\n0x7a:\tadd\tbyte ptr [eax], al\n0x7c:\tadd\tbyte ptr [eax - 0x7ffff7fc], al\n0x82:\tadd\tal, 8\n0x84:\tror\tbyte ptr [eax], 0\n0x87:\tadd\tal, al\n0x89:\tor\tbyte ptr [eax], al\n0x8b:\tadd\tbyte ptr [0], al\n0x91:\tadc\tbyte ptr [eax], al\n0x93:\tadd\tbyte ptr [ecx], al\n0x95:\tadd\tbyte ptr [eax], al\n0x97:\tadd\tbyte ptr [eax], cl"], ["0x47", null, 82, "00200100000500000004000000030000005401000054810408548104081300000013000000040000000100000001000000000000000080040800800408c0080000c008000005000000001000000100000008", "0x47:\tadd\tbyte ptr [eax], ah\n0x49:\tadd\tdword ptr [eax], eax\n0x4b:\tadd\tbyte ptr [0x4000000], al\n0x51:\tadd\tbyte ptr [eax], al\n0x53:\tadd\tbyte ptr [ebx], al\n0x55:\tadd\tbyte ptr [eax], al\n0x57:\tadd\tbyte ptr [ecx + eax], dl\n0x5b:\tadd\tbyte ptr [ecx + eax*4 + 4], dl\n0x5f:\tor\tbyte ptr [ecx + eax*4 + 4], dl\n0x63:\tor\tbyte ptr [ebx], dl\n0x65:\tadd\tbyte ptr [eax], al\n0x67:\tadd\tbyte ptr [ebx], dl\n0x69:\tadd\tbyte ptr [eax], al\n0x6b:\tadd\tbyte ptr [eax + eax], al\n0x6e:\tadd\tbyte ptr [eax], al\n0x70:\tadd\tdword ptr [eax], eax\n0x72:\tadd\tbyte ptr [eax], al\n0x74:\tadd\tdword ptr [eax], eax\n0x76:\tadd\tbyte ptr [eax], al\n0x78:\tadd\tbyte ptr [eax], al\n0x7a:\tadd\tbyte ptr [eax], al\n0x7c:\tadd\tbyte ptr [eax - 0x7ffff7fc], al\n0x82:\tadd\tal, 8\n0x84:\tror\tbyte ptr [eax], 0\n0x87:\tadd\tal, al\n0x89:\tor\tbyte ptr [eax], al\n0x8b:\tadd\tbyte ptr [0], al\n0x91:\tadc\tbyte ptr [eax], al\n0x93:\tadd\tbyte ptr [ecx], al\n0x95:\tadd\tbyte ptr [eax], al\n0x97:\tadd\tbyte ptr [eax], cl"]], "edges": [["0x0", "0x2"], ["0x0", "0x47"]]}