# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2577 \
    name qk_0_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_0_val25 \
    op interface \
    ports { qk_0_val25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2578 \
    name qk_1_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_1_val49 \
    op interface \
    ports { qk_1_val49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2579 \
    name qk_2_val73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_2_val73 \
    op interface \
    ports { qk_2_val73 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2580 \
    name qk_3_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_3_val97 \
    op interface \
    ports { qk_3_val97 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2581 \
    name qk_4_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_4_val122 \
    op interface \
    ports { qk_4_val122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2582 \
    name qk_5_val146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_5_val146 \
    op interface \
    ports { qk_5_val146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2583 \
    name qk_6_val170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_6_val170 \
    op interface \
    ports { qk_6_val170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2584 \
    name qk_7_val194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_7_val194 \
    op interface \
    ports { qk_7_val194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2585 \
    name qk_8_val219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_8_val219 \
    op interface \
    ports { qk_8_val219 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2586 \
    name qk_9_val243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_9_val243 \
    op interface \
    ports { qk_9_val243 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2587 \
    name qk_10_val267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_10_val267 \
    op interface \
    ports { qk_10_val267 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2588 \
    name qk_11_val292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_11_val292 \
    op interface \
    ports { qk_11_val292 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2589 \
    name qk_12_val316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_12_val316 \
    op interface \
    ports { qk_12_val316 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2590 \
    name qk_13_val340 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_13_val340 \
    op interface \
    ports { qk_13_val340 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2591 \
    name qk_14_val364 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_14_val364 \
    op interface \
    ports { qk_14_val364 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2592 \
    name qk_15_val389 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_15_val389 \
    op interface \
    ports { qk_15_val389 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2593 \
    name qk_16_val413 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_16_val413 \
    op interface \
    ports { qk_16_val413 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2594 \
    name qk_17_val437 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_17_val437 \
    op interface \
    ports { qk_17_val437 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2595 \
    name qk_18_val461 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_18_val461 \
    op interface \
    ports { qk_18_val461 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2596 \
    name qk_19_val485 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_19_val485 \
    op interface \
    ports { qk_19_val485 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2597 \
    name qk_20_val509 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_20_val509 \
    op interface \
    ports { qk_20_val509 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2598 \
    name qk_21_val533 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_21_val533 \
    op interface \
    ports { qk_21_val533 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2599 \
    name qk_22_val557 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_22_val557 \
    op interface \
    ports { qk_22_val557 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2600 \
    name qk_23_val582 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_23_val582 \
    op interface \
    ports { qk_23_val582 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2601 \
    name qk_24_val606 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_24_val606 \
    op interface \
    ports { qk_24_val606 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2602 \
    name qk_25_val630 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_25_val630 \
    op interface \
    ports { qk_25_val630 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2603 \
    name qk_26_val654 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_26_val654 \
    op interface \
    ports { qk_26_val654 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2604 \
    name qk_27_val679 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_27_val679 \
    op interface \
    ports { qk_27_val679 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2605 \
    name qk_28_val703 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_28_val703 \
    op interface \
    ports { qk_28_val703 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2606 \
    name qk_29_val727 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_29_val727 \
    op interface \
    ports { qk_29_val727 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2607 \
    name qk_30_val751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_30_val751 \
    op interface \
    ports { qk_30_val751 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2608 \
    name qk_31_val776 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_31_val776 \
    op interface \
    ports { qk_31_val776 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2609 \
    name qk_32_val800 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_32_val800 \
    op interface \
    ports { qk_32_val800 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2610 \
    name qk_33_val824 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_33_val824 \
    op interface \
    ports { qk_33_val824 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2611 \
    name qk_34_val848 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_34_val848 \
    op interface \
    ports { qk_34_val848 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2612 \
    name qk_35_val872 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_35_val872 \
    op interface \
    ports { qk_35_val872 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2613 \
    name qk_36_val896 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_36_val896 \
    op interface \
    ports { qk_36_val896 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2614 \
    name qk_37_val920 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_37_val920 \
    op interface \
    ports { qk_37_val920 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2615 \
    name qk_38_val944 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_38_val944 \
    op interface \
    ports { qk_38_val944 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2616 \
    name qk_39_val969 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_39_val969 \
    op interface \
    ports { qk_39_val969 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2617 \
    name qk_40_val993 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_40_val993 \
    op interface \
    ports { qk_40_val993 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2618 \
    name qk_41_val1017 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_41_val1017 \
    op interface \
    ports { qk_41_val1017 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2619 \
    name qk_42_val1041 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_42_val1041 \
    op interface \
    ports { qk_42_val1041 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2620 \
    name qk_43_val1066 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_43_val1066 \
    op interface \
    ports { qk_43_val1066 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2621 \
    name qk_44_val1090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_44_val1090 \
    op interface \
    ports { qk_44_val1090 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2622 \
    name qk_45_val1114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_45_val1114 \
    op interface \
    ports { qk_45_val1114 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2623 \
    name qk_46_val1138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_46_val1138 \
    op interface \
    ports { qk_46_val1138 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2624 \
    name qk_47_val1162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_47_val1162 \
    op interface \
    ports { qk_47_val1162 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2625 \
    name qk_48_val1186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_48_val1186 \
    op interface \
    ports { qk_48_val1186 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2626 \
    name qk_49_val1210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_49_val1210 \
    op interface \
    ports { qk_49_val1210 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2627 \
    name qk_50_val1234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_50_val1234 \
    op interface \
    ports { qk_50_val1234 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2628 \
    name qk_51_val1258 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_51_val1258 \
    op interface \
    ports { qk_51_val1258 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2629 \
    name qk_52_val1282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_52_val1282 \
    op interface \
    ports { qk_52_val1282 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2630 \
    name qk_53_val1306 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_53_val1306 \
    op interface \
    ports { qk_53_val1306 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2631 \
    name qk_54_val1330 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_54_val1330 \
    op interface \
    ports { qk_54_val1330 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2632 \
    name qk_55_val1354 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_55_val1354 \
    op interface \
    ports { qk_55_val1354 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2633 \
    name qk_56_val1378 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_56_val1378 \
    op interface \
    ports { qk_56_val1378 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2634 \
    name qk_57_val1402 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_57_val1402 \
    op interface \
    ports { qk_57_val1402 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2635 \
    name qk_58_val1427 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_58_val1427 \
    op interface \
    ports { qk_58_val1427 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2636 \
    name qk_59_val1451 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_59_val1451 \
    op interface \
    ports { qk_59_val1451 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2637 \
    name qk_60_val1475 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_60_val1475 \
    op interface \
    ports { qk_60_val1475 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2638 \
    name qk_61_val1499 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_61_val1499 \
    op interface \
    ports { qk_61_val1499 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2639 \
    name qk_62_val1523 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_62_val1523 \
    op interface \
    ports { qk_62_val1523 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2640 \
    name qk_63_val1547 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_63_val1547 \
    op interface \
    ports { qk_63_val1547 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2641 \
    name qk_64_val1571 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_64_val1571 \
    op interface \
    ports { qk_64_val1571 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2642 \
    name qk_65_val1595 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_65_val1595 \
    op interface \
    ports { qk_65_val1595 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2643 \
    name qk_66_val1619 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_66_val1619 \
    op interface \
    ports { qk_66_val1619 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2644 \
    name qk_67_val1643 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_67_val1643 \
    op interface \
    ports { qk_67_val1643 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2645 \
    name qk_68_val1667 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_68_val1667 \
    op interface \
    ports { qk_68_val1667 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2646 \
    name qk_69_val1691 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_69_val1691 \
    op interface \
    ports { qk_69_val1691 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2647 \
    name qk_70_val1715 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_70_val1715 \
    op interface \
    ports { qk_70_val1715 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2648 \
    name qk_71_val1739 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_qk_71_val1739 \
    op interface \
    ports { qk_71_val1739 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2649 \
    name value_0_val1742 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val1742 \
    op interface \
    ports { value_0_val1742 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2650 \
    name value_1_val1745 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val1745 \
    op interface \
    ports { value_1_val1745 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2651 \
    name value_2_val1748 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val1748 \
    op interface \
    ports { value_2_val1748 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2652 \
    name value_3_val1751 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val1751 \
    op interface \
    ports { value_3_val1751 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2653 \
    name value_4_val1754 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val1754 \
    op interface \
    ports { value_4_val1754 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2654 \
    name value_5_val1757 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val1757 \
    op interface \
    ports { value_5_val1757 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2655 \
    name value_6_val1760 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val1760 \
    op interface \
    ports { value_6_val1760 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2656 \
    name value_7_val1763 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val1763 \
    op interface \
    ports { value_7_val1763 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2657 \
    name value_8_val1766 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val1766 \
    op interface \
    ports { value_8_val1766 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2658 \
    name value_9_val1769 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val1769 \
    op interface \
    ports { value_9_val1769 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2659 \
    name value_10_val1772 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val1772 \
    op interface \
    ports { value_10_val1772 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2660 \
    name value_11_val1775 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val1775 \
    op interface \
    ports { value_11_val1775 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2661 \
    name value_12_val1778 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val1778 \
    op interface \
    ports { value_12_val1778 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2662 \
    name value_13_val1781 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val1781 \
    op interface \
    ports { value_13_val1781 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2663 \
    name value_14_val1784 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val1784 \
    op interface \
    ports { value_14_val1784 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2664 \
    name value_15_val1787 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val1787 \
    op interface \
    ports { value_15_val1787 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2665 \
    name value_16_val1790 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_16_val1790 \
    op interface \
    ports { value_16_val1790 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2666 \
    name value_17_val1793 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_17_val1793 \
    op interface \
    ports { value_17_val1793 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2667 \
    name value_18_val1796 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_18_val1796 \
    op interface \
    ports { value_18_val1796 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2668 \
    name value_19_val1799 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_19_val1799 \
    op interface \
    ports { value_19_val1799 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2669 \
    name value_20_val1802 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_20_val1802 \
    op interface \
    ports { value_20_val1802 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2670 \
    name value_21_val1805 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_21_val1805 \
    op interface \
    ports { value_21_val1805 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2671 \
    name value_22_val1808 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_22_val1808 \
    op interface \
    ports { value_22_val1808 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2672 \
    name value_23_val1811 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_23_val1811 \
    op interface \
    ports { value_23_val1811 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2673 \
    name value_24_val1814 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_24_val1814 \
    op interface \
    ports { value_24_val1814 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2674 \
    name value_25_val1817 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_25_val1817 \
    op interface \
    ports { value_25_val1817 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2675 \
    name value_26_val1820 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_26_val1820 \
    op interface \
    ports { value_26_val1820 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2676 \
    name value_27_val1823 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_27_val1823 \
    op interface \
    ports { value_27_val1823 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2677 \
    name value_28_val1826 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_28_val1826 \
    op interface \
    ports { value_28_val1826 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2678 \
    name value_29_val1829 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_29_val1829 \
    op interface \
    ports { value_29_val1829 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2679 \
    name value_30_val1832 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_30_val1832 \
    op interface \
    ports { value_30_val1832 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2680 \
    name value_31_val1835 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_31_val1835 \
    op interface \
    ports { value_31_val1835 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2681 \
    name value_32_val1838 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_32_val1838 \
    op interface \
    ports { value_32_val1838 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2682 \
    name value_33_val1841 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_33_val1841 \
    op interface \
    ports { value_33_val1841 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2683 \
    name value_34_val1844 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_34_val1844 \
    op interface \
    ports { value_34_val1844 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2684 \
    name value_35_val1847 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_35_val1847 \
    op interface \
    ports { value_35_val1847 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2685 \
    name value_36_val1850 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_36_val1850 \
    op interface \
    ports { value_36_val1850 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2686 \
    name value_37_val1853 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_37_val1853 \
    op interface \
    ports { value_37_val1853 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2687 \
    name value_38_val1856 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_38_val1856 \
    op interface \
    ports { value_38_val1856 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2688 \
    name value_39_val1859 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_39_val1859 \
    op interface \
    ports { value_39_val1859 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2689 \
    name value_40_val1862 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_40_val1862 \
    op interface \
    ports { value_40_val1862 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2690 \
    name value_41_val1865 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_41_val1865 \
    op interface \
    ports { value_41_val1865 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2691 \
    name value_42_val1868 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_42_val1868 \
    op interface \
    ports { value_42_val1868 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2692 \
    name value_43_val1871 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_43_val1871 \
    op interface \
    ports { value_43_val1871 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2693 \
    name value_44_val1874 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_44_val1874 \
    op interface \
    ports { value_44_val1874 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2694 \
    name value_45_val1877 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_45_val1877 \
    op interface \
    ports { value_45_val1877 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2695 \
    name value_46_val1880 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_46_val1880 \
    op interface \
    ports { value_46_val1880 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2696 \
    name value_47_val1883 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_47_val1883 \
    op interface \
    ports { value_47_val1883 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2697 \
    name value_48_val1886 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_48_val1886 \
    op interface \
    ports { value_48_val1886 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2698 \
    name value_49_val1889 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_49_val1889 \
    op interface \
    ports { value_49_val1889 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2699 \
    name value_50_val1892 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_50_val1892 \
    op interface \
    ports { value_50_val1892 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2700 \
    name value_51_val1895 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_51_val1895 \
    op interface \
    ports { value_51_val1895 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2701 \
    name value_52_val1898 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_52_val1898 \
    op interface \
    ports { value_52_val1898 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2702 \
    name value_53_val1901 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_53_val1901 \
    op interface \
    ports { value_53_val1901 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2703 \
    name value_54_val1904 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_54_val1904 \
    op interface \
    ports { value_54_val1904 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2704 \
    name value_55_val1907 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_55_val1907 \
    op interface \
    ports { value_55_val1907 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2705 \
    name value_56_val1910 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_56_val1910 \
    op interface \
    ports { value_56_val1910 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2706 \
    name value_57_val1913 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_57_val1913 \
    op interface \
    ports { value_57_val1913 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2707 \
    name value_58_val1916 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_58_val1916 \
    op interface \
    ports { value_58_val1916 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2708 \
    name value_59_val1919 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_59_val1919 \
    op interface \
    ports { value_59_val1919 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2709 \
    name value_60_val1922 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_60_val1922 \
    op interface \
    ports { value_60_val1922 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2710 \
    name value_61_val1925 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_61_val1925 \
    op interface \
    ports { value_61_val1925 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2711 \
    name value_62_val1928 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_62_val1928 \
    op interface \
    ports { value_62_val1928 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2712 \
    name value_63_val1931 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_63_val1931 \
    op interface \
    ports { value_63_val1931 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2713 \
    name value_64_val1934 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_64_val1934 \
    op interface \
    ports { value_64_val1934 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2714 \
    name value_65_val1937 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_65_val1937 \
    op interface \
    ports { value_65_val1937 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2715 \
    name value_66_val1940 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_66_val1940 \
    op interface \
    ports { value_66_val1940 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2716 \
    name value_67_val1943 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_67_val1943 \
    op interface \
    ports { value_67_val1943 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2717 \
    name value_68_val1946 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_68_val1946 \
    op interface \
    ports { value_68_val1946 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2718 \
    name value_69_val1949 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_69_val1949 \
    op interface \
    ports { value_69_val1949 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2719 \
    name value_70_val1952 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_70_val1952 \
    op interface \
    ports { value_70_val1952 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2720 \
    name value_71_val1955 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_71_val1955 \
    op interface \
    ports { value_71_val1955 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2721 \
    name value_72_val1958 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_72_val1958 \
    op interface \
    ports { value_72_val1958 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2722 \
    name value_73_val1961 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_73_val1961 \
    op interface \
    ports { value_73_val1961 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2723 \
    name value_74_val1964 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_74_val1964 \
    op interface \
    ports { value_74_val1964 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2724 \
    name value_75_val1967 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_75_val1967 \
    op interface \
    ports { value_75_val1967 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2725 \
    name value_76_val1970 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_76_val1970 \
    op interface \
    ports { value_76_val1970 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2726 \
    name value_77_val1973 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_77_val1973 \
    op interface \
    ports { value_77_val1973 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2727 \
    name value_78_val1976 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_78_val1976 \
    op interface \
    ports { value_78_val1976 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2728 \
    name value_79_val1979 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_79_val1979 \
    op interface \
    ports { value_79_val1979 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2729 \
    name value_80_val1982 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_80_val1982 \
    op interface \
    ports { value_80_val1982 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2730 \
    name value_81_val1985 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_81_val1985 \
    op interface \
    ports { value_81_val1985 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2731 \
    name value_82_val1988 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_82_val1988 \
    op interface \
    ports { value_82_val1988 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2732 \
    name value_83_val1991 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_83_val1991 \
    op interface \
    ports { value_83_val1991 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2733 \
    name value_84_val1994 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_84_val1994 \
    op interface \
    ports { value_84_val1994 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2734 \
    name value_85_val1997 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_85_val1997 \
    op interface \
    ports { value_85_val1997 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2735 \
    name value_86_val2000 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_86_val2000 \
    op interface \
    ports { value_86_val2000 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2736 \
    name value_87_val2003 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_87_val2003 \
    op interface \
    ports { value_87_val2003 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2737 \
    name value_88_val2006 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_88_val2006 \
    op interface \
    ports { value_88_val2006 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2738 \
    name value_89_val2009 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_89_val2009 \
    op interface \
    ports { value_89_val2009 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2739 \
    name value_90_val2012 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_90_val2012 \
    op interface \
    ports { value_90_val2012 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2740 \
    name value_91_val2015 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_91_val2015 \
    op interface \
    ports { value_91_val2015 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2741 \
    name value_92_val2018 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_92_val2018 \
    op interface \
    ports { value_92_val2018 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2742 \
    name value_93_val2021 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_93_val2021 \
    op interface \
    ports { value_93_val2021 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2743 \
    name value_94_val2024 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_94_val2024 \
    op interface \
    ports { value_94_val2024 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2744 \
    name value_95_val2027 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_95_val2027 \
    op interface \
    ports { value_95_val2027 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2745 \
    name value_96_val2030 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_96_val2030 \
    op interface \
    ports { value_96_val2030 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2746 \
    name value_97_val2033 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_97_val2033 \
    op interface \
    ports { value_97_val2033 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2747 \
    name value_98_val2036 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_98_val2036 \
    op interface \
    ports { value_98_val2036 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2748 \
    name value_99_val2039 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_99_val2039 \
    op interface \
    ports { value_99_val2039 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2749 \
    name value_100_val2042 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_100_val2042 \
    op interface \
    ports { value_100_val2042 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2750 \
    name value_101_val2045 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_101_val2045 \
    op interface \
    ports { value_101_val2045 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2751 \
    name value_102_val2048 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_102_val2048 \
    op interface \
    ports { value_102_val2048 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2752 \
    name value_103_val2051 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_103_val2051 \
    op interface \
    ports { value_103_val2051 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2753 \
    name value_104_val2054 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_104_val2054 \
    op interface \
    ports { value_104_val2054 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2754 \
    name value_105_val2057 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_105_val2057 \
    op interface \
    ports { value_105_val2057 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2755 \
    name value_106_val2060 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_106_val2060 \
    op interface \
    ports { value_106_val2060 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2756 \
    name value_107_val2063 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_107_val2063 \
    op interface \
    ports { value_107_val2063 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2757 \
    name value_108_val2066 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_108_val2066 \
    op interface \
    ports { value_108_val2066 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2758 \
    name value_109_val2069 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_109_val2069 \
    op interface \
    ports { value_109_val2069 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2759 \
    name value_110_val2072 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_110_val2072 \
    op interface \
    ports { value_110_val2072 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2760 \
    name value_111_val2075 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_111_val2075 \
    op interface \
    ports { value_111_val2075 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2761 \
    name value_112_val2078 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_112_val2078 \
    op interface \
    ports { value_112_val2078 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2762 \
    name value_113_val2081 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_113_val2081 \
    op interface \
    ports { value_113_val2081 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2763 \
    name value_114_val2084 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_114_val2084 \
    op interface \
    ports { value_114_val2084 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2764 \
    name value_115_val2087 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_115_val2087 \
    op interface \
    ports { value_115_val2087 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2765 \
    name value_116_val2090 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_116_val2090 \
    op interface \
    ports { value_116_val2090 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2766 \
    name value_117_val2093 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_117_val2093 \
    op interface \
    ports { value_117_val2093 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2767 \
    name value_118_val2096 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_118_val2096 \
    op interface \
    ports { value_118_val2096 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2768 \
    name value_119_val2099 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_119_val2099 \
    op interface \
    ports { value_119_val2099 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2769 \
    name value_120_val2102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_120_val2102 \
    op interface \
    ports { value_120_val2102 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2770 \
    name value_121_val2105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_121_val2105 \
    op interface \
    ports { value_121_val2105 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2771 \
    name value_122_val2108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_122_val2108 \
    op interface \
    ports { value_122_val2108 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2772 \
    name value_123_val2111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_123_val2111 \
    op interface \
    ports { value_123_val2111 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2773 \
    name value_124_val2114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_124_val2114 \
    op interface \
    ports { value_124_val2114 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2774 \
    name value_125_val2117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_125_val2117 \
    op interface \
    ports { value_125_val2117 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2775 \
    name value_126_val2120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_126_val2120 \
    op interface \
    ports { value_126_val2120 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2776 \
    name value_127_val2123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_127_val2123 \
    op interface \
    ports { value_127_val2123 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2777 \
    name value_128_val2126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_128_val2126 \
    op interface \
    ports { value_128_val2126 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2778 \
    name value_129_val2129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_129_val2129 \
    op interface \
    ports { value_129_val2129 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2779 \
    name value_130_val2132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_130_val2132 \
    op interface \
    ports { value_130_val2132 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2780 \
    name value_131_val2135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_131_val2135 \
    op interface \
    ports { value_131_val2135 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2781 \
    name value_132_val2138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_132_val2138 \
    op interface \
    ports { value_132_val2138 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2782 \
    name value_133_val2141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_133_val2141 \
    op interface \
    ports { value_133_val2141 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2783 \
    name value_134_val2144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_134_val2144 \
    op interface \
    ports { value_134_val2144 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2784 \
    name value_135_val2147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_135_val2147 \
    op interface \
    ports { value_135_val2147 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2785 \
    name value_136_val2150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_136_val2150 \
    op interface \
    ports { value_136_val2150 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2786 \
    name value_137_val2153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_137_val2153 \
    op interface \
    ports { value_137_val2153 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2787 \
    name value_138_val2156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_138_val2156 \
    op interface \
    ports { value_138_val2156 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2788 \
    name value_139_val2159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_139_val2159 \
    op interface \
    ports { value_139_val2159 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2789 \
    name value_140_val2162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_140_val2162 \
    op interface \
    ports { value_140_val2162 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2790 \
    name value_141_val2165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_141_val2165 \
    op interface \
    ports { value_141_val2165 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2791 \
    name value_142_val2168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_142_val2168 \
    op interface \
    ports { value_142_val2168 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2792 \
    name value_143_val2171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_143_val2171 \
    op interface \
    ports { value_143_val2171 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


