{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463561871881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463561871882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 18 18:57:51 2016 " "Processing started: Wed May 18 18:57:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463561871882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463561871882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463561871882 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463561872231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463561872275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463561872277 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1463561872279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463561872279 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463561872281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463561872282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463561872284 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Greyscale.vhd " "Can't analyze file -- file Greyscale.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1463561872285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greyscale.v 1 1 " "Found 1 design units, including 1 entities, in source file greyscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 Greyscale " "Found entity 1: Greyscale" {  } { { "Greyscale.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/Greyscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463561872287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_70.v 1 1 " "Using design file de2_70.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_70 " "Found entity 1: DE2_70" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463561872342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1463561872342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_70 " "Elaborating entity \"DE2_70\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463561872358 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VGA_CTRL_CLK de2_70.v(414) " "Verilog HDL warning at de2_70.v(414): object VGA_CTRL_CLK used but never assigned" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 414 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463561872417 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_penirq_n de2_70.v(726) " "Verilog HDL or VHDL warning at de2_70.v(726): object \"adc_penirq_n\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463561872417 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_busy de2_70.v(727) " "Verilog HDL or VHDL warning at de2_70.v(727): object \"adc_busy\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463561872417 "|DE2_70"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "adc_din de2_70.v(728) " "Verilog HDL warning at de2_70.v(728): object adc_din used but never assigned" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 728 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1463561872417 "|DE2_70"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_dout de2_70.v(729) " "Verilog HDL or VHDL warning at de2_70.v(729): object \"adc_dout\" assigned a value but never read" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463561872417 "|DE2_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 de2_70.v(467) " "Verilog HDL assignment warning at de2_70.v(467): truncated value with size 16 to match size of target (9)" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463561872419 "|DE2_70"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 de2_70.v(472) " "Verilog HDL assignment warning at de2_70.v(472): truncated value with size 32 to match size of target (2)" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1463561872420 "|DE2_70"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "11 7 0 GREY de2_70.v(549) " "Verilog HDL error at de2_70.v(549): index 11 cannot fall outside the declared range \[7:0\] for vector \"GREY\"" {  } { { "de2_70.v" "" { Text "I:/QUARTUSHOLE/Design/ECE4063_Merlin_Tom_Project/de2_70.v" 549 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1463561872446 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1463561872449 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463561872646 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 18 18:57:52 2016 " "Processing ended: Wed May 18 18:57:52 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463561872646 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463561872646 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463561872646 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463561872646 ""}
