# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 2
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:2.1-35.10"
module \sync_rom
  parameter \DATA_WIDTH 8
  parameter \ADDRESS_WIDTH 10
  parameter \WORD 7
  parameter \DEPTH 1023
  attribute \src "dut.sv:4.36-4.46"
  wire width 10 input 2 \address_in
  attribute \src "dut.sv:3.37-3.40"
  wire input 1 \clk
  attribute \src "dut.sv:5.36-5.44"
  wire width 8 output 3 \data_out
  attribute \reg 1
  attribute \src "dut.sv:10.15-10.25"
  wire width 8 \data_out_r
  attribute \init 663114306
  attribute \src "dut.sv:13.12-13.13"
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \j
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:11.15-11.21"
  memory width 8 size 1024 \memory
  attribute \always_ff 1
  attribute \src "dut.sv:29.2-31.5"
  cell $dff $procdff$1
    parameter \CLK_POLARITY 1'1
    parameter \WIDTH 8
    connect \CLK \clk
    connect \D \memrd_memory_DATA
    connect \Q \data_out_r
  end
  attribute \src "dut.sv:30.24-30.34"
  cell $memrd \memrd_memory
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\memory"
    parameter \TRANSPARENT 0
    parameter \WIDTH 8
    connect \ADDR \address_in
    connect \CLK 1'x
    connect \DATA \memrd_memory_DATA
    connect \EN 1'1
  end
  connect \data_out \data_out_r
end
