
library testlib {


}

define_multiport_type  asdf {


}

define_component sine_gen {
from std.math import sin

    <=> output vout:mV
    <=> time t:s

    vout = sin( t * 2 * std.math.pi / {1s} ) * {2V}
}

define_component clk_gen {
    <=> time t:s

    #t_last' = 0
    on(t > t_last + 50ms){
        t_last = t
        emit my_clk()
    }
    initial {
    t_last = 0s
    }

}

define_component ff {

    <=> input D:V
    <=> output Q:mV

    on clk() {
        Q = D
    }

    initial {
        Q =0mV
    }
}


define_compound_component shift_reg {

    instantiate ff as ff0
    instantiate ff as ff1
    instantiate ff as ff2
    instantiate ff as ff3


    merge [ff0/clk, ff1/clk, ff2/clk, ff3/clk] as clk

     connect ff0/Q  to  ff1/D
     connect ff1/Q  to  ff2/D
     connect ff2/Q  to  ff3/D

}




define_compound_component simple_circuit1 {
    instantiate ff as ff_single
    instantiate sine_gen as stim
    instantiate clk_gen as clk

    instantiate shift_reg as reg

     connect stim/vout  to  ff_single/D
     connect clk/my_clk  to  ff_single/clk

     connect clk/my_clk  to  reg/clk
     connect stim/vout  to  reg/ff0/D

}










define_component ff_h {

    <=> input D:V
    <=> output Q:mV

    on clk() {
        Q = D
    }

    initial {
        Q =5V
    }
}
define_component ff_l {

    <=> input D:V
    <=> output Q:mV

    on clk() {
        Q = D
    }

    initial {
        Q =0mV
    }
}




define_component xor{
    <=> input x1:V, x2:V
    <=> output Q:mV

    T = 2.5V

    Q = [5V] if [ ((x1>T) and (x2<T) ) or ( (x1<T) and (x2>T)) ] else [0V]
    #Q = [0mV] if [ (x1<T and x2>T) ] else [0mV]


}


define_component binary_to_dec{

  <=> output val:()
  <=> input x0,x1,x2,x3

  val = (x0 + 2* x1 + 4*x2 + 8*x3) / {1V}
}

define_compound_component simple_circuit2 {
    instantiate ff_h as ff0
    instantiate ff_l as ff1
    instantiate ff_h as ff2
    instantiate ff_l as ff3
    instantiate xor as X1
    instantiate clk_gen as clk
    instantiate binary_to_dec as btd


    # Tap delay line:
    connect ff0/Q <==> ff1/D
    connect ff1/Q <==> ff2/D
    connect ff2/Q <==> ff3/D

    # XOR feedback:
    connect ff2/Q <==> X1/x1
    connect ff3/Q <==> X1/x2
    connect X1/Q <==> ff0/D

    # Hook up the clocks:
    connect clk/my_clk <==> ff0/clk
    connect clk/my_clk <==> ff1/clk
    connect clk/my_clk <==> ff2/clk
    connect clk/my_clk <==> ff3/clk

    connect btd/x0 <==> ff0/Q
    connect btd/x1 <==> ff1/Q
    connect btd/x2 <==> ff2/Q
    connect btd/x3 <==> ff3/Q
}



namespace myDigiNS {
    library libOne{

    }
    library libTwo{

    }
}
