{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 13 20:09:06 2019 " "Info: Processing started: Tue Aug 13 20:09:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off solo -c solo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "bls0we " "Info: Assuming node \"bls0we\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "bls0we" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "oe " "Info: Assuming node \"oe\" is an undefined clock" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oe" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk0 96.01 MHz 200.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk0\" input frequency requirement of 96.01 MHz overrides default required fmax of 200.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "pllgen:mypll\|altpll:altpll_component\|_clk1 192.01 MHz 200.0 MHz " "Warning: ClockLock PLL \"pllgen:mypll\|altpll:altpll_component\|_clk1\" input frequency requirement of 192.01 MHz overrides default required fmax of 200.0 MHz -- Slack information will be reported" {  } {  } 0 0 "ClockLock PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "readfifo " "Info: Detected ripple clock \"readfifo\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 68 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfifo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "autovistrel " "Info: Detected gated clock \"autovistrel\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 39 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "autovistrel" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "readfiforam " "Info: Detected ripple clock \"readfiforam\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 84 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "readfiforam" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "testimit " "Info: Detected ripple clock \"testimit\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 98 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "testimit" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "flash " "Info: Detected gated clock \"flash\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 74 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "go " "Info: Detected ripple clock \"go\" as buffer" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 51 -1 0 } } { "c:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "go" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register kodclocka\[15\] register linecount\[1\] 3.406 ns " "Info: Slack time is 3.406 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"kodclocka\[15\]\" and destination register \"linecount\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "142.65 MHz 7.01 ns " "Info: Fmax is 142.65 MHz (period= 7.01 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "10.160 ns + Largest register register " "Info: + Largest register to register requirement is 10.160 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.416 ns + " "Info: + Setup relationship between source and destination is 10.416 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 8.173 ns " "Info: + Latch edge is 8.173 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.326 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.666 ns) 2.326 ns linecount\[1\] 3 REG LCFF_X8_Y8_N3 4 " "Info: 3: + IC(0.823 ns) + CELL(0.666 ns) = 2.326 ns; Loc. = LCFF_X8_Y8_N3; Fanout = 4; REG Node = 'linecount\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.489 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.63 % ) " "Info: Total cell delay = 0.666 ns ( 28.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.660 ns ( 71.37 % ) " "Info: Total interconnect delay = 1.660 ns ( 71.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[1] {} } { 0.000ns 0.837ns 0.823ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.318 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns kodclocka\[15\] 3 REG LCFF_X12_Y7_N11 9 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X12_Y7_N11; Fanout = 9; REG Node = 'kodclocka\[15\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.481 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[15] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[15] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[1] {} } { 0.000ns 0.837ns 0.823ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[15] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[1] {} } { 0.000ns 0.837ns 0.823ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[15] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.754 ns - Longest register register " "Info: - Longest register to register delay is 6.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kodclocka\[15\] 1 REG LCFF_X12_Y7_N11 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y7_N11; Fanout = 9; REG Node = 'kodclocka\[15\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { kodclocka[15] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.616 ns) 2.160 ns Equal11~11 2 COMB LCCOMB_X10_Y9_N2 1 " "Info: 2: + IC(1.544 ns) + CELL(0.616 ns) = 2.160 ns; Loc. = LCCOMB_X10_Y9_N2; Fanout = 1; COMB Node = 'Equal11~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.160 ns" { kodclocka[15] Equal11~11 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.370 ns) 3.949 ns Equal11~14 3 COMB LCCOMB_X9_Y8_N22 1 " "Info: 3: + IC(1.419 ns) + CELL(0.370 ns) = 3.949 ns; Loc. = LCCOMB_X9_Y8_N22; Fanout = 1; COMB Node = 'Equal11~14'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.789 ns" { Equal11~11 Equal11~14 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 4.509 ns Equal11~15 4 COMB LCCOMB_X9_Y8_N8 2 " "Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 4.509 ns; Loc. = LCCOMB_X9_Y8_N8; Fanout = 2; COMB Node = 'Equal11~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.560 ns" { Equal11~14 Equal11~15 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 246 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.370 ns) 5.574 ns linecount\[4\]~73 5 COMB LCCOMB_X8_Y8_N20 9 " "Info: 5: + IC(0.695 ns) + CELL(0.370 ns) = 5.574 ns; Loc. = LCCOMB_X8_Y8_N20; Fanout = 9; COMB Node = 'linecount\[4\]~73'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.065 ns" { Equal11~15 linecount[4]~73 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.855 ns) 6.754 ns linecount\[1\] 6 REG LCFF_X8_Y8_N3 4 " "Info: 6: + IC(0.325 ns) + CELL(0.855 ns) = 6.754 ns; Loc. = LCFF_X8_Y8_N3; Fanout = 4; REG Node = 'linecount\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.180 ns" { linecount[4]~73 linecount[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.417 ns ( 35.79 % ) " "Info: Total cell delay = 2.417 ns ( 35.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.337 ns ( 64.21 % ) " "Info: Total interconnect delay = 4.337 ns ( 64.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.754 ns" { kodclocka[15] Equal11~11 Equal11~14 Equal11~15 linecount[4]~73 linecount[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.754 ns" { kodclocka[15] {} Equal11~11 {} Equal11~14 {} Equal11~15 {} linecount[4]~73 {} linecount[1] {} } { 0.000ns 1.544ns 1.419ns 0.354ns 0.695ns 0.325ns } { 0.000ns 0.616ns 0.370ns 0.206ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl linecount[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.326 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} linecount[1] {} } { 0.000ns 0.837ns 0.823ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl kodclocka[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} kodclocka[15] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.754 ns" { kodclocka[15] Equal11~11 Equal11~14 Equal11~15 linecount[4]~73 linecount[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "6.754 ns" { kodclocka[15] {} Equal11~11 {} Equal11~14 {} Equal11~15 {} linecount[4]~73 {} linecount[1] {} } { 0.000ns 1.544ns 1.419ns 0.354ns 0.695ns 0.325ns } { 0.000ns 0.616ns 0.370ns 0.206ns 0.370ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register adrreg\[0\] register adrreg\[18\] 1.573 ns " "Info: Slack time is 1.573 ns for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"adrreg\[0\]\" and destination register \"adrreg\[18\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "275.1 MHz 3.635 ns " "Info: Fmax is 275.1 MHz (period= 3.635 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.951 ns + Largest register register " "Info: + Largest register to register requirement is 4.951 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.208 ns + " "Info: + Setup relationship between source and destination is 5.208 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.965 ns " "Info: + Latch edge is 2.965 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns + Largest " "Info: + Largest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.318 ns + Shortest register " "Info: + Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns adrreg\[18\] 3 REG LCFF_X7_Y6_N17 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.481 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.311 ns - Longest register " "Info: - Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.808 ns) + CELL(0.666 ns) 2.311 ns adrreg\[0\] 3 REG LCFF_X7_Y7_N13 4 " "Info: 3: + IC(0.808 ns) + CELL(0.666 ns) = 2.311 ns; Loc. = LCFF_X7_Y7_N13; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.82 % ) " "Info: Total cell delay = 0.666 ns ( 28.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.645 ns ( 71.18 % ) " "Info: Total interconnect delay = 1.645 ns ( 71.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.378 ns - Longest register register " "Info: - Longest register to register delay is 3.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns adrreg\[0\] 1 REG LCFF_X7_Y7_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y7_N13; Fanout = 4; REG Node = 'adrreg\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adrreg[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.735 ns) 1.195 ns adrreg\[1\]~20 2 COMB LCCOMB_X7_Y7_N14 2 " "Info: 2: + IC(0.460 ns) + CELL(0.735 ns) = 1.195 ns; Loc. = LCCOMB_X7_Y7_N14; Fanout = 2; COMB Node = 'adrreg\[1\]~20'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.195 ns" { adrreg[0] adrreg[1]~20 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.281 ns adrreg\[2\]~22 3 COMB LCCOMB_X7_Y7_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.281 ns; Loc. = LCCOMB_X7_Y7_N16; Fanout = 2; COMB Node = 'adrreg\[2\]~22'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[1]~20 adrreg[2]~22 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.367 ns adrreg\[3\]~24 4 COMB LCCOMB_X7_Y7_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.367 ns; Loc. = LCCOMB_X7_Y7_N18; Fanout = 2; COMB Node = 'adrreg\[3\]~24'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[2]~22 adrreg[3]~24 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.453 ns adrreg\[4\]~26 5 COMB LCCOMB_X7_Y7_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.453 ns; Loc. = LCCOMB_X7_Y7_N20; Fanout = 2; COMB Node = 'adrreg\[4\]~26'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[3]~24 adrreg[4]~26 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.539 ns adrreg\[5\]~28 6 COMB LCCOMB_X7_Y7_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 1.539 ns; Loc. = LCCOMB_X7_Y7_N22; Fanout = 2; COMB Node = 'adrreg\[5\]~28'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[4]~26 adrreg[5]~28 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.625 ns adrreg\[6\]~30 7 COMB LCCOMB_X7_Y7_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 1.625 ns; Loc. = LCCOMB_X7_Y7_N24; Fanout = 2; COMB Node = 'adrreg\[6\]~30'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[5]~28 adrreg[6]~30 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.711 ns adrreg\[7\]~32 8 COMB LCCOMB_X7_Y7_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 1.711 ns; Loc. = LCCOMB_X7_Y7_N26; Fanout = 2; COMB Node = 'adrreg\[7\]~32'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[6]~30 adrreg[7]~32 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.797 ns adrreg\[8\]~34 9 COMB LCCOMB_X7_Y7_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 1.797 ns; Loc. = LCCOMB_X7_Y7_N28; Fanout = 2; COMB Node = 'adrreg\[8\]~34'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[7]~32 adrreg[8]~34 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 1.972 ns adrreg\[9\]~36 10 COMB LCCOMB_X7_Y7_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 1.972 ns; Loc. = LCCOMB_X7_Y7_N30; Fanout = 2; COMB Node = 'adrreg\[9\]~36'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.175 ns" { adrreg[8]~34 adrreg[9]~36 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.058 ns adrreg\[10\]~38 11 COMB LCCOMB_X7_Y6_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.058 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'adrreg\[10\]~38'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[9]~36 adrreg[10]~38 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.144 ns adrreg\[11\]~40 12 COMB LCCOMB_X7_Y6_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.144 ns; Loc. = LCCOMB_X7_Y6_N2; Fanout = 2; COMB Node = 'adrreg\[11\]~40'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[10]~38 adrreg[11]~40 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.230 ns adrreg\[12\]~42 13 COMB LCCOMB_X7_Y6_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.230 ns; Loc. = LCCOMB_X7_Y6_N4; Fanout = 2; COMB Node = 'adrreg\[12\]~42'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[11]~40 adrreg[12]~42 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.316 ns adrreg\[13\]~44 14 COMB LCCOMB_X7_Y6_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.316 ns; Loc. = LCCOMB_X7_Y6_N6; Fanout = 2; COMB Node = 'adrreg\[13\]~44'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[12]~42 adrreg[13]~44 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.402 ns adrreg\[14\]~46 15 COMB LCCOMB_X7_Y6_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.402 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 2; COMB Node = 'adrreg\[14\]~46'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[13]~44 adrreg[14]~46 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.488 ns adrreg\[15\]~48 16 COMB LCCOMB_X7_Y6_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 2.488 ns; Loc. = LCCOMB_X7_Y6_N10; Fanout = 2; COMB Node = 'adrreg\[15\]~48'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[14]~46 adrreg[15]~48 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.574 ns adrreg\[16\]~50 17 COMB LCCOMB_X7_Y6_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 2.574 ns; Loc. = LCCOMB_X7_Y6_N12; Fanout = 2; COMB Node = 'adrreg\[16\]~50'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.086 ns" { adrreg[15]~48 adrreg[16]~50 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.764 ns adrreg\[17\]~52 18 COMB LCCOMB_X7_Y6_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 2.764 ns; Loc. = LCCOMB_X7_Y6_N14; Fanout = 1; COMB Node = 'adrreg\[17\]~52'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.190 ns" { adrreg[16]~50 adrreg[17]~52 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.270 ns adrreg\[18\]~53 19 COMB LCCOMB_X7_Y6_N16 1 " "Info: 19: + IC(0.000 ns) + CELL(0.506 ns) = 3.270 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'adrreg\[18\]~53'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.506 ns" { adrreg[17]~52 adrreg[18]~53 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.378 ns adrreg\[18\] 20 REG LCFF_X7_Y6_N17 2 " "Info: 20: + IC(0.000 ns) + CELL(0.108 ns) = 3.378 ns; Loc. = LCFF_X7_Y6_N17; Fanout = 2; REG Node = 'adrreg\[18\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 449 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.918 ns ( 86.38 % ) " "Info: Total cell delay = 2.918 ns ( 86.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.460 ns ( 13.62 % ) " "Info: Total interconnect delay = 0.460 ns ( 13.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.378 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.378 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 0.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[18] {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl adrreg[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.311 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} adrreg[0] {} } { 0.000ns 0.837ns 0.808ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.378 ns" { adrreg[0] adrreg[1]~20 adrreg[2]~22 adrreg[3]~24 adrreg[4]~26 adrreg[5]~28 adrreg[6]~30 adrreg[7]~32 adrreg[8]~34 adrreg[9]~36 adrreg[10]~38 adrreg[11]~40 adrreg[12]~42 adrreg[13]~44 adrreg[14]~46 adrreg[15]~48 adrreg[16]~50 adrreg[17]~52 adrreg[18]~53 adrreg[18] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.378 ns" { adrreg[0] {} adrreg[1]~20 {} adrreg[2]~22 {} adrreg[3]~24 {} adrreg[4]~26 {} adrreg[5]~28 {} adrreg[6]~30 {} adrreg[7]~32 {} adrreg[8]~34 {} adrreg[9]~36 {} adrreg[10]~38 {} adrreg[11]~40 {} adrreg[12]~42 {} adrreg[13]~44 {} adrreg[14]~46 {} adrreg[15]~48 {} adrreg[16]~50 {} adrreg[17]~52 {} adrreg[18]~53 {} adrreg[18] {} } { 0.000ns 0.460ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "a12mhz " "Info: No valid register-to-register data paths exist for clock \"a12mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "bls0we register RKSMEM\[2\] register write 2.978 ns " "Info: Slack time is 2.978 ns for clock \"bls0we\" between source register \"RKSMEM\[2\]\" and destination register \"write\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.744 ns + Largest register register " "Info: + Largest register to register requirement is 4.744 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.955 ns + Shortest register " "Info: + Shortest clock path from clock \"bls0we\" to destination register is 4.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.345 ns) + CELL(0.666 ns) 4.955 ns write 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(3.345 ns) + CELL(0.666 ns) = 4.955 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.011 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 32.49 % ) " "Info: Total cell delay = 1.610 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.345 ns ( 67.51 % ) " "Info: Total interconnect delay = 3.345 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.947 ns - Longest register " "Info: - Longest clock path from clock \"bls0we\" to source register is 4.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.337 ns) + CELL(0.666 ns) 4.947 ns RKSMEM\[2\] 2 REG LCFF_X10_Y3_N21 2 " "Info: 2: + IC(3.337 ns) + CELL(0.666 ns) = 4.947 ns; Loc. = LCFF_X10_Y3_N21; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.003 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 32.54 % ) " "Info: Total cell delay = 1.610 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.337 ns ( 67.46 % ) " "Info: Total interconnect delay = 3.337 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.947 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.947 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.337ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.947 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.947 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.337ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.947 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.947 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.337ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.766 ns - Longest register register " "Info: - Longest register to register delay is 1.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RKSMEM\[2\] 1 REG LCFF_X10_Y3_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y3_N21; Fanout = 2; REG Node = 'RKSMEM\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RKSMEM[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.452 ns) + CELL(0.206 ns) 1.658 ns write~0 2 COMB LCCOMB_X8_Y2_N2 1 " "Info: 2: + IC(1.452 ns) + CELL(0.206 ns) = 1.658 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.658 ns" { RKSMEM[2] write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.766 ns write 3 REG LCFF_X8_Y2_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.766 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 17.78 % ) " "Info: Total cell delay = 0.314 ns ( 17.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 82.22 % ) " "Info: Total interconnect delay = 1.452 ns ( 82.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.766 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.766 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 1.452ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.947 ns" { bls0we RKSMEM[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.947 ns" { bls0we {} bls0we~combout {} RKSMEM[2] {} } { 0.000ns 0.000ns 3.337ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.766 ns" { RKSMEM[2] write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "1.766 ns" { RKSMEM[2] {} write~0 {} write {} } { 0.000ns 1.452ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "oe register read register read 4.235 ns " "Info: Slack time is 4.235 ns for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "360.1 MHz " "Info: Fmax is restricted to 360.1 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.736 ns + Largest register register " "Info: + Largest register to register requirement is 4.736 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5.000 ns " "Info: + Latch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 2.938 ns + Shortest register " "Info: + Shortest clock path from clock \"oe\" to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.666 ns) 2.938 ns read 2 REG LCFF_X8_Y2_N25 5 " "Info: 2: + IC(1.328 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.994 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.80 % ) " "Info: Total cell delay = 1.610 ns ( 54.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 45.20 % ) " "Info: Total interconnect delay = 1.328 ns ( 45.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 2.938 ns - Longest register " "Info: - Longest clock path from clock \"oe\" to source register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.666 ns) 2.938 ns read 2 REG LCFF_X8_Y2_N25 5 " "Info: 2: + IC(1.328 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.994 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.80 % ) " "Info: Total cell delay = 1.610 ns ( 54.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 45.20 % ) " "Info: Total interconnect delay = 1.328 ns ( 45.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns - Longest register register " "Info: - Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X8_Y2_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X8_Y2_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N24; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X8_Y2_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 register sdvigpsw\[1\] register sdvigpsw\[1\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" between source register \"sdvigpsw\[1\]\" and destination register \"sdvigpsw\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sdvigpsw\[1\] 1 REG LCFF_X15_Y8_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns sdvigpsw~131 2 COMB LCCOMB_X15_Y8_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X15_Y8_N14; Fanout = 1; COMB Node = 'sdvigpsw~131'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { sdvigpsw[1] sdvigpsw~131 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns sdvigpsw\[1\] 3 REG LCFF_X15_Y8_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { sdvigpsw~131 sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~131 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~131 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk0 10.416 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is 10.416 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 destination 2.331 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to destination register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.331 ns sdvigpsw\[1\] 3 REG LCFF_X15_Y8_N15 2 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.331 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.57 % ) " "Info: Total cell delay = 0.666 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 71.43 % ) " "Info: Total interconnect delay = 1.665 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.331 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source register is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 2.331 ns sdvigpsw\[1\] 3 REG LCFF_X15_Y8_N15 2 " "Info: 3: + IC(0.828 ns) + CELL(0.666 ns) = 2.331 ns; Loc. = LCFF_X15_Y8_N15; Fanout = 2; REG Node = 'sdvigpsw\[1\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.494 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.57 % ) " "Info: Total cell delay = 0.666 ns ( 28.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.665 ns ( 71.43 % ) " "Info: Total interconnect delay = 1.665 ns ( 71.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 186 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { sdvigpsw[1] sdvigpsw~131 sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { sdvigpsw[1] {} sdvigpsw~131 {} sdvigpsw[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl sdvigpsw[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.331 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} sdvigpsw[1] {} } { 0.000ns 0.837ns 0.828ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 register resadd register resadd 499 ps " "Info: Minimum slack time is 499 ps for clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" between source register \"resadd\" and destination register \"resadd\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns resadd 1 REG LCFF_X7_Y6_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y6_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns resadd~4 2 COMB LCCOMB_X7_Y6_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X7_Y6_N22; Fanout = 1; COMB Node = 'resadd~4'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { resadd resadd~4 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns resadd 3 REG LCFF_X7_Y6_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X7_Y6_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { resadd~4 resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.243 ns " "Info: + Latch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Destination clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.243 ns " "Info: - Launch edge is -2.243 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pllgen:mypll\|altpll:altpll_component\|_clk1 5.208 ns -2.243 ns  50 " "Info: Clock period of Source clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" is 5.208 ns with  offset of -2.243 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 destination 2.318 ns + Longest register " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to destination register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns resadd 3 REG LCFF_X7_Y6_N23 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X7_Y6_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.481 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk1 source 2.318 ns - Shortest register " "Info: - Shortest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk1\" to source register is 2.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 902 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.666 ns) 2.318 ns resadd 3 REG LCFF_X7_Y6_N23 2 " "Info: 3: + IC(0.815 ns) + CELL(0.666 ns) = 2.318 ns; Loc. = LCFF_X7_Y6_N23; Fanout = 2; REG Node = 'resadd'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.481 ns" { pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 28.73 % ) " "Info: Total cell delay = 0.666 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.652 ns ( 71.27 % ) " "Info: Total interconnect delay = 1.652 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { resadd resadd~4 resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { resadd {} resadd~4 {} resadd {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 pllgen:mypll|altpll:altpll_component|_clk1~clkctrl resadd } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.318 ns" { pllgen:mypll|altpll:altpll_component|_clk1 {} pllgen:mypll|altpll:altpll_component|_clk1~clkctrl {} resadd {} } { 0.000ns 0.837ns 0.815ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "bls0we register write register write 499 ps " "Info: Minimum slack time is 499 ps for clock \"bls0we\" between source register \"write\" and destination register \"write\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns write 1 REG LCFF_X8_Y2_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns write~0 2 COMB LCCOMB_X8_Y2_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N2; Fanout = 1; COMB Node = 'write~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { write write~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns write 3 REG LCFF_X8_Y2_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { write~0 write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source bls0we 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"bls0we\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.955 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.345 ns) + CELL(0.666 ns) 4.955 ns write 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(3.345 ns) + CELL(0.666 ns) = 4.955 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.011 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 32.49 % ) " "Info: Total cell delay = 1.610 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.345 ns ( 67.51 % ) " "Info: Total interconnect delay = 3.345 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we source 4.955 ns - Shortest register " "Info: - Shortest clock path from clock \"bls0we\" to source register is 4.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.345 ns) + CELL(0.666 ns) 4.955 ns write 2 REG LCFF_X8_Y2_N3 5 " "Info: 2: + IC(3.345 ns) + CELL(0.666 ns) = 4.955 ns; Loc. = LCFF_X8_Y2_N3; Fanout = 5; REG Node = 'write'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.011 ns" { bls0we write } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 32.49 % ) " "Info: Total cell delay = 1.610 ns ( 32.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.345 ns ( 67.51 % ) " "Info: Total interconnect delay = 3.345 ns ( 67.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { write write~0 write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { write {} write~0 {} write {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.955 ns" { bls0we write } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.955 ns" { bls0we {} bls0we~combout {} write {} } { 0.000ns 0.000ns 3.345ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "oe register read register read 499 ps " "Info: Minimum slack time is 499 ps for clock \"oe\" between source register \"read\" and destination register \"read\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns read 1 REG LCFF_X8_Y2_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns read~0 2 COMB LCCOMB_X8_Y2_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y2_N24; Fanout = 1; COMB Node = 'read~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { read read~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns read 3 REG LCFF_X8_Y2_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { read~0 read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source oe 5.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"oe\" is 5.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe destination 2.938 ns + Longest register " "Info: + Longest clock path from clock \"oe\" to destination register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.666 ns) 2.938 ns read 2 REG LCFF_X8_Y2_N25 5 " "Info: 2: + IC(1.328 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.994 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.80 % ) " "Info: Total cell delay = 1.610 ns ( 54.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 45.20 % ) " "Info: Total interconnect delay = 1.328 ns ( 45.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "oe source 2.938 ns - Shortest register " "Info: - Shortest clock path from clock \"oe\" to source register is 2.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns oe 1 CLK PIN_52 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_52; Fanout = 2; CLK Node = 'oe'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oe } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.666 ns) 2.938 ns read 2 REG LCFF_X8_Y2_N25 5 " "Info: 2: + IC(1.328 ns) + CELL(0.666 ns) = 2.938 ns; Loc. = LCFF_X8_Y2_N25; Fanout = 5; REG Node = 'read'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.994 ns" { oe read } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.80 % ) " "Info: Total cell delay = 1.610 ns ( 54.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.328 ns ( 45.20 % ) " "Info: Total interconnect delay = 1.328 ns ( 45.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 118 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.501 ns" { read read~0 read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "0.501 ns" { read {} read~0 {} read {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.938 ns" { oe read } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.938 ns" { oe {} oe~combout {} read {} } { 0.000ns 0.000ns 1.328ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "RKS\[0\] adresbus\[4\] bls0we 8.511 ns register " "Info: tsu for register \"RKS\[0\]\" (data pin = \"adresbus\[4\]\", clock pin = \"bls0we\") is 8.511 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.499 ns + Longest pin register " "Info: + Longest pin to register delay is 11.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns adresbus\[4\] 1 PIN PIN_47 7 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_47; Fanout = 7; PIN Node = 'adresbus\[4\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adresbus[4] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.129 ns) + CELL(0.539 ns) 7.622 ns Equal36~0 2 COMB LCCOMB_X9_Y2_N24 9 " "Info: 2: + IC(6.129 ns) + CELL(0.539 ns) = 7.622 ns; Loc. = LCCOMB_X9_Y2_N24; Fanout = 9; COMB Node = 'Equal36~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.668 ns" { adresbus[4] Equal36~0 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 403 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.425 ns) + CELL(0.606 ns) 9.653 ns always14~0 3 COMB LCCOMB_X10_Y2_N0 3 " "Info: 3: + IC(1.425 ns) + CELL(0.606 ns) = 9.653 ns; Loc. = LCCOMB_X10_Y2_N0; Fanout = 3; COMB Node = 'always14~0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.031 ns" { Equal36~0 always14~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.991 ns) + CELL(0.855 ns) 11.499 ns RKS\[0\] 4 REG LCFF_X9_Y1_N13 12 " "Info: 4: + IC(0.991 ns) + CELL(0.855 ns) = 11.499 ns; Loc. = LCFF_X9_Y1_N13; Fanout = 12; REG Node = 'RKS\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.846 ns" { always14~0 RKS[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.954 ns ( 25.69 % ) " "Info: Total cell delay = 2.954 ns ( 25.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.545 ns ( 74.31 % ) " "Info: Total interconnect delay = 8.545 ns ( 74.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.499 ns" { adresbus[4] Equal36~0 always14~0 RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.499 ns" { adresbus[4] {} adresbus[4]~combout {} Equal36~0 {} always14~0 {} RKS[0] {} } { 0.000ns 0.000ns 6.129ns 1.425ns 0.991ns } { 0.000ns 0.954ns 0.539ns 0.606ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 2.948 ns - Shortest register " "Info: - Shortest clock path from clock \"bls0we\" to destination register is 2.948 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.666 ns) 2.948 ns RKS\[0\] 2 REG LCFF_X9_Y1_N13 12 " "Info: 2: + IC(1.338 ns) + CELL(0.666 ns) = 2.948 ns; Loc. = LCFF_X9_Y1_N13; Fanout = 12; REG Node = 'RKS\[0\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.004 ns" { bls0we RKS[0] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.61 % ) " "Info: Total cell delay = 1.610 ns ( 54.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.338 ns ( 45.39 % ) " "Info: Total interconnect delay = 1.338 ns ( 45.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { bls0we RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { bls0we {} bls0we~combout {} RKS[0] {} } { 0.000ns 0.000ns 1.338ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "11.499 ns" { adresbus[4] Equal36~0 always14~0 RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "11.499 ns" { adresbus[4] {} adresbus[4]~combout {} Equal36~0 {} always14~0 {} RKS[0] {} } { 0.000ns 0.000ns 6.129ns 1.425ns 0.991ns } { 0.000ns 0.954ns 0.539ns 0.606ns 0.855ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.948 ns" { bls0we RKS[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.948 ns" { bls0we {} bls0we~combout {} RKS[0] {} } { 0.000ns 0.000ns 1.338ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "a12mhz databus\[2\] fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|ram_block4a2~porta_address_reg0 17.315 ns memory " "Info: tco from clock \"a12mhz\" to destination pin \"databus\[2\]\" through memory \"fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|ram_block4a2~porta_address_reg0\" is 17.315 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "a12mhz pllgen:mypll\|altpll:altpll_component\|_clk0 -2.243 ns + " "Info: + Offset between input clock \"a12mhz\" and output clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" is -2.243 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 27 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pllgen:mypll\|altpll:altpll_component\|_clk0 source 2.442 ns + Longest memory " "Info: + Longest clock path from clock \"pllgen:mypll\|altpll:altpll_component\|_clk0\" to source memory is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pllgen:mypll\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllgen:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.000 ns) 0.837 ns pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1093 " "Info: 2: + IC(0.837 ns) + CELL(0.000 ns) = 0.837 ns; Loc. = CLKCTRL_G3; Fanout = 1093; COMB Node = 'pllgen:mypll\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.837 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.835 ns) 2.442 ns fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|ram_block4a2~porta_address_reg0 3 MEM M4K_X23_Y4 4 " "Info: 3: + IC(0.770 ns) + CELL(0.835 ns) = 2.442 ns; Loc. = M4K_X23_Y4; Fanout = 4; MEM Node = 'fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|ram_block4a2~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.605 ns" { pllgen:mypll|altpll:altpll_component|_clk0~clkctrl fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fne1.tdf" "" { Text "D:/work/OLO/PLIS/plis1_fw/db/altsyncram_fne1.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 34.19 % ) " "Info: Total cell delay = 0.835 ns ( 34.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.607 ns ( 65.81 % ) " "Info: Total interconnect delay = 1.607 ns ( 65.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.442 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.442 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 {} } { 0.000ns 0.837ns 0.770ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_fne1.tdf" "" { Text "D:/work/OLO/PLIS/plis1_fw/db/altsyncram_fne1.tdf" 101 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.856 ns + Longest memory pin " "Info: + Longest memory to pin delay is 16.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|ram_block4a2~porta_address_reg0 1 MEM M4K_X23_Y4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y4; Fanout = 4; MEM Node = 'fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|ram_block4a2~porta_address_reg0'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fne1.tdf" "" { Text "D:/work/OLO/PLIS/plis1_fw/db/altsyncram_fne1.tdf" 101 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|q_a\[2\] 2 MEM M4K_X23_Y4 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'fifotimer:myfifotimer\|scfifo:scfifo_component\|scfifo_8j71:auto_generated\|a_dpfifo_fp71:dpfifo\|dpram_tk51:FIFOram\|altsyncram_gtl1:altsyncram2\|altsyncram_fne1:altsyncram3\|q_a\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.761 ns" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|q_a[2] } "NODE_NAME" } } { "db/altsyncram_fne1.tdf" "" { Text "D:/work/OLO/PLIS/plis1_fw/db/altsyncram_fne1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.739 ns) + CELL(0.370 ns) 5.870 ns Selector9~11 3 COMB LCCOMB_X15_Y3_N8 1 " "Info: 3: + IC(1.739 ns) + CELL(0.370 ns) = 5.870 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 1; COMB Node = 'Selector9~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.109 ns" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|q_a[2] Selector9~11 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.624 ns) 7.570 ns Selector9~12 4 COMB LCCOMB_X13_Y3_N18 1 " "Info: 4: + IC(1.076 ns) + CELL(0.624 ns) = 7.570 ns; Loc. = LCCOMB_X13_Y3_N18; Fanout = 1; COMB Node = 'Selector9~12'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.700 ns" { Selector9~11 Selector9~12 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.624 ns) 8.904 ns Selector9~15 5 COMB LCCOMB_X14_Y3_N14 1 " "Info: 5: + IC(0.710 ns) + CELL(0.624 ns) = 8.904 ns; Loc. = LCCOMB_X14_Y3_N14; Fanout = 1; COMB Node = 'Selector9~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.334 ns" { Selector9~12 Selector9~15 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.651 ns) 10.197 ns Selector9~16 6 COMB LCCOMB_X15_Y3_N28 1 " "Info: 6: + IC(0.642 ns) + CELL(0.651 ns) = 10.197 ns; Loc. = LCCOMB_X15_Y3_N28; Fanout = 1; COMB Node = 'Selector9~16'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.293 ns" { Selector9~15 Selector9~16 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.623 ns) 11.500 ns Selector9~17 7 COMB LCCOMB_X14_Y3_N12 1 " "Info: 7: + IC(0.680 ns) + CELL(0.623 ns) = 11.500 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'Selector9~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { Selector9~16 Selector9~17 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(3.663 ns) 16.856 ns databus\[2\] 8 PIN PIN_63 0 " "Info: 8: + IC(1.693 ns) + CELL(3.663 ns) = 16.856 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'databus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.356 ns" { Selector9~17 databus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.316 ns ( 61.20 % ) " "Info: Total cell delay = 10.316 ns ( 61.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.540 ns ( 38.80 % ) " "Info: Total interconnect delay = 6.540 ns ( 38.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.856 ns" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|q_a[2] Selector9~11 Selector9~12 Selector9~15 Selector9~16 Selector9~17 databus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.856 ns" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 {} fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|q_a[2] {} Selector9~11 {} Selector9~12 {} Selector9~15 {} Selector9~16 {} Selector9~17 {} databus[2] {} } { 0.000ns 0.000ns 1.739ns 1.076ns 0.710ns 0.642ns 0.680ns 1.693ns } { 0.000ns 3.761ns 0.370ns 0.624ns 0.624ns 0.651ns 0.623ns 3.663ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.442 ns" { pllgen:mypll|altpll:altpll_component|_clk0 pllgen:mypll|altpll:altpll_component|_clk0~clkctrl fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "2.442 ns" { pllgen:mypll|altpll:altpll_component|_clk0 {} pllgen:mypll|altpll:altpll_component|_clk0~clkctrl {} fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 {} } { 0.000ns 0.837ns 0.770ns } { 0.000ns 0.000ns 0.835ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "16.856 ns" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|q_a[2] Selector9~11 Selector9~12 Selector9~15 Selector9~16 Selector9~17 databus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "16.856 ns" { fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|ram_block4a2~porta_address_reg0 {} fifotimer:myfifotimer|scfifo:scfifo_component|scfifo_8j71:auto_generated|a_dpfifo_fp71:dpfifo|dpram_tk51:FIFOram|altsyncram_gtl1:altsyncram2|altsyncram_fne1:altsyncram3|q_a[2] {} Selector9~11 {} Selector9~12 {} Selector9~15 {} Selector9~16 {} Selector9~17 {} databus[2] {} } { 0.000ns 0.000ns 1.739ns 1.076ns 0.710ns 0.642ns 0.680ns 1.693ns } { 0.000ns 3.761ns 0.370ns 0.624ns 0.624ns 0.651ns 0.623ns 3.663ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "adresbus\[3\] databus\[2\] 21.915 ns Longest " "Info: Longest tpd from source pin \"adresbus\[3\]\" to destination pin \"databus\[2\]\" is 21.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns adresbus\[3\] 1 PIN PIN_45 34 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_45; Fanout = 34; PIN Node = 'adresbus\[3\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adresbus[3] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.887 ns) + CELL(0.539 ns) 8.380 ns always14~6 2 COMB LCCOMB_X9_Y2_N28 14 " "Info: 2: + IC(6.887 ns) + CELL(0.539 ns) = 8.380 ns; Loc. = LCCOMB_X9_Y2_N28; Fanout = 14; COMB Node = 'always14~6'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.426 ns" { adresbus[3] always14~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.925 ns) + CELL(0.624 ns) 10.929 ns Selector9~11 3 COMB LCCOMB_X15_Y3_N8 1 " "Info: 3: + IC(1.925 ns) + CELL(0.624 ns) = 10.929 ns; Loc. = LCCOMB_X15_Y3_N8; Fanout = 1; COMB Node = 'Selector9~11'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "2.549 ns" { always14~6 Selector9~11 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.076 ns) + CELL(0.624 ns) 12.629 ns Selector9~12 4 COMB LCCOMB_X13_Y3_N18 1 " "Info: 4: + IC(1.076 ns) + CELL(0.624 ns) = 12.629 ns; Loc. = LCCOMB_X13_Y3_N18; Fanout = 1; COMB Node = 'Selector9~12'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.700 ns" { Selector9~11 Selector9~12 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.624 ns) 13.963 ns Selector9~15 5 COMB LCCOMB_X14_Y3_N14 1 " "Info: 5: + IC(0.710 ns) + CELL(0.624 ns) = 13.963 ns; Loc. = LCCOMB_X14_Y3_N14; Fanout = 1; COMB Node = 'Selector9~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.334 ns" { Selector9~12 Selector9~15 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.651 ns) 15.256 ns Selector9~16 6 COMB LCCOMB_X15_Y3_N28 1 " "Info: 6: + IC(0.642 ns) + CELL(0.651 ns) = 15.256 ns; Loc. = LCCOMB_X15_Y3_N28; Fanout = 1; COMB Node = 'Selector9~16'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.293 ns" { Selector9~15 Selector9~16 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.623 ns) 16.559 ns Selector9~17 7 COMB LCCOMB_X14_Y3_N12 1 " "Info: 7: + IC(0.680 ns) + CELL(0.623 ns) = 16.559 ns; Loc. = LCCOMB_X14_Y3_N12; Fanout = 1; COMB Node = 'Selector9~17'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.303 ns" { Selector9~16 Selector9~17 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 397 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(3.663 ns) 21.915 ns databus\[2\] 8 PIN PIN_63 0 " "Info: 8: + IC(1.693 ns) + CELL(3.663 ns) = 21.915 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'databus\[2\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.356 ns" { Selector9~17 databus[2] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.302 ns ( 37.88 % ) " "Info: Total cell delay = 8.302 ns ( 37.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.613 ns ( 62.12 % ) " "Info: Total interconnect delay = 13.613 ns ( 62.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "21.915 ns" { adresbus[3] always14~6 Selector9~11 Selector9~12 Selector9~15 Selector9~16 Selector9~17 databus[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "21.915 ns" { adresbus[3] {} adresbus[3]~combout {} always14~6 {} Selector9~11 {} Selector9~12 {} Selector9~15 {} Selector9~16 {} Selector9~17 {} databus[2] {} } { 0.000ns 0.000ns 6.887ns 1.925ns 1.076ns 0.710ns 0.642ns 0.680ns 1.693ns } { 0.000ns 0.954ns 0.539ns 0.624ns 0.624ns 0.624ns 0.651ns 0.623ns 3.663ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RKSMEM\[7\] databus\[7\] bls0we -1.754 ns register " "Info: th for register \"RKSMEM\[7\]\" (data pin = \"databus\[7\]\", clock pin = \"bls0we\") is -1.754 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bls0we destination 4.947 ns + Longest register " "Info: + Longest clock path from clock \"bls0we\" to destination register is 4.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns bls0we 1 CLK PIN_53 27 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_53; Fanout = 27; CLK Node = 'bls0we'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bls0we } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.337 ns) + CELL(0.666 ns) 4.947 ns RKSMEM\[7\] 2 REG LCFF_X10_Y3_N19 2 " "Info: 2: + IC(3.337 ns) + CELL(0.666 ns) = 4.947 ns; Loc. = LCFF_X10_Y3_N19; Fanout = 2; REG Node = 'RKSMEM\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.003 ns" { bls0we RKSMEM[7] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 32.54 % ) " "Info: Total cell delay = 1.610 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.337 ns ( 67.46 % ) " "Info: Total interconnect delay = 3.337 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.947 ns" { bls0we RKSMEM[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.947 ns" { bls0we {} bls0we~combout {} RKSMEM[7] {} } { 0.000ns 0.000ns 3.337ns } { 0.000ns 0.944ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.007 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns databus\[7\] 1 PIN PIN_55 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'databus\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { databus[7] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns databus\[7\]~15 2 COMB IOC_X9_Y0_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOC_X9_Y0_N0; Fanout = 3; COMB Node = 'databus\[7\]~15'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.924 ns" { databus[7] databus[7]~15 } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.769 ns) + CELL(0.206 ns) 6.899 ns RKSMEM\[7\]~feeder 3 COMB LCCOMB_X10_Y3_N18 1 " "Info: 3: + IC(5.769 ns) + CELL(0.206 ns) = 6.899 ns; Loc. = LCCOMB_X10_Y3_N18; Fanout = 1; COMB Node = 'RKSMEM\[7\]~feeder'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.975 ns" { databus[7]~15 RKSMEM[7]~feeder } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.007 ns RKSMEM\[7\] 4 REG LCFF_X10_Y3_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.007 ns; Loc. = LCFF_X10_Y3_N19; Fanout = 2; REG Node = 'RKSMEM\[7\]'" {  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.108 ns" { RKSMEM[7]~feeder RKSMEM[7] } "NODE_NAME" } } { "solo.v" "" { Text "D:/work/OLO/PLIS/plis1_fw/solo.v" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 17.67 % ) " "Info: Total cell delay = 1.238 ns ( 17.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.769 ns ( 82.33 % ) " "Info: Total interconnect delay = 5.769 ns ( 82.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.007 ns" { databus[7] databus[7]~15 RKSMEM[7]~feeder RKSMEM[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.007 ns" { databus[7] {} databus[7]~15 {} RKSMEM[7]~feeder {} RKSMEM[7] {} } { 0.000ns 0.000ns 5.769ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.947 ns" { bls0we RKSMEM[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.947 ns" { bls0we {} bls0we~combout {} RKSMEM[7] {} } { 0.000ns 0.000ns 3.337ns } { 0.000ns 0.944ns 0.666ns } "" } } { "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.007 ns" { databus[7] databus[7]~15 RKSMEM[7]~feeder RKSMEM[7] } "NODE_NAME" } } { "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.007 ns" { databus[7] {} databus[7]~15 {} RKSMEM[7]~feeder {} RKSMEM[7] {} } { 0.000ns 0.000ns 5.769ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4402 " "Info: Peak virtual memory: 4402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 13 20:09:07 2019 " "Info: Processing ended: Tue Aug 13 20:09:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
