/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [25:0] _02_;
  reg [9:0] _03_;
  reg [24:0] _04_;
  reg [7:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = !(celloutsig_1_17z ? celloutsig_1_9z[0] : celloutsig_1_16z[7]);
  assign celloutsig_0_12z = !(celloutsig_0_6z ? celloutsig_0_0z : _00_);
  assign celloutsig_0_23z = ~celloutsig_0_22z[4];
  assign celloutsig_1_8z = celloutsig_1_3z[2] | ~(celloutsig_1_6z[2]);
  assign celloutsig_0_6z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_9z = celloutsig_0_7z | ~(celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_7z ^ celloutsig_0_12z);
  assign celloutsig_1_1z = ~(in_data[185] ^ celloutsig_1_0z[11]);
  assign celloutsig_1_4z = { celloutsig_1_0z[4:3], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } + in_data[156:152];
  assign celloutsig_1_7z = celloutsig_1_3z[3:0] + celloutsig_1_4z[4:1];
  assign celloutsig_1_9z = { celloutsig_1_2z[0], celloutsig_1_4z } + { celloutsig_1_4z[4], celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[67:65] + in_data[32:30];
  assign celloutsig_0_15z = celloutsig_0_3z + { _01_[2], celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[7:1] + in_data[121:115];
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _03_ <= 10'h000;
    else _03_ <= { celloutsig_0_5z[8:6], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _04_ <= 25'h0000000;
    else _04_ <= { _02_[24:15], _01_[2], _02_[13], _00_, _02_[11:3], celloutsig_0_1z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_0z };
  reg [25:0] _23_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 26'h0000000;
    else _23_ <= in_data[39:14];
  assign { _02_[25:15], _01_[2], _02_[13], _00_, _02_[11:0] } = _23_;
  assign celloutsig_0_0z = in_data[22:12] == in_data[62:52];
  assign celloutsig_0_7z = { _02_[8:0], celloutsig_0_1z } == { _02_[19:15], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_26z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_20z } === { celloutsig_0_21z, celloutsig_0_25z };
  assign celloutsig_0_10z = { celloutsig_0_5z[3:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z } > { _03_[9:5], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_4z = _02_[21:15] <= { _02_[17:15], _01_[2], celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_1z & ~(celloutsig_1_4z[0]);
  assign celloutsig_1_19z = celloutsig_1_0z[8] & ~(celloutsig_1_12z[1]);
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_0z[8:6] };
  assign celloutsig_1_11z = & { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z[5:3] };
  assign celloutsig_1_16z = { celloutsig_1_4z[1:0], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_13z } >> { celloutsig_1_0z[6:4], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[182:171] >> in_data[126:115];
  assign celloutsig_1_3z = { in_data[150:148], celloutsig_1_2z } << { in_data[140:139], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_0z[7:3] << celloutsig_1_4z;
  assign celloutsig_0_3z = { celloutsig_0_1z[2:1], celloutsig_0_0z } << { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = { _00_, _02_[11:1] } << in_data[13:2];
  assign celloutsig_0_19z = { _00_, _02_[11:7], celloutsig_0_1z } << { _02_[19:15], _01_[2], _02_[13], _00_, _02_[11] };
  assign celloutsig_1_12z = celloutsig_1_0z[7:0] - celloutsig_1_0z[7:0];
  assign celloutsig_1_5z = { celloutsig_1_3z[9:5], celloutsig_1_1z } ~^ { celloutsig_1_4z[4], celloutsig_1_4z };
  assign celloutsig_0_20z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_13z } ~^ { celloutsig_0_3z[0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_22z = { _04_[23:18], celloutsig_0_21z, celloutsig_0_0z } ~^ { in_data[39], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_10z };
  assign celloutsig_0_25z = { celloutsig_0_19z[5:4], celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_23z } ~^ { _05_[4:1], celloutsig_0_10z };
  assign celloutsig_1_13z = ~((celloutsig_1_3z[9] & celloutsig_1_5z[1]) | celloutsig_1_10z);
  assign celloutsig_0_13z = ~((celloutsig_0_3z[2] & celloutsig_0_4z) | _02_[11]);
  assign celloutsig_0_16z = ~((celloutsig_0_9z & celloutsig_0_4z) | _02_[4]);
  assign _01_[1:0] = { celloutsig_0_10z, celloutsig_0_0z };
  assign { _02_[14], _02_[12] } = { _01_[2], _00_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
