0.7
2020.2
Oct 13 2023
20:47:58
E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sim_1/new/test_LS74_76.v,1701850767,verilog,,,,test_LS74_76,,,,,,,,
E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sources_1/new/LS_74_76.v,1702604252,verilog,,E:/DigitalCircuit-Verilog-Base-Learning/lab6/lab6.srcs/sim_1/new/test_LS74_76.v,,Edge_JK_trigger;LS74_76,,,,,,,,
