// Seed: 2371612106
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input wire id_2,
    output uwire id_3,
    output wand id_4,
    input tri1 id_5,
    input supply0 id_6
    , id_16,
    input wire id_7,
    input supply0 id_8,
    input wire id_9,
    input wire id_10,
    input tri id_11,
    input tri id_12,
    input uwire id_13,
    input tri1 id_14
);
  tri id_17 = 1'b0, id_18;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    output supply1 id_5,
    output tri0 id_6,
    output uwire id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10
);
  initial id_9 = id_4;
  module_0(
      id_0, id_3, id_1, id_9, id_7, id_1, id_10, id_8, id_3, id_10, id_10, id_8, id_4, id_3, id_4
  );
endmodule
