`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 09/27/2023 02:59:50 PM
// Design Name: 
// Module Name: 16_bit_register
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

// this is a 16 bit mudlue that can be used as MAR, MDR, PC
module 16_bit_register(input logic Clk,
                        input logic [15:0] data_in,
                       input logic load,
                       output logic [15:0] data_out);
                       
                       
endmodule
