$date
	Mon Feb 23 13:42:05 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mux $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
1#
0"
0!
$end
#10
1!
1'
#20
0!
0'
1&
#30
1!
1'
#40
