{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 16 23:42:05 2019 " "Info: Processing started: Sat Mar 16 23:42:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final_eight_adc -c final_eight_adc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "m\[2\] " "Info: Detected ripple clock \"m\[2\]\" as buffer" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count2\[15\] register TxD_data\[0\] 54.17 MHz 18.461 ns Internal " "Info: Clock \"clk\" has Internal fmax of 54.17 MHz between source register \"count2\[15\]\" and destination register \"TxD_data\[0\]\" (period= 18.461 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.219 ns + Longest register register " "Info: + Longest register to register delay is 18.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count2\[15\] 1 REG LCFF_X30_Y18_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 5; REG Node = 'count2\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { count2[15] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.545 ns) 1.461 ns Equal8~6 2 COMB LCCOMB_X29_Y18_N8 1 " "Info: 2: + IC(0.916 ns) + CELL(0.545 ns) = 1.461 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 1; COMB Node = 'Equal8~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { count2[15] Equal8~6 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 2.084 ns Equal8~7 3 COMB LCCOMB_X29_Y18_N10 1 " "Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 2.084 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 1; COMB Node = 'Equal8~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { Equal8~6 Equal8~7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.178 ns) 3.701 ns Equal8~8 4 COMB LCCOMB_X21_Y19_N26 4 " "Info: 4: + IC(1.439 ns) + CELL(0.178 ns) = 3.701 ns; Loc. = LCCOMB_X21_Y19_N26; Fanout = 4; COMB Node = 'Equal8~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { Equal8~7 Equal8~8 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 352 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 4.184 ns Equal9~2 5 COMB LCCOMB_X21_Y19_N24 3 " "Info: 5: + IC(0.305 ns) + CELL(0.178 ns) = 4.184 ns; Loc. = LCCOMB_X21_Y19_N24; Fanout = 3; COMB Node = 'Equal9~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Equal8~8 Equal9~2 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 359 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 4.819 ns TxD_data~38 6 COMB LCCOMB_X21_Y19_N28 4 " "Info: 6: + IC(0.313 ns) + CELL(0.322 ns) = 4.819 ns; Loc. = LCCOMB_X21_Y19_N28; Fanout = 4; COMB Node = 'TxD_data~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Equal9~2 TxD_data~38 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.322 ns) 6.050 ns TxD_data~41 7 COMB LCCOMB_X21_Y22_N4 1 " "Info: 7: + IC(0.909 ns) + CELL(0.322 ns) = 6.050 ns; Loc. = LCCOMB_X21_Y22_N4; Fanout = 1; COMB Node = 'TxD_data~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { TxD_data~38 TxD_data~41 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 6.862 ns TxD_data~42 8 COMB LCCOMB_X21_Y22_N22 1 " "Info: 8: + IC(0.291 ns) + CELL(0.521 ns) = 6.862 ns; Loc. = LCCOMB_X21_Y22_N22; Fanout = 1; COMB Node = 'TxD_data~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { TxD_data~41 TxD_data~42 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.331 ns TxD_data~43 9 COMB LCCOMB_X21_Y22_N8 1 " "Info: 9: + IC(0.291 ns) + CELL(0.178 ns) = 7.331 ns; Loc. = LCCOMB_X21_Y22_N8; Fanout = 1; COMB Node = 'TxD_data~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { TxD_data~42 TxD_data~43 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 8.039 ns TxD_data~44 10 COMB LCCOMB_X21_Y22_N30 1 " "Info: 10: + IC(0.530 ns) + CELL(0.178 ns) = 8.039 ns; Loc. = LCCOMB_X21_Y22_N30; Fanout = 1; COMB Node = 'TxD_data~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { TxD_data~43 TxD_data~44 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.511 ns TxD_data~45 11 COMB LCCOMB_X21_Y22_N12 1 " "Info: 11: + IC(0.294 ns) + CELL(0.178 ns) = 8.511 ns; Loc. = LCCOMB_X21_Y22_N12; Fanout = 1; COMB Node = 'TxD_data~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { TxD_data~44 TxD_data~45 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.983 ns TxD_data~46 12 COMB LCCOMB_X21_Y22_N6 1 " "Info: 12: + IC(0.294 ns) + CELL(0.178 ns) = 8.983 ns; Loc. = LCCOMB_X21_Y22_N6; Fanout = 1; COMB Node = 'TxD_data~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { TxD_data~45 TxD_data~46 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.454 ns TxD_data~47 13 COMB LCCOMB_X21_Y22_N0 1 " "Info: 13: + IC(0.293 ns) + CELL(0.178 ns) = 9.454 ns; Loc. = LCCOMB_X21_Y22_N0; Fanout = 1; COMB Node = 'TxD_data~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { TxD_data~46 TxD_data~47 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 9.925 ns TxD_data~48 14 COMB LCCOMB_X21_Y22_N24 1 " "Info: 14: + IC(0.293 ns) + CELL(0.178 ns) = 9.925 ns; Loc. = LCCOMB_X21_Y22_N24; Fanout = 1; COMB Node = 'TxD_data~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { TxD_data~47 TxD_data~48 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.322 ns) 10.540 ns TxD_data~49 15 COMB LCCOMB_X21_Y22_N28 1 " "Info: 15: + IC(0.293 ns) + CELL(0.322 ns) = 10.540 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 1; COMB Node = 'TxD_data~49'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { TxD_data~48 TxD_data~49 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 11.013 ns TxD_data~50 16 COMB LCCOMB_X21_Y22_N14 1 " "Info: 16: + IC(0.295 ns) + CELL(0.178 ns) = 11.013 ns; Loc. = LCCOMB_X21_Y22_N14; Fanout = 1; COMB Node = 'TxD_data~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { TxD_data~49 TxD_data~50 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.473 ns) + CELL(0.178 ns) 11.664 ns TxD_data~51 17 COMB LCCOMB_X22_Y22_N4 1 " "Info: 17: + IC(0.473 ns) + CELL(0.178 ns) = 11.664 ns; Loc. = LCCOMB_X22_Y22_N4; Fanout = 1; COMB Node = 'TxD_data~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.651 ns" { TxD_data~50 TxD_data~51 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.178 ns) 12.376 ns TxD_data~52 18 COMB LCCOMB_X22_Y22_N30 1 " "Info: 18: + IC(0.534 ns) + CELL(0.178 ns) = 12.376 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 1; COMB Node = 'TxD_data~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { TxD_data~51 TxD_data~52 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 12.849 ns TxD_data~53 19 COMB LCCOMB_X22_Y22_N0 1 " "Info: 19: + IC(0.295 ns) + CELL(0.178 ns) = 12.849 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 1; COMB Node = 'TxD_data~53'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { TxD_data~52 TxD_data~53 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 13.319 ns TxD_data~54 20 COMB LCCOMB_X22_Y22_N26 1 " "Info: 20: + IC(0.292 ns) + CELL(0.178 ns) = 13.319 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 1; COMB Node = 'TxD_data~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { TxD_data~53 TxD_data~54 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 13.790 ns TxD_data~55 21 COMB LCCOMB_X22_Y22_N28 1 " "Info: 21: + IC(0.293 ns) + CELL(0.178 ns) = 13.790 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 1; COMB Node = 'TxD_data~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { TxD_data~54 TxD_data~55 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 14.263 ns TxD_data~56 22 COMB LCCOMB_X22_Y22_N10 1 " "Info: 22: + IC(0.295 ns) + CELL(0.178 ns) = 14.263 ns; Loc. = LCCOMB_X22_Y22_N10; Fanout = 1; COMB Node = 'TxD_data~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { TxD_data~55 TxD_data~56 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 14.730 ns TxD_data~57 23 COMB LCCOMB_X22_Y22_N8 1 " "Info: 23: + IC(0.289 ns) + CELL(0.178 ns) = 14.730 ns; Loc. = LCCOMB_X22_Y22_N8; Fanout = 1; COMB Node = 'TxD_data~57'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { TxD_data~56 TxD_data~57 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.178 ns) 15.438 ns TxD_data~58 24 COMB LCCOMB_X22_Y22_N18 1 " "Info: 24: + IC(0.530 ns) + CELL(0.178 ns) = 15.438 ns; Loc. = LCCOMB_X22_Y22_N18; Fanout = 1; COMB Node = 'TxD_data~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { TxD_data~57 TxD_data~58 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 15.907 ns TxD_data~59 25 COMB LCCOMB_X22_Y22_N12 1 " "Info: 25: + IC(0.291 ns) + CELL(0.178 ns) = 15.907 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 1; COMB Node = 'TxD_data~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { TxD_data~58 TxD_data~59 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 16.374 ns TxD_data~60 26 COMB LCCOMB_X22_Y22_N14 1 " "Info: 26: + IC(0.289 ns) + CELL(0.178 ns) = 16.374 ns; Loc. = LCCOMB_X22_Y22_N14; Fanout = 1; COMB Node = 'TxD_data~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { TxD_data~59 TxD_data~60 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.178 ns) 17.649 ns TxD_shift\[0\]~0 27 COMB LCCOMB_X27_Y22_N12 2 " "Info: 27: + IC(1.097 ns) + CELL(0.178 ns) = 17.649 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 2; COMB Node = 'TxD_shift\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { TxD_data~60 TxD_shift[0]~0 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 18.123 ns TxD_data\[0\]~feeder 28 COMB LCCOMB_X27_Y22_N18 1 " "Info: 28: + IC(0.296 ns) + CELL(0.178 ns) = 18.123 ns; Loc. = LCCOMB_X27_Y22_N18; Fanout = 1; COMB Node = 'TxD_data\[0\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { TxD_shift[0]~0 TxD_data[0]~feeder } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 18.219 ns TxD_data\[0\] 29 REG LCFF_X27_Y22_N19 1 " "Info: 29: + IC(0.000 ns) + CELL(0.096 ns) = 18.219 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { TxD_data[0]~feeder TxD_data[0] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.188 ns ( 33.96 % ) " "Info: Total cell delay = 6.188 ns ( 33.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.031 ns ( 66.04 % ) " "Info: Total interconnect delay = 12.031 ns ( 66.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.219 ns" { count2[15] Equal8~6 Equal8~7 Equal8~8 Equal9~2 TxD_data~38 TxD_data~41 TxD_data~42 TxD_data~43 TxD_data~44 TxD_data~45 TxD_data~46 TxD_data~47 TxD_data~48 TxD_data~49 TxD_data~50 TxD_data~51 TxD_data~52 TxD_data~53 TxD_data~54 TxD_data~55 TxD_data~56 TxD_data~57 TxD_data~58 TxD_data~59 TxD_data~60 TxD_shift[0]~0 TxD_data[0]~feeder TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.219 ns" { count2[15] {} Equal8~6 {} Equal8~7 {} Equal8~8 {} Equal9~2 {} TxD_data~38 {} TxD_data~41 {} TxD_data~42 {} TxD_data~43 {} TxD_data~44 {} TxD_data~45 {} TxD_data~46 {} TxD_data~47 {} TxD_data~48 {} TxD_data~49 {} TxD_data~50 {} TxD_data~51 {} TxD_data~52 {} TxD_data~53 {} TxD_data~54 {} TxD_data~55 {} TxD_data~56 {} TxD_data~57 {} TxD_data~58 {} TxD_data~59 {} TxD_data~60 {} TxD_shift[0]~0 {} TxD_data[0]~feeder {} TxD_data[0] {} } { 0.000ns 0.916ns 0.301ns 1.439ns 0.305ns 0.313ns 0.909ns 0.291ns 0.291ns 0.530ns 0.294ns 0.294ns 0.293ns 0.293ns 0.293ns 0.295ns 0.473ns 0.534ns 0.295ns 0.292ns 0.293ns 0.295ns 0.289ns 0.530ns 0.291ns 0.289ns 1.097ns 0.296ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns - Smallest " "Info: - Smallest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.841 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G10 90 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns TxD_data\[0\] 3 REG LCFF_X27_Y22_N19 1 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y22_N19; Fanout = 1; REG Node = 'TxD_data\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G10 90 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G10; Fanout = 90; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns count2\[15\] 3 REG LCFF_X30_Y18_N11 5 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X30_Y18_N11; Fanout = 5; REG Node = 'count2\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl count2[15] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count2[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count2[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count2[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count2[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 341 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.219 ns" { count2[15] Equal8~6 Equal8~7 Equal8~8 Equal9~2 TxD_data~38 TxD_data~41 TxD_data~42 TxD_data~43 TxD_data~44 TxD_data~45 TxD_data~46 TxD_data~47 TxD_data~48 TxD_data~49 TxD_data~50 TxD_data~51 TxD_data~52 TxD_data~53 TxD_data~54 TxD_data~55 TxD_data~56 TxD_data~57 TxD_data~58 TxD_data~59 TxD_data~60 TxD_shift[0]~0 TxD_data[0]~feeder TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.219 ns" { count2[15] {} Equal8~6 {} Equal8~7 {} Equal8~8 {} Equal9~2 {} TxD_data~38 {} TxD_data~41 {} TxD_data~42 {} TxD_data~43 {} TxD_data~44 {} TxD_data~45 {} TxD_data~46 {} TxD_data~47 {} TxD_data~48 {} TxD_data~49 {} TxD_data~50 {} TxD_data~51 {} TxD_data~52 {} TxD_data~53 {} TxD_data~54 {} TxD_data~55 {} TxD_data~56 {} TxD_data~57 {} TxD_data~58 {} TxD_data~59 {} TxD_data~60 {} TxD_shift[0]~0 {} TxD_data[0]~feeder {} TxD_data[0] {} } { 0.000ns 0.916ns 0.301ns 1.439ns 0.305ns 0.313ns 0.909ns 0.291ns 0.291ns 0.530ns 0.294ns 0.294ns 0.293ns 0.293ns 0.293ns 0.295ns 0.473ns 0.534ns 0.295ns 0.292ns 0.293ns 0.295ns 0.289ns 0.530ns 0.291ns 0.289ns 1.097ns 0.296ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.178ns 0.178ns 0.322ns 0.322ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clk clk~clkctrl TxD_data[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clk {} clk~combout {} clk~clkctrl {} TxD_data[0] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl count2[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} count2[15] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory8\[8\] MISO7 clk 3.388 ns register " "Info: tsu for register \"memory8\[8\]\" (data pin = \"MISO7\", clock pin = \"clk\") is 3.388 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.513 ns + Longest pin register " "Info: + Longest pin to register delay is 8.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns MISO7 1 PIN PIN_K21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_K21; Fanout = 10; PIN Node = 'MISO7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.236 ns) + CELL(0.413 ns) 8.513 ns memory8\[8\] 2 REG LCFF_X20_Y24_N7 5 " "Info: 2: + IC(7.236 ns) + CELL(0.413 ns) = 8.513 ns; Loc. = LCFF_X20_Y24_N7; Fanout = 5; REG Node = 'memory8\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { MISO7 memory8[8] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.277 ns ( 15.00 % ) " "Info: Total cell delay = 1.277 ns ( 15.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.236 ns ( 85.00 % ) " "Info: Total interconnect delay = 7.236 ns ( 85.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { MISO7 memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { MISO7 {} MISO7~combout {} memory8[8] {} } { 0.000ns 0.000ns 7.236ns } { 0.000ns 0.864ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.087 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 5.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns m\[2\] 2 REG LCFF_X24_Y26_N21 10 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N21; Fanout = 10; REG Node = 'm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk m[2] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.499 ns m\[2\]~clkctrl 3 COMB CLKCTRL_G11 629 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.499 ns; Loc. = CLKCTRL_G11; Fanout = 629; COMB Node = 'm\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { m[2] m[2]~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.602 ns) 5.087 ns memory8\[8\] 4 REG LCFF_X20_Y24_N7 5 " "Info: 4: + IC(0.986 ns) + CELL(0.602 ns) = 5.087 ns; Loc. = LCFF_X20_Y24_N7; Fanout = 5; REG Node = 'memory8\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { m[2]~clkctrl memory8[8] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.28 % ) " "Info: Total cell delay = 2.507 ns ( 49.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.580 ns ( 50.72 % ) " "Info: Total interconnect delay = 2.580 ns ( 50.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk m[2] m[2]~clkctrl memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory8[8] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { MISO7 memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { MISO7 {} MISO7~combout {} memory8[8] {} } { 0.000ns 0.000ns 7.236ns } { 0.000ns 0.864ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.087 ns" { clk m[2] m[2]~clkctrl memory8[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.087 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory8[8] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.986ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk SS7 SS8~reg0 11.442 ns register " "Info: tco from clock \"clk\" to destination pin \"SS7\" through register \"SS8~reg0\" is 11.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.080 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 5.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns m\[2\] 2 REG LCFF_X24_Y26_N21 10 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N21; Fanout = 10; REG Node = 'm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk m[2] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.499 ns m\[2\]~clkctrl 3 COMB CLKCTRL_G11 629 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.499 ns; Loc. = CLKCTRL_G11; Fanout = 629; COMB Node = 'm\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { m[2] m[2]~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 5.080 ns SS8~reg0 4 REG LCFF_X25_Y18_N1 9 " "Info: 4: + IC(0.979 ns) + CELL(0.602 ns) = 5.080 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 9; REG Node = 'SS8~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { m[2]~clkctrl SS8~reg0 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.35 % ) " "Info: Total cell delay = 2.507 ns ( 49.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 50.65 % ) " "Info: Total interconnect delay = 2.573 ns ( 50.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { clk m[2] m[2]~clkctrl SS8~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} SS8~reg0 {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.085 ns + Longest register pin " "Info: + Longest register to pin delay is 6.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SS8~reg0 1 REG LCFF_X25_Y18_N1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y18_N1; Fanout = 9; REG Node = 'SS8~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SS8~reg0 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.245 ns) + CELL(2.840 ns) 6.085 ns SS7 2 PIN PIN_J22 0 " "Info: 2: + IC(3.245 ns) + CELL(2.840 ns) = 6.085 ns; Loc. = PIN_J22; Fanout = 0; PIN Node = 'SS7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SS8~reg0 SS7 } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 46.67 % ) " "Info: Total cell delay = 2.840 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.245 ns ( 53.33 % ) " "Info: Total interconnect delay = 3.245 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SS8~reg0 SS7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { SS8~reg0 {} SS7 {} } { 0.000ns 3.245ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.080 ns" { clk m[2] m[2]~clkctrl SS8~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.080 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} SS8~reg0 {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.979ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SS8~reg0 SS7 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.085 ns" { SS8~reg0 {} SS7 {} } { 0.000ns 3.245ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "memory1\[6\] MISO clk -1.172 ns register " "Info: th for register \"memory1\[6\]\" (data pin = \"MISO\", clock pin = \"clk\") is -1.172 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.084 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_B12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_B12; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.879 ns) 2.641 ns m\[2\] 2 REG LCFF_X24_Y26_N21 10 " "Info: 2: + IC(0.736 ns) + CELL(0.879 ns) = 2.641 ns; Loc. = LCFF_X24_Y26_N21; Fanout = 10; REG Node = 'm\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { clk m[2] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.000 ns) 3.499 ns m\[2\]~clkctrl 3 COMB CLKCTRL_G11 629 " "Info: 3: + IC(0.858 ns) + CELL(0.000 ns) = 3.499 ns; Loc. = CLKCTRL_G11; Fanout = 629; COMB Node = 'm\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { m[2] m[2]~clkctrl } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.602 ns) 5.084 ns memory1\[6\] 4 REG LCFF_X26_Y24_N21 5 " "Info: 4: + IC(0.983 ns) + CELL(0.602 ns) = 5.084 ns; Loc. = LCFF_X26_Y24_N21; Fanout = 5; REG Node = 'memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { m[2]~clkctrl memory1[6] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 49.31 % ) " "Info: Total cell delay = 2.507 ns ( 49.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.577 ns ( 50.69 % ) " "Info: Total interconnect delay = 2.577 ns ( 50.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { clk m[2] m[2]~clkctrl memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory1[6] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.542 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.266 ns) + CELL(0.413 ns) 6.542 ns memory1\[6\] 2 REG LCFF_X26_Y24_N21 5 " "Info: 2: + IC(5.266 ns) + CELL(0.413 ns) = 6.542 ns; Loc. = LCFF_X26_Y24_N21; Fanout = 5; REG Node = 'memory1\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.679 ns" { MISO memory1[6] } "NODE_NAME" } } { "final_eight_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/8 adc/final_eight_adc.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.276 ns ( 19.50 % ) " "Info: Total cell delay = 1.276 ns ( 19.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 80.50 % ) " "Info: Total interconnect delay = 5.266 ns ( 80.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { MISO memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.542 ns" { MISO {} MISO~combout {} memory1[6] {} } { 0.000ns 0.000ns 5.266ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.084 ns" { clk m[2] m[2]~clkctrl memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.084 ns" { clk {} clk~combout {} m[2] {} m[2]~clkctrl {} memory1[6] {} } { 0.000ns 0.000ns 0.736ns 0.858ns 0.983ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.542 ns" { MISO memory1[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.542 ns" { MISO {} MISO~combout {} memory1[6] {} } { 0.000ns 0.000ns 5.266ns } { 0.000ns 0.863ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 23:42:06 2019 " "Info: Processing ended: Sat Mar 16 23:42:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
