{"version":"1.1.0","info":[["/home/jk/Documents/EDA_Class/lab1/src/fdiv.v",[[[[[["fdiv",[[0,0],[3,2]],[[0,7],[0,11]],[],["module"]],[19,9]],[[["iCLK_50",[[1,4],[1,23]],[[1,16],[1,23]],["fdiv"],["port","wire"]],["oLEDR",[[2,4],[2,21]],[[2,16],[2,21]],["fdiv"],["port","wire"]],["clk_1Hz",[[5,4],[5,15]],[[5,8],[5,15]],["fdiv"],["variable","reg"]],["count",[[6,4],[6,20]],[[6,15],[6,20]],["fdiv"],["variable","reg"]]]]]]],null,0]]]}