

================================================================
== Vitis HLS Report for 'event_queue_kernel_Pipeline_VITIS_LOOP_33_1'
================================================================
* Date:           Sat Jul 27 00:10:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.413 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      181|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      188|    -|
|Register             |        -|     -|      138|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      138|      369|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+----+------------+------------+
    |add_ln1559_fu_289_p2          |         +|   0|  0|  24|          17|           2|
    |i_2_fu_351_p2                 |         +|   0|  0|  39|          32|           1|
    |sub_ln1559_1_fu_319_p2        |         -|   0|  0|  23|           1|          16|
    |sub_ln1559_fu_303_p2          |         -|   0|  0|  24|           1|          17|
    |ap_predicate_tran4to5_state3  |       and|   0|  0|   2|           1|           1|
    |or_cond_fu_386_p2             |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_279_p2         |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1073_fu_357_p2         |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln33_fu_380_p2           |      icmp|   0|  0|  16|          25|           1|
    |parent_V_fu_335_p3            |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------+----------+----+---+----+------------+------------+
    |Total                         |          |   0|  0| 181|         128|          90|
    +------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  31|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                           |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_250_p4            |   9|          2|    1|          2|
    |ap_phi_mux_cleanup_dest_slot_0_i_i_phi_fu_238_p4  |  14|          3|    1|          3|
    |ap_return                                         |   9|          2|    1|          2|
    |g_event_queue_heap_data_V_address0                |  14|          3|    7|         21|
    |g_event_queue_heap_is_anti_message_V_address0     |  14|          3|    7|         21|
    |g_event_queue_heap_receiver_id_V_address0         |  14|          3|    7|         21|
    |g_event_queue_heap_recv_time_V_address0           |  14|          3|    7|         21|
    |g_event_queue_heap_send_time_V_address0           |  14|          3|    7|         21|
    |g_event_queue_heap_sender_id_V_address0           |  14|          3|    7|         21|
    |i_fu_68                                           |   9|          2|   32|         64|
    |index_V_1_fu_72                                   |   9|          2|   16|         32|
    |index_V_1_out                                     |  14|          3|    7|         21|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             | 188|         40|  102|        258|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |UnifiedRetVal_reg_246    |   1|   0|    1|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_exit_tran_regpp0      |   1|   0|    2|          1|
    |ap_return_preg           |   1|   0|    1|          0|
    |empty_reg_429            |   7|   0|    7|          0|
    |i_fu_68                  |  32|   0|   32|          0|
    |icmp_ln1065_reg_434      |   1|   0|    1|          0|
    |icmp_ln1073_reg_457      |   1|   0|    1|          0|
    |index_V_1_fu_72          |  16|   0|   16|          0|
    |index_V_3_reg_424        |  16|   0|   16|          0|
    |parent_V_reg_438         |  16|   0|   16|          0|
    |trunc_ln30_reg_499       |   7|   0|    7|          0|
    |zext_ln587_2_reg_443     |  16|   0|   64|         48|
    |zext_ln587_3_reg_461     |  16|   0|   64|         48|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 138|   0|  235|         97|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|                   RTL Ports                   | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                                         |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_rst                                         |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_start                                       |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_done                                        |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_idle                                        |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_ready                                       |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|ap_return                                      |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_33_1|  return value|
|index_V                                        |   in|    7|     ap_none|                                      index_V|        scalar|
|temp_recv_time_V                               |   in|   32|     ap_none|                             temp_recv_time_V|        scalar|
|index_V_1_out                                  |  out|    7|      ap_vld|                                index_V_1_out|       pointer|
|index_V_1_out_ap_vld                           |  out|    1|      ap_vld|                                index_V_1_out|       pointer|
|index_V_4_out                                  |  out|    7|      ap_vld|                                index_V_4_out|       pointer|
|index_V_4_out_ap_vld                           |  out|    1|      ap_vld|                                index_V_4_out|       pointer|
|g_event_queue_heap_recv_time_V_address0        |  out|    7|   ap_memory|               g_event_queue_heap_recv_time_V|         array|
|g_event_queue_heap_recv_time_V_ce0             |  out|    1|   ap_memory|               g_event_queue_heap_recv_time_V|         array|
|g_event_queue_heap_recv_time_V_we0             |  out|    1|   ap_memory|               g_event_queue_heap_recv_time_V|         array|
|g_event_queue_heap_recv_time_V_d0              |  out|   32|   ap_memory|               g_event_queue_heap_recv_time_V|         array|
|g_event_queue_heap_recv_time_V_q0              |   in|   32|   ap_memory|               g_event_queue_heap_recv_time_V|         array|
|g_event_queue_heap_send_time_V_address0        |  out|    7|   ap_memory|               g_event_queue_heap_send_time_V|         array|
|g_event_queue_heap_send_time_V_ce0             |  out|    1|   ap_memory|               g_event_queue_heap_send_time_V|         array|
|g_event_queue_heap_send_time_V_we0             |  out|    1|   ap_memory|               g_event_queue_heap_send_time_V|         array|
|g_event_queue_heap_send_time_V_d0              |  out|   32|   ap_memory|               g_event_queue_heap_send_time_V|         array|
|g_event_queue_heap_send_time_V_q0              |   in|   32|   ap_memory|               g_event_queue_heap_send_time_V|         array|
|g_event_queue_heap_data_V_address0             |  out|    7|   ap_memory|                    g_event_queue_heap_data_V|         array|
|g_event_queue_heap_data_V_ce0                  |  out|    1|   ap_memory|                    g_event_queue_heap_data_V|         array|
|g_event_queue_heap_data_V_we0                  |  out|    1|   ap_memory|                    g_event_queue_heap_data_V|         array|
|g_event_queue_heap_data_V_d0                   |  out|   32|   ap_memory|                    g_event_queue_heap_data_V|         array|
|g_event_queue_heap_data_V_q0                   |   in|   32|   ap_memory|                    g_event_queue_heap_data_V|         array|
|g_event_queue_heap_sender_id_V_address0        |  out|    7|   ap_memory|               g_event_queue_heap_sender_id_V|         array|
|g_event_queue_heap_sender_id_V_ce0             |  out|    1|   ap_memory|               g_event_queue_heap_sender_id_V|         array|
|g_event_queue_heap_sender_id_V_we0             |  out|    1|   ap_memory|               g_event_queue_heap_sender_id_V|         array|
|g_event_queue_heap_sender_id_V_d0              |  out|   16|   ap_memory|               g_event_queue_heap_sender_id_V|         array|
|g_event_queue_heap_sender_id_V_q0              |   in|   16|   ap_memory|               g_event_queue_heap_sender_id_V|         array|
|g_event_queue_heap_receiver_id_V_address0      |  out|    7|   ap_memory|             g_event_queue_heap_receiver_id_V|         array|
|g_event_queue_heap_receiver_id_V_ce0           |  out|    1|   ap_memory|             g_event_queue_heap_receiver_id_V|         array|
|g_event_queue_heap_receiver_id_V_we0           |  out|    1|   ap_memory|             g_event_queue_heap_receiver_id_V|         array|
|g_event_queue_heap_receiver_id_V_d0            |  out|   16|   ap_memory|             g_event_queue_heap_receiver_id_V|         array|
|g_event_queue_heap_receiver_id_V_q0            |   in|   16|   ap_memory|             g_event_queue_heap_receiver_id_V|         array|
|g_event_queue_heap_is_anti_message_V_address0  |  out|    7|   ap_memory|         g_event_queue_heap_is_anti_message_V|         array|
|g_event_queue_heap_is_anti_message_V_ce0       |  out|    1|   ap_memory|         g_event_queue_heap_is_anti_message_V|         array|
|g_event_queue_heap_is_anti_message_V_we0       |  out|    1|   ap_memory|         g_event_queue_heap_is_anti_message_V|         array|
|g_event_queue_heap_is_anti_message_V_d0        |  out|    1|   ap_memory|         g_event_queue_heap_is_anti_message_V|         array|
|g_event_queue_heap_is_anti_message_V_q0        |   in|    1|   ap_memory|         g_event_queue_heap_is_anti_message_V|         array|
+-----------------------------------------------+-----+-----+------------+---------------------------------------------+--------------+

