INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NOIDUNGCHUANBI/UART/UART.srcs/sources_1/new/uart_rxd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rxd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NOIDUNGCHUANBI/UART/UART.srcs/sources_1/new/uart_txd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_txd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/NOIDUNGCHUANBI/UART/UART.srcs/sim_1/new/tb_uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_tx
