CAPI=2:
# Copyright Antmicro.

name: "lowrisc:prim_lattice_ecp5:clock_gating"
description: "prim"
filesets:
  files_rtl:
    files:
      - rtl/prim_lattice_ecp5_clock_gating.sv
    file_type: systemVerilogSource

  files_verilator_waiver:
    depend:
      # common waivers
      - lowrisc:lint:common
    files:
      - lint/prim_lattice_ecp5_clock_gating.vlt
    file_type: vlt

  files_ascentlint_waiver:
    depend:
      # common waivers
      - lowrisc:lint:common
    files:
      - lint/prim_lattice_ecp5_clock_gating.waiver
    file_type: waiver

  files_veriblelint_waiver:
    depend:
      # common waivers
      - lowrisc:lint:common

targets:
  default:
    filesets:
      - tool_verilator   ? (files_verilator_waiver)
      - tool_ascentlint  ? (files_ascentlint_waiver)
      - tool_veriblelint ? (files_veriblelint_waiver)
      - files_rtl
