# 2-to-4 Line Decoder Challenge
## #generatedByChatGPT

### Objective:
Implement a 2-to-4 line decoder using VHDL.

### Requirements:
#### Inputs:
- A[1:0]
  
#### Outputs:
- Y[3:0] (Only one line is active/high at a time based on input)

### Guidelines:

1. **VHDL File**: Create a specific VHDL file for the decoder (e.g., `decoder_2to4.vhdl`).

2. **Top Module**: Instantiate the decoder component in a top module (e.g., `top_decoder.vhdl`).

3. **Testing**: Write a testbench to validate the decoder using each possible 2-bit input combination.

### Evaluation Criteria:
- Accurate decoder outputs for each 2-bit input.
- Proper integration in the top module.
- Well-structured VHDL code with comments.