
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:08 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmsub.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmsub.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmsub_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_19968:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ffffc; valaddr_reg:x3; val_offset:59904*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59904*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19969:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7ffffe; valaddr_reg:x3; val_offset:59907*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59907*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19970:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a727e and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca727e; op2val:0x0;
op3val:0xf7fffff; valaddr_reg:x3; val_offset:59910*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59910*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19971:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf000000; valaddr_reg:x3; val_offset:59913*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59913*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19972:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf000001; valaddr_reg:x3; val_offset:59916*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59916*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19973:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf000003; valaddr_reg:x3; val_offset:59919*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59919*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19974:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf000007; valaddr_reg:x3; val_offset:59922*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59922*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19975:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf00000f; valaddr_reg:x3; val_offset:59925*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59925*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19976:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf00001f; valaddr_reg:x3; val_offset:59928*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59928*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19977:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf00003f; valaddr_reg:x3; val_offset:59931*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59931*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19978:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf00007f; valaddr_reg:x3; val_offset:59934*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59934*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19979:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf0000ff; valaddr_reg:x3; val_offset:59937*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59937*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19980:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf0001ff; valaddr_reg:x3; val_offset:59940*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59940*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19981:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf0003ff; valaddr_reg:x3; val_offset:59943*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59943*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19982:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf0007ff; valaddr_reg:x3; val_offset:59946*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59946*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19983:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf000fff; valaddr_reg:x3; val_offset:59949*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59949*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19984:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf001fff; valaddr_reg:x3; val_offset:59952*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59952*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19985:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf003fff; valaddr_reg:x3; val_offset:59955*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59955*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19986:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf007fff; valaddr_reg:x3; val_offset:59958*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59958*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19987:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf00ffff; valaddr_reg:x3; val_offset:59961*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59961*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19988:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf01ffff; valaddr_reg:x3; val_offset:59964*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59964*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19989:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf03ffff; valaddr_reg:x3; val_offset:59967*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59967*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19990:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf07ffff; valaddr_reg:x3; val_offset:59970*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59970*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19991:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf0fffff; valaddr_reg:x3; val_offset:59973*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59973*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19992:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf1fffff; valaddr_reg:x3; val_offset:59976*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59976*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19993:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf3fffff; valaddr_reg:x3; val_offset:59979*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59979*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19994:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf400000; valaddr_reg:x3; val_offset:59982*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59982*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19995:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf600000; valaddr_reg:x3; val_offset:59985*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59985*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19996:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf700000; valaddr_reg:x3; val_offset:59988*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59988*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19997:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf780000; valaddr_reg:x3; val_offset:59991*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59991*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19998:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7c0000; valaddr_reg:x3; val_offset:59994*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59994*0 + 3*156*FLEN/8, x4, x1, x2)

inst_19999:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7e0000; valaddr_reg:x3; val_offset:59997*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 59997*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20000:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7f0000; valaddr_reg:x3; val_offset:60000*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60000*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20001:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7f8000; valaddr_reg:x3; val_offset:60003*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60003*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20002:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fc000; valaddr_reg:x3; val_offset:60006*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60006*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20003:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fe000; valaddr_reg:x3; val_offset:60009*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60009*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20004:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ff000; valaddr_reg:x3; val_offset:60012*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60012*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20005:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ff800; valaddr_reg:x3; val_offset:60015*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60015*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20006:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ffc00; valaddr_reg:x3; val_offset:60018*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60018*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20007:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ffe00; valaddr_reg:x3; val_offset:60021*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60021*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20008:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fff00; valaddr_reg:x3; val_offset:60024*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60024*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20009:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fff80; valaddr_reg:x3; val_offset:60027*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60027*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20010:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fffc0; valaddr_reg:x3; val_offset:60030*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60030*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20011:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fffe0; valaddr_reg:x3; val_offset:60033*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60033*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20012:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ffff0; valaddr_reg:x3; val_offset:60036*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60036*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20013:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ffff8; valaddr_reg:x3; val_offset:60039*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60039*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20014:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ffffc; valaddr_reg:x3; val_offset:60042*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60042*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20015:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7ffffe; valaddr_reg:x3; val_offset:60045*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60045*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20016:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7e and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf7fffff; valaddr_reg:x3; val_offset:60048*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60048*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20017:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf800001; valaddr_reg:x3; val_offset:60051*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60051*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20018:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf800003; valaddr_reg:x3; val_offset:60054*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60054*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20019:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf800007; valaddr_reg:x3; val_offset:60057*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60057*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20020:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbf999999; valaddr_reg:x3; val_offset:60060*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60060*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20021:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:60063*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60063*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20022:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:60066*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60066*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20023:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:60069*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60069*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20024:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:60072*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60072*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20025:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:60075*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60075*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20026:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:60078*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60078*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20027:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:60081*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60081*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20028:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:60084*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60084*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20029:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:60087*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60087*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20030:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:60090*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60090*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20031:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:60093*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60093*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20032:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a785f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x50eba9 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca785f; op2val:0x8050eba9;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:60096*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60096*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20033:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:60099*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60099*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20034:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x800003; valaddr_reg:x3; val_offset:60102*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60102*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20035:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x800007; valaddr_reg:x3; val_offset:60105*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60105*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20036:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x999999; valaddr_reg:x3; val_offset:60108*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60108*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20037:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xa49249; valaddr_reg:x3; val_offset:60111*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60111*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20038:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xb33333; valaddr_reg:x3; val_offset:60114*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60114*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20039:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xb6db6d; valaddr_reg:x3; val_offset:60117*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60117*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20040:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xbbbbbb; valaddr_reg:x3; val_offset:60120*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60120*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20041:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xc44444; valaddr_reg:x3; val_offset:60123*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60123*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20042:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xcccccc; valaddr_reg:x3; val_offset:60126*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60126*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20043:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xdb6db6; valaddr_reg:x3; val_offset:60129*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60129*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20044:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xe66666; valaddr_reg:x3; val_offset:60132*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60132*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20045:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xedb6db; valaddr_reg:x3; val_offset:60135*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60135*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20046:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xfffff8; valaddr_reg:x3; val_offset:60138*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60138*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20047:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xfffffc; valaddr_reg:x3; val_offset:60141*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60141*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20048:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0xfffffe; valaddr_reg:x3; val_offset:60144*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60144*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20049:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9000000; valaddr_reg:x3; val_offset:60147*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60147*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20050:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9000001; valaddr_reg:x3; val_offset:60150*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60150*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20051:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9000003; valaddr_reg:x3; val_offset:60153*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60153*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20052:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9000007; valaddr_reg:x3; val_offset:60156*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60156*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20053:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x900000f; valaddr_reg:x3; val_offset:60159*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60159*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20054:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x900001f; valaddr_reg:x3; val_offset:60162*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60162*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20055:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x900003f; valaddr_reg:x3; val_offset:60165*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60165*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20056:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x900007f; valaddr_reg:x3; val_offset:60168*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60168*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20057:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x90000ff; valaddr_reg:x3; val_offset:60171*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60171*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20058:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x90001ff; valaddr_reg:x3; val_offset:60174*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60174*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20059:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x90003ff; valaddr_reg:x3; val_offset:60177*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60177*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20060:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x90007ff; valaddr_reg:x3; val_offset:60180*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60180*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20061:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9000fff; valaddr_reg:x3; val_offset:60183*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60183*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20062:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9001fff; valaddr_reg:x3; val_offset:60186*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60186*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20063:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9003fff; valaddr_reg:x3; val_offset:60189*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60189*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20064:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9007fff; valaddr_reg:x3; val_offset:60192*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60192*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20065:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x900ffff; valaddr_reg:x3; val_offset:60195*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60195*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20066:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x901ffff; valaddr_reg:x3; val_offset:60198*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60198*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20067:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x903ffff; valaddr_reg:x3; val_offset:60201*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60201*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20068:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x907ffff; valaddr_reg:x3; val_offset:60204*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60204*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20069:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x90fffff; valaddr_reg:x3; val_offset:60207*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60207*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20070:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x91fffff; valaddr_reg:x3; val_offset:60210*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60210*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20071:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x93fffff; valaddr_reg:x3; val_offset:60213*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60213*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20072:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9400000; valaddr_reg:x3; val_offset:60216*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60216*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20073:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9600000; valaddr_reg:x3; val_offset:60219*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60219*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20074:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9700000; valaddr_reg:x3; val_offset:60222*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60222*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20075:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x9780000; valaddr_reg:x3; val_offset:60225*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60225*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20076:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97c0000; valaddr_reg:x3; val_offset:60228*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60228*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20077:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97e0000; valaddr_reg:x3; val_offset:60231*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60231*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20078:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97f0000; valaddr_reg:x3; val_offset:60234*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60234*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20079:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97f8000; valaddr_reg:x3; val_offset:60237*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60237*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20080:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fc000; valaddr_reg:x3; val_offset:60240*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60240*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20081:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fe000; valaddr_reg:x3; val_offset:60243*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60243*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20082:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ff000; valaddr_reg:x3; val_offset:60246*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60246*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20083:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ff800; valaddr_reg:x3; val_offset:60249*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60249*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20084:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ffc00; valaddr_reg:x3; val_offset:60252*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60252*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20085:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ffe00; valaddr_reg:x3; val_offset:60255*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60255*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20086:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fff00; valaddr_reg:x3; val_offset:60258*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60258*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20087:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fff80; valaddr_reg:x3; val_offset:60261*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60261*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20088:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fffc0; valaddr_reg:x3; val_offset:60264*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60264*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20089:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fffe0; valaddr_reg:x3; val_offset:60267*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60267*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20090:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ffff0; valaddr_reg:x3; val_offset:60270*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60270*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20091:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ffff8; valaddr_reg:x3; val_offset:60273*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60273*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20092:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ffffc; valaddr_reg:x3; val_offset:60276*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60276*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20093:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97ffffe; valaddr_reg:x3; val_offset:60279*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60279*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20094:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4a8dc3 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x12 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7eca8dc3; op2val:0x0;
op3val:0x97fffff; valaddr_reg:x3; val_offset:60282*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60282*0 + 3*156*FLEN/8, x4, x1, x2)

inst_20095:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x4aa1e4 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmsub.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ecaa1e4; op2val:0x0;
op3val:0x800001; valaddr_reg:x3; val_offset:60285*0 + 3*156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmsub.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60285*0 + 3*156*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046844,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046846,32,FLEN)
NAN_BOXED(2127196798,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(260046847,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448256,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448257,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448259,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448263,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448271,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448287,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448319,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448383,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448511,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204448767,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204449279,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204450303,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204452351,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204456447,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204464639,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204481023,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204513791,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204579327,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204710399,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3204972543,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3205496831,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3206545407,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3208642559,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3208642560,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3210739712,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3211788288,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212312576,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212574720,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212705792,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212771328,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212804096,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212820480,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212828672,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212832768,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212834816,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212835840,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836352,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836608,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836736,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836800,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836832,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836848,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836856,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836860,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836862,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836863,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2127198303,32,FLEN)
NAN_BOXED(2152786857,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388611,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388615,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10066329,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(10785353,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11744051,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(11983725,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12303291,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(12862532,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(13421772,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(14380470,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15099494,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(15578843,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777208,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777212,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(16777214,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994944,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994945,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994947,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994951,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994959,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150994975,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150995007,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150995071,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150995199,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150995455,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150995967,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150996991,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(150999039,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151003135,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151011327,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151027711,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151060479,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151126015,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151257087,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(151519231,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(152043519,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(153092095,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(155189247,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(155189248,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(157286400,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(158334976,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(158859264,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159121408,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159252480,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159318016,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159350784,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159367168,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159375360,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159379456,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159381504,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159382528,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383040,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383296,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383424,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383488,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383520,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383536,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383544,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383548,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383550,32,FLEN)
NAN_BOXED(2127203779,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383551,32,FLEN)
NAN_BOXED(2127208932,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(8388609,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
