Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 24 11:23:19 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2p0/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sd/c200/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.083        0.000                      0                  290        0.213        0.000                      0                  290        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.083        0.000                      0                  290        0.213        0.000                      0                  290        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.244ns (28.545%)  route 3.114ns (71.455%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.977     9.501    counter_2[31]_i_1_n_0
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[1]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X60Y61         FDSE (Setup_fdse_C_S)       -0.524    14.584    counter_2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.244ns (28.545%)  route 3.114ns (71.455%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.977     9.501    counter_2[31]_i_1_n_0
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[2]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X60Y61         FDSE (Setup_fdse_C_S)       -0.524    14.584    counter_2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.244ns (28.545%)  route 3.114ns (71.455%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.977     9.501    counter_2[31]_i_1_n_0
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X60Y61         FDSE (Setup_fdse_C_S)       -0.524    14.584    counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 1.244ns (28.545%)  route 3.114ns (71.455%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.977     9.501    counter_2[31]_i_1_n_0
    SLICE_X60Y61         FDRE                                         r  counter_2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.505    14.846    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDRE                                         r  counter_2_reg[4]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X60Y61         FDRE (Setup_fdre_C_R)       -0.524    14.584    counter_2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.501    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.244ns (29.498%)  route 2.973ns (70.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.836     9.360    counter_2[31]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[5]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.244ns (29.498%)  route 2.973ns (70.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.836     9.360    counter_2[31]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.244ns (29.498%)  route 2.973ns (70.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.836     9.360    counter_2[31]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[7]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.244ns (29.498%)  route 2.973ns (70.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.836     9.360    counter_2[31]_i_1_n_0
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[8]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y62         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.244ns (30.536%)  route 2.830ns (69.464%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.692     9.217    counter_2[31]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  counter_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  counter_2_reg[10]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    14.557    counter_2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 counter_2_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 1.244ns (30.536%)  route 2.830ns (69.464%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.622     5.143    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y61         FDSE                                         r  counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDSE (Prop_fdse_C_Q)         0.518     5.661 f  counter_2_reg[3]/Q
                         net (fo=5, routed)           0.994     6.655    counter_2[3]
    SLICE_X62Y63         LUT4 (Prop_lut4_I1_O)        0.152     6.807 f  counter_2[31]_i_13/O
                         net (fo=1, routed)           0.162     6.969    counter_2[31]_i_13_n_0
    SLICE_X62Y63         LUT5 (Prop_lut5_I4_O)        0.326     7.295 f  counter_2[31]_i_12/O
                         net (fo=1, routed)           0.416     7.711    counter_2[31]_i_12_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.835 f  counter_2[31]_i_6/O
                         net (fo=1, routed)           0.566     8.400    counter_2[31]_i_6_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  counter_2[31]_i_1/O
                         net (fo=32, routed)          0.692     9.217    counter_2[31]_i_1_n_0
    SLICE_X60Y63         FDRE                                         r  counter_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.503    14.844    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  counter_2_reg[11]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y63         FDRE (Setup_fdre_C_R)       -0.524    14.557    counter_2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.557    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bl/c1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bl/c1/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.564     1.447    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  bl/c1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  bl/c1/counter_reg[1]/Q
                         net (fo=3, routed)           0.163     1.752    bl/c1/counter[1]
    SLICE_X54Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.797 r  bl/c1/cout_i_1__1/O
                         net (fo=1, routed)           0.000     1.797    bl/c1/cout_i_1__1_n_0
    SLICE_X54Y96         FDRE                                         r  bl/c1/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.834     1.962    bl/c1/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  bl/c1/cout_reg/C
                         clock pessimism             -0.499     1.463    
    SLICE_X54Y96         FDRE (Hold_fdre_C_D)         0.120     1.583    bl/c1/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 sd/c200/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/c200/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.375%)  route 0.132ns (38.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.589     1.472    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y84         FDRE                                         r  sd/c200/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  sd/c200/counter_reg[3]/Q
                         net (fo=3, routed)           0.132     1.768    sd/c200/counter[3]
    SLICE_X65Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  sd/c200/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    sd/c200/p_0_in
    SLICE_X65Y86         FDRE                                         r  sd/c200/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.858     1.986    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  sd/c200/cout_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.091     1.578    sd/c200/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  counter_2_reg[7]/Q
                         net (fo=4, routed)           0.079     1.715    counter_2[7]
    SLICE_X60Y62         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.844 r  counter_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    counter_2_reg[8]_i_1_n_4
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.858     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  counter_2_reg[8]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.134     1.606    counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 c2p0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2p0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.465%)  route 0.162ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.589     1.472    c2p0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y87         FDRE                                         r  c2p0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  c2p0/counter_reg[1]/Q
                         net (fo=3, routed)           0.162     1.775    c2p0/counter[1]
    SLICE_X59Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  c2p0/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.820    c2p0/counter[0]_i_1__1_n_0
    SLICE_X59Y88         FDRE                                         r  c2p0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     1.987    c2p0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  c2p0/counter_reg[0]/C
                         clock pessimism             -0.498     1.489    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.091     1.580    c2p0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 c2p0/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2p0/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    c2p0/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  c2p0/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  c2p0/counter_reg[18]/Q
                         net (fo=3, routed)           0.159     1.774    c2p0/counter[18]
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  c2p0/cout_i_1/O
                         net (fo=1, routed)           0.000     1.819    c2p0/p_0_in
    SLICE_X59Y91         FDRE                                         r  c2p0/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.860     1.988    c2p0/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  c2p0/cout_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.091     1.578    c2p0/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  counter_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[3]/Q
                         net (fo=5, routed)           0.082     1.695    counter_1[3]
    SLICE_X62Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.822 r  counter_1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    counter_1_reg[4]_i_1_n_4
    SLICE_X62Y86         FDRE                                         r  counter_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  counter_1_reg[4]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 counter_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  counter_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y91         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  counter_1_reg[23]/Q
                         net (fo=4, routed)           0.082     1.698    counter_1[23]
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.825 r  counter_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    counter_1_reg[24]_i_1_n_4
    SLICE_X62Y91         FDRE                                         r  counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y91         FDRE                                         r  counter_1_reg[24]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y91         FDRE (Hold_fdre_C_D)         0.105     1.580    counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.590     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  counter_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_1_reg[5]/Q
                         net (fo=4, routed)           0.089     1.703    counter_1[5]
    SLICE_X62Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.827 r  counter_1_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.827    counter_1_reg[6]_i_1_n_6
    SLICE_X62Y87         FDRE                                         r  counter_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.859     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  counter_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  counter_1_reg[29]/Q
                         net (fo=4, routed)           0.089     1.706    counter_1[29]
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.830 r  counter_1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.830    counter_1_reg[31]_i_2_n_6
    SLICE_X62Y93         FDRE                                         r  counter_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     1.991    CLK100MHZ_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.105     1.581    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.453%)  route 0.090ns (23.547%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  counter_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  counter_2_reg[19]/Q
                         net (fo=4, routed)           0.090     1.725    counter_2[19]
    SLICE_X60Y65         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.854 r  counter_2_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    counter_2_reg[20]_i_1_n_4
    SLICE_X60Y65         FDRE                                         r  counter_2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.855     1.983    CLK100MHZ_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  counter_2_reg[20]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.134     1.605    counter_2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y94   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y94   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y92   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y93   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y92   ac/sclk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y97   bl/c1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y88   c2p0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   c2p0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   c2p0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   c2p0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   c2p0/counter_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   counter_1_reg[12]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   counter_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   counter_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   counter_1_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   counter_1_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   ac/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   ac/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y94   ac/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   ac/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   ac/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y92   ac/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y93   ac/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   ac/sclk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   clk20k_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y91   counter_1_reg[21]/C



