
F103_VGA256.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060e4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007990  080061f0  080061f0  000161f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800db80  0800db80  0002027c  2**0
                  CONTENTS
  4 .ARM          00000000  0800db80  0800db80  0002027c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800db80  0800db80  0002027c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800db80  0800db80  0001db80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800db84  0800db84  0001db84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000027c  20000000  0800db88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002d00  2000027c  0800de04  0002027c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002f7c  0800de04  00022f7c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002027c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad11  00000000  00000000  000202a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fae  00000000  00000000  0002afb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  0002cf68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ac8  00000000  00000000  0002db40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000189d0  00000000  00000000  0002e608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ced6  00000000  00000000  00046fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a675  00000000  00000000  00053eae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000de523  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b78  00000000  00000000  000de574  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000027c 	.word	0x2000027c
 8000128:	00000000 	.word	0x00000000
 800012c:	080061d8 	.word	0x080061d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000280 	.word	0x20000280
 8000148:	080061d8 	.word	0x080061d8

0800014c <VGA_update>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void VGA_update(){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	vga_voff[0]=VOFFSET;
 8000152:	4b0f      	ldr	r3, [pc, #60]	; (8000190 <VGA_update+0x44>)
 8000154:	881a      	ldrh	r2, [r3, #0]
 8000156:	4b0f      	ldr	r3, [pc, #60]	; (8000194 <VGA_update+0x48>)
 8000158:	801a      	strh	r2, [r3, #0]
	for(int i=1;i<16;i++){
 800015a:	2301      	movs	r3, #1
 800015c:	607b      	str	r3, [r7, #4]
 800015e:	e00d      	b.n	800017c <VGA_update+0x30>
		vga_voff[i]=vga_voff[i-1]+VGA_LBUFFERSIZE;
 8000160:	687b      	ldr	r3, [r7, #4]
 8000162:	3b01      	subs	r3, #1
 8000164:	4a0b      	ldr	r2, [pc, #44]	; (8000194 <VGA_update+0x48>)
 8000166:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800016a:	3380      	adds	r3, #128	; 0x80
 800016c:	b299      	uxth	r1, r3
 800016e:	4a09      	ldr	r2, [pc, #36]	; (8000194 <VGA_update+0x48>)
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=1;i<16;i++){
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	3301      	adds	r3, #1
 800017a:	607b      	str	r3, [r7, #4]
 800017c:	687b      	ldr	r3, [r7, #4]
 800017e:	2b0f      	cmp	r3, #15
 8000180:	ddee      	ble.n	8000160 <VGA_update+0x14>
	}
}
 8000182:	bf00      	nop
 8000184:	bf00      	nop
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	200003b4 	.word	0x200003b4
 8000194:	200003bc 	.word	0x200003bc

08000198 <myDelay>:

extern void myDelay(int ms){
 8000198:	b580      	push	{r7, lr}
 800019a:	b082      	sub	sp, #8
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	4618      	mov	r0, r3
 80001a4:	f002 fb08 	bl	80027b8 <HAL_Delay>
}
 80001a8:	bf00      	nop
 80001aa:	3708      	adds	r7, #8
 80001ac:	46bd      	mov	sp, r7
 80001ae:	bd80      	pop	{r7, pc}

080001b0 <getch>:

extern uint8_t getch(uint8_t *ch){
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b086      	sub	sp, #24
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
	for(int i=0;i<4;i++){
 80001b8:	2300      	movs	r3, #0
 80001ba:	617b      	str	r3, [r7, #20]
 80001bc:	e00c      	b.n	80001d8 <getch+0x28>
		//Prime row output for ready to bring col to ground
		HAL_GPIO_WritePin(keyPort,keyRowPin[i],0);
 80001be:	4b31      	ldr	r3, [pc, #196]	; (8000284 <getch+0xd4>)
 80001c0:	6818      	ldr	r0, [r3, #0]
 80001c2:	4a31      	ldr	r2, [pc, #196]	; (8000288 <getch+0xd8>)
 80001c4:	697b      	ldr	r3, [r7, #20]
 80001c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80001ca:	2200      	movs	r2, #0
 80001cc:	4619      	mov	r1, r3
 80001ce:	f003 f8a6 	bl	800331e <HAL_GPIO_WritePin>
	for(int i=0;i<4;i++){
 80001d2:	697b      	ldr	r3, [r7, #20]
 80001d4:	3301      	adds	r3, #1
 80001d6:	617b      	str	r3, [r7, #20]
 80001d8:	697b      	ldr	r3, [r7, #20]
 80001da:	2b03      	cmp	r3, #3
 80001dc:	ddef      	ble.n	80001be <getch+0xe>
	}
	//Detect column pressed
	int i,j;
	for(i=0;i<3;i++){
 80001de:	2300      	movs	r3, #0
 80001e0:	613b      	str	r3, [r7, #16]
 80001e2:	e034      	b.n	800024e <getch+0x9e>
		if(HAL_GPIO_ReadPin(keyPort,keyColPin[i])==0){
 80001e4:	4b27      	ldr	r3, [pc, #156]	; (8000284 <getch+0xd4>)
 80001e6:	681a      	ldr	r2, [r3, #0]
 80001e8:	4928      	ldr	r1, [pc, #160]	; (800028c <getch+0xdc>)
 80001ea:	693b      	ldr	r3, [r7, #16]
 80001ec:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80001f0:	4619      	mov	r1, r3
 80001f2:	4610      	mov	r0, r2
 80001f4:	f003 f87c 	bl	80032f0 <HAL_GPIO_ReadPin>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d121      	bne.n	8000242 <getch+0x92>
			//Testing for row
			for(j=0;j<4;j++){
 80001fe:	2300      	movs	r3, #0
 8000200:	60fb      	str	r3, [r7, #12]
 8000202:	e019      	b.n	8000238 <getch+0x88>
				HAL_GPIO_WritePin(keyPort,keyRowPin[j],1);
 8000204:	4b1f      	ldr	r3, [pc, #124]	; (8000284 <getch+0xd4>)
 8000206:	6818      	ldr	r0, [r3, #0]
 8000208:	4a1f      	ldr	r2, [pc, #124]	; (8000288 <getch+0xd8>)
 800020a:	68fb      	ldr	r3, [r7, #12]
 800020c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000210:	2201      	movs	r2, #1
 8000212:	4619      	mov	r1, r3
 8000214:	f003 f883 	bl	800331e <HAL_GPIO_WritePin>
				if(HAL_GPIO_ReadPin(keyPort,keyColPin[i]))
 8000218:	4b1a      	ldr	r3, [pc, #104]	; (8000284 <getch+0xd4>)
 800021a:	681a      	ldr	r2, [r3, #0]
 800021c:	491b      	ldr	r1, [pc, #108]	; (800028c <getch+0xdc>)
 800021e:	693b      	ldr	r3, [r7, #16]
 8000220:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000224:	4619      	mov	r1, r3
 8000226:	4610      	mov	r0, r2
 8000228:	f003 f862 	bl	80032f0 <HAL_GPIO_ReadPin>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d106      	bne.n	8000240 <getch+0x90>
			for(j=0;j<4;j++){
 8000232:	68fb      	ldr	r3, [r7, #12]
 8000234:	3301      	adds	r3, #1
 8000236:	60fb      	str	r3, [r7, #12]
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	2b03      	cmp	r3, #3
 800023c:	dde2      	ble.n	8000204 <getch+0x54>
 800023e:	e000      	b.n	8000242 <getch+0x92>
					break;
 8000240:	bf00      	nop
			}
	    }
		if(j<4)break;
 8000242:	68fb      	ldr	r3, [r7, #12]
 8000244:	2b03      	cmp	r3, #3
 8000246:	dd06      	ble.n	8000256 <getch+0xa6>
	for(i=0;i<3;i++){
 8000248:	693b      	ldr	r3, [r7, #16]
 800024a:	3301      	adds	r3, #1
 800024c:	613b      	str	r3, [r7, #16]
 800024e:	693b      	ldr	r3, [r7, #16]
 8000250:	2b02      	cmp	r3, #2
 8000252:	ddc7      	ble.n	80001e4 <getch+0x34>
 8000254:	e000      	b.n	8000258 <getch+0xa8>
		if(j<4)break;
 8000256:	bf00      	nop
	}
    if(i<3){  //a key is pressed
 8000258:	693b      	ldr	r3, [r7, #16]
 800025a:	2b02      	cmp	r3, #2
 800025c:	dc0d      	bgt.n	800027a <getch+0xca>
    	*ch = keyMap[j][i];
 800025e:	490c      	ldr	r1, [pc, #48]	; (8000290 <getch+0xe0>)
 8000260:	68fa      	ldr	r2, [r7, #12]
 8000262:	4613      	mov	r3, r2
 8000264:	005b      	lsls	r3, r3, #1
 8000266:	4413      	add	r3, r2
 8000268:	693a      	ldr	r2, [r7, #16]
 800026a:	4413      	add	r3, r2
 800026c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000270:	b2da      	uxtb	r2, r3
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	701a      	strb	r2, [r3, #0]
    	return 1;
 8000276:	2301      	movs	r3, #1
 8000278:	e000      	b.n	800027c <getch+0xcc>
    }
    return 0;
 800027a:	2300      	movs	r3, #0
}
 800027c:	4618      	mov	r0, r3
 800027e:	3718      	adds	r7, #24
 8000280:	46bd      	mov	sp, r7
 8000282:	bd80      	pop	{r7, pc}
 8000284:	20000004 	.word	0x20000004
 8000288:	20000008 	.word	0x20000008
 800028c:	20000010 	.word	0x20000010
 8000290:	20000018 	.word	0x20000018

08000294 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
     if(htim==&htim2){
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	4a19      	ldr	r2, [pc, #100]	; (8000304 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80002a0:	4293      	cmp	r3, r2
 80002a2:	d12b      	bne.n	80002fc <HAL_TIM_PeriodElapsedCallback+0x68>
     //V-sync detected
		line=-4;
 80002a4:	4b18      	ldr	r3, [pc, #96]	; (8000308 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80002a6:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 80002aa:	801a      	strh	r2, [r3, #0]
		if(firstTrig){
 80002ac:	4b17      	ldr	r3, [pc, #92]	; (800030c <HAL_TIM_PeriodElapsedCallback+0x78>)
 80002ae:	881b      	ldrh	r3, [r3, #0]
 80002b0:	2b00      	cmp	r3, #0
 80002b2:	d023      	beq.n	80002fc <HAL_TIM_PeriodElapsedCallback+0x68>
			for(int i=0;i<preVoffset;i++);
 80002b4:	2300      	movs	r3, #0
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	e002      	b.n	80002c0 <HAL_TIM_PeriodElapsedCallback+0x2c>
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	3301      	adds	r3, #1
 80002be:	60fb      	str	r3, [r7, #12]
 80002c0:	4b13      	ldr	r3, [pc, #76]	; (8000310 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80002c2:	881b      	ldrh	r3, [r3, #0]
 80002c4:	461a      	mov	r2, r3
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	4293      	cmp	r3, r2
 80002ca:	dbf6      	blt.n	80002ba <HAL_TIM_PeriodElapsedCallback+0x26>
			if(
            HAL_DMA_Start_IT(&hdma_tim4_up,(uint32_t)VGA_obuffer,GPIOB_ODR,VGA_FULL)
 80002cc:	4911      	ldr	r1, [pc, #68]	; (8000314 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80002ce:	4b12      	ldr	r3, [pc, #72]	; (8000318 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80002d0:	681a      	ldr	r2, [r3, #0]
 80002d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80002d6:	4811      	ldr	r0, [pc, #68]	; (800031c <HAL_TIM_PeriodElapsedCallback+0x88>)
 80002d8:	f002 fbfa 	bl	8002ad0 <HAL_DMA_Start_IT>
 80002dc:	4603      	mov	r3, r0
			if(
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d009      	beq.n	80002f6 <HAL_TIM_PeriodElapsedCallback+0x62>
			!= HAL_OK){
				while(1){
					HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80002e2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002e6:	480e      	ldr	r0, [pc, #56]	; (8000320 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80002e8:	f003 f831 	bl	800334e <HAL_GPIO_TogglePin>
					HAL_Delay(1000);
 80002ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002f0:	f002 fa62 	bl	80027b8 <HAL_Delay>
					HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 80002f4:	e7f5      	b.n	80002e2 <HAL_TIM_PeriodElapsedCallback+0x4e>
				}
			}
			firstTrig=0;
 80002f6:	4b05      	ldr	r3, [pc, #20]	; (800030c <HAL_TIM_PeriodElapsedCallback+0x78>)
 80002f8:	2200      	movs	r2, #0
 80002fa:	801a      	strh	r2, [r3, #0]
		}
	}
}
 80002fc:	bf00      	nop
 80002fe:	3710      	adds	r7, #16
 8000300:	46bd      	mov	sp, r7
 8000302:	bd80      	pop	{r7, pc}
 8000304:	200002e0 	.word	0x200002e0
 8000308:	200003b8 	.word	0x200003b8
 800030c:	20000002 	.word	0x20000002
 8000310:	20000000 	.word	0x20000000
 8000314:	20000a18 	.word	0x20000a18
 8000318:	200003dc 	.word	0x200003dc
 800031c:	20000370 	.word	0x20000370
 8000320:	40011000 	.word	0x40011000

08000324 <DMA_HalfCpltCallback>:

static void DMA_HalfCpltCallback(DMA_HandleTypeDef *hdma){
 8000324:	b580      	push	{r7, lr}
 8000326:	b084      	sub	sp, #16
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
     //fill in line1
	if((line<0)||(line>=VGA_VBUFFER)){
 800032c:	4b2c      	ldr	r3, [pc, #176]	; (80003e0 <DMA_HalfCpltCallback+0xbc>)
 800032e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000332:	2b00      	cmp	r3, #0
 8000334:	db04      	blt.n	8000340 <DMA_HalfCpltCallback+0x1c>
 8000336:	4b2a      	ldr	r3, [pc, #168]	; (80003e0 <DMA_HalfCpltCallback+0xbc>)
 8000338:	f9b3 3000 	ldrsh.w	r3, [r3]
 800033c:	2b4a      	cmp	r3, #74	; 0x4a
 800033e:	dd06      	ble.n	800034e <DMA_HalfCpltCallback+0x2a>
		memset((uint8_t *)VGA_obuffer,0,VGA_FULL);
 8000340:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000344:	2100      	movs	r1, #0
 8000346:	4827      	ldr	r0, [pc, #156]	; (80003e4 <DMA_HalfCpltCallback+0xc0>)
 8000348:	f004 fd04 	bl	8004d54 <memset>
 800034c:	e01c      	b.n	8000388 <DMA_HalfCpltCallback+0x64>
	}else{
		for(int i=0;i<8;i++){
 800034e:	2300      	movs	r3, #0
 8000350:	60fb      	str	r3, [r7, #12]
 8000352:	e016      	b.n	8000382 <DMA_HalfCpltCallback+0x5e>
			memcpy((uint8_t *)VGA_obuffer + vga_voff[i],VGA_buffer[line],VGA_LBUFFER);
 8000354:	4a24      	ldr	r2, [pc, #144]	; (80003e8 <DMA_HalfCpltCallback+0xc4>)
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800035c:	461a      	mov	r2, r3
 800035e:	4b21      	ldr	r3, [pc, #132]	; (80003e4 <DMA_HalfCpltCallback+0xc0>)
 8000360:	18d0      	adds	r0, r2, r3
 8000362:	4b1f      	ldr	r3, [pc, #124]	; (80003e0 <DMA_HalfCpltCallback+0xbc>)
 8000364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000368:	461a      	mov	r2, r3
 800036a:	2364      	movs	r3, #100	; 0x64
 800036c:	fb02 f303 	mul.w	r3, r2, r3
 8000370:	4a1e      	ldr	r2, [pc, #120]	; (80003ec <DMA_HalfCpltCallback+0xc8>)
 8000372:	4413      	add	r3, r2
 8000374:	2264      	movs	r2, #100	; 0x64
 8000376:	4619      	mov	r1, r3
 8000378:	f004 fcde 	bl	8004d38 <memcpy>
		for(int i=0;i<8;i++){
 800037c:	68fb      	ldr	r3, [r7, #12]
 800037e:	3301      	adds	r3, #1
 8000380:	60fb      	str	r3, [r7, #12]
 8000382:	68fb      	ldr	r3, [r7, #12]
 8000384:	2b07      	cmp	r3, #7
 8000386:	dde5      	ble.n	8000354 <DMA_HalfCpltCallback+0x30>
		}
	}
	line++;
 8000388:	4b15      	ldr	r3, [pc, #84]	; (80003e0 <DMA_HalfCpltCallback+0xbc>)
 800038a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800038e:	b29b      	uxth	r3, r3
 8000390:	3301      	adds	r3, #1
 8000392:	b29b      	uxth	r3, r3
 8000394:	b21a      	sxth	r2, r3
 8000396:	4b12      	ldr	r3, [pc, #72]	; (80003e0 <DMA_HalfCpltCallback+0xbc>)
 8000398:	801a      	strh	r2, [r3, #0]
	if(vga_stop){
 800039a:	4b15      	ldr	r3, [pc, #84]	; (80003f0 <DMA_HalfCpltCallback+0xcc>)
 800039c:	881b      	ldrh	r3, [r3, #0]
 800039e:	2b00      	cmp	r3, #0
 80003a0:	d00a      	beq.n	80003b8 <DMA_HalfCpltCallback+0x94>
		HAL_DMA_Abort_IT(&hdma_tim4_up);
 80003a2:	4814      	ldr	r0, [pc, #80]	; (80003f4 <DMA_HalfCpltCallback+0xd0>)
 80003a4:	f002 fc2e 	bl	8002c04 <HAL_DMA_Abort_IT>
		firstTrig=1;
 80003a8:	4b13      	ldr	r3, [pc, #76]	; (80003f8 <DMA_HalfCpltCallback+0xd4>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	801a      	strh	r2, [r3, #0]
		vga_stop=0;
 80003ae:	4b10      	ldr	r3, [pc, #64]	; (80003f0 <DMA_HalfCpltCallback+0xcc>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	801a      	strh	r2, [r3, #0]
		VGA_update();
 80003b4:	f7ff feca 	bl	800014c <VGA_update>
	}
	if(line>=VGA_VBUFFER && !firstTrig){
 80003b8:	4b09      	ldr	r3, [pc, #36]	; (80003e0 <DMA_HalfCpltCallback+0xbc>)
 80003ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003be:	2b4a      	cmp	r3, #74	; 0x4a
 80003c0:	dd09      	ble.n	80003d6 <DMA_HalfCpltCallback+0xb2>
 80003c2:	4b0d      	ldr	r3, [pc, #52]	; (80003f8 <DMA_HalfCpltCallback+0xd4>)
 80003c4:	881b      	ldrh	r3, [r3, #0]
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d105      	bne.n	80003d6 <DMA_HalfCpltCallback+0xb2>
		HAL_DMA_Abort_IT(&hdma_tim4_up);
 80003ca:	480a      	ldr	r0, [pc, #40]	; (80003f4 <DMA_HalfCpltCallback+0xd0>)
 80003cc:	f002 fc1a 	bl	8002c04 <HAL_DMA_Abort_IT>
		firstTrig=1;
 80003d0:	4b09      	ldr	r3, [pc, #36]	; (80003f8 <DMA_HalfCpltCallback+0xd4>)
 80003d2:	2201      	movs	r2, #1
 80003d4:	801a      	strh	r2, [r3, #0]
	}
}
 80003d6:	bf00      	nop
 80003d8:	3710      	adds	r7, #16
 80003da:	46bd      	mov	sp, r7
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	bf00      	nop
 80003e0:	200003b8 	.word	0x200003b8
 80003e4:	20000a18 	.word	0x20000a18
 80003e8:	200003bc 	.word	0x200003bc
 80003ec:	20001218 	.word	0x20001218
 80003f0:	200003b6 	.word	0x200003b6
 80003f4:	20000370 	.word	0x20000370
 80003f8:	20000002 	.word	0x20000002

080003fc <DMA_CpltCallback>:

static void DMA_CpltCallback(DMA_HandleTypeDef *hdma){
 80003fc:	b580      	push	{r7, lr}
 80003fe:	b084      	sub	sp, #16
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
    //fill in line2 (later half)
	if((line<0)||(line>=VGA_VBUFFER)){
 8000404:	4b2c      	ldr	r3, [pc, #176]	; (80004b8 <DMA_CpltCallback+0xbc>)
 8000406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800040a:	2b00      	cmp	r3, #0
 800040c:	db04      	blt.n	8000418 <DMA_CpltCallback+0x1c>
 800040e:	4b2a      	ldr	r3, [pc, #168]	; (80004b8 <DMA_CpltCallback+0xbc>)
 8000410:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000414:	2b4a      	cmp	r3, #74	; 0x4a
 8000416:	dd06      	ble.n	8000426 <DMA_CpltCallback+0x2a>
		memset((uint8_t *)VGA_obuffer,0,VGA_FULL);
 8000418:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800041c:	2100      	movs	r1, #0
 800041e:	4827      	ldr	r0, [pc, #156]	; (80004bc <DMA_CpltCallback+0xc0>)
 8000420:	f004 fc98 	bl	8004d54 <memset>
 8000424:	e01c      	b.n	8000460 <DMA_CpltCallback+0x64>
	}else{
		for(int i=8;i<16;i++){
 8000426:	2308      	movs	r3, #8
 8000428:	60fb      	str	r3, [r7, #12]
 800042a:	e016      	b.n	800045a <DMA_CpltCallback+0x5e>
			memcpy((uint8_t *)VGA_obuffer + vga_voff[i],VGA_buffer[line],VGA_LBUFFER);
 800042c:	4a24      	ldr	r2, [pc, #144]	; (80004c0 <DMA_CpltCallback+0xc4>)
 800042e:	68fb      	ldr	r3, [r7, #12]
 8000430:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000434:	461a      	mov	r2, r3
 8000436:	4b21      	ldr	r3, [pc, #132]	; (80004bc <DMA_CpltCallback+0xc0>)
 8000438:	18d0      	adds	r0, r2, r3
 800043a:	4b1f      	ldr	r3, [pc, #124]	; (80004b8 <DMA_CpltCallback+0xbc>)
 800043c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000440:	461a      	mov	r2, r3
 8000442:	2364      	movs	r3, #100	; 0x64
 8000444:	fb02 f303 	mul.w	r3, r2, r3
 8000448:	4a1e      	ldr	r2, [pc, #120]	; (80004c4 <DMA_CpltCallback+0xc8>)
 800044a:	4413      	add	r3, r2
 800044c:	2264      	movs	r2, #100	; 0x64
 800044e:	4619      	mov	r1, r3
 8000450:	f004 fc72 	bl	8004d38 <memcpy>
		for(int i=8;i<16;i++){
 8000454:	68fb      	ldr	r3, [r7, #12]
 8000456:	3301      	adds	r3, #1
 8000458:	60fb      	str	r3, [r7, #12]
 800045a:	68fb      	ldr	r3, [r7, #12]
 800045c:	2b0f      	cmp	r3, #15
 800045e:	dde5      	ble.n	800042c <DMA_CpltCallback+0x30>
		}
	}
	line++;
 8000460:	4b15      	ldr	r3, [pc, #84]	; (80004b8 <DMA_CpltCallback+0xbc>)
 8000462:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000466:	b29b      	uxth	r3, r3
 8000468:	3301      	adds	r3, #1
 800046a:	b29b      	uxth	r3, r3
 800046c:	b21a      	sxth	r2, r3
 800046e:	4b12      	ldr	r3, [pc, #72]	; (80004b8 <DMA_CpltCallback+0xbc>)
 8000470:	801a      	strh	r2, [r3, #0]
	if(vga_stop){
 8000472:	4b15      	ldr	r3, [pc, #84]	; (80004c8 <DMA_CpltCallback+0xcc>)
 8000474:	881b      	ldrh	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d00a      	beq.n	8000490 <DMA_CpltCallback+0x94>
		HAL_DMA_Abort_IT(&hdma_tim4_up);
 800047a:	4814      	ldr	r0, [pc, #80]	; (80004cc <DMA_CpltCallback+0xd0>)
 800047c:	f002 fbc2 	bl	8002c04 <HAL_DMA_Abort_IT>
		firstTrig=1;
 8000480:	4b13      	ldr	r3, [pc, #76]	; (80004d0 <DMA_CpltCallback+0xd4>)
 8000482:	2201      	movs	r2, #1
 8000484:	801a      	strh	r2, [r3, #0]
		vga_stop=0;
 8000486:	4b10      	ldr	r3, [pc, #64]	; (80004c8 <DMA_CpltCallback+0xcc>)
 8000488:	2200      	movs	r2, #0
 800048a:	801a      	strh	r2, [r3, #0]
		VGA_update();
 800048c:	f7ff fe5e 	bl	800014c <VGA_update>
	}
	if(line>=VGA_VBUFFER && !firstTrig){
 8000490:	4b09      	ldr	r3, [pc, #36]	; (80004b8 <DMA_CpltCallback+0xbc>)
 8000492:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000496:	2b4a      	cmp	r3, #74	; 0x4a
 8000498:	dd09      	ble.n	80004ae <DMA_CpltCallback+0xb2>
 800049a:	4b0d      	ldr	r3, [pc, #52]	; (80004d0 <DMA_CpltCallback+0xd4>)
 800049c:	881b      	ldrh	r3, [r3, #0]
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d105      	bne.n	80004ae <DMA_CpltCallback+0xb2>
		HAL_DMA_Abort_IT(&hdma_tim4_up);
 80004a2:	480a      	ldr	r0, [pc, #40]	; (80004cc <DMA_CpltCallback+0xd0>)
 80004a4:	f002 fbae 	bl	8002c04 <HAL_DMA_Abort_IT>
		firstTrig=1;
 80004a8:	4b09      	ldr	r3, [pc, #36]	; (80004d0 <DMA_CpltCallback+0xd4>)
 80004aa:	2201      	movs	r2, #1
 80004ac:	801a      	strh	r2, [r3, #0]
	}
}
 80004ae:	bf00      	nop
 80004b0:	3710      	adds	r7, #16
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	200003b8 	.word	0x200003b8
 80004bc:	20000a18 	.word	0x20000a18
 80004c0:	200003bc 	.word	0x200003bc
 80004c4:	20001218 	.word	0x20001218
 80004c8:	200003b6 	.word	0x200003b6
 80004cc:	20000370 	.word	0x20000370
 80004d0:	20000002 	.word	0x20000002

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b590      	push	{r4, r7, lr}
 80004d6:	b093      	sub	sp, #76	; 0x4c
 80004d8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
  VGA_update();
 80004da:	f7ff fe37 	bl	800014c <VGA_update>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004de:	f002 f909 	bl	80026f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004e2:	f000 fa6b 	bl	80009bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e6:	f000 fc31 	bl	8000d4c <MX_GPIO_Init>
  MX_DMA_Init();
 80004ea:	f000 fc11 	bl	8000d10 <MX_DMA_Init>
  MX_TIM1_Init();
 80004ee:	f000 faab 	bl	8000a48 <MX_TIM1_Init>
  MX_TIM2_Init();
 80004f2:	f000 fb49 	bl	8000b88 <MX_TIM2_Init>
  MX_TIM4_Init();
 80004f6:	f000 fbbf 	bl	8000c78 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  HAL_DMA_Abort(&hdma_tim4_up);
 80004fa:	4813      	ldr	r0, [pc, #76]	; (8000548 <main+0x74>)
 80004fc:	f002 fb47 	bl	8002b8e <HAL_DMA_Abort>
    if(
    	  HAL_DMA_RegisterCallback(&hdma_tim4_up,HAL_DMA_XFER_HALFCPLT_CB_ID,DMA_HalfCpltCallback)
 8000500:	4a12      	ldr	r2, [pc, #72]	; (800054c <main+0x78>)
 8000502:	2101      	movs	r1, #1
 8000504:	4810      	ldr	r0, [pc, #64]	; (8000548 <main+0x74>)
 8000506:	f002 fcf9 	bl	8002efc <HAL_DMA_RegisterCallback>
 800050a:	4603      	mov	r3, r0
    if(
 800050c:	2b00      	cmp	r3, #0
 800050e:	d009      	beq.n	8000524 <main+0x50>
    	  !=HAL_OK){
    	  while(1){
    		  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8000510:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000514:	480e      	ldr	r0, [pc, #56]	; (8000550 <main+0x7c>)
 8000516:	f002 ff1a 	bl	800334e <HAL_GPIO_TogglePin>
    		  HAL_Delay(500);
 800051a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800051e:	f002 f94b 	bl	80027b8 <HAL_Delay>
    		  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8000522:	e7f5      	b.n	8000510 <main+0x3c>
    	  }
    }
    if(
          HAL_DMA_RegisterCallback(&hdma_tim4_up,HAL_DMA_XFER_CPLT_CB_ID,DMA_CpltCallback)
 8000524:	4a0b      	ldr	r2, [pc, #44]	; (8000554 <main+0x80>)
 8000526:	2100      	movs	r1, #0
 8000528:	4807      	ldr	r0, [pc, #28]	; (8000548 <main+0x74>)
 800052a:	f002 fce7 	bl	8002efc <HAL_DMA_RegisterCallback>
 800052e:	4603      	mov	r3, r0
    if(
 8000530:	2b00      	cmp	r3, #0
 8000532:	d011      	beq.n	8000558 <main+0x84>
          !=HAL_OK){
    	  while(1){
    		  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8000534:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000538:	4805      	ldr	r0, [pc, #20]	; (8000550 <main+0x7c>)
 800053a:	f002 ff08 	bl	800334e <HAL_GPIO_TogglePin>
    		  HAL_Delay(250);
 800053e:	20fa      	movs	r0, #250	; 0xfa
 8000540:	f002 f93a 	bl	80027b8 <HAL_Delay>
    		  HAL_GPIO_TogglePin(GPIOC,GPIO_PIN_13);
 8000544:	e7f6      	b.n	8000534 <main+0x60>
 8000546:	bf00      	nop
 8000548:	20000370 	.word	0x20000370
 800054c:	08000325 	.word	0x08000325
 8000550:	40011000 	.word	0x40011000
 8000554:	080003fd 	.word	0x080003fd
    	  }
    }
    GPIOB_ODR = (uint32_t)&(GPIOB->ODR)+1;
 8000558:	4bc1      	ldr	r3, [pc, #772]	; (8000860 <main+0x38c>)
 800055a:	4ac2      	ldr	r2, [pc, #776]	; (8000864 <main+0x390>)
 800055c:	601a      	str	r2, [r3, #0]

    //Start GPIO-DMA output
    __HAL_DMA_ENABLE_IT(&hdma_tim4_up,DMA_IT_TC);
 800055e:	4bc2      	ldr	r3, [pc, #776]	; (8000868 <main+0x394>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	4bc0      	ldr	r3, [pc, #768]	; (8000868 <main+0x394>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	f042 0202 	orr.w	r2, r2, #2
 800056c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE_IT(&hdma_tim4_up,DMA_IT_HT);
 800056e:	4bbe      	ldr	r3, [pc, #760]	; (8000868 <main+0x394>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	681a      	ldr	r2, [r3, #0]
 8000574:	4bbc      	ldr	r3, [pc, #752]	; (8000868 <main+0x394>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f042 0204 	orr.w	r2, r2, #4
 800057c:	601a      	str	r2, [r3, #0]
    __HAL_TIM_ENABLE_DMA(&htim4, TIM_DMA_UPDATE);
 800057e:	4bbb      	ldr	r3, [pc, #748]	; (800086c <main+0x398>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	68da      	ldr	r2, [r3, #12]
 8000584:	4bb9      	ldr	r3, [pc, #740]	; (800086c <main+0x398>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800058c:	60da      	str	r2, [r3, #12]
    HAL_TIM_Base_Start(&htim4);
 800058e:	48b7      	ldr	r0, [pc, #732]	; (800086c <main+0x398>)
 8000590:	f003 fb2e 	bl	8003bf0 <HAL_TIM_Base_Start>

    //Start H-sync
    HAL_TIM_Base_Start_IT(&htim1);
 8000594:	48b6      	ldr	r0, [pc, #728]	; (8000870 <main+0x39c>)
 8000596:	f003 fb75 	bl	8003c84 <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim1,TIM_CHANNEL_1);
 800059a:	2100      	movs	r1, #0
 800059c:	48b4      	ldr	r0, [pc, #720]	; (8000870 <main+0x39c>)
 800059e:	f003 fc1b 	bl	8003dd8 <HAL_TIM_PWM_Start>

    //Start V-sync
    HAL_TIM_Base_Start_IT(&htim2);
 80005a2:	48b4      	ldr	r0, [pc, #720]	; (8000874 <main+0x3a0>)
 80005a4:	f003 fb6e 	bl	8003c84 <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 80005a8:	2100      	movs	r1, #0
 80005aa:	48b2      	ldr	r0, [pc, #712]	; (8000874 <main+0x3a0>)
 80005ac:	f003 fc14 	bl	8003dd8 <HAL_TIM_PWM_Start>



    HAL_Delay(100);
 80005b0:	2064      	movs	r0, #100	; 0x64
 80005b2:	f002 f901 	bl	80027b8 <HAL_Delay>
    vga_stop=1;
 80005b6:	4bb0      	ldr	r3, [pc, #704]	; (8000878 <main+0x3a4>)
 80005b8:	2201      	movs	r2, #1
 80005ba:	801a      	strh	r2, [r3, #0]

    ClearScreen(VGA_BLACK);
 80005bc:	2000      	movs	r0, #0
 80005be:	f001 fbdd 	bl	8001d7c <ClearScreen>
    DrawRectangle(0,0,VGA_WIDTH-1,VGA_HEIGHT-1,VGA_WHITE);
 80005c2:	23ff      	movs	r3, #255	; 0xff
 80005c4:	9300      	str	r3, [sp, #0]
 80005c6:	2348      	movs	r3, #72	; 0x48
 80005c8:	2263      	movs	r2, #99	; 0x63
 80005ca:	2100      	movs	r1, #0
 80005cc:	2000      	movs	r0, #0
 80005ce:	f001 fea1 	bl	8002314 <DrawRectangle>
    char msg[32]="Testing";
 80005d2:	4aaa      	ldr	r2, [pc, #680]	; (800087c <main+0x3a8>)
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005da:	e883 0003 	stmia.w	r3, {r0, r1}
 80005de:	f107 030c 	add.w	r3, r7, #12
 80005e2:	2200      	movs	r2, #0
 80005e4:	601a      	str	r2, [r3, #0]
 80005e6:	605a      	str	r2, [r3, #4]
 80005e8:	609a      	str	r2, [r3, #8]
 80005ea:	60da      	str	r2, [r3, #12]
 80005ec:	611a      	str	r2, [r3, #16]
 80005ee:	615a      	str	r2, [r3, #20]
    SetCursor(3,3);
 80005f0:	2103      	movs	r1, #3
 80005f2:	2003      	movs	r0, #3
 80005f4:	f001 fdce 	bl	8002194 <SetCursor>
    WriteString(msg,Font_7x10,VGA_GREEN);
 80005f8:	4aa1      	ldr	r2, [pc, #644]	; (8000880 <main+0x3ac>)
 80005fa:	1d38      	adds	r0, r7, #4
 80005fc:	231c      	movs	r3, #28
 80005fe:	ca06      	ldmia	r2, {r1, r2}
 8000600:	f001 fda2 	bl	8002148 <WriteString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  int r,x,y,w,h,z=0,c;
 8000604:	2300      	movs	r3, #0
 8000606:	63fb      	str	r3, [r7, #60]	; 0x3c
  while (1)
  {
	  r = rand()%25;
 8000608:	f004 fbda 	bl	8004dc0 <rand>
 800060c:	4602      	mov	r2, r0
 800060e:	4b9d      	ldr	r3, [pc, #628]	; (8000884 <main+0x3b0>)
 8000610:	fb83 1302 	smull	r1, r3, r3, r2
 8000614:	10d9      	asrs	r1, r3, #3
 8000616:	17d3      	asrs	r3, r2, #31
 8000618:	1ac9      	subs	r1, r1, r3
 800061a:	460b      	mov	r3, r1
 800061c:	009b      	lsls	r3, r3, #2
 800061e:	440b      	add	r3, r1
 8000620:	0099      	lsls	r1, r3, #2
 8000622:	440b      	add	r3, r1
 8000624:	1ad3      	subs	r3, r2, r3
 8000626:	63bb      	str	r3, [r7, #56]	; 0x38
	  x = rand()%VGA_WIDTH;
 8000628:	f004 fbca 	bl	8004dc0 <rand>
 800062c:	4603      	mov	r3, r0
 800062e:	4a95      	ldr	r2, [pc, #596]	; (8000884 <main+0x3b0>)
 8000630:	fb82 1203 	smull	r1, r2, r2, r3
 8000634:	1151      	asrs	r1, r2, #5
 8000636:	17da      	asrs	r2, r3, #31
 8000638:	1a8a      	subs	r2, r1, r2
 800063a:	2164      	movs	r1, #100	; 0x64
 800063c:	fb01 f202 	mul.w	r2, r1, r2
 8000640:	1a9b      	subs	r3, r3, r2
 8000642:	637b      	str	r3, [r7, #52]	; 0x34
	  y = rand()%VGA_HEIGHT;
 8000644:	f004 fbbc 	bl	8004dc0 <rand>
 8000648:	4602      	mov	r2, r0
 800064a:	4b8f      	ldr	r3, [pc, #572]	; (8000888 <main+0x3b4>)
 800064c:	fb83 1302 	smull	r1, r3, r3, r2
 8000650:	4413      	add	r3, r2
 8000652:	1199      	asrs	r1, r3, #6
 8000654:	17d3      	asrs	r3, r2, #31
 8000656:	1ac9      	subs	r1, r1, r3
 8000658:	460b      	mov	r3, r1
 800065a:	00db      	lsls	r3, r3, #3
 800065c:	440b      	add	r3, r1
 800065e:	00db      	lsls	r3, r3, #3
 8000660:	440b      	add	r3, r1
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	633b      	str	r3, [r7, #48]	; 0x30
	  c = rand()%256;
 8000666:	f004 fbab 	bl	8004dc0 <rand>
 800066a:	4603      	mov	r3, r0
 800066c:	425a      	negs	r2, r3
 800066e:	b2db      	uxtb	r3, r3
 8000670:	b2d2      	uxtb	r2, r2
 8000672:	bf58      	it	pl
 8000674:	4253      	negpl	r3, r2
 8000676:	62fb      	str	r3, [r7, #44]	; 0x2c
	  DrawCircle(x,y,r,c);
 8000678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800067a:	b218      	sxth	r0, r3
 800067c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800067e:	b219      	sxth	r1, r3
 8000680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000682:	b21a      	sxth	r2, r3
 8000684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000686:	b2db      	uxtb	r3, r3
 8000688:	f001 fdb2 	bl	80021f0 <DrawCircle>
	  r = rand()%25;
 800068c:	f004 fb98 	bl	8004dc0 <rand>
 8000690:	4602      	mov	r2, r0
 8000692:	4b7c      	ldr	r3, [pc, #496]	; (8000884 <main+0x3b0>)
 8000694:	fb83 1302 	smull	r1, r3, r3, r2
 8000698:	10d9      	asrs	r1, r3, #3
 800069a:	17d3      	asrs	r3, r2, #31
 800069c:	1ac9      	subs	r1, r1, r3
 800069e:	460b      	mov	r3, r1
 80006a0:	009b      	lsls	r3, r3, #2
 80006a2:	440b      	add	r3, r1
 80006a4:	0099      	lsls	r1, r3, #2
 80006a6:	440b      	add	r3, r1
 80006a8:	1ad3      	subs	r3, r2, r3
 80006aa:	63bb      	str	r3, [r7, #56]	; 0x38
	  x = rand()%VGA_WIDTH;
 80006ac:	f004 fb88 	bl	8004dc0 <rand>
 80006b0:	4603      	mov	r3, r0
 80006b2:	4a74      	ldr	r2, [pc, #464]	; (8000884 <main+0x3b0>)
 80006b4:	fb82 1203 	smull	r1, r2, r2, r3
 80006b8:	1151      	asrs	r1, r2, #5
 80006ba:	17da      	asrs	r2, r3, #31
 80006bc:	1a8a      	subs	r2, r1, r2
 80006be:	2164      	movs	r1, #100	; 0x64
 80006c0:	fb01 f202 	mul.w	r2, r1, r2
 80006c4:	1a9b      	subs	r3, r3, r2
 80006c6:	637b      	str	r3, [r7, #52]	; 0x34
	  y = rand()%VGA_HEIGHT;
 80006c8:	f004 fb7a 	bl	8004dc0 <rand>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b6e      	ldr	r3, [pc, #440]	; (8000888 <main+0x3b4>)
 80006d0:	fb83 1302 	smull	r1, r3, r3, r2
 80006d4:	4413      	add	r3, r2
 80006d6:	1199      	asrs	r1, r3, #6
 80006d8:	17d3      	asrs	r3, r2, #31
 80006da:	1ac9      	subs	r1, r1, r3
 80006dc:	460b      	mov	r3, r1
 80006de:	00db      	lsls	r3, r3, #3
 80006e0:	440b      	add	r3, r1
 80006e2:	00db      	lsls	r3, r3, #3
 80006e4:	440b      	add	r3, r1
 80006e6:	1ad3      	subs	r3, r2, r3
 80006e8:	633b      	str	r3, [r7, #48]	; 0x30
	  c = rand()%256;
 80006ea:	f004 fb69 	bl	8004dc0 <rand>
 80006ee:	4603      	mov	r3, r0
 80006f0:	425a      	negs	r2, r3
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	b2d2      	uxtb	r2, r2
 80006f6:	bf58      	it	pl
 80006f8:	4253      	negpl	r3, r2
 80006fa:	62fb      	str	r3, [r7, #44]	; 0x2c
	  FillCircle(x,y,r,c);
 80006fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006fe:	b218      	sxth	r0, r3
 8000700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000702:	b219      	sxth	r1, r3
 8000704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000706:	b21a      	sxth	r2, r3
 8000708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800070a:	b2db      	uxtb	r3, r3
 800070c:	f001 fe8b 	bl	8002426 <FillCircle>
	  x = rand()%VGA_WIDTH;
 8000710:	f004 fb56 	bl	8004dc0 <rand>
 8000714:	4603      	mov	r3, r0
 8000716:	4a5b      	ldr	r2, [pc, #364]	; (8000884 <main+0x3b0>)
 8000718:	fb82 1203 	smull	r1, r2, r2, r3
 800071c:	1151      	asrs	r1, r2, #5
 800071e:	17da      	asrs	r2, r3, #31
 8000720:	1a8a      	subs	r2, r1, r2
 8000722:	2164      	movs	r1, #100	; 0x64
 8000724:	fb01 f202 	mul.w	r2, r1, r2
 8000728:	1a9b      	subs	r3, r3, r2
 800072a:	637b      	str	r3, [r7, #52]	; 0x34
	  y = rand()%VGA_HEIGHT;
 800072c:	f004 fb48 	bl	8004dc0 <rand>
 8000730:	4602      	mov	r2, r0
 8000732:	4b55      	ldr	r3, [pc, #340]	; (8000888 <main+0x3b4>)
 8000734:	fb83 1302 	smull	r1, r3, r3, r2
 8000738:	4413      	add	r3, r2
 800073a:	1199      	asrs	r1, r3, #6
 800073c:	17d3      	asrs	r3, r2, #31
 800073e:	1ac9      	subs	r1, r1, r3
 8000740:	460b      	mov	r3, r1
 8000742:	00db      	lsls	r3, r3, #3
 8000744:	440b      	add	r3, r1
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	440b      	add	r3, r1
 800074a:	1ad3      	subs	r3, r2, r3
 800074c:	633b      	str	r3, [r7, #48]	; 0x30
	  w = rand()%30;
 800074e:	f004 fb37 	bl	8004dc0 <rand>
 8000752:	4602      	mov	r2, r0
 8000754:	4b4d      	ldr	r3, [pc, #308]	; (800088c <main+0x3b8>)
 8000756:	fb83 1302 	smull	r1, r3, r3, r2
 800075a:	4413      	add	r3, r2
 800075c:	1119      	asrs	r1, r3, #4
 800075e:	17d3      	asrs	r3, r2, #31
 8000760:	1ac9      	subs	r1, r1, r3
 8000762:	460b      	mov	r3, r1
 8000764:	011b      	lsls	r3, r3, #4
 8000766:	1a5b      	subs	r3, r3, r1
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1ad3      	subs	r3, r2, r3
 800076c:	62bb      	str	r3, [r7, #40]	; 0x28
	  h = rand()%30;
 800076e:	f004 fb27 	bl	8004dc0 <rand>
 8000772:	4602      	mov	r2, r0
 8000774:	4b45      	ldr	r3, [pc, #276]	; (800088c <main+0x3b8>)
 8000776:	fb83 1302 	smull	r1, r3, r3, r2
 800077a:	4413      	add	r3, r2
 800077c:	1119      	asrs	r1, r3, #4
 800077e:	17d3      	asrs	r3, r2, #31
 8000780:	1ac9      	subs	r1, r1, r3
 8000782:	460b      	mov	r3, r1
 8000784:	011b      	lsls	r3, r3, #4
 8000786:	1a5b      	subs	r3, r3, r1
 8000788:	005b      	lsls	r3, r3, #1
 800078a:	1ad3      	subs	r3, r2, r3
 800078c:	627b      	str	r3, [r7, #36]	; 0x24
	  c = rand()%256;
 800078e:	f004 fb17 	bl	8004dc0 <rand>
 8000792:	4603      	mov	r3, r0
 8000794:	425a      	negs	r2, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	b2d2      	uxtb	r2, r2
 800079a:	bf58      	it	pl
 800079c:	4253      	negpl	r3, r2
 800079e:	62fb      	str	r3, [r7, #44]	; 0x2c
	  DrawRectangle(x,y,x+w,y+h,c);
 80007a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007a2:	b218      	sxth	r0, r3
 80007a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007a6:	b219      	sxth	r1, r3
 80007a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007aa:	b29a      	uxth	r2, r3
 80007ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007ae:	b29b      	uxth	r3, r3
 80007b0:	4413      	add	r3, r2
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	b21c      	sxth	r4, r3
 80007b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007b8:	b29a      	uxth	r2, r3
 80007ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007bc:	b29b      	uxth	r3, r3
 80007be:	4413      	add	r3, r2
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	b21a      	sxth	r2, r3
 80007c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	4613      	mov	r3, r2
 80007cc:	4622      	mov	r2, r4
 80007ce:	f001 fda1 	bl	8002314 <DrawRectangle>
	  x = rand()%VGA_WIDTH;
 80007d2:	f004 faf5 	bl	8004dc0 <rand>
 80007d6:	4603      	mov	r3, r0
 80007d8:	4a2a      	ldr	r2, [pc, #168]	; (8000884 <main+0x3b0>)
 80007da:	fb82 1203 	smull	r1, r2, r2, r3
 80007de:	1151      	asrs	r1, r2, #5
 80007e0:	17da      	asrs	r2, r3, #31
 80007e2:	1a8a      	subs	r2, r1, r2
 80007e4:	2164      	movs	r1, #100	; 0x64
 80007e6:	fb01 f202 	mul.w	r2, r1, r2
 80007ea:	1a9b      	subs	r3, r3, r2
 80007ec:	637b      	str	r3, [r7, #52]	; 0x34
	  y = rand()%VGA_HEIGHT;
 80007ee:	f004 fae7 	bl	8004dc0 <rand>
 80007f2:	4602      	mov	r2, r0
 80007f4:	4b24      	ldr	r3, [pc, #144]	; (8000888 <main+0x3b4>)
 80007f6:	fb83 1302 	smull	r1, r3, r3, r2
 80007fa:	4413      	add	r3, r2
 80007fc:	1199      	asrs	r1, r3, #6
 80007fe:	17d3      	asrs	r3, r2, #31
 8000800:	1ac9      	subs	r1, r1, r3
 8000802:	460b      	mov	r3, r1
 8000804:	00db      	lsls	r3, r3, #3
 8000806:	440b      	add	r3, r1
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	440b      	add	r3, r1
 800080c:	1ad3      	subs	r3, r2, r3
 800080e:	633b      	str	r3, [r7, #48]	; 0x30
	  w = rand()%30;
 8000810:	f004 fad6 	bl	8004dc0 <rand>
 8000814:	4602      	mov	r2, r0
 8000816:	4b1d      	ldr	r3, [pc, #116]	; (800088c <main+0x3b8>)
 8000818:	fb83 1302 	smull	r1, r3, r3, r2
 800081c:	4413      	add	r3, r2
 800081e:	1119      	asrs	r1, r3, #4
 8000820:	17d3      	asrs	r3, r2, #31
 8000822:	1ac9      	subs	r1, r1, r3
 8000824:	460b      	mov	r3, r1
 8000826:	011b      	lsls	r3, r3, #4
 8000828:	1a5b      	subs	r3, r3, r1
 800082a:	005b      	lsls	r3, r3, #1
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	62bb      	str	r3, [r7, #40]	; 0x28
	  h = rand()%30;
 8000830:	f004 fac6 	bl	8004dc0 <rand>
 8000834:	4602      	mov	r2, r0
 8000836:	4b15      	ldr	r3, [pc, #84]	; (800088c <main+0x3b8>)
 8000838:	fb83 1302 	smull	r1, r3, r3, r2
 800083c:	4413      	add	r3, r2
 800083e:	1119      	asrs	r1, r3, #4
 8000840:	17d3      	asrs	r3, r2, #31
 8000842:	1ac9      	subs	r1, r1, r3
 8000844:	460b      	mov	r3, r1
 8000846:	011b      	lsls	r3, r3, #4
 8000848:	1a5b      	subs	r3, r3, r1
 800084a:	005b      	lsls	r3, r3, #1
 800084c:	1ad3      	subs	r3, r2, r3
 800084e:	627b      	str	r3, [r7, #36]	; 0x24
	  c = rand()%256;
 8000850:	f004 fab6 	bl	8004dc0 <rand>
 8000854:	4603      	mov	r3, r0
 8000856:	425a      	negs	r2, r3
 8000858:	b2db      	uxtb	r3, r3
 800085a:	b2d2      	uxtb	r2, r2
 800085c:	e018      	b.n	8000890 <main+0x3bc>
 800085e:	bf00      	nop
 8000860:	200003dc 	.word	0x200003dc
 8000864:	40010c0d 	.word	0x40010c0d
 8000868:	20000370 	.word	0x20000370
 800086c:	20000328 	.word	0x20000328
 8000870:	20000298 	.word	0x20000298
 8000874:	200002e0 	.word	0x200002e0
 8000878:	200003b6 	.word	0x200003b6
 800087c:	080061fc 	.word	0x080061fc
 8000880:	20000208 	.word	0x20000208
 8000884:	51eb851f 	.word	0x51eb851f
 8000888:	e070381d 	.word	0xe070381d
 800088c:	88888889 	.word	0x88888889
 8000890:	bf58      	it	pl
 8000892:	4253      	negpl	r3, r2
 8000894:	62fb      	str	r3, [r7, #44]	; 0x2c
	  FillRectangle(x,y,w,h,c);
 8000896:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000898:	b218      	sxth	r0, r3
 800089a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800089c:	b219      	sxth	r1, r3
 800089e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008a0:	b21a      	sxth	r2, r3
 80008a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a4:	b21c      	sxth	r4, r3
 80008a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	9300      	str	r3, [sp, #0]
 80008ac:	4623      	mov	r3, r4
 80008ae:	f001 fd78 	bl	80023a2 <FillRectangle>
	      }
	  }
	  HAL_Delay(100);
	  continue;
	  */
	  z=z+1;
 80008b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80008b4:	3301      	adds	r3, #1
 80008b6:	63fb      	str	r3, [r7, #60]	; 0x3c
	  if(z>=100){
 80008b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80008ba:	2b63      	cmp	r3, #99	; 0x63
 80008bc:	dd68      	ble.n	8000990 <main+0x4bc>
		  /////////
		  ClearScreen(VGA_BLACK);
 80008be:	2000      	movs	r0, #0
 80008c0:	f001 fa5c 	bl	8001d7c <ClearScreen>
		  ShowImage((uint8_t *)colors,100,75,0,0);
 80008c4:	2300      	movs	r3, #0
 80008c6:	9300      	str	r3, [sp, #0]
 80008c8:	2300      	movs	r3, #0
 80008ca:	224b      	movs	r2, #75	; 0x4b
 80008cc:	2164      	movs	r1, #100	; 0x64
 80008ce:	4832      	ldr	r0, [pc, #200]	; (8000998 <main+0x4c4>)
 80008d0:	f001 fea0 	bl	8002614 <ShowImage>
		  HAL_Delay(5000);
 80008d4:	f241 3088 	movw	r0, #5000	; 0x1388
 80008d8:	f001 ff6e 	bl	80027b8 <HAL_Delay>
		  ShowImage((uint8_t *)flower,100,63,0,0);
 80008dc:	2300      	movs	r3, #0
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	2300      	movs	r3, #0
 80008e2:	223f      	movs	r2, #63	; 0x3f
 80008e4:	2164      	movs	r1, #100	; 0x64
 80008e6:	482d      	ldr	r0, [pc, #180]	; (800099c <main+0x4c8>)
 80008e8:	f001 fe94 	bl	8002614 <ShowImage>
		  HAL_Delay(5000);
 80008ec:	f241 3088 	movw	r0, #5000	; 0x1388
 80008f0:	f001 ff62 	bl	80027b8 <HAL_Delay>
		  ShowImage((uint8_t *)mut,100,75,0,0);
 80008f4:	2300      	movs	r3, #0
 80008f6:	9300      	str	r3, [sp, #0]
 80008f8:	2300      	movs	r3, #0
 80008fa:	224b      	movs	r2, #75	; 0x4b
 80008fc:	2164      	movs	r1, #100	; 0x64
 80008fe:	4828      	ldr	r0, [pc, #160]	; (80009a0 <main+0x4cc>)
 8000900:	f001 fe88 	bl	8002614 <ShowImage>
		  HAL_Delay(5000);
 8000904:	f241 3088 	movw	r0, #5000	; 0x1388
 8000908:	f001 ff56 	bl	80027b8 <HAL_Delay>
		  ShowImage((uint8_t *)rgb,100,75,0,0);
 800090c:	2300      	movs	r3, #0
 800090e:	9300      	str	r3, [sp, #0]
 8000910:	2300      	movs	r3, #0
 8000912:	224b      	movs	r2, #75	; 0x4b
 8000914:	2164      	movs	r1, #100	; 0x64
 8000916:	4823      	ldr	r0, [pc, #140]	; (80009a4 <main+0x4d0>)
 8000918:	f001 fe7c 	bl	8002614 <ShowImage>
		  HAL_Delay(5000);
 800091c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000920:	f001 ff4a 	bl	80027b8 <HAL_Delay>

		  tetris();
 8000924:	f001 f88c 	bl	8001a40 <tetris>
		  //////////
		  z=0;
 8000928:	2300      	movs	r3, #0
 800092a:	63fb      	str	r3, [r7, #60]	; 0x3c
		  ClearScreen(VGA_BLACK);
 800092c:	2000      	movs	r0, #0
 800092e:	f001 fa25 	bl	8001d7c <ClearScreen>
		  HAL_Delay(100);
 8000932:	2064      	movs	r0, #100	; 0x64
 8000934:	f001 ff40 	bl	80027b8 <HAL_Delay>
		  vga_stop=1;
 8000938:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <main+0x4d4>)
 800093a:	2201      	movs	r2, #1
 800093c:	801a      	strh	r2, [r3, #0]
		  sprintf(msg,"Testing");
 800093e:	1d3b      	adds	r3, r7, #4
 8000940:	491a      	ldr	r1, [pc, #104]	; (80009ac <main+0x4d8>)
 8000942:	4618      	mov	r0, r3
 8000944:	f004 fa7a 	bl	8004e3c <siprintf>
		  DrawRectangle(0,0,VGA_WIDTH-1,VGA_HEIGHT-1,VGA_WHITE);
 8000948:	23ff      	movs	r3, #255	; 0xff
 800094a:	9300      	str	r3, [sp, #0]
 800094c:	2348      	movs	r3, #72	; 0x48
 800094e:	2263      	movs	r2, #99	; 0x63
 8000950:	2100      	movs	r1, #0
 8000952:	2000      	movs	r0, #0
 8000954:	f001 fcde 	bl	8002314 <DrawRectangle>
		  SetCursor(3,3);
 8000958:	2103      	movs	r1, #3
 800095a:	2003      	movs	r0, #3
 800095c:	f001 fc1a 	bl	8002194 <SetCursor>
		  WriteString(msg,Font_7x10,VGA_GREEN);
 8000960:	4a13      	ldr	r2, [pc, #76]	; (80009b0 <main+0x4dc>)
 8000962:	1d38      	adds	r0, r7, #4
 8000964:	231c      	movs	r3, #28
 8000966:	ca06      	ldmia	r2, {r1, r2}
 8000968:	f001 fbee 	bl	8002148 <WriteString>
		  sprintf(msg,"%d ",VOFFSET);
 800096c:	4b11      	ldr	r3, [pc, #68]	; (80009b4 <main+0x4e0>)
 800096e:	881b      	ldrh	r3, [r3, #0]
 8000970:	461a      	mov	r2, r3
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	4910      	ldr	r1, [pc, #64]	; (80009b8 <main+0x4e4>)
 8000976:	4618      	mov	r0, r3
 8000978:	f004 fa60 	bl	8004e3c <siprintf>
		  SetCursor(3,50);
 800097c:	2132      	movs	r1, #50	; 0x32
 800097e:	2003      	movs	r0, #3
 8000980:	f001 fc08 	bl	8002194 <SetCursor>
		  WriteString(msg,Font_7x10,VGA_WHITE);
 8000984:	4a0a      	ldr	r2, [pc, #40]	; (80009b0 <main+0x4dc>)
 8000986:	1d38      	adds	r0, r7, #4
 8000988:	23ff      	movs	r3, #255	; 0xff
 800098a:	ca06      	ldmia	r2, {r1, r2}
 800098c:	f001 fbdc 	bl	8002148 <WriteString>
	  }
	  HAL_Delay(100);
 8000990:	2064      	movs	r0, #100	; 0x64
 8000992:	f001 ff11 	bl	80027b8 <HAL_Delay>
	  r = rand()%25;
 8000996:	e637      	b.n	8000608 <main+0x134>
 8000998:	0800623c 	.word	0x0800623c
 800099c:	08007f88 	.word	0x08007f88
 80009a0:	08009824 	.word	0x08009824
 80009a4:	0800b570 	.word	0x0800b570
 80009a8:	200003b6 	.word	0x200003b6
 80009ac:	080061f0 	.word	0x080061f0
 80009b0:	20000208 	.word	0x20000208
 80009b4:	200003b4 	.word	0x200003b4
 80009b8:	080061f8 	.word	0x080061f8

080009bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b090      	sub	sp, #64	; 0x40
 80009c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009c2:	f107 0318 	add.w	r3, r7, #24
 80009c6:	2228      	movs	r2, #40	; 0x28
 80009c8:	2100      	movs	r1, #0
 80009ca:	4618      	mov	r0, r3
 80009cc:	f004 f9c2 	bl	8004d54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009d0:	1d3b      	adds	r3, r7, #4
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
 80009d6:	605a      	str	r2, [r3, #4]
 80009d8:	609a      	str	r2, [r3, #8]
 80009da:	60da      	str	r2, [r3, #12]
 80009dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009de:	2301      	movs	r3, #1
 80009e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009e2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80009e8:	2300      	movs	r3, #0
 80009ea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009ec:	2301      	movs	r3, #1
 80009ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009f0:	2302      	movs	r3, #2
 80009f2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009f8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009fa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009fe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a00:	f107 0318 	add.w	r3, r7, #24
 8000a04:	4618      	mov	r0, r3
 8000a06:	f002 fcbb 	bl	8003380 <HAL_RCC_OscConfig>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000a10:	f000 fa2e 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a14:	230f      	movs	r3, #15
 8000a16:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	2102      	movs	r1, #2
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f002 ff28 	bl	8003884 <HAL_RCC_ClockConfig>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000a3a:	f000 fa19 	bl	8000e70 <Error_Handler>
  }
}
 8000a3e:	bf00      	nop
 8000a40:	3740      	adds	r7, #64	; 0x40
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
	...

08000a48 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b096      	sub	sp, #88	; 0x58
 8000a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a4e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a52:	2200      	movs	r2, #0
 8000a54:	601a      	str	r2, [r3, #0]
 8000a56:	605a      	str	r2, [r3, #4]
 8000a58:	609a      	str	r2, [r3, #8]
 8000a5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a5c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000a60:	2200      	movs	r2, #0
 8000a62:	601a      	str	r2, [r3, #0]
 8000a64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	601a      	str	r2, [r3, #0]
 8000a6e:	605a      	str	r2, [r3, #4]
 8000a70:	609a      	str	r2, [r3, #8]
 8000a72:	60da      	str	r2, [r3, #12]
 8000a74:	611a      	str	r2, [r3, #16]
 8000a76:	615a      	str	r2, [r3, #20]
 8000a78:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2220      	movs	r2, #32
 8000a7e:	2100      	movs	r1, #0
 8000a80:	4618      	mov	r0, r3
 8000a82:	f004 f967 	bl	8004d54 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000a86:	4b3e      	ldr	r3, [pc, #248]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000a88:	4a3e      	ldr	r2, [pc, #248]	; (8000b84 <MX_TIM1_Init+0x13c>)
 8000a8a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 8000a8c:	4b3c      	ldr	r3, [pc, #240]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000a8e:	2201      	movs	r2, #1
 8000a90:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a92:	4b3b      	ldr	r3, [pc, #236]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024-1;
 8000a98:	4b39      	ldr	r3, [pc, #228]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000a9a:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8000a9e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000aa0:	4b37      	ldr	r3, [pc, #220]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000aa6:	4b36      	ldr	r3, [pc, #216]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000aac:	4b34      	ldr	r3, [pc, #208]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000aae:	2280      	movs	r2, #128	; 0x80
 8000ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ab2:	4833      	ldr	r0, [pc, #204]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000ab4:	f003 f84c 	bl	8003b50 <HAL_TIM_Base_Init>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000abe:	f000 f9d7 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ac2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ac6:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ac8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000acc:	4619      	mov	r1, r3
 8000ace:	482c      	ldr	r0, [pc, #176]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000ad0:	f003 fbea 	bl	80042a8 <HAL_TIM_ConfigClockSource>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000ada:	f000 f9c9 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000ade:	4828      	ldr	r0, [pc, #160]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000ae0:	f003 f922 	bl	8003d28 <HAL_TIM_PWM_Init>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000aea:	f000 f9c1 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000aee:	2320      	movs	r3, #32
 8000af0:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000af2:	2300      	movs	r3, #0
 8000af4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000af6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000afa:	4619      	mov	r1, r3
 8000afc:	4820      	ldr	r0, [pc, #128]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000afe:	f004 f82f 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 8000b02:	4603      	mov	r3, r0
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d001      	beq.n	8000b0c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000b08:	f000 f9b2 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b0c:	2360      	movs	r3, #96	; 0x60
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 72-1;
 8000b10:	2347      	movs	r3, #71	; 0x47
 8000b12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b14:	2300      	movs	r3, #0
 8000b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b20:	2300      	movs	r3, #0
 8000b22:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b24:	2300      	movs	r3, #0
 8000b26:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4813      	ldr	r0, [pc, #76]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000b32:	f003 fafb 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000b3c:	f000 f998 	bl	8000e70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b50:	2300      	movs	r3, #0
 8000b52:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b58:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	4619      	mov	r1, r3
 8000b62:	4807      	ldr	r0, [pc, #28]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000b64:	f004 f85a 	bl	8004c1c <HAL_TIMEx_ConfigBreakDeadTime>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000b6e:	f000 f97f 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b72:	4803      	ldr	r0, [pc, #12]	; (8000b80 <MX_TIM1_Init+0x138>)
 8000b74:	f000 fa2a 	bl	8000fcc <HAL_TIM_MspPostInit>

}
 8000b78:	bf00      	nop
 8000b7a:	3758      	adds	r7, #88	; 0x58
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	20000298 	.word	0x20000298
 8000b84:	40012c00 	.word	0x40012c00

08000b88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b08e      	sub	sp, #56	; 0x38
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b92:	2200      	movs	r2, #0
 8000b94:	601a      	str	r2, [r3, #0]
 8000b96:	605a      	str	r2, [r3, #4]
 8000b98:	609a      	str	r2, [r3, #8]
 8000b9a:	60da      	str	r2, [r3, #12]
 8000b9c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ba8:	463b      	mov	r3, r7
 8000baa:	2200      	movs	r2, #0
 8000bac:	601a      	str	r2, [r3, #0]
 8000bae:	605a      	str	r2, [r3, #4]
 8000bb0:	609a      	str	r2, [r3, #8]
 8000bb2:	60da      	str	r2, [r3, #12]
 8000bb4:	611a      	str	r2, [r3, #16]
 8000bb6:	615a      	str	r2, [r3, #20]
 8000bb8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bba:	4b2e      	ldr	r3, [pc, #184]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bbc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bc0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000bc2:	4b2c      	ldr	r3, [pc, #176]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bc8:	4b2a      	ldr	r3, [pc, #168]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 625-2;
 8000bce:	4b29      	ldr	r3, [pc, #164]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bd0:	f240 226f 	movw	r2, #623	; 0x26f
 8000bd4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd6:	4b27      	ldr	r3, [pc, #156]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000bdc:	4b25      	ldr	r3, [pc, #148]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bde:	2280      	movs	r2, #128	; 0x80
 8000be0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000be2:	4824      	ldr	r0, [pc, #144]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000be4:	f002 ffb4 	bl	8003b50 <HAL_TIM_Base_Init>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000bee:	f000 f93f 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000bf2:	4820      	ldr	r0, [pc, #128]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000bf4:	f003 f898 	bl	8003d28 <HAL_TIM_PWM_Init>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d001      	beq.n	8000c02 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000bfe:	f000 f937 	bl	8000e70 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000c02:	2307      	movs	r3, #7
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000c06:	2300      	movs	r3, #0
 8000c08:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000c0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4818      	ldr	r0, [pc, #96]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000c12:	f003 fc0d 	bl	8004430 <HAL_TIM_SlaveConfigSynchro>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000c1c:	f000 f928 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c20:	2320      	movs	r3, #32
 8000c22:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c24:	2300      	movs	r3, #0
 8000c26:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c28:	f107 031c 	add.w	r3, r7, #28
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4811      	ldr	r0, [pc, #68]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000c30:	f003 ff96 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8000c3a:	f000 f919 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c3e:	2360      	movs	r3, #96	; 0x60
 8000c40:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 2;
 8000c42:	2302      	movs	r3, #2
 8000c44:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c46:	2300      	movs	r3, #0
 8000c48:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c4e:	463b      	mov	r3, r7
 8000c50:	2200      	movs	r2, #0
 8000c52:	4619      	mov	r1, r3
 8000c54:	4807      	ldr	r0, [pc, #28]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000c56:	f003 fa69 	bl	800412c <HAL_TIM_PWM_ConfigChannel>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000c60:	f000 f906 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000c64:	4803      	ldr	r0, [pc, #12]	; (8000c74 <MX_TIM2_Init+0xec>)
 8000c66:	f000 f9b1 	bl	8000fcc <HAL_TIM_MspPostInit>

}
 8000c6a:	bf00      	nop
 8000c6c:	3738      	adds	r7, #56	; 0x38
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200002e0 	.word	0x200002e0

08000c78 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c7e:	f107 0308 	add.w	r3, r7, #8
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c8c:	463b      	mov	r3, r7
 8000c8e:	2200      	movs	r2, #0
 8000c90:	601a      	str	r2, [r3, #0]
 8000c92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000c94:	4b1c      	ldr	r3, [pc, #112]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000c96:	4a1d      	ldr	r2, [pc, #116]	; (8000d0c <MX_TIM4_Init+0x94>)
 8000c98:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1;
 8000c9a:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ca0:	4b19      	ldr	r3, [pc, #100]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7;
 8000ca6:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000ca8:	2207      	movs	r2, #7
 8000caa:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cac:	4b16      	ldr	r3, [pc, #88]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cb2:	4b15      	ldr	r3, [pc, #84]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000cb4:	2280      	movs	r2, #128	; 0x80
 8000cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000cb8:	4813      	ldr	r0, [pc, #76]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000cba:	f002 ff49 	bl	8003b50 <HAL_TIM_Base_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8000cc4:	f000 f8d4 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ccc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000cce:	f107 0308 	add.w	r3, r7, #8
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	480c      	ldr	r0, [pc, #48]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000cd6:	f003 fae7 	bl	80042a8 <HAL_TIM_ConfigClockSource>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8000ce0:	f000 f8c6 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ce4:	2320      	movs	r3, #32
 8000ce6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000cec:	463b      	mov	r3, r7
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4805      	ldr	r0, [pc, #20]	; (8000d08 <MX_TIM4_Init+0x90>)
 8000cf2:	f003 ff35 	bl	8004b60 <HAL_TIMEx_MasterConfigSynchronization>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8000cfc:	f000 f8b8 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000d00:	bf00      	nop
 8000d02:	3718      	adds	r7, #24
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	20000328 	.word	0x20000328
 8000d0c:	40000800 	.word	0x40000800

08000d10 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d16:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <MX_DMA_Init+0x38>)
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	; (8000d48 <MX_DMA_Init+0x38>)
 8000d1c:	f043 0301 	orr.w	r3, r3, #1
 8000d20:	6153      	str	r3, [r2, #20]
 8000d22:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <MX_DMA_Init+0x38>)
 8000d24:	695b      	ldr	r3, [r3, #20]
 8000d26:	f003 0301 	and.w	r3, r3, #1
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2100      	movs	r1, #0
 8000d32:	2011      	movs	r0, #17
 8000d34:	f001 fe3b 	bl	80029ae <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000d38:	2011      	movs	r0, #17
 8000d3a:	f001 fe54 	bl	80029e6 <HAL_NVIC_EnableIRQ>

}
 8000d3e:	bf00      	nop
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40021000 	.word	0x40021000

08000d4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b088      	sub	sp, #32
 8000d50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d52:	f107 0310 	add.w	r3, r7, #16
 8000d56:	2200      	movs	r2, #0
 8000d58:	601a      	str	r2, [r3, #0]
 8000d5a:	605a      	str	r2, [r3, #4]
 8000d5c:	609a      	str	r2, [r3, #8]
 8000d5e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d60:	4b3f      	ldr	r3, [pc, #252]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d62:	699b      	ldr	r3, [r3, #24]
 8000d64:	4a3e      	ldr	r2, [pc, #248]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d66:	f043 0310 	orr.w	r3, r3, #16
 8000d6a:	6193      	str	r3, [r2, #24]
 8000d6c:	4b3c      	ldr	r3, [pc, #240]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d6e:	699b      	ldr	r3, [r3, #24]
 8000d70:	f003 0310 	and.w	r3, r3, #16
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d78:	4b39      	ldr	r3, [pc, #228]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d7a:	699b      	ldr	r3, [r3, #24]
 8000d7c:	4a38      	ldr	r2, [pc, #224]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d7e:	f043 0320 	orr.w	r3, r3, #32
 8000d82:	6193      	str	r3, [r2, #24]
 8000d84:	4b36      	ldr	r3, [pc, #216]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d86:	699b      	ldr	r3, [r3, #24]
 8000d88:	f003 0320 	and.w	r3, r3, #32
 8000d8c:	60bb      	str	r3, [r7, #8]
 8000d8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d90:	4b33      	ldr	r3, [pc, #204]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d92:	699b      	ldr	r3, [r3, #24]
 8000d94:	4a32      	ldr	r2, [pc, #200]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d96:	f043 0304 	orr.w	r3, r3, #4
 8000d9a:	6193      	str	r3, [r2, #24]
 8000d9c:	4b30      	ldr	r3, [pc, #192]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000d9e:	699b      	ldr	r3, [r3, #24]
 8000da0:	f003 0304 	and.w	r3, r3, #4
 8000da4:	607b      	str	r3, [r7, #4]
 8000da6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da8:	4b2d      	ldr	r3, [pc, #180]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000daa:	699b      	ldr	r3, [r3, #24]
 8000dac:	4a2c      	ldr	r2, [pc, #176]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000dae:	f043 0308 	orr.w	r3, r3, #8
 8000db2:	6193      	str	r3, [r2, #24]
 8000db4:	4b2a      	ldr	r3, [pc, #168]	; (8000e60 <MX_GPIO_Init+0x114>)
 8000db6:	699b      	ldr	r3, [r3, #24]
 8000db8:	f003 0308 	and.w	r3, r3, #8
 8000dbc:	603b      	str	r3, [r7, #0]
 8000dbe:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000dc6:	4827      	ldr	r0, [pc, #156]	; (8000e64 <MX_GPIO_Init+0x118>)
 8000dc8:	f002 faa9 	bl	800331e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|R0_Pin
 8000dcc:	2200      	movs	r2, #0
 8000dce:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 8000dd2:	4825      	ldr	r0, [pc, #148]	; (8000e68 <MX_GPIO_Init+0x11c>)
 8000dd4:	f002 faa3 	bl	800331e <HAL_GPIO_WritePin>
                          |R1_Pin|R2_Pin|B0_Pin|B1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ROW0_Pin|ROW1_Pin|ROW2_Pin|ROW3_Pin, GPIO_PIN_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 8000dde:	4823      	ldr	r0, [pc, #140]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000de0:	f002 fa9d 	bl	800331e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000de4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000de8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dea:	2301      	movs	r3, #1
 8000dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dee:	2300      	movs	r3, #0
 8000df0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df2:	2302      	movs	r3, #2
 8000df4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000df6:	f107 0310 	add.w	r3, r7, #16
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4819      	ldr	r0, [pc, #100]	; (8000e64 <MX_GPIO_Init+0x118>)
 8000dfe:	f002 f8f3 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : COL0_Pin COL1_Pin COL2_Pin */
  GPIO_InitStruct.Pin = COL0_Pin|COL1_Pin|COL2_Pin;
 8000e02:	23e0      	movs	r3, #224	; 0xe0
 8000e04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e06:	2300      	movs	r3, #0
 8000e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0e:	f107 0310 	add.w	r3, r7, #16
 8000e12:	4619      	mov	r1, r3
 8000e14:	4815      	ldr	r0, [pc, #84]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000e16:	f002 f8e7 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : G0_Pin G1_Pin G2_Pin R0_Pin
                           R1_Pin R2_Pin B0_Pin B1_Pin */
  GPIO_InitStruct.Pin = G0_Pin|G1_Pin|G2_Pin|R0_Pin
 8000e1a:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8000e1e:	613b      	str	r3, [r7, #16]
                          |R1_Pin|R2_Pin|B0_Pin|B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e20:	2301      	movs	r3, #1
 8000e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e24:	2300      	movs	r3, #0
 8000e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e28:	2302      	movs	r3, #2
 8000e2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e2c:	f107 0310 	add.w	r3, r7, #16
 8000e30:	4619      	mov	r1, r3
 8000e32:	480d      	ldr	r0, [pc, #52]	; (8000e68 <MX_GPIO_Init+0x11c>)
 8000e34:	f002 f8d8 	bl	8002fe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ROW0_Pin ROW1_Pin ROW2_Pin ROW3_Pin */
  GPIO_InitStruct.Pin = ROW0_Pin|ROW1_Pin|ROW2_Pin|ROW3_Pin;
 8000e38:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8000e3c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2302      	movs	r3, #2
 8000e48:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4a:	f107 0310 	add.w	r3, r7, #16
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4806      	ldr	r0, [pc, #24]	; (8000e6c <MX_GPIO_Init+0x120>)
 8000e52:	f002 f8c9 	bl	8002fe8 <HAL_GPIO_Init>

}
 8000e56:	bf00      	nop
 8000e58:	3720      	adds	r7, #32
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40021000 	.word	0x40021000
 8000e64:	40011000 	.word	0x40011000
 8000e68:	40010c00 	.word	0x40010c00
 8000e6c:	40010800 	.word	0x40010800

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <Error_Handler+0x8>
	...

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b085      	sub	sp, #20
 8000e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e82:	4b15      	ldr	r3, [pc, #84]	; (8000ed8 <HAL_MspInit+0x5c>)
 8000e84:	699b      	ldr	r3, [r3, #24]
 8000e86:	4a14      	ldr	r2, [pc, #80]	; (8000ed8 <HAL_MspInit+0x5c>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	6193      	str	r3, [r2, #24]
 8000e8e:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <HAL_MspInit+0x5c>)
 8000e90:	699b      	ldr	r3, [r3, #24]
 8000e92:	f003 0301 	and.w	r3, r3, #1
 8000e96:	60bb      	str	r3, [r7, #8]
 8000e98:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e9a:	4b0f      	ldr	r3, [pc, #60]	; (8000ed8 <HAL_MspInit+0x5c>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	4a0e      	ldr	r2, [pc, #56]	; (8000ed8 <HAL_MspInit+0x5c>)
 8000ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ea4:	61d3      	str	r3, [r2, #28]
 8000ea6:	4b0c      	ldr	r3, [pc, #48]	; (8000ed8 <HAL_MspInit+0x5c>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eae:	607b      	str	r3, [r7, #4]
 8000eb0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000eb2:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <HAL_MspInit+0x60>)
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	60fb      	str	r3, [r7, #12]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000ebe:	60fb      	str	r3, [r7, #12]
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	4a04      	ldr	r2, [pc, #16]	; (8000edc <HAL_MspInit+0x60>)
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ece:	bf00      	nop
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40010000 	.word	0x40010000

08000ee0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a32      	ldr	r2, [pc, #200]	; (8000fb8 <HAL_TIM_Base_MspInit+0xd8>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d10c      	bne.n	8000f0c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ef2:	4b32      	ldr	r3, [pc, #200]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000ef4:	699b      	ldr	r3, [r3, #24]
 8000ef6:	4a31      	ldr	r2, [pc, #196]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000ef8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000efc:	6193      	str	r3, [r2, #24]
 8000efe:	4b2f      	ldr	r3, [pc, #188]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f00:	699b      	ldr	r3, [r3, #24]
 8000f02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000f06:	617b      	str	r3, [r7, #20]
 8000f08:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f0a:	e051      	b.n	8000fb0 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM2)
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f14:	d114      	bne.n	8000f40 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f16:	4b29      	ldr	r3, [pc, #164]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f18:	69db      	ldr	r3, [r3, #28]
 8000f1a:	4a28      	ldr	r2, [pc, #160]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	61d3      	str	r3, [r2, #28]
 8000f22:	4b26      	ldr	r3, [pc, #152]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f24:	69db      	ldr	r3, [r3, #28]
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2100      	movs	r1, #0
 8000f32:	201c      	movs	r0, #28
 8000f34:	f001 fd3b 	bl	80029ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000f38:	201c      	movs	r0, #28
 8000f3a:	f001 fd54 	bl	80029e6 <HAL_NVIC_EnableIRQ>
}
 8000f3e:	e037      	b.n	8000fb0 <HAL_TIM_Base_MspInit+0xd0>
  else if(htim_base->Instance==TIM4)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a1e      	ldr	r2, [pc, #120]	; (8000fc0 <HAL_TIM_Base_MspInit+0xe0>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d132      	bne.n	8000fb0 <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f4a:	4b1c      	ldr	r3, [pc, #112]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f4c:	69db      	ldr	r3, [r3, #28]
 8000f4e:	4a1b      	ldr	r2, [pc, #108]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f50:	f043 0304 	orr.w	r3, r3, #4
 8000f54:	61d3      	str	r3, [r2, #28]
 8000f56:	4b19      	ldr	r3, [pc, #100]	; (8000fbc <HAL_TIM_Base_MspInit+0xdc>)
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	f003 0304 	and.w	r3, r3, #4
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_up.Instance = DMA1_Channel7;
 8000f62:	4b18      	ldr	r3, [pc, #96]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f64:	4a18      	ldr	r2, [pc, #96]	; (8000fc8 <HAL_TIM_Base_MspInit+0xe8>)
 8000f66:	601a      	str	r2, [r3, #0]
    hdma_tim4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f68:	4b16      	ldr	r3, [pc, #88]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f6a:	2210      	movs	r2, #16
 8000f6c:	605a      	str	r2, [r3, #4]
    hdma_tim4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f6e:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
    hdma_tim4_up.Init.MemInc = DMA_MINC_ENABLE;
 8000f74:	4b13      	ldr	r3, [pc, #76]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f76:	2280      	movs	r2, #128	; 0x80
 8000f78:	60da      	str	r2, [r3, #12]
    hdma_tim4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f7a:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
    hdma_tim4_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f80:	4b10      	ldr	r3, [pc, #64]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
    hdma_tim4_up.Init.Mode = DMA_CIRCULAR;
 8000f86:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f88:	2220      	movs	r2, #32
 8000f8a:	619a      	str	r2, [r3, #24]
    hdma_tim4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000f8c:	4b0d      	ldr	r3, [pc, #52]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f8e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000f92:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim4_up) != HAL_OK)
 8000f94:	480b      	ldr	r0, [pc, #44]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000f96:	f001 fd41 	bl	8002a1c <HAL_DMA_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <HAL_TIM_Base_MspInit+0xc4>
      Error_Handler();
 8000fa0:	f7ff ff66 	bl	8000e70 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_UPDATE],hdma_tim4_up);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	4a07      	ldr	r2, [pc, #28]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000fa8:	621a      	str	r2, [r3, #32]
 8000faa:	4a06      	ldr	r2, [pc, #24]	; (8000fc4 <HAL_TIM_Base_MspInit+0xe4>)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6253      	str	r3, [r2, #36]	; 0x24
}
 8000fb0:	bf00      	nop
 8000fb2:	3718      	adds	r7, #24
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40012c00 	.word	0x40012c00
 8000fbc:	40021000 	.word	0x40021000
 8000fc0:	40000800 	.word	0x40000800
 8000fc4:	20000370 	.word	0x20000370
 8000fc8:	40020080 	.word	0x40020080

08000fcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 0310 	add.w	r3, r7, #16
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a1f      	ldr	r2, [pc, #124]	; (8001064 <HAL_TIM_MspPostInit+0x98>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d119      	bne.n	8001020 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fec:	4b1e      	ldr	r3, [pc, #120]	; (8001068 <HAL_TIM_MspPostInit+0x9c>)
 8000fee:	699b      	ldr	r3, [r3, #24]
 8000ff0:	4a1d      	ldr	r2, [pc, #116]	; (8001068 <HAL_TIM_MspPostInit+0x9c>)
 8000ff2:	f043 0304 	orr.w	r3, r3, #4
 8000ff6:	6193      	str	r3, [r2, #24]
 8000ff8:	4b1b      	ldr	r3, [pc, #108]	; (8001068 <HAL_TIM_MspPostInit+0x9c>)
 8000ffa:	699b      	ldr	r3, [r3, #24]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001004:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001008:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100a:	2302      	movs	r3, #2
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2302      	movs	r3, #2
 8001010:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001012:	f107 0310 	add.w	r3, r7, #16
 8001016:	4619      	mov	r1, r3
 8001018:	4814      	ldr	r0, [pc, #80]	; (800106c <HAL_TIM_MspPostInit+0xa0>)
 800101a:	f001 ffe5 	bl	8002fe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800101e:	e01c      	b.n	800105a <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001028:	d117      	bne.n	800105a <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800102a:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <HAL_TIM_MspPostInit+0x9c>)
 800102c:	699b      	ldr	r3, [r3, #24]
 800102e:	4a0e      	ldr	r2, [pc, #56]	; (8001068 <HAL_TIM_MspPostInit+0x9c>)
 8001030:	f043 0304 	orr.w	r3, r3, #4
 8001034:	6193      	str	r3, [r2, #24]
 8001036:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <HAL_TIM_MspPostInit+0x9c>)
 8001038:	699b      	ldr	r3, [r3, #24]
 800103a:	f003 0304 	and.w	r3, r3, #4
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001042:	2301      	movs	r3, #1
 8001044:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001046:	2302      	movs	r3, #2
 8001048:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104a:	2302      	movs	r3, #2
 800104c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	4619      	mov	r1, r3
 8001054:	4805      	ldr	r0, [pc, #20]	; (800106c <HAL_TIM_MspPostInit+0xa0>)
 8001056:	f001 ffc7 	bl	8002fe8 <HAL_GPIO_Init>
}
 800105a:	bf00      	nop
 800105c:	3720      	adds	r7, #32
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40012c00 	.word	0x40012c00
 8001068:	40021000 	.word	0x40021000
 800106c:	40010800 	.word	0x40010800

08001070 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001070:	b480      	push	{r7}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001074:	e7fe      	b.n	8001074 <NMI_Handler+0x4>

08001076 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001076:	b480      	push	{r7}
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800107a:	e7fe      	b.n	800107a <HardFault_Handler+0x4>

0800107c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001080:	e7fe      	b.n	8001080 <MemManage_Handler+0x4>

08001082 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001082:	b480      	push	{r7}
 8001084:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001086:	e7fe      	b.n	8001086 <BusFault_Handler+0x4>

08001088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800108c:	e7fe      	b.n	800108c <UsageFault_Handler+0x4>

0800108e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800108e:	b480      	push	{r7}
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr

0800109a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800109a:	b480      	push	{r7}
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800109e:	bf00      	nop
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bc80      	pop	{r7}
 80010a4:	4770      	bx	lr

080010a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010a6:	b480      	push	{r7}
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	46bd      	mov	sp, r7
 80010ae:	bc80      	pop	{r7}
 80010b0:	4770      	bx	lr

080010b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010b6:	f001 fb63 	bl	8002780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
	...

080010c0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 80010c4:	4802      	ldr	r0, [pc, #8]	; (80010d0 <DMA1_Channel7_IRQHandler+0x10>)
 80010c6:	f001 fe13 	bl	8002cf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000370 	.word	0x20000370

080010d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010d8:	4802      	ldr	r0, [pc, #8]	; (80010e4 <TIM2_IRQHandler+0x10>)
 80010da:	f002 ff1f 	bl	8003f1c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	200002e0 	.word	0x200002e0

080010e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	return 1;
 80010ec:	2301      	movs	r3, #1
}
 80010ee:	4618      	mov	r0, r3
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr

080010f6 <_kill>:

int _kill(int pid, int sig)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	b082      	sub	sp, #8
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
 80010fe:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001100:	f003 fdf0 	bl	8004ce4 <__errno>
 8001104:	4603      	mov	r3, r0
 8001106:	2216      	movs	r2, #22
 8001108:	601a      	str	r2, [r3, #0]
	return -1;
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800110e:	4618      	mov	r0, r3
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <_exit>:

void _exit (int status)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800111e:	f04f 31ff 	mov.w	r1, #4294967295
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ffe7 	bl	80010f6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001128:	e7fe      	b.n	8001128 <_exit+0x12>

0800112a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b086      	sub	sp, #24
 800112e:	af00      	add	r7, sp, #0
 8001130:	60f8      	str	r0, [r7, #12]
 8001132:	60b9      	str	r1, [r7, #8]
 8001134:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001136:	2300      	movs	r3, #0
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	e00a      	b.n	8001152 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800113c:	f3af 8000 	nop.w
 8001140:	4601      	mov	r1, r0
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	60ba      	str	r2, [r7, #8]
 8001148:	b2ca      	uxtb	r2, r1
 800114a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	3301      	adds	r3, #1
 8001150:	617b      	str	r3, [r7, #20]
 8001152:	697a      	ldr	r2, [r7, #20]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	429a      	cmp	r2, r3
 8001158:	dbf0      	blt.n	800113c <_read+0x12>
	}

return len;
 800115a:	687b      	ldr	r3, [r7, #4]
}
 800115c:	4618      	mov	r0, r3
 800115e:	3718      	adds	r7, #24
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}

08001164 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b086      	sub	sp, #24
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]
 8001174:	e009      	b.n	800118a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	1c5a      	adds	r2, r3, #1
 800117a:	60ba      	str	r2, [r7, #8]
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	4618      	mov	r0, r3
 8001180:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	3301      	adds	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	429a      	cmp	r2, r3
 8001190:	dbf1      	blt.n	8001176 <_write+0x12>
	}
	return len;
 8001192:	687b      	ldr	r3, [r7, #4]
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <_close>:

int _close(int file)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
	return -1;
 80011a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	370c      	adds	r7, #12
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr

080011b2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80011c2:	605a      	str	r2, [r3, #4]
	return 0;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	370c      	adds	r7, #12
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <_isatty>:

int _isatty(int file)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
	return 1;
 80011d8:	2301      	movs	r3, #1
}
 80011da:	4618      	mov	r0, r3
 80011dc:	370c      	adds	r7, #12
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr

080011e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	607a      	str	r2, [r7, #4]
	return 0;
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3714      	adds	r7, #20
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bc80      	pop	{r7}
 80011fa:	4770      	bx	lr

080011fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b086      	sub	sp, #24
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001204:	4a14      	ldr	r2, [pc, #80]	; (8001258 <_sbrk+0x5c>)
 8001206:	4b15      	ldr	r3, [pc, #84]	; (800125c <_sbrk+0x60>)
 8001208:	1ad3      	subs	r3, r2, r3
 800120a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001210:	4b13      	ldr	r3, [pc, #76]	; (8001260 <_sbrk+0x64>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d102      	bne.n	800121e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001218:	4b11      	ldr	r3, [pc, #68]	; (8001260 <_sbrk+0x64>)
 800121a:	4a12      	ldr	r2, [pc, #72]	; (8001264 <_sbrk+0x68>)
 800121c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800121e:	4b10      	ldr	r3, [pc, #64]	; (8001260 <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	429a      	cmp	r2, r3
 800122a:	d207      	bcs.n	800123c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800122c:	f003 fd5a 	bl	8004ce4 <__errno>
 8001230:	4603      	mov	r3, r0
 8001232:	220c      	movs	r2, #12
 8001234:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001236:	f04f 33ff 	mov.w	r3, #4294967295
 800123a:	e009      	b.n	8001250 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800123c:	4b08      	ldr	r3, [pc, #32]	; (8001260 <_sbrk+0x64>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001242:	4b07      	ldr	r3, [pc, #28]	; (8001260 <_sbrk+0x64>)
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4413      	add	r3, r2
 800124a:	4a05      	ldr	r2, [pc, #20]	; (8001260 <_sbrk+0x64>)
 800124c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800124e:	68fb      	ldr	r3, [r7, #12]
}
 8001250:	4618      	mov	r0, r3
 8001252:	3718      	adds	r7, #24
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	20005000 	.word	0x20005000
 800125c:	00000400 	.word	0x00000400
 8001260:	200003e0 	.word	0x200003e0
 8001264:	20002f80 	.word	0x20002f80

08001268 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr

08001274 <NextBlock>:
extern uint8_t getch(char *ch);
extern void myDelay(int ms);

//spawning next falling block
void NextBlock()
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
fallingblockNum=rand()%5;
 8001278:	f003 fda2 	bl	8004dc0 <rand>
 800127c:	4601      	mov	r1, r0
 800127e:	4b1f      	ldr	r3, [pc, #124]	; (80012fc <NextBlock+0x88>)
 8001280:	fb83 2301 	smull	r2, r3, r3, r1
 8001284:	105a      	asrs	r2, r3, #1
 8001286:	17cb      	asrs	r3, r1, #31
 8001288:	1ad2      	subs	r2, r2, r3
 800128a:	4613      	mov	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	1aca      	subs	r2, r1, r3
 8001292:	4b1b      	ldr	r3, [pc, #108]	; (8001300 <NextBlock+0x8c>)
 8001294:	601a      	str	r2, [r3, #0]
if(fallingblockNum==0||fallingblockNum==1)
 8001296:	4b1a      	ldr	r3, [pc, #104]	; (8001300 <NextBlock+0x8c>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <NextBlock+0x32>
 800129e:	4b18      	ldr	r3, [pc, #96]	; (8001300 <NextBlock+0x8c>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2b01      	cmp	r3, #1
 80012a4:	d10c      	bne.n	80012c0 <NextBlock+0x4c>
 fallingBlockVersion=rand()%4;
 80012a6:	f003 fd8b 	bl	8004dc0 <rand>
 80012aa:	4603      	mov	r3, r0
 80012ac:	425a      	negs	r2, r3
 80012ae:	f003 0303 	and.w	r3, r3, #3
 80012b2:	f002 0203 	and.w	r2, r2, #3
 80012b6:	bf58      	it	pl
 80012b8:	4253      	negpl	r3, r2
 80012ba:	4a12      	ldr	r2, [pc, #72]	; (8001304 <NextBlock+0x90>)
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	e015      	b.n	80012ec <NextBlock+0x78>
else if(fallingblockNum==4||fallingblockNum==3)
 80012c0:	4b0f      	ldr	r3, [pc, #60]	; (8001300 <NextBlock+0x8c>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b04      	cmp	r3, #4
 80012c6:	d003      	beq.n	80012d0 <NextBlock+0x5c>
 80012c8:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <NextBlock+0x8c>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b03      	cmp	r3, #3
 80012ce:	d10a      	bne.n	80012e6 <NextBlock+0x72>
 fallingBlockVersion=rand()%2;
 80012d0:	f003 fd76 	bl	8004dc0 <rand>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	bfb8      	it	lt
 80012de:	425b      	neglt	r3, r3
 80012e0:	4a08      	ldr	r2, [pc, #32]	; (8001304 <NextBlock+0x90>)
 80012e2:	6013      	str	r3, [r2, #0]
 80012e4:	e002      	b.n	80012ec <NextBlock+0x78>
else
 fallingBlockVersion=0;
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <NextBlock+0x90>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
fallingBlockRow=0;
 80012ec:	4b06      	ldr	r3, [pc, #24]	; (8001308 <NextBlock+0x94>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
fallingBlockCol=5;
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <NextBlock+0x98>)
 80012f4:	2205      	movs	r2, #5
 80012f6:	601a      	str	r2, [r3, #0]
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	66666667 	.word	0x66666667
 8001300:	20000a00 	.word	0x20000a00
 8001304:	20000a04 	.word	0x20000a04
 8001308:	20000a08 	.word	0x20000a08
 800130c:	20000a0c 	.word	0x20000a0c

08001310 <getFallingBlockArray>:
//store pointer to current falling block's array in *blockarray;
int *getFallingBlockArray()
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
int a=fallingblockNum*10+fallingBlockVersion;
 8001316:	4b42      	ldr	r3, [pc, #264]	; (8001420 <getFallingBlockArray+0x110>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	4613      	mov	r3, r2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	4413      	add	r3, r2
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	461a      	mov	r2, r3
 8001324:	4b3f      	ldr	r3, [pc, #252]	; (8001424 <getFallingBlockArray+0x114>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4413      	add	r3, r2
 800132a:	607b      	str	r3, [r7, #4]
switch(a)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	2b29      	cmp	r3, #41	; 0x29
 8001330:	d870      	bhi.n	8001414 <getFallingBlockArray+0x104>
 8001332:	a201      	add	r2, pc, #4	; (adr r2, 8001338 <getFallingBlockArray+0x28>)
 8001334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001338:	080013e1 	.word	0x080013e1
 800133c:	080013e5 	.word	0x080013e5
 8001340:	080013e9 	.word	0x080013e9
 8001344:	080013ed 	.word	0x080013ed
 8001348:	08001415 	.word	0x08001415
 800134c:	08001415 	.word	0x08001415
 8001350:	08001415 	.word	0x08001415
 8001354:	08001415 	.word	0x08001415
 8001358:	08001415 	.word	0x08001415
 800135c:	08001415 	.word	0x08001415
 8001360:	080013f1 	.word	0x080013f1
 8001364:	080013f5 	.word	0x080013f5
 8001368:	080013f9 	.word	0x080013f9
 800136c:	080013fd 	.word	0x080013fd
 8001370:	08001415 	.word	0x08001415
 8001374:	08001415 	.word	0x08001415
 8001378:	08001415 	.word	0x08001415
 800137c:	08001415 	.word	0x08001415
 8001380:	08001415 	.word	0x08001415
 8001384:	08001415 	.word	0x08001415
 8001388:	08001401 	.word	0x08001401
 800138c:	08001415 	.word	0x08001415
 8001390:	08001415 	.word	0x08001415
 8001394:	08001415 	.word	0x08001415
 8001398:	08001415 	.word	0x08001415
 800139c:	08001415 	.word	0x08001415
 80013a0:	08001415 	.word	0x08001415
 80013a4:	08001415 	.word	0x08001415
 80013a8:	08001415 	.word	0x08001415
 80013ac:	08001415 	.word	0x08001415
 80013b0:	08001405 	.word	0x08001405
 80013b4:	08001409 	.word	0x08001409
 80013b8:	08001415 	.word	0x08001415
 80013bc:	08001415 	.word	0x08001415
 80013c0:	08001415 	.word	0x08001415
 80013c4:	08001415 	.word	0x08001415
 80013c8:	08001415 	.word	0x08001415
 80013cc:	08001415 	.word	0x08001415
 80013d0:	08001415 	.word	0x08001415
 80013d4:	08001415 	.word	0x08001415
 80013d8:	0800140d 	.word	0x0800140d
 80013dc:	08001411 	.word	0x08001411
    {
    case 0:return ((int*)&t_);
 80013e0:	4b11      	ldr	r3, [pc, #68]	; (8001428 <getFallingBlockArray+0x118>)
 80013e2:	e018      	b.n	8001416 <getFallingBlockArray+0x106>
    case 1:return ((int*)&t_90);
 80013e4:	4b11      	ldr	r3, [pc, #68]	; (800142c <getFallingBlockArray+0x11c>)
 80013e6:	e016      	b.n	8001416 <getFallingBlockArray+0x106>
    case 2:return ((int*)&t_180);
 80013e8:	4b11      	ldr	r3, [pc, #68]	; (8001430 <getFallingBlockArray+0x120>)
 80013ea:	e014      	b.n	8001416 <getFallingBlockArray+0x106>
    case 3:return ((int*)&t_270);
 80013ec:	4b11      	ldr	r3, [pc, #68]	; (8001434 <getFallingBlockArray+0x124>)
 80013ee:	e012      	b.n	8001416 <getFallingBlockArray+0x106>
    case 10:return ((int*)&l_);
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <getFallingBlockArray+0x128>)
 80013f2:	e010      	b.n	8001416 <getFallingBlockArray+0x106>
    case 11:return ((int*)&l_90);
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <getFallingBlockArray+0x12c>)
 80013f6:	e00e      	b.n	8001416 <getFallingBlockArray+0x106>
    case 12:return ((int*)&l_180);
 80013f8:	4b11      	ldr	r3, [pc, #68]	; (8001440 <getFallingBlockArray+0x130>)
 80013fa:	e00c      	b.n	8001416 <getFallingBlockArray+0x106>
    case 13:return ((int*)&l_270);
 80013fc:	4b11      	ldr	r3, [pc, #68]	; (8001444 <getFallingBlockArray+0x134>)
 80013fe:	e00a      	b.n	8001416 <getFallingBlockArray+0x106>
    case 20:return ((int*)&s_);
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <getFallingBlockArray+0x138>)
 8001402:	e008      	b.n	8001416 <getFallingBlockArray+0x106>
    case 30:return ((int*)&z_);
 8001404:	4b11      	ldr	r3, [pc, #68]	; (800144c <getFallingBlockArray+0x13c>)
 8001406:	e006      	b.n	8001416 <getFallingBlockArray+0x106>
    case 31:return ((int*)&z_90);
 8001408:	4b11      	ldr	r3, [pc, #68]	; (8001450 <getFallingBlockArray+0x140>)
 800140a:	e004      	b.n	8001416 <getFallingBlockArray+0x106>
    case 40:return ((int*)&i_hor);
 800140c:	4b11      	ldr	r3, [pc, #68]	; (8001454 <getFallingBlockArray+0x144>)
 800140e:	e002      	b.n	8001416 <getFallingBlockArray+0x106>
    case 41:return ((int*)&i_ver);
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <getFallingBlockArray+0x148>)
 8001412:	e000      	b.n	8001416 <getFallingBlockArray+0x106>
    }
return ((int*)&i_ver);
 8001414:	4b10      	ldr	r3, [pc, #64]	; (8001458 <getFallingBlockArray+0x148>)
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr
 8001420:	20000a00 	.word	0x20000a00
 8001424:	20000a04 	.word	0x20000a04
 8001428:	2000004c 	.word	0x2000004c
 800142c:	2000006c 	.word	0x2000006c
 8001430:	2000008c 	.word	0x2000008c
 8001434:	200000ac 	.word	0x200000ac
 8001438:	200000cc 	.word	0x200000cc
 800143c:	200000ec 	.word	0x200000ec
 8001440:	2000010c 	.word	0x2000010c
 8001444:	2000012c 	.word	0x2000012c
 8001448:	2000014c 	.word	0x2000014c
 800144c:	2000016c 	.word	0x2000016c
 8001450:	2000018c 	.word	0x2000018c
 8001454:	200001cc 	.word	0x200001cc
 8001458:	200001ac 	.word	0x200001ac

0800145c <isDrawable>:
/* To check if moving to left or right
or rotation of falling block is feasible.
i.e to check whether there is enough space around it.
*/
int isDrawable(int newrow,int newcol,int blockversion)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b088      	sub	sp, #32
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
int i,tempversion,flag=1;;
 8001468:	2301      	movs	r3, #1
 800146a:	61bb      	str	r3, [r7, #24]
tempversion=fallingBlockVersion;
 800146c:	4b37      	ldr	r3, [pc, #220]	; (800154c <isDrawable+0xf0>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	617b      	str	r3, [r7, #20]
fallingBlockVersion=blockversion;
 8001472:	4a36      	ldr	r2, [pc, #216]	; (800154c <isDrawable+0xf0>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	6013      	str	r3, [r2, #0]
blockarray=getFallingBlockArray();
 8001478:	f7ff ff4a 	bl	8001310 <getFallingBlockArray>
 800147c:	4603      	mov	r3, r0
 800147e:	4a34      	ldr	r2, [pc, #208]	; (8001550 <isDrawable+0xf4>)
 8001480:	6013      	str	r3, [r2, #0]
for(i=0;i<8;i+=2)
 8001482:	2300      	movs	r3, #0
 8001484:	61fb      	str	r3, [r7, #28]
 8001486:	e051      	b.n	800152c <isDrawable+0xd0>
    {
//check if block goes out of the matrix (up or down)

if(newrow+blockarray[i]>HEIGHT_1||newrow+blockarray[i]<0)
 8001488:	4b31      	ldr	r3, [pc, #196]	; (8001550 <isDrawable+0xf4>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4413      	add	r3, r2
 8001498:	2b1d      	cmp	r3, #29
 800149a:	dc09      	bgt.n	80014b0 <isDrawable+0x54>
 800149c:	4b2c      	ldr	r3, [pc, #176]	; (8001550 <isDrawable+0xf4>)
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	69fb      	ldr	r3, [r7, #28]
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	da02      	bge.n	80014b6 <isDrawable+0x5a>
 {
 flag=0;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61bb      	str	r3, [r7, #24]
 break;
 80014b4:	e03d      	b.n	8001532 <isDrawable+0xd6>
 }
//check if block goes out of the matrix (left or right)

if(newcol+blockarray[i+1]>12||newcol+blockarray[i+1]<0)
 80014b6:	4b26      	ldr	r3, [pc, #152]	; (8001550 <isDrawable+0xf4>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3301      	adds	r3, #1
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	4413      	add	r3, r2
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	68bb      	ldr	r3, [r7, #8]
 80014c6:	4413      	add	r3, r2
 80014c8:	2b0c      	cmp	r3, #12
 80014ca:	dc0a      	bgt.n	80014e2 <isDrawable+0x86>
 80014cc:	4b20      	ldr	r3, [pc, #128]	; (8001550 <isDrawable+0xf4>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	3301      	adds	r3, #1
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	4413      	add	r3, r2
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	4413      	add	r3, r2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	da02      	bge.n	80014e8 <isDrawable+0x8c>
 {
 flag=0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61bb      	str	r3, [r7, #24]
 break;
 80014e6:	e024      	b.n	8001532 <isDrawable+0xd6>
 }
//check if there is any obstacle on the proposed position

if(board[(newrow+blockarray[i])][(newcol+blockarray[i+1])]==2)
 80014e8:	4b19      	ldr	r3, [pc, #100]	; (8001550 <isDrawable+0xf4>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	009b      	lsls	r3, r3, #2
 80014f0:	4413      	add	r3, r2
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	441a      	add	r2, r3
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <isDrawable+0xf4>)
 80014fa:	6819      	ldr	r1, [r3, #0]
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	3301      	adds	r3, #1
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	440b      	add	r3, r1
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	4419      	add	r1, r3
 800150a:	4812      	ldr	r0, [pc, #72]	; (8001554 <isDrawable+0xf8>)
 800150c:	4613      	mov	r3, r2
 800150e:	005b      	lsls	r3, r3, #1
 8001510:	4413      	add	r3, r2
 8001512:	009b      	lsls	r3, r3, #2
 8001514:	4413      	add	r3, r2
 8001516:	440b      	add	r3, r1
 8001518:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800151c:	2b02      	cmp	r3, #2
 800151e:	d102      	bne.n	8001526 <isDrawable+0xca>
 {
 flag=0;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
 break;
 8001524:	e005      	b.n	8001532 <isDrawable+0xd6>
for(i=0;i<8;i+=2)
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3302      	adds	r3, #2
 800152a:	61fb      	str	r3, [r7, #28]
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	2b07      	cmp	r3, #7
 8001530:	ddaa      	ble.n	8001488 <isDrawable+0x2c>
 }
    }
fallingBlockVersion=tempversion;
 8001532:	4a06      	ldr	r2, [pc, #24]	; (800154c <isDrawable+0xf0>)
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	6013      	str	r3, [r2, #0]
blockarray=getFallingBlockArray();
 8001538:	f7ff feea 	bl	8001310 <getFallingBlockArray>
 800153c:	4603      	mov	r3, r0
 800153e:	4a04      	ldr	r2, [pc, #16]	; (8001550 <isDrawable+0xf4>)
 8001540:	6013      	str	r3, [r2, #0]
return flag;
 8001542:	69bb      	ldr	r3, [r7, #24]
}
 8001544:	4618      	mov	r0, r3
 8001546:	3720      	adds	r7, #32
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	20000a04 	.word	0x20000a04
 8001550:	200009fc 	.word	0x200009fc
 8001554:	200003e4 	.word	0x200003e4

08001558 <clearOldBlockVersion>:
To clear the old position of falling block
after it moves to a new position (row/column change)
or after it is rotated
*/
void clearOldBlockVersion()
{
 8001558:	b590      	push	{r4, r7, lr}
 800155a:	b087      	sub	sp, #28
 800155c:	af02      	add	r7, sp, #8
int i,r,c;
for(i=0;i<8;i+=2)
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	e043      	b.n	80015ec <clearOldBlockVersion+0x94>
 {
 r=fallingBlockRow+blockarray[i];
 8001564:	4b25      	ldr	r3, [pc, #148]	; (80015fc <clearOldBlockVersion+0xa4>)
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	4413      	add	r3, r2
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	4b23      	ldr	r3, [pc, #140]	; (8001600 <clearOldBlockVersion+0xa8>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4413      	add	r3, r2
 8001576:	60bb      	str	r3, [r7, #8]
 c=fallingBlockCol+blockarray[i+1];
 8001578:	4b20      	ldr	r3, [pc, #128]	; (80015fc <clearOldBlockVersion+0xa4>)
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	3301      	adds	r3, #1
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	681a      	ldr	r2, [r3, #0]
 8001586:	4b1f      	ldr	r3, [pc, #124]	; (8001604 <clearOldBlockVersion+0xac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4413      	add	r3, r2
 800158c:	607b      	str	r3, [r7, #4]
 board[r][c]=0;
 800158e:	491e      	ldr	r1, [pc, #120]	; (8001608 <clearOldBlockVersion+0xb0>)
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	4613      	mov	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	4413      	add	r3, r2
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	4413      	add	r3, r2
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	4413      	add	r3, r2
 80015a0:	2200      	movs	r2, #0
 80015a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

// setfillstyle(EMPTY_FILL,BLACK);
 //setcolor(BLACK);
 //      bar(2+c*13,2+r*13,2+c*13+13,2+r*13+13);
 FillRectangle(2+c*SIZE,2+r*SIZE,2+c*SIZE+SIZE-1,2+r*SIZE+SIZE-1,VGA_BLACK);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3301      	adds	r3, #1
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	b218      	sxth	r0, r3
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	3301      	adds	r3, #1
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	b219      	sxth	r1, r3
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3302      	adds	r3, #2
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	005b      	lsls	r3, r3, #1
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	3b01      	subs	r3, #1
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	68bb      	ldr	r3, [r7, #8]
 80015d0:	3302      	adds	r3, #2
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	b29b      	uxth	r3, r3
 80015d8:	3b01      	subs	r3, #1
 80015da:	b29b      	uxth	r3, r3
 80015dc:	b21b      	sxth	r3, r3
 80015de:	2400      	movs	r4, #0
 80015e0:	9400      	str	r4, [sp, #0]
 80015e2:	f000 fede 	bl	80023a2 <FillRectangle>
for(i=0;i<8;i+=2)
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	3302      	adds	r3, #2
 80015ea:	60fb      	str	r3, [r7, #12]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	2b07      	cmp	r3, #7
 80015f0:	ddb8      	ble.n	8001564 <clearOldBlockVersion+0xc>
 }
}
 80015f2:	bf00      	nop
 80015f4:	bf00      	nop
 80015f6:	3714      	adds	r7, #20
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd90      	pop	{r4, r7, pc}
 80015fc:	200009fc 	.word	0x200009fc
 8001600:	20000a08 	.word	0x20000a08
 8001604:	20000a0c 	.word	0x20000a0c
 8001608:	200003e4 	.word	0x200003e4

0800160c <drawNewBlockVersion>:
or after it is rotated

*/

void drawNewBlockVersion()
{
 800160c:	b5b0      	push	{r4, r5, r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af02      	add	r7, sp, #8
int i,r,c;
for(i=0;i<8;i+=2)
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	e049      	b.n	80016ac <drawNewBlockVersion+0xa0>
 {
 r=fallingBlockRow+blockarray[i];
 8001618:	4b28      	ldr	r3, [pc, #160]	; (80016bc <drawNewBlockVersion+0xb0>)
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <drawNewBlockVersion+0xb4>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4413      	add	r3, r2
 800162a:	60bb      	str	r3, [r7, #8]
 c=fallingBlockCol+blockarray[i+1];
 800162c:	4b23      	ldr	r3, [pc, #140]	; (80016bc <drawNewBlockVersion+0xb0>)
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	3301      	adds	r3, #1
 8001634:	009b      	lsls	r3, r3, #2
 8001636:	4413      	add	r3, r2
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	4b22      	ldr	r3, [pc, #136]	; (80016c4 <drawNewBlockVersion+0xb8>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4413      	add	r3, r2
 8001640:	607b      	str	r3, [r7, #4]
 board[r][c]=1;
 8001642:	4921      	ldr	r1, [pc, #132]	; (80016c8 <drawNewBlockVersion+0xbc>)
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	4613      	mov	r3, r2
 8001648:	005b      	lsls	r3, r3, #1
 800164a:	4413      	add	r3, r2
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	4413      	add	r3, r2
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	4413      	add	r3, r2
 8001654:	2201      	movs	r2, #1
 8001656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
// setfillstyle(XHATCH_FILL,CYAN);
 //setcolor(GREEN);
 //bar(2+c*13,2+r*13,2+c*13+13,2+r*13+13);
 FillRectangle(2+c*SIZE,2+r*SIZE,2+c*SIZE+SIZE-1,2+r*SIZE+SIZE-1,Tcolor[fallingblockNum]);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	3301      	adds	r3, #1
 800165e:	b29b      	uxth	r3, r3
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	b29b      	uxth	r3, r3
 8001664:	b218      	sxth	r0, r3
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	3301      	adds	r3, #1
 800166a:	b29b      	uxth	r3, r3
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	b29b      	uxth	r3, r3
 8001670:	b219      	sxth	r1, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	3302      	adds	r3, #2
 8001676:	b29b      	uxth	r3, r3
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	b29b      	uxth	r3, r3
 800167c:	3b01      	subs	r3, #1
 800167e:	b29b      	uxth	r3, r3
 8001680:	b21a      	sxth	r2, r3
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	3302      	adds	r3, #2
 8001686:	b29b      	uxth	r3, r3
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	b29b      	uxth	r3, r3
 800168c:	3b01      	subs	r3, #1
 800168e:	b29b      	uxth	r3, r3
 8001690:	b21c      	sxth	r4, r3
 8001692:	4b0e      	ldr	r3, [pc, #56]	; (80016cc <drawNewBlockVersion+0xc0>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4d0e      	ldr	r5, [pc, #56]	; (80016d0 <drawNewBlockVersion+0xc4>)
 8001698:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 800169c:	b2db      	uxtb	r3, r3
 800169e:	9300      	str	r3, [sp, #0]
 80016a0:	4623      	mov	r3, r4
 80016a2:	f000 fe7e 	bl	80023a2 <FillRectangle>
for(i=0;i<8;i+=2)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	3302      	adds	r3, #2
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	2b07      	cmp	r3, #7
 80016b0:	ddb2      	ble.n	8001618 <drawNewBlockVersion+0xc>
 }
}
 80016b2:	bf00      	nop
 80016b4:	bf00      	nop
 80016b6:	3710      	adds	r7, #16
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bdb0      	pop	{r4, r5, r7, pc}
 80016bc:	200009fc 	.word	0x200009fc
 80016c0:	20000a08 	.word	0x20000a08
 80016c4:	20000a0c 	.word	0x20000a0c
 80016c8:	200003e4 	.word	0x200003e4
 80016cc:	20000a00 	.word	0x20000a00
 80016d0:	200001ec 	.word	0x200001ec

080016d4 <isGameOver>:

*/


int isGameOver()
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
if(isDrawable(0,5,fallingBlockVersion)==0)
 80016d8:	4b0b      	ldr	r3, [pc, #44]	; (8001708 <isGameOver+0x34>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	2105      	movs	r1, #5
 80016e0:	2000      	movs	r0, #0
 80016e2:	f7ff febb 	bl	800145c <isDrawable>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d101      	bne.n	80016f0 <isGameOver+0x1c>
    return 1;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e009      	b.n	8001704 <isGameOver+0x30>
drawNewBlockVersion();
 80016f0:	f7ff ff8c 	bl	800160c <drawNewBlockVersion>
if(isAtBottom())
 80016f4:	f000 f80a 	bl	800170c <isAtBottom>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <isGameOver+0x2e>
    return 1;
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <isGameOver+0x30>
return 0;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000a04 	.word	0x20000a04

0800170c <isAtBottom>:
/*
To check if falling block reached the bottom
*/
int isAtBottom()
{
 800170c:	b480      	push	{r7}
 800170e:	b085      	sub	sp, #20
 8001710:	af00      	add	r7, sp, #0
int i,max=0,ti,tj;
 8001712:	2300      	movs	r3, #0
 8001714:	60bb      	str	r3, [r7, #8]
for(i=0;i<8;i+=2)
 8001716:	2300      	movs	r3, #0
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	e012      	b.n	8001742 <isAtBottom+0x36>
    if(*(blockarray+i)>max)
 800171c:	4b28      	ldr	r3, [pc, #160]	; (80017c0 <isAtBottom+0xb4>)
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	4413      	add	r3, r2
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	68ba      	ldr	r2, [r7, #8]
 800172a:	429a      	cmp	r2, r3
 800172c:	da06      	bge.n	800173c <isAtBottom+0x30>
 max=*(blockarray+i);
 800172e:	4b24      	ldr	r3, [pc, #144]	; (80017c0 <isAtBottom+0xb4>)
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	4413      	add	r3, r2
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	60bb      	str	r3, [r7, #8]
for(i=0;i<8;i+=2)
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	3302      	adds	r3, #2
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2b07      	cmp	r3, #7
 8001746:	dde9      	ble.n	800171c <isAtBottom+0x10>
if(fallingBlockRow+max>=HEIGHT_1)
 8001748:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <isAtBottom+0xb8>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4413      	add	r3, r2
 8001750:	2b1c      	cmp	r3, #28
 8001752:	dd01      	ble.n	8001758 <isAtBottom+0x4c>
 return 1;
 8001754:	2301      	movs	r3, #1
 8001756:	e02e      	b.n	80017b6 <isAtBottom+0xaa>
for(i=0;i<8;i+=2)
 8001758:	2300      	movs	r3, #0
 800175a:	60fb      	str	r3, [r7, #12]
 800175c:	e027      	b.n	80017ae <isAtBottom+0xa2>
    {
    ti=*(blockarray+i)+fallingBlockRow;
 800175e:	4b18      	ldr	r3, [pc, #96]	; (80017c0 <isAtBottom+0xb4>)
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b16      	ldr	r3, [pc, #88]	; (80017c4 <isAtBottom+0xb8>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	4413      	add	r3, r2
 8001770:	607b      	str	r3, [r7, #4]
    tj=*(blockarray+i+1)+fallingBlockCol;
 8001772:	4b13      	ldr	r3, [pc, #76]	; (80017c0 <isAtBottom+0xb4>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	3301      	adds	r3, #1
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <isAtBottom+0xbc>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4413      	add	r3, r2
 8001786:	603b      	str	r3, [r7, #0]
    if(board[ti+1][tj]==2)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	1c5a      	adds	r2, r3, #1
 800178c:	490f      	ldr	r1, [pc, #60]	; (80017cc <isAtBottom+0xc0>)
 800178e:	4613      	mov	r3, r2
 8001790:	005b      	lsls	r3, r3, #1
 8001792:	4413      	add	r3, r2
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	4413      	add	r3, r2
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	4413      	add	r3, r2
 800179c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d101      	bne.n	80017a8 <isAtBottom+0x9c>
       return 1;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e006      	b.n	80017b6 <isAtBottom+0xaa>
for(i=0;i<8;i+=2)
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	3302      	adds	r3, #2
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b07      	cmp	r3, #7
 80017b2:	ddd4      	ble.n	800175e <isAtBottom+0x52>
    }
return 0;
 80017b4:	2300      	movs	r3, #0
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	200009fc 	.word	0x200009fc
 80017c4:	20000a08 	.word	0x20000a08
 80017c8:	20000a0c 	.word	0x20000a0c
 80017cc:	200003e4 	.word	0x200003e4

080017d0 <showScore>:
/*
Draw score on screen
*/
void showScore()
{
 80017d0:	b590      	push	{r4, r7, lr}
 80017d2:	b08d      	sub	sp, #52	; 0x34
 80017d4:	af02      	add	r7, sp, #8
int left,top;
left=VGA_WIDTH-40;
 80017d6:	233c      	movs	r3, #60	; 0x3c
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24
top=VGA_HEIGHT/2;
 80017da:	2324      	movs	r3, #36	; 0x24
 80017dc:	623b      	str	r3, [r7, #32]
FillRectangle(left,top,left+40,top+30,VGA_BLACK);
 80017de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e0:	b218      	sxth	r0, r3
 80017e2:	6a3b      	ldr	r3, [r7, #32]
 80017e4:	b219      	sxth	r1, r3
 80017e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e8:	b29b      	uxth	r3, r3
 80017ea:	3328      	adds	r3, #40	; 0x28
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	b21a      	sxth	r2, r3
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	331e      	adds	r3, #30
 80017f6:	b29b      	uxth	r3, r3
 80017f8:	b21b      	sxth	r3, r3
 80017fa:	2400      	movs	r4, #0
 80017fc:	9400      	str	r4, [sp, #0]
 80017fe:	f000 fdd0 	bl	80023a2 <FillRectangle>
char msg[32];
//char msg[32]="SCORE";
//SetCursor(left+5,top+3);
//WriteString(msg,Font_7x10,VGA_YELLOW);
sprintf(msg,"%d",myscore);
 8001802:	4b0f      	ldr	r3, [pc, #60]	; (8001840 <showScore+0x70>)
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	463b      	mov	r3, r7
 8001808:	490e      	ldr	r1, [pc, #56]	; (8001844 <showScore+0x74>)
 800180a:	4618      	mov	r0, r3
 800180c:	f003 fb16 	bl	8004e3c <siprintf>
SetCursor(left+1,top+17);
 8001810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001812:	b29b      	uxth	r3, r3
 8001814:	3301      	adds	r3, #1
 8001816:	b29b      	uxth	r3, r3
 8001818:	b21a      	sxth	r2, r3
 800181a:	6a3b      	ldr	r3, [r7, #32]
 800181c:	b29b      	uxth	r3, r3
 800181e:	3311      	adds	r3, #17
 8001820:	b29b      	uxth	r3, r3
 8001822:	b21b      	sxth	r3, r3
 8001824:	4619      	mov	r1, r3
 8001826:	4610      	mov	r0, r2
 8001828:	f000 fcb4 	bl	8002194 <SetCursor>
WriteString(msg,Font_7x10,VGA_YELLOW);
 800182c:	4a06      	ldr	r2, [pc, #24]	; (8001848 <showScore+0x78>)
 800182e:	4638      	mov	r0, r7
 8001830:	23fc      	movs	r3, #252	; 0xfc
 8001832:	ca06      	ldmia	r2, {r1, r2}
 8001834:	f000 fc88 	bl	8002148 <WriteString>
}
 8001838:	bf00      	nop
 800183a:	372c      	adds	r7, #44	; 0x2c
 800183c:	46bd      	mov	sp, r7
 800183e:	bd90      	pop	{r4, r7, pc}
 8001840:	20000a14 	.word	0x20000a14
 8001844:	0800621c 	.word	0x0800621c
 8001848:	20000208 	.word	0x20000208

0800184c <CollapseFullRow>:
Also settles rows over the cleared row down.

*/

void CollapseFullRow()
{
 800184c:	b590      	push	{r4, r7, lr}
 800184e:	b089      	sub	sp, #36	; 0x24
 8001850:	af02      	add	r7, sp, #8
int i,j,k,sum,copyskipover=0,r;
 8001852:	2300      	movs	r3, #0
 8001854:	607b      	str	r3, [r7, #4]
for(i=HEIGHT_1;i>=0;)
 8001856:	231d      	movs	r3, #29
 8001858:	617b      	str	r3, [r7, #20]
 800185a:	e09f      	b.n	800199c <CollapseFullRow+0x150>
    {
    sum=0;//full flag
 800185c:	2300      	movs	r3, #0
 800185e:	60bb      	str	r3, [r7, #8]
    for(j=0;j<13;j++)
 8001860:	2300      	movs	r3, #0
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	e010      	b.n	8001888 <CollapseFullRow+0x3c>
 sum+=board[i][j];
 8001866:	4973      	ldr	r1, [pc, #460]	; (8001a34 <CollapseFullRow+0x1e8>)
 8001868:	697a      	ldr	r2, [r7, #20]
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	009b      	lsls	r3, r3, #2
 8001872:	4413      	add	r3, r2
 8001874:	693a      	ldr	r2, [r7, #16]
 8001876:	4413      	add	r3, r2
 8001878:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800187c:	68ba      	ldr	r2, [r7, #8]
 800187e:	4413      	add	r3, r2
 8001880:	60bb      	str	r3, [r7, #8]
    for(j=0;j<13;j++)
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	3301      	adds	r3, #1
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
 800188a:	2b0c      	cmp	r3, #12
 800188c:	ddeb      	ble.n	8001866 <CollapseFullRow+0x1a>
    if(sum==2*13)//row full
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	2b1a      	cmp	r3, #26
 8001892:	d109      	bne.n	80018a8 <CollapseFullRow+0x5c>
 {
 myscore+=scoreInc;
 8001894:	4b68      	ldr	r3, [pc, #416]	; (8001a38 <CollapseFullRow+0x1ec>)
 8001896:	681a      	ldr	r2, [r3, #0]
 8001898:	4b68      	ldr	r3, [pc, #416]	; (8001a3c <CollapseFullRow+0x1f0>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4413      	add	r3, r2
 800189e:	4a66      	ldr	r2, [pc, #408]	; (8001a38 <CollapseFullRow+0x1ec>)
 80018a0:	6013      	str	r3, [r2, #0]
 copyskipover++;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	3301      	adds	r3, #1
 80018a6:	607b      	str	r3, [r7, #4]
 }
    if(sum==0)
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d07b      	beq.n	80019a6 <CollapseFullRow+0x15a>
 break;
    i--;
 80018ae:	697b      	ldr	r3, [r7, #20]
 80018b0:	3b01      	subs	r3, #1
 80018b2:	617b      	str	r3, [r7, #20]
    if(copyskipover>0)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	dd70      	ble.n	800199c <CollapseFullRow+0x150>
 {
 for(j=0;j<13;j++)
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]
 80018be:	e06a      	b.n	8001996 <CollapseFullRow+0x14a>
     {
     r=i+copyskipover;
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4413      	add	r3, r2
 80018c6:	603b      	str	r3, [r7, #0]
     board[r][j]=board[i][j];
 80018c8:	495a      	ldr	r1, [pc, #360]	; (8001a34 <CollapseFullRow+0x1e8>)
 80018ca:	697a      	ldr	r2, [r7, #20]
 80018cc:	4613      	mov	r3, r2
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	4413      	add	r3, r2
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4413      	add	r3, r2
 80018da:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80018de:	4855      	ldr	r0, [pc, #340]	; (8001a34 <CollapseFullRow+0x1e8>)
 80018e0:	683a      	ldr	r2, [r7, #0]
 80018e2:	4613      	mov	r3, r2
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	4413      	add	r3, r2
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	693a      	ldr	r2, [r7, #16]
 80018ee:	4413      	add	r3, r2
 80018f0:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
     if(board[i][j]==0)
 80018f4:	494f      	ldr	r1, [pc, #316]	; (8001a34 <CollapseFullRow+0x1e8>)
 80018f6:	697a      	ldr	r2, [r7, #20]
 80018f8:	4613      	mov	r3, r2
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	4413      	add	r3, r2
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	4413      	add	r3, r2
 8001902:	693a      	ldr	r2, [r7, #16]
 8001904:	4413      	add	r3, r2
 8001906:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d120      	bne.n	8001950 <CollapseFullRow+0x104>
  {
//  setfillstyle(EMPTY_FILL,BLACK);//empty yo hatch
//  setcolor(BLACK);
  FillRectangle(2+j*SIZE,2+r*SIZE,2+j*SIZE+SIZE-1,2+r*SIZE+SIZE-1,VGA_BLACK);
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	3301      	adds	r3, #1
 8001912:	b29b      	uxth	r3, r3
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	b29b      	uxth	r3, r3
 8001918:	b218      	sxth	r0, r3
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	3301      	adds	r3, #1
 800191e:	b29b      	uxth	r3, r3
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	b29b      	uxth	r3, r3
 8001924:	b219      	sxth	r1, r3
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	3302      	adds	r3, #2
 800192a:	b29b      	uxth	r3, r3
 800192c:	005b      	lsls	r3, r3, #1
 800192e:	b29b      	uxth	r3, r3
 8001930:	3b01      	subs	r3, #1
 8001932:	b29b      	uxth	r3, r3
 8001934:	b21a      	sxth	r2, r3
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	3302      	adds	r3, #2
 800193a:	b29b      	uxth	r3, r3
 800193c:	005b      	lsls	r3, r3, #1
 800193e:	b29b      	uxth	r3, r3
 8001940:	3b01      	subs	r3, #1
 8001942:	b29b      	uxth	r3, r3
 8001944:	b21b      	sxth	r3, r3
 8001946:	2400      	movs	r4, #0
 8001948:	9400      	str	r4, [sp, #0]
 800194a:	f000 fd2a 	bl	80023a2 <FillRectangle>
 800194e:	e01f      	b.n	8001990 <CollapseFullRow+0x144>
     else
  {
//  setfillstyle(XHATCH_FILL,CYAN);
//  setcolor(GREEN);
//  bar(2+j*13,2+r*13,2+j*13+13,2+r*13+13);
  FillRectangle(2+j*SIZE,2+r*SIZE,2+j*SIZE+SIZE-1,2+r*SIZE+SIZE-1,VGA_CYAN);
 8001950:	693b      	ldr	r3, [r7, #16]
 8001952:	3301      	adds	r3, #1
 8001954:	b29b      	uxth	r3, r3
 8001956:	005b      	lsls	r3, r3, #1
 8001958:	b29b      	uxth	r3, r3
 800195a:	b218      	sxth	r0, r3
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	3301      	adds	r3, #1
 8001960:	b29b      	uxth	r3, r3
 8001962:	005b      	lsls	r3, r3, #1
 8001964:	b29b      	uxth	r3, r3
 8001966:	b219      	sxth	r1, r3
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	3302      	adds	r3, #2
 800196c:	b29b      	uxth	r3, r3
 800196e:	005b      	lsls	r3, r3, #1
 8001970:	b29b      	uxth	r3, r3
 8001972:	3b01      	subs	r3, #1
 8001974:	b29b      	uxth	r3, r3
 8001976:	b21a      	sxth	r2, r3
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	3302      	adds	r3, #2
 800197c:	b29b      	uxth	r3, r3
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	b29b      	uxth	r3, r3
 8001982:	3b01      	subs	r3, #1
 8001984:	b29b      	uxth	r3, r3
 8001986:	b21b      	sxth	r3, r3
 8001988:	241f      	movs	r4, #31
 800198a:	9400      	str	r4, [sp, #0]
 800198c:	f000 fd09 	bl	80023a2 <FillRectangle>
 for(j=0;j<13;j++)
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	3301      	adds	r3, #1
 8001994:	613b      	str	r3, [r7, #16]
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	2b0c      	cmp	r3, #12
 800199a:	dd91      	ble.n	80018c0 <CollapseFullRow+0x74>
for(i=HEIGHT_1;i>=0;)
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f6bf af5c 	bge.w	800185c <CollapseFullRow+0x10>
 80019a4:	e000      	b.n	80019a8 <CollapseFullRow+0x15c>
 break;
 80019a6:	bf00      	nop
  }
     }
 }
    }
for(k=0;k<copyskipover;k++)
 80019a8:	2300      	movs	r3, #0
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	e037      	b.n	8001a1e <CollapseFullRow+0x1d2>
    {
    r=i+k;
 80019ae:	697a      	ldr	r2, [r7, #20]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4413      	add	r3, r2
 80019b4:	603b      	str	r3, [r7, #0]
    for(j=0;j<13;j++)
 80019b6:	2300      	movs	r3, #0
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	e02a      	b.n	8001a12 <CollapseFullRow+0x1c6>
 {
 board[r][j]=0;
 80019bc:	491d      	ldr	r1, [pc, #116]	; (8001a34 <CollapseFullRow+0x1e8>)
 80019be:	683a      	ldr	r2, [r7, #0]
 80019c0:	4613      	mov	r3, r2
 80019c2:	005b      	lsls	r3, r3, #1
 80019c4:	4413      	add	r3, r2
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	4413      	add	r3, r2
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	4413      	add	r3, r2
 80019ce:	2200      	movs	r2, #0
 80019d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
// setfillstyle(XHATCH_FILL,BLACK);
// setcolor(BLACK);
 FillRectangle(2+j*SIZE,2+r*SIZE,2+j*SIZE+SIZE,2+r*SIZE+SIZE,VGA_BLACK);
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	3301      	adds	r3, #1
 80019d8:	b29b      	uxth	r3, r3
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	b29b      	uxth	r3, r3
 80019de:	b218      	sxth	r0, r3
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	3301      	adds	r3, #1
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	b219      	sxth	r1, r3
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	3302      	adds	r3, #2
 80019f0:	b29b      	uxth	r3, r3
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	b21a      	sxth	r2, r3
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	3302      	adds	r3, #2
 80019fc:	b29b      	uxth	r3, r3
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	b21b      	sxth	r3, r3
 8001a04:	2400      	movs	r4, #0
 8001a06:	9400      	str	r4, [sp, #0]
 8001a08:	f000 fccb 	bl	80023a2 <FillRectangle>
    for(j=0;j<13;j++)
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	3301      	adds	r3, #1
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	2b0c      	cmp	r3, #12
 8001a16:	ddd1      	ble.n	80019bc <CollapseFullRow+0x170>
for(k=0;k<copyskipover;k++)
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fa      	ldr	r2, [r7, #12]
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	dbc3      	blt.n	80019ae <CollapseFullRow+0x162>
 }
    }
showScore();
 8001a26:	f7ff fed3 	bl	80017d0 <showScore>
}
 8001a2a:	bf00      	nop
 8001a2c:	371c      	adds	r7, #28
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd90      	pop	{r4, r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200003e4 	.word	0x200003e4
 8001a38:	20000a14 	.word	0x20000a14
 8001a3c:	20000204 	.word	0x20000204

08001a40 <tetris>:

//function to display game over and end game
void GameOver();

void tetris()
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08a      	sub	sp, #40	; 0x28
 8001a44:	af02      	add	r7, sp, #8
int scorespeedctrl=0;
 8001a46:	2300      	movs	r3, #0
 8001a48:	61fb      	str	r3, [r7, #28]
//char arrowpre,ch,timehalving=0;
char ch,timehalving=0;
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	76fb      	strb	r3, [r7, #27]
int i,j,k=1,spawn=1,tversion;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	607b      	str	r3, [r7, #4]
 8001a52:	2301      	movs	r3, #1
 8001a54:	60fb      	str	r3, [r7, #12]
motiondelay=startdelay;
 8001a56:	4b8f      	ldr	r3, [pc, #572]	; (8001c94 <tetris+0x254>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a8f      	ldr	r2, [pc, #572]	; (8001c98 <tetris+0x258>)
 8001a5c:	6013      	str	r3, [r2, #0]
//char scorestr[16];
//scorestr=(char*)malloc(sizeof(char)*10);
for(i=0;i<HEIGHT;i++)
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	e017      	b.n	8001a94 <tetris+0x54>
    for(j=0;j<13;j++)
 8001a64:	2300      	movs	r3, #0
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	e00e      	b.n	8001a88 <tetris+0x48>
 board[i][j]=0;
 8001a6a:	498c      	ldr	r1, [pc, #560]	; (8001c9c <tetris+0x25c>)
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	4613      	mov	r3, r2
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4413      	add	r3, r2
 8001a74:	009b      	lsls	r3, r3, #2
 8001a76:	4413      	add	r3, r2
 8001a78:	693a      	ldr	r2, [r7, #16]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for(j=0;j<13;j++)
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	3301      	adds	r3, #1
 8001a86:	613b      	str	r3, [r7, #16]
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	2b0c      	cmp	r3, #12
 8001a8c:	dded      	ble.n	8001a6a <tetris+0x2a>
for(i=0;i<HEIGHT;i++)
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	3301      	adds	r3, #1
 8001a92:	617b      	str	r3, [r7, #20]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2b1d      	cmp	r3, #29
 8001a98:	dde4      	ble.n	8001a64 <tetris+0x24>
When any of arrow key is pressed, two characters
are sent to buffer. The first one may be different
on different compilers and systems.
The second one is of value 72 for up arrow.
*/
ClearScreen(VGA_BLACK);
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f000 f96e 	bl	8001d7c <ClearScreen>
FillRectangle(0,0,13*SIZE+6,HEIGHT*SIZE+6,VGA_BLACK);
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	2342      	movs	r3, #66	; 0x42
 8001aa6:	2220      	movs	r2, #32
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f000 fc79 	bl	80023a2 <FillRectangle>
DrawRectangle(0,0,13*SIZE+6,HEIGHT*SIZE+6,VGA_BLUE);
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	9300      	str	r3, [sp, #0]
 8001ab4:	2342      	movs	r3, #66	; 0x42
 8001ab6:	2220      	movs	r2, #32
 8001ab8:	2100      	movs	r1, #0
 8001aba:	2000      	movs	r0, #0
 8001abc:	f000 fc2a 	bl	8002314 <DrawRectangle>
//srand(time(NULL));
srand(0);
 8001ac0:	2000      	movs	r0, #0
 8001ac2:	f003 f94f 	bl	8004d64 <srand>
showScore();
 8001ac6:	f7ff fe83 	bl	80017d0 <showScore>

while(ch!=10&&ch!=11&&k!=12){
 8001aca:	e12d      	b.n	8001d28 <tetris+0x2e8>
    if(getch(&ch)&&(spawn==0)){
 8001acc:	1cfb      	adds	r3, r7, #3
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7fe fb6e 	bl	80001b0 <getch>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	f000 8095 	beq.w	8001c06 <tetris+0x1c6>
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f040 8091 	bne.w	8001c06 <tetris+0x1c6>
    	if(ch==2)//if up arrow key pressed
 8001ae4:	78fb      	ldrb	r3, [r7, #3]
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d140      	bne.n	8001b6c <tetris+0x12c>
    	{
    		if(fallingblockNum==0||fallingblockNum==1)
 8001aea:	4b6d      	ldr	r3, [pc, #436]	; (8001ca0 <tetris+0x260>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <tetris+0xba>
 8001af2:	4b6b      	ldr	r3, [pc, #428]	; (8001ca0 <tetris+0x260>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d10b      	bne.n	8001b12 <tetris+0xd2>
    			tversion=(fallingBlockVersion+1)%4;
 8001afa:	4b6a      	ldr	r3, [pc, #424]	; (8001ca4 <tetris+0x264>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	3301      	adds	r3, #1
 8001b00:	425a      	negs	r2, r3
 8001b02:	f003 0303 	and.w	r3, r3, #3
 8001b06:	f002 0203 	and.w	r2, r2, #3
 8001b0a:	bf58      	it	pl
 8001b0c:	4253      	negpl	r3, r2
 8001b0e:	60bb      	str	r3, [r7, #8]
 8001b10:	e010      	b.n	8001b34 <tetris+0xf4>
    		else if(fallingblockNum==4||fallingblockNum==3)
 8001b12:	4b63      	ldr	r3, [pc, #396]	; (8001ca0 <tetris+0x260>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2b04      	cmp	r3, #4
 8001b18:	d003      	beq.n	8001b22 <tetris+0xe2>
 8001b1a:	4b61      	ldr	r3, [pc, #388]	; (8001ca0 <tetris+0x260>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2b03      	cmp	r3, #3
 8001b20:	d108      	bne.n	8001b34 <tetris+0xf4>
    			tversion=(fallingBlockVersion+1)%2;
 8001b22:	4b60      	ldr	r3, [pc, #384]	; (8001ca4 <tetris+0x264>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	3301      	adds	r3, #1
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	bfb8      	it	lt
 8001b30:	425b      	neglt	r3, r3
 8001b32:	60bb      	str	r3, [r7, #8]

    		if(fallingblockNum!=2&&isDrawable(fallingBlockRow,fallingBlockCol,tversion))
 8001b34:	4b5a      	ldr	r3, [pc, #360]	; (8001ca0 <tetris+0x260>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d064      	beq.n	8001c06 <tetris+0x1c6>
 8001b3c:	4b5a      	ldr	r3, [pc, #360]	; (8001ca8 <tetris+0x268>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4a5a      	ldr	r2, [pc, #360]	; (8001cac <tetris+0x26c>)
 8001b42:	6811      	ldr	r1, [r2, #0]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	4618      	mov	r0, r3
 8001b48:	f7ff fc88 	bl	800145c <isDrawable>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d059      	beq.n	8001c06 <tetris+0x1c6>
    		{
    			clearOldBlockVersion();
 8001b52:	f7ff fd01 	bl	8001558 <clearOldBlockVersion>
    			fallingBlockVersion=tversion;
 8001b56:	4a53      	ldr	r2, [pc, #332]	; (8001ca4 <tetris+0x264>)
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	6013      	str	r3, [r2, #0]
    			blockarray=getFallingBlockArray();
 8001b5c:	f7ff fbd8 	bl	8001310 <getFallingBlockArray>
 8001b60:	4603      	mov	r3, r0
 8001b62:	4a53      	ldr	r2, [pc, #332]	; (8001cb0 <tetris+0x270>)
 8001b64:	6013      	str	r3, [r2, #0]
    			drawNewBlockVersion();
 8001b66:	f7ff fd51 	bl	800160c <drawNewBlockVersion>
 8001b6a:	e04c      	b.n	8001c06 <tetris+0x1c6>
    		}
    	}else if(ch==4)//if left arrow key is pressed
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	2b04      	cmp	r3, #4
 8001b70:	d116      	bne.n	8001ba0 <tetris+0x160>
    	{
    		if(isDrawable(fallingBlockRow,fallingBlockCol-1,fallingBlockVersion))
 8001b72:	4b4d      	ldr	r3, [pc, #308]	; (8001ca8 <tetris+0x268>)
 8001b74:	6818      	ldr	r0, [r3, #0]
 8001b76:	4b4d      	ldr	r3, [pc, #308]	; (8001cac <tetris+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	4a49      	ldr	r2, [pc, #292]	; (8001ca4 <tetris+0x264>)
 8001b7e:	6812      	ldr	r2, [r2, #0]
 8001b80:	4619      	mov	r1, r3
 8001b82:	f7ff fc6b 	bl	800145c <isDrawable>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d03c      	beq.n	8001c06 <tetris+0x1c6>
    		{
    			clearOldBlockVersion();
 8001b8c:	f7ff fce4 	bl	8001558 <clearOldBlockVersion>
    			fallingBlockCol--;
 8001b90:	4b46      	ldr	r3, [pc, #280]	; (8001cac <tetris+0x26c>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	3b01      	subs	r3, #1
 8001b96:	4a45      	ldr	r2, [pc, #276]	; (8001cac <tetris+0x26c>)
 8001b98:	6013      	str	r3, [r2, #0]
    			drawNewBlockVersion();
 8001b9a:	f7ff fd37 	bl	800160c <drawNewBlockVersion>
 8001b9e:	e032      	b.n	8001c06 <tetris+0x1c6>
    		}
    	}else if(ch==6)//if right arrow key is pressed
 8001ba0:	78fb      	ldrb	r3, [r7, #3]
 8001ba2:	2b06      	cmp	r3, #6
 8001ba4:	d116      	bne.n	8001bd4 <tetris+0x194>
        {
    		if(isDrawable(fallingBlockRow,fallingBlockCol+1,fallingBlockVersion))
 8001ba6:	4b40      	ldr	r3, [pc, #256]	; (8001ca8 <tetris+0x268>)
 8001ba8:	6818      	ldr	r0, [r3, #0]
 8001baa:	4b40      	ldr	r3, [pc, #256]	; (8001cac <tetris+0x26c>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	4a3c      	ldr	r2, [pc, #240]	; (8001ca4 <tetris+0x264>)
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff fc51 	bl	800145c <isDrawable>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d022      	beq.n	8001c06 <tetris+0x1c6>
    		{
    			clearOldBlockVersion();
 8001bc0:	f7ff fcca 	bl	8001558 <clearOldBlockVersion>
    			fallingBlockCol++;
 8001bc4:	4b39      	ldr	r3, [pc, #228]	; (8001cac <tetris+0x26c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	4a38      	ldr	r2, [pc, #224]	; (8001cac <tetris+0x26c>)
 8001bcc:	6013      	str	r3, [r2, #0]
    			drawNewBlockVersion();
 8001bce:	f7ff fd1d 	bl	800160c <drawNewBlockVersion>
 8001bd2:	e018      	b.n	8001c06 <tetris+0x1c6>
    		}
        }else if(ch==8)//if down arrow key is pressed
 8001bd4:	78fb      	ldrb	r3, [r7, #3]
 8001bd6:	2b08      	cmp	r3, #8
 8001bd8:	d115      	bne.n	8001c06 <tetris+0x1c6>
        {
        	if(isDrawable(fallingBlockRow+1,fallingBlockCol,fallingBlockVersion))
 8001bda:	4b33      	ldr	r3, [pc, #204]	; (8001ca8 <tetris+0x268>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	3301      	adds	r3, #1
 8001be0:	4a32      	ldr	r2, [pc, #200]	; (8001cac <tetris+0x26c>)
 8001be2:	6811      	ldr	r1, [r2, #0]
 8001be4:	4a2f      	ldr	r2, [pc, #188]	; (8001ca4 <tetris+0x264>)
 8001be6:	6812      	ldr	r2, [r2, #0]
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fc37 	bl	800145c <isDrawable>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d008      	beq.n	8001c06 <tetris+0x1c6>
        	{
        		clearOldBlockVersion();
 8001bf4:	f7ff fcb0 	bl	8001558 <clearOldBlockVersion>
        		fallingBlockRow++;
 8001bf8:	4b2b      	ldr	r3, [pc, #172]	; (8001ca8 <tetris+0x268>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	4a2a      	ldr	r2, [pc, #168]	; (8001ca8 <tetris+0x268>)
 8001c00:	6013      	str	r3, [r2, #0]
        		drawNewBlockVersion();
 8001c02:	f7ff fd03 	bl	800160c <drawNewBlockVersion>
        	}
        }
    }
    if(isAtBottom()&&spawn==0){
 8001c06:	f7ff fd81 	bl	800170c <isAtBottom>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d02c      	beq.n	8001c6a <tetris+0x22a>
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d129      	bne.n	8001c6a <tetris+0x22a>
    	for(i=0;i<8;i+=2){
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	e01f      	b.n	8001c5c <tetris+0x21c>
    		board[fallingBlockRow+blockarray[i]][fallingBlockCol+blockarray[i+1]]=2;
 8001c1c:	4b24      	ldr	r3, [pc, #144]	; (8001cb0 <tetris+0x270>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <tetris+0x268>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	441a      	add	r2, r3
 8001c2e:	4b20      	ldr	r3, [pc, #128]	; (8001cb0 <tetris+0x270>)
 8001c30:	6819      	ldr	r1, [r3, #0]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	3301      	adds	r3, #1
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	6819      	ldr	r1, [r3, #0]
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <tetris+0x26c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4419      	add	r1, r3
 8001c42:	4816      	ldr	r0, [pc, #88]	; (8001c9c <tetris+0x25c>)
 8001c44:	4613      	mov	r3, r2
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	4413      	add	r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	4413      	add	r3, r2
 8001c4e:	440b      	add	r3, r1
 8001c50:	2202      	movs	r2, #2
 8001c52:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    	for(i=0;i<8;i+=2){
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	3302      	adds	r3, #2
 8001c5a:	617b      	str	r3, [r7, #20]
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	2b07      	cmp	r3, #7
 8001c60:	dddc      	ble.n	8001c1c <tetris+0x1dc>
    	}
    	spawn=1;
 8001c62:	2301      	movs	r3, #1
 8001c64:	60fb      	str	r3, [r7, #12]
    	CollapseFullRow();
 8001c66:	f7ff fdf1 	bl	800184c <CollapseFullRow>
    }
    if(spawn){
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d021      	beq.n	8001cb4 <tetris+0x274>
    	NextBlock();
 8001c70:	f7ff fb00 	bl	8001274 <NextBlock>
    	blockarray=getFallingBlockArray();
 8001c74:	f7ff fb4c 	bl	8001310 <getFallingBlockArray>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4a0d      	ldr	r2, [pc, #52]	; (8001cb0 <tetris+0x270>)
 8001c7c:	6013      	str	r3, [r2, #0]
    	spawn=0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	60fb      	str	r3, [r7, #12]
    	if(isGameOver())
 8001c82:	f7ff fd27 	bl	80016d4 <isGameOver>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d02c      	beq.n	8001ce6 <tetris+0x2a6>
    	{
    		GameOver();
 8001c8c:	f000 f864 	bl	8001d58 <GameOver>
 8001c90:	e054      	b.n	8001d3c <tetris+0x2fc>
 8001c92:	bf00      	nop
 8001c94:	20000200 	.word	0x20000200
 8001c98:	20000a10 	.word	0x20000a10
 8001c9c:	200003e4 	.word	0x200003e4
 8001ca0:	20000a00 	.word	0x20000a00
 8001ca4:	20000a04 	.word	0x20000a04
 8001ca8:	20000a08 	.word	0x20000a08
 8001cac:	20000a0c 	.word	0x20000a0c
 8001cb0:	200009fc 	.word	0x200009fc
    		return;
    	}
    }else{
    	timehalving=(timehalving+1)%3;
 8001cb4:	7efb      	ldrb	r3, [r7, #27]
 8001cb6:	1c5a      	adds	r2, r3, #1
 8001cb8:	4b22      	ldr	r3, [pc, #136]	; (8001d44 <tetris+0x304>)
 8001cba:	fb83 3102 	smull	r3, r1, r3, r2
 8001cbe:	17d3      	asrs	r3, r2, #31
 8001cc0:	1ac9      	subs	r1, r1, r3
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	440b      	add	r3, r1
 8001cc8:	1ad1      	subs	r1, r2, r3
 8001cca:	460b      	mov	r3, r1
 8001ccc:	76fb      	strb	r3, [r7, #27]
    	if(timehalving==2){
 8001cce:	7efb      	ldrb	r3, [r7, #27]
 8001cd0:	2b02      	cmp	r3, #2
 8001cd2:	d108      	bne.n	8001ce6 <tetris+0x2a6>
    		clearOldBlockVersion();
 8001cd4:	f7ff fc40 	bl	8001558 <clearOldBlockVersion>
    		fallingBlockRow++;
 8001cd8:	4b1b      	ldr	r3, [pc, #108]	; (8001d48 <tetris+0x308>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	3301      	adds	r3, #1
 8001cde:	4a1a      	ldr	r2, [pc, #104]	; (8001d48 <tetris+0x308>)
 8001ce0:	6013      	str	r3, [r2, #0]
    		drawNewBlockVersion();
 8001ce2:	f7ff fc93 	bl	800160c <drawNewBlockVersion>
    	}
    }
    scorespeedctrl=(scorespeedctrl+1)%280;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	4a18      	ldr	r2, [pc, #96]	; (8001d4c <tetris+0x30c>)
 8001cec:	fb82 1203 	smull	r1, r2, r2, r3
 8001cf0:	441a      	add	r2, r3
 8001cf2:	1211      	asrs	r1, r2, #8
 8001cf4:	17da      	asrs	r2, r3, #31
 8001cf6:	1a8a      	subs	r2, r1, r2
 8001cf8:	f44f 718c 	mov.w	r1, #280	; 0x118
 8001cfc:	fb01 f202 	mul.w	r2, r1, r2
 8001d00:	1a9b      	subs	r3, r3, r2
 8001d02:	61fb      	str	r3, [r7, #28]
    if(scorespeedctrl==0){
 8001d04:	69fb      	ldr	r3, [r7, #28]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d109      	bne.n	8001d1e <tetris+0x2de>
    	motiondelay-=8;
 8001d0a:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <tetris+0x310>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	3b08      	subs	r3, #8
 8001d10:	4a0f      	ldr	r2, [pc, #60]	; (8001d50 <tetris+0x310>)
 8001d12:	6013      	str	r3, [r2, #0]
    	scoreInc++;
 8001d14:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <tetris+0x314>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	3301      	adds	r3, #1
 8001d1a:	4a0e      	ldr	r2, [pc, #56]	; (8001d54 <tetris+0x314>)
 8001d1c:	6013      	str	r3, [r2, #0]
    }
    myDelay(motiondelay);
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <tetris+0x310>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7fe fa38 	bl	8000198 <myDelay>
while(ch!=10&&ch!=11&&k!=12){
 8001d28:	78fb      	ldrb	r3, [r7, #3]
 8001d2a:	2b0a      	cmp	r3, #10
 8001d2c:	d006      	beq.n	8001d3c <tetris+0x2fc>
 8001d2e:	78fb      	ldrb	r3, [r7, #3]
 8001d30:	2b0b      	cmp	r3, #11
 8001d32:	d003      	beq.n	8001d3c <tetris+0x2fc>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2b0c      	cmp	r3, #12
 8001d38:	f47f aec8 	bne.w	8001acc <tetris+0x8c>
    }
}
 8001d3c:	3720      	adds	r7, #32
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	55555556 	.word	0x55555556
 8001d48:	20000a08 	.word	0x20000a08
 8001d4c:	ea0ea0eb 	.word	0xea0ea0eb
 8001d50:	20000a10 	.word	0x20000a10
 8001d54:	20000204 	.word	0x20000204

08001d58 <GameOver>:

void GameOver()
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	SetCursor(5,17);
 8001d5c:	2111      	movs	r1, #17
 8001d5e:	2005      	movs	r0, #5
 8001d60:	f000 fa18 	bl	8002194 <SetCursor>
	WriteString("GAME OVER",Font_7x10,VGA_YELLOW);
 8001d64:	4a03      	ldr	r2, [pc, #12]	; (8001d74 <GameOver+0x1c>)
 8001d66:	23fc      	movs	r3, #252	; 0xfc
 8001d68:	ca06      	ldmia	r2, {r1, r2}
 8001d6a:	4803      	ldr	r0, [pc, #12]	; (8001d78 <GameOver+0x20>)
 8001d6c:	f000 f9ec 	bl	8002148 <WriteString>
//setcolor(YELLOW);
//settextjustify(CENTER_TEXT, CENTER_TEXT);
//settextstyle(style, HORIZ_DIR, size);
//outtextxy(getmaxx()/2-10,getmaxy()/2,"Game Over.\n");

}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	20000208 	.word	0x20000208
 8001d78:	08006220 	.word	0x08006220

08001d7c <ClearScreen>:

uint8_t VGA_obuffer[VGA_FULL];
uint8_t VGA_buffer[VGA_VBUFFER][VGA_LBUFFER];
VGA_t VGA;

void ClearScreen(VGA_COLOR color){
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	4603      	mov	r3, r0
 8001d84:	71fb      	strb	r3, [r7, #7]
	int i,j;
	for(j=0;j<VGA_VBUFFER;j++)
 8001d86:	2300      	movs	r3, #0
 8001d88:	60bb      	str	r3, [r7, #8]
 8001d8a:	e015      	b.n	8001db8 <ClearScreen+0x3c>
		for(i=0;i<VGA_LBUFFER;i++){
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	60fb      	str	r3, [r7, #12]
 8001d90:	e00c      	b.n	8001dac <ClearScreen+0x30>
			VGA_buffer[j][i]= color;
 8001d92:	4a0e      	ldr	r2, [pc, #56]	; (8001dcc <ClearScreen+0x50>)
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2164      	movs	r1, #100	; 0x64
 8001d98:	fb01 f303 	mul.w	r3, r1, r3
 8001d9c:	441a      	add	r2, r3
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	4413      	add	r3, r2
 8001da2:	79fa      	ldrb	r2, [r7, #7]
 8001da4:	701a      	strb	r2, [r3, #0]
		for(i=0;i<VGA_LBUFFER;i++){
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	3301      	adds	r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2b63      	cmp	r3, #99	; 0x63
 8001db0:	ddef      	ble.n	8001d92 <ClearScreen+0x16>
	for(j=0;j<VGA_VBUFFER;j++)
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	3301      	adds	r3, #1
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]
 8001dba:	2b4a      	cmp	r3, #74	; 0x4a
 8001dbc:	dde6      	ble.n	8001d8c <ClearScreen+0x10>
	}
}
 8001dbe:	bf00      	nop
 8001dc0:	bf00      	nop
 8001dc2:	3714      	adds	r7, #20
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bc80      	pop	{r7}
 8001dc8:	4770      	bx	lr
 8001dca:	bf00      	nop
 8001dcc:	20001218 	.word	0x20001218

08001dd0 <DrawPixel>:

void DrawPixel(int16_t x, int16_t y, VGA_COLOR color) {
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	80fb      	strh	r3, [r7, #6]
 8001dda:	460b      	mov	r3, r1
 8001ddc:	80bb      	strh	r3, [r7, #4]
 8001dde:	4613      	mov	r3, r2
 8001de0:	70fb      	strb	r3, [r7, #3]
	if ((x <0) || (y <0)||
 8001de2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	db18      	blt.n	8001e1c <DrawPixel+0x4c>
 8001dea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	db14      	blt.n	8001e1c <DrawPixel+0x4c>
 8001df2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001df6:	2b63      	cmp	r3, #99	; 0x63
 8001df8:	dc10      	bgt.n	8001e1c <DrawPixel+0x4c>
	    (x >= VGA_WIDTH) || (y >= VGA_HEIGHT)) {
 8001dfa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001dfe:	2b48      	cmp	r3, #72	; 0x48
 8001e00:	dc0c      	bgt.n	8001e1c <DrawPixel+0x4c>
		/* Error */
		return;
	}
	/* Set color */
	VGA_buffer[y][x]=color;
 8001e02:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e0a:	4907      	ldr	r1, [pc, #28]	; (8001e28 <DrawPixel+0x58>)
 8001e0c:	2064      	movs	r0, #100	; 0x64
 8001e0e:	fb00 f202 	mul.w	r2, r0, r2
 8001e12:	440a      	add	r2, r1
 8001e14:	4413      	add	r3, r2
 8001e16:	78fa      	ldrb	r2, [r7, #3]
 8001e18:	701a      	strb	r2, [r3, #0]
 8001e1a:	e000      	b.n	8001e1e <DrawPixel+0x4e>
		return;
 8001e1c:	bf00      	nop
}
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	20001218 	.word	0x20001218

08001e2c <DrawLine>:

void DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, VGA_COLOR c) {
 8001e2c:	b590      	push	{r4, r7, lr}
 8001e2e:	b087      	sub	sp, #28
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	4604      	mov	r4, r0
 8001e34:	4608      	mov	r0, r1
 8001e36:	4611      	mov	r1, r2
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4623      	mov	r3, r4
 8001e3c:	80fb      	strh	r3, [r7, #6]
 8001e3e:	4603      	mov	r3, r0
 8001e40:	80bb      	strh	r3, [r7, #4]
 8001e42:	460b      	mov	r3, r1
 8001e44:	807b      	strh	r3, [r7, #2]
 8001e46:	4613      	mov	r3, r2
 8001e48:	803b      	strh	r3, [r7, #0]
	}
	if (y1 >= VGA_HEIGHT) {
		y1 = VGA_HEIGHT - 1;
	}
*/
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8001e4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e4e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	da05      	bge.n	8001e62 <DrawLine+0x36>
 8001e56:	887a      	ldrh	r2, [r7, #2]
 8001e58:	88fb      	ldrh	r3, [r7, #6]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	b29b      	uxth	r3, r3
 8001e5e:	b21b      	sxth	r3, r3
 8001e60:	e004      	b.n	8001e6c <DrawLine+0x40>
 8001e62:	88fa      	ldrh	r2, [r7, #6]
 8001e64:	887b      	ldrh	r3, [r7, #2]
 8001e66:	1ad3      	subs	r3, r2, r3
 8001e68:	b29b      	uxth	r3, r3
 8001e6a:	b21b      	sxth	r3, r3
 8001e6c:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8001e6e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001e72:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	da05      	bge.n	8001e86 <DrawLine+0x5a>
 8001e7a:	883a      	ldrh	r2, [r7, #0]
 8001e7c:	88bb      	ldrh	r3, [r7, #4]
 8001e7e:	1ad3      	subs	r3, r2, r3
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	e004      	b.n	8001e90 <DrawLine+0x64>
 8001e86:	88ba      	ldrh	r2, [r7, #4]
 8001e88:	883b      	ldrh	r3, [r7, #0]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8001e92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001e96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001e9a:	429a      	cmp	r2, r3
 8001e9c:	da01      	bge.n	8001ea2 <DrawLine+0x76>
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e001      	b.n	8001ea6 <DrawLine+0x7a>
 8001ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea6:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8001ea8:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001eac:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	da01      	bge.n	8001eb8 <DrawLine+0x8c>
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	e001      	b.n	8001ebc <DrawLine+0x90>
 8001eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebc:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8001ebe:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001ec2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	dd06      	ble.n	8001ed8 <DrawLine+0xac>
 8001eca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ece:	0fda      	lsrs	r2, r3, #31
 8001ed0:	4413      	add	r3, r2
 8001ed2:	105b      	asrs	r3, r3, #1
 8001ed4:	b21b      	sxth	r3, r3
 8001ed6:	e006      	b.n	8001ee6 <DrawLine+0xba>
 8001ed8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001edc:	0fda      	lsrs	r2, r3, #31
 8001ede:	4413      	add	r3, r2
 8001ee0:	105b      	asrs	r3, r3, #1
 8001ee2:	425b      	negs	r3, r3
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8001ee8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d130      	bne.n	8001f52 <DrawLine+0x126>
		if (y1 < y0) {
 8001ef0:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001ef4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	da05      	bge.n	8001f08 <DrawLine+0xdc>
			tmp = y1;
 8001efc:	883b      	ldrh	r3, [r7, #0]
 8001efe:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001f00:	88bb      	ldrh	r3, [r7, #4]
 8001f02:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001f04:	893b      	ldrh	r3, [r7, #8]
 8001f06:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001f08:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001f0c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f10:	429a      	cmp	r2, r3
 8001f12:	da05      	bge.n	8001f20 <DrawLine+0xf4>
			tmp = x1;
 8001f14:	887b      	ldrh	r3, [r7, #2]
 8001f16:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001f18:	88fb      	ldrh	r3, [r7, #6]
 8001f1a:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001f1c:	893b      	ldrh	r3, [r7, #8]
 8001f1e:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 8001f20:	88bb      	ldrh	r3, [r7, #4]
 8001f22:	82bb      	strh	r3, [r7, #20]
 8001f24:	e00e      	b.n	8001f44 <DrawLine+0x118>
			DrawPixel(x0, i, c);
 8001f26:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001f2a:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff ff4c 	bl	8001dd0 <DrawPixel>
		for (i = y0; i <= y1; i++) {
 8001f38:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	3301      	adds	r3, #1
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	82bb      	strh	r3, [r7, #20]
 8001f44:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001f48:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001f4c:	429a      	cmp	r2, r3
 8001f4e:	ddea      	ble.n	8001f26 <DrawLine+0xfa>
		}

		/* Return from function */
		return;
 8001f50:	e06e      	b.n	8002030 <DrawLine+0x204>
	}

	if (dy == 0) {
 8001f52:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d130      	bne.n	8001fbc <DrawLine+0x190>
		if (y1 < y0) {
 8001f5a:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001f5e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	da05      	bge.n	8001f72 <DrawLine+0x146>
			tmp = y1;
 8001f66:	883b      	ldrh	r3, [r7, #0]
 8001f68:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001f6a:	88bb      	ldrh	r3, [r7, #4]
 8001f6c:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001f6e:	893b      	ldrh	r3, [r7, #8]
 8001f70:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8001f72:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001f76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	da05      	bge.n	8001f8a <DrawLine+0x15e>
			tmp = x1;
 8001f7e:	887b      	ldrh	r3, [r7, #2]
 8001f80:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001f82:	88fb      	ldrh	r3, [r7, #6]
 8001f84:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001f86:	893b      	ldrh	r3, [r7, #8]
 8001f88:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8001f8a:	88fb      	ldrh	r3, [r7, #6]
 8001f8c:	82bb      	strh	r3, [r7, #20]
 8001f8e:	e00e      	b.n	8001fae <DrawLine+0x182>
			DrawPixel(i, y0, c);
 8001f90:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001f94:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001f98:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff17 	bl	8001dd0 <DrawPixel>
		for (i = x0; i <= x1; i++) {
 8001fa2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	3301      	adds	r3, #1
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	82bb      	strh	r3, [r7, #20]
 8001fae:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001fb2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	ddea      	ble.n	8001f90 <DrawLine+0x164>
		}

		/* Return from function */
		return;
 8001fba:	e039      	b.n	8002030 <DrawLine+0x204>
	}

	while (1) {
		DrawPixel(x0, y0, c);
 8001fbc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001fc0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001fc4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff ff01 	bl	8001dd0 <DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8001fce:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001fd2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001fd6:	429a      	cmp	r2, r3
 8001fd8:	d105      	bne.n	8001fe6 <DrawLine+0x1ba>
 8001fda:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001fde:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d023      	beq.n	800202e <DrawLine+0x202>
			break;
		}
		e2 = err;
 8001fe6:	8afb      	ldrh	r3, [r7, #22]
 8001fe8:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001fea:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001fee:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ff2:	425b      	negs	r3, r3
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	dd09      	ble.n	800200c <DrawLine+0x1e0>
			err -= dy;
 8001ff8:	8afa      	ldrh	r2, [r7, #22]
 8001ffa:	8a3b      	ldrh	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8002002:	88fa      	ldrh	r2, [r7, #6]
 8002004:	89fb      	ldrh	r3, [r7, #14]
 8002006:	4413      	add	r3, r2
 8002008:	b29b      	uxth	r3, r3
 800200a:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 800200c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002010:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002014:	429a      	cmp	r2, r3
 8002016:	dad1      	bge.n	8001fbc <DrawLine+0x190>
			err += dx;
 8002018:	8afa      	ldrh	r2, [r7, #22]
 800201a:	8a7b      	ldrh	r3, [r7, #18]
 800201c:	4413      	add	r3, r2
 800201e:	b29b      	uxth	r3, r3
 8002020:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8002022:	88ba      	ldrh	r2, [r7, #4]
 8002024:	89bb      	ldrh	r3, [r7, #12]
 8002026:	4413      	add	r3, r2
 8002028:	b29b      	uxth	r3, r3
 800202a:	80bb      	strh	r3, [r7, #4]
		DrawPixel(x0, y0, c);
 800202c:	e7c6      	b.n	8001fbc <DrawLine+0x190>
			break;
 800202e:	bf00      	nop
		}
	}
}
 8002030:	371c      	adds	r7, #28
 8002032:	46bd      	mov	sp, r7
 8002034:	bd90      	pop	{r4, r7, pc}
	...

08002038 <WriteChar>:

char WriteChar(char ch, FontDef Font, VGA_COLOR color) {
 8002038:	b590      	push	{r4, r7, lr}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	4604      	mov	r4, r0
 8002040:	1d38      	adds	r0, r7, #4
 8002042:	e880 0006 	stmia.w	r0, {r1, r2}
 8002046:	461a      	mov	r2, r3
 8002048:	4623      	mov	r3, r4
 800204a:	73fb      	strb	r3, [r7, #15]
 800204c:	4613      	mov	r3, r2
 800204e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	2b1f      	cmp	r3, #31
 8002054:	d902      	bls.n	800205c <WriteChar+0x24>
 8002056:	7bfb      	ldrb	r3, [r7, #15]
 8002058:	2b7e      	cmp	r3, #126	; 0x7e
 800205a:	d901      	bls.n	8002060 <WriteChar+0x28>
        return 0;
 800205c:	2300      	movs	r3, #0
 800205e:	e06d      	b.n	800213c <WriteChar+0x104>

    // Check remaining space on current line
    if (VGA_WIDTH < (VGA.CurrentX + Font.FontWidth) ||
 8002060:	4b38      	ldr	r3, [pc, #224]	; (8002144 <WriteChar+0x10c>)
 8002062:	881b      	ldrh	r3, [r3, #0]
 8002064:	461a      	mov	r2, r3
 8002066:	793b      	ldrb	r3, [r7, #4]
 8002068:	4413      	add	r3, r2
 800206a:	2b64      	cmp	r3, #100	; 0x64
 800206c:	dc06      	bgt.n	800207c <WriteChar+0x44>
        VGA_HEIGHT < (VGA.CurrentY + Font.FontHeight))
 800206e:	4b35      	ldr	r3, [pc, #212]	; (8002144 <WriteChar+0x10c>)
 8002070:	885b      	ldrh	r3, [r3, #2]
 8002072:	461a      	mov	r2, r3
 8002074:	797b      	ldrb	r3, [r7, #5]
 8002076:	4413      	add	r3, r2
    if (VGA_WIDTH < (VGA.CurrentX + Font.FontWidth) ||
 8002078:	2b49      	cmp	r3, #73	; 0x49
 800207a:	dd01      	ble.n	8002080 <WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800207c:	2300      	movs	r3, #0
 800207e:	e05d      	b.n	800213c <WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002080:	2300      	movs	r3, #0
 8002082:	61fb      	str	r3, [r7, #28]
 8002084:	e04c      	b.n	8002120 <WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002086:	68ba      	ldr	r2, [r7, #8]
 8002088:	7bfb      	ldrb	r3, [r7, #15]
 800208a:	3b20      	subs	r3, #32
 800208c:	7979      	ldrb	r1, [r7, #5]
 800208e:	fb01 f303 	mul.w	r3, r1, r3
 8002092:	4619      	mov	r1, r3
 8002094:	69fb      	ldr	r3, [r7, #28]
 8002096:	440b      	add	r3, r1
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	4413      	add	r3, r2
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80020a0:	2300      	movs	r3, #0
 80020a2:	61bb      	str	r3, [r7, #24]
 80020a4:	e034      	b.n	8002110 <WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80020a6:	697a      	ldr	r2, [r7, #20]
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d012      	beq.n	80020dc <WriteChar+0xa4>
                DrawPixel(VGA.CurrentX + j, (VGA.CurrentY + i), (VGA_COLOR) color);
 80020b6:	4b23      	ldr	r3, [pc, #140]	; (8002144 <WriteChar+0x10c>)
 80020b8:	881a      	ldrh	r2, [r3, #0]
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	b29b      	uxth	r3, r3
 80020be:	4413      	add	r3, r2
 80020c0:	b29b      	uxth	r3, r3
 80020c2:	b218      	sxth	r0, r3
 80020c4:	4b1f      	ldr	r3, [pc, #124]	; (8002144 <WriteChar+0x10c>)
 80020c6:	885a      	ldrh	r2, [r3, #2]
 80020c8:	69fb      	ldr	r3, [r7, #28]
 80020ca:	b29b      	uxth	r3, r3
 80020cc:	4413      	add	r3, r2
 80020ce:	b29b      	uxth	r3, r3
 80020d0:	b21b      	sxth	r3, r3
 80020d2:	7bba      	ldrb	r2, [r7, #14]
 80020d4:	4619      	mov	r1, r3
 80020d6:	f7ff fe7b 	bl	8001dd0 <DrawPixel>
 80020da:	e016      	b.n	800210a <WriteChar+0xd2>
            } else {
                DrawPixel(VGA.CurrentX + j, (VGA.CurrentY + i), (VGA_COLOR)!color);
 80020dc:	4b19      	ldr	r3, [pc, #100]	; (8002144 <WriteChar+0x10c>)
 80020de:	881a      	ldrh	r2, [r3, #0]
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	4413      	add	r3, r2
 80020e6:	b29b      	uxth	r3, r3
 80020e8:	b218      	sxth	r0, r3
 80020ea:	4b16      	ldr	r3, [pc, #88]	; (8002144 <WriteChar+0x10c>)
 80020ec:	885a      	ldrh	r2, [r3, #2]
 80020ee:	69fb      	ldr	r3, [r7, #28]
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	4413      	add	r3, r2
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	b219      	sxth	r1, r3
 80020f8:	7bbb      	ldrb	r3, [r7, #14]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	bf0c      	ite	eq
 80020fe:	2301      	moveq	r3, #1
 8002100:	2300      	movne	r3, #0
 8002102:	b2db      	uxtb	r3, r3
 8002104:	461a      	mov	r2, r3
 8002106:	f7ff fe63 	bl	8001dd0 <DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800210a:	69bb      	ldr	r3, [r7, #24]
 800210c:	3301      	adds	r3, #1
 800210e:	61bb      	str	r3, [r7, #24]
 8002110:	793b      	ldrb	r3, [r7, #4]
 8002112:	461a      	mov	r2, r3
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	4293      	cmp	r3, r2
 8002118:	d3c5      	bcc.n	80020a6 <WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	3301      	adds	r3, #1
 800211e:	61fb      	str	r3, [r7, #28]
 8002120:	797b      	ldrb	r3, [r7, #5]
 8002122:	461a      	mov	r2, r3
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	4293      	cmp	r3, r2
 8002128:	d3ad      	bcc.n	8002086 <WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    VGA.CurrentX += Font.FontWidth;
 800212a:	4b06      	ldr	r3, [pc, #24]	; (8002144 <WriteChar+0x10c>)
 800212c:	881a      	ldrh	r2, [r3, #0]
 800212e:	793b      	ldrb	r3, [r7, #4]
 8002130:	b29b      	uxth	r3, r3
 8002132:	4413      	add	r3, r2
 8002134:	b29a      	uxth	r2, r3
 8002136:	4b03      	ldr	r3, [pc, #12]	; (8002144 <WriteChar+0x10c>)
 8002138:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3724      	adds	r7, #36	; 0x24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd90      	pop	{r4, r7, pc}
 8002144:	20002f64 	.word	0x20002f64

08002148 <WriteString>:

char WriteString(char* str, FontDef Font, VGA_COLOR color) {
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	1d38      	adds	r0, r7, #4
 8002152:	e880 0006 	stmia.w	r0, {r1, r2}
 8002156:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8002158:	e012      	b.n	8002180 <WriteString+0x38>
        if (WriteChar(*str, Font, color) != *str) {
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	7818      	ldrb	r0, [r3, #0]
 800215e:	78fb      	ldrb	r3, [r7, #3]
 8002160:	1d3a      	adds	r2, r7, #4
 8002162:	ca06      	ldmia	r2, {r1, r2}
 8002164:	f7ff ff68 	bl	8002038 <WriteChar>
 8002168:	4603      	mov	r3, r0
 800216a:	461a      	mov	r2, r3
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	429a      	cmp	r2, r3
 8002172:	d002      	beq.n	800217a <WriteString+0x32>
            // Char could not be written
            return *str;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	e008      	b.n	800218c <WriteString+0x44>
        }

        // Next char
        str++;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	3301      	adds	r3, #1
 800217e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d1e8      	bne.n	800215a <WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	781b      	ldrb	r3, [r3, #0]
}
 800218c:	4618      	mov	r0, r3
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <SetCursor>:

// Position the cursor
void SetCursor(int16_t x, int16_t y) {
 8002194:	b480      	push	{r7}
 8002196:	b083      	sub	sp, #12
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	460a      	mov	r2, r1
 800219e:	80fb      	strh	r3, [r7, #6]
 80021a0:	4613      	mov	r3, r2
 80021a2:	80bb      	strh	r3, [r7, #4]
	if((x<0)||(x>=VGA_WIDTH))
 80021a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	db03      	blt.n	80021b4 <SetCursor+0x20>
 80021ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80021b0:	2b63      	cmp	r3, #99	; 0x63
 80021b2:	dd03      	ble.n	80021bc <SetCursor+0x28>
	    VGA.CurrentX = 0;
 80021b4:	4b0d      	ldr	r3, [pc, #52]	; (80021ec <SetCursor+0x58>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	801a      	strh	r2, [r3, #0]
 80021ba:	e002      	b.n	80021c2 <SetCursor+0x2e>
	else
		VGA.CurrentX = x;
 80021bc:	88fa      	ldrh	r2, [r7, #6]
 80021be:	4b0b      	ldr	r3, [pc, #44]	; (80021ec <SetCursor+0x58>)
 80021c0:	801a      	strh	r2, [r3, #0]
	if((y<0)||(y>=VGA_HEIGHT))
 80021c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	db03      	blt.n	80021d2 <SetCursor+0x3e>
 80021ca:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80021ce:	2b48      	cmp	r3, #72	; 0x48
 80021d0:	dd03      	ble.n	80021da <SetCursor+0x46>
	    VGA.CurrentY = 0;
 80021d2:	4b06      	ldr	r3, [pc, #24]	; (80021ec <SetCursor+0x58>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	805a      	strh	r2, [r3, #2]
 80021d8:	e003      	b.n	80021e2 <SetCursor+0x4e>
	else
        VGA.CurrentY = y;
 80021da:	88ba      	ldrh	r2, [r7, #4]
 80021dc:	4b03      	ldr	r3, [pc, #12]	; (80021ec <SetCursor+0x58>)
 80021de:	805a      	strh	r2, [r3, #2]
}
 80021e0:	bf00      	nop
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr
 80021ec:	20002f64 	.word	0x20002f64

080021f0 <DrawCircle>:
    }

    return;
}

void DrawCircle(int16_t par_x,int16_t par_y,int16_t par_r,VGA_COLOR par_color) {
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	4604      	mov	r4, r0
 80021f8:	4608      	mov	r0, r1
 80021fa:	4611      	mov	r1, r2
 80021fc:	461a      	mov	r2, r3
 80021fe:	4623      	mov	r3, r4
 8002200:	80fb      	strh	r3, [r7, #6]
 8002202:	4603      	mov	r3, r0
 8002204:	80bb      	strh	r3, [r7, #4]
 8002206:	460b      	mov	r3, r1
 8002208:	807b      	strh	r3, [r7, #2]
 800220a:	4613      	mov	r3, r2
 800220c:	707b      	strb	r3, [r7, #1]
  int32_t x = -par_r;
 800220e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002212:	425b      	negs	r3, r3
 8002214:	617b      	str	r3, [r7, #20]
  int32_t y = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
  int32_t err = 2 - 2 * par_r;
 800221a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800221e:	f1c3 0301 	rsb	r3, r3, #1
 8002222:	005b      	lsls	r3, r3, #1
 8002224:	60fb      	str	r3, [r7, #12]
  int32_t e2;

  if (par_x >= VGA_WIDTH || par_y >= VGA_HEIGHT) {
 8002226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800222a:	2b63      	cmp	r3, #99	; 0x63
 800222c:	dc6e      	bgt.n	800230c <DrawCircle+0x11c>
 800222e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002232:	2b48      	cmp	r3, #72	; 0x48
 8002234:	dc6a      	bgt.n	800230c <DrawCircle+0x11c>
    return;
  }

    do {
      DrawPixel(par_x - x, par_y + y, par_color);
 8002236:	88fa      	ldrh	r2, [r7, #6]
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	b29b      	uxth	r3, r3
 800223c:	1ad3      	subs	r3, r2, r3
 800223e:	b29b      	uxth	r3, r3
 8002240:	b218      	sxth	r0, r3
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	b29a      	uxth	r2, r3
 8002246:	88bb      	ldrh	r3, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	b29b      	uxth	r3, r3
 800224c:	b21b      	sxth	r3, r3
 800224e:	787a      	ldrb	r2, [r7, #1]
 8002250:	4619      	mov	r1, r3
 8002252:	f7ff fdbd 	bl	8001dd0 <DrawPixel>
      DrawPixel(par_x + x, par_y + y, par_color);
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	b29a      	uxth	r2, r3
 800225a:	88fb      	ldrh	r3, [r7, #6]
 800225c:	4413      	add	r3, r2
 800225e:	b29b      	uxth	r3, r3
 8002260:	b218      	sxth	r0, r3
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	b29a      	uxth	r2, r3
 8002266:	88bb      	ldrh	r3, [r7, #4]
 8002268:	4413      	add	r3, r2
 800226a:	b29b      	uxth	r3, r3
 800226c:	b21b      	sxth	r3, r3
 800226e:	787a      	ldrb	r2, [r7, #1]
 8002270:	4619      	mov	r1, r3
 8002272:	f7ff fdad 	bl	8001dd0 <DrawPixel>
      DrawPixel(par_x + x, par_y - y, par_color);
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	b29a      	uxth	r2, r3
 800227a:	88fb      	ldrh	r3, [r7, #6]
 800227c:	4413      	add	r3, r2
 800227e:	b29b      	uxth	r3, r3
 8002280:	b218      	sxth	r0, r3
 8002282:	88ba      	ldrh	r2, [r7, #4]
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	b29b      	uxth	r3, r3
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	b29b      	uxth	r3, r3
 800228c:	b21b      	sxth	r3, r3
 800228e:	787a      	ldrb	r2, [r7, #1]
 8002290:	4619      	mov	r1, r3
 8002292:	f7ff fd9d 	bl	8001dd0 <DrawPixel>
      DrawPixel(par_x - x, par_y - y, par_color);
 8002296:	88fa      	ldrh	r2, [r7, #6]
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	b29b      	uxth	r3, r3
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	b29b      	uxth	r3, r3
 80022a0:	b218      	sxth	r0, r3
 80022a2:	88ba      	ldrh	r2, [r7, #4]
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	b21b      	sxth	r3, r3
 80022ae:	787a      	ldrb	r2, [r7, #1]
 80022b0:	4619      	mov	r1, r3
 80022b2:	f7ff fd8d 	bl	8001dd0 <DrawPixel>
        e2 = err;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	60bb      	str	r3, [r7, #8]
        if (e2 <= y) {
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	429a      	cmp	r2, r3
 80022c0:	dc13      	bgt.n	80022ea <DrawCircle+0xfa>
            y++;
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	3301      	adds	r3, #1
 80022c6:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	3301      	adds	r3, #1
 80022ce:	68fa      	ldr	r2, [r7, #12]
 80022d0:	4413      	add	r3, r2
 80022d2:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	425b      	negs	r3, r3
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d105      	bne.n	80022ea <DrawCircle+0xfa>
 80022de:	68ba      	ldr	r2, [r7, #8]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	dc01      	bgt.n	80022ea <DrawCircle+0xfa>
              e2 = 0;
 80022e6:	2300      	movs	r3, #0
 80022e8:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          /*nothing to do*/
        }
        if(e2 > x) {
 80022ea:	68ba      	ldr	r2, [r7, #8]
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	dd08      	ble.n	8002304 <DrawCircle+0x114>
          x++;
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	3301      	adds	r3, #1
 80022f6:	617b      	str	r3, [r7, #20]
          err = err + (x * 2 + 1);
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	3301      	adds	r3, #1
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	4413      	add	r3, r2
 8002302:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          /*nothing to do*/
        }
    } while(x <= 0);
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	2b00      	cmp	r3, #0
 8002308:	dd95      	ble.n	8002236 <DrawCircle+0x46>

    return;
 800230a:	e000      	b.n	800230e <DrawCircle+0x11e>
    return;
 800230c:	bf00      	nop
}
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	bd90      	pop	{r4, r7, pc}

08002314 <DrawRectangle>:

void DrawRectangle(int16_t x1, int16_t y1, int16_t x2, int16_t y2, VGA_COLOR color) {
 8002314:	b590      	push	{r4, r7, lr}
 8002316:	b085      	sub	sp, #20
 8002318:	af02      	add	r7, sp, #8
 800231a:	4604      	mov	r4, r0
 800231c:	4608      	mov	r0, r1
 800231e:	4611      	mov	r1, r2
 8002320:	461a      	mov	r2, r3
 8002322:	4623      	mov	r3, r4
 8002324:	80fb      	strh	r3, [r7, #6]
 8002326:	4603      	mov	r3, r0
 8002328:	80bb      	strh	r3, [r7, #4]
 800232a:	460b      	mov	r3, r1
 800232c:	807b      	strh	r3, [r7, #2]
 800232e:	4613      	mov	r3, r2
 8002330:	803b      	strh	r3, [r7, #0]
  DrawLine(x1,y1,x2,y1,color);
 8002332:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8002336:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800233a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800233e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002342:	7e3b      	ldrb	r3, [r7, #24]
 8002344:	9300      	str	r3, [sp, #0]
 8002346:	4623      	mov	r3, r4
 8002348:	f7ff fd70 	bl	8001e2c <DrawLine>
  DrawLine(x2,y1,x2,y2,color);
 800234c:	f9b7 4000 	ldrsh.w	r4, [r7]
 8002350:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8002354:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002358:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 800235c:	7e3b      	ldrb	r3, [r7, #24]
 800235e:	9300      	str	r3, [sp, #0]
 8002360:	4623      	mov	r3, r4
 8002362:	f7ff fd63 	bl	8001e2c <DrawLine>
  DrawLine(x2,y2,x1,y2,color);
 8002366:	f9b7 4000 	ldrsh.w	r4, [r7]
 800236a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800236e:	f9b7 1000 	ldrsh.w	r1, [r7]
 8002372:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8002376:	7e3b      	ldrb	r3, [r7, #24]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	4623      	mov	r3, r4
 800237c:	f7ff fd56 	bl	8001e2c <DrawLine>
  DrawLine(x1,y2,x1,y1,color);
 8002380:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8002384:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002388:	f9b7 1000 	ldrsh.w	r1, [r7]
 800238c:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002390:	7e3b      	ldrb	r3, [r7, #24]
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	4623      	mov	r3, r4
 8002396:	f7ff fd49 	bl	8001e2c <DrawLine>
  return;
 800239a:	bf00      	nop
}
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd90      	pop	{r4, r7, pc}

080023a2 <FillRectangle>:

void FillRectangle(int16_t x1, int16_t y1, int16_t x2, int16_t y2, VGA_COLOR color) {
 80023a2:	b590      	push	{r4, r7, lr}
 80023a4:	b087      	sub	sp, #28
 80023a6:	af02      	add	r7, sp, #8
 80023a8:	4604      	mov	r4, r0
 80023aa:	4608      	mov	r0, r1
 80023ac:	4611      	mov	r1, r2
 80023ae:	461a      	mov	r2, r3
 80023b0:	4623      	mov	r3, r4
 80023b2:	80fb      	strh	r3, [r7, #6]
 80023b4:	4603      	mov	r3, r0
 80023b6:	80bb      	strh	r3, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	807b      	strh	r3, [r7, #2]
 80023bc:	4613      	mov	r3, r2
 80023be:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x1 >= VGA_WIDTH) || (y1 >= VGA_HEIGHT)) return;
 80023c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023c4:	2b63      	cmp	r3, #99	; 0x63
 80023c6:	dc2a      	bgt.n	800241e <FillRectangle+0x7c>
 80023c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80023cc:	2b48      	cmp	r3, #72	; 0x48
 80023ce:	dc26      	bgt.n	800241e <FillRectangle+0x7c>
    if(x2 >= VGA_WIDTH) x2 = VGA_WIDTH-1;
 80023d0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80023d4:	2b63      	cmp	r3, #99	; 0x63
 80023d6:	dd01      	ble.n	80023dc <FillRectangle+0x3a>
 80023d8:	2363      	movs	r3, #99	; 0x63
 80023da:	807b      	strh	r3, [r7, #2]
    if(y2 >= VGA_HEIGHT) y2 = VGA_HEIGHT-1;
 80023dc:	f9b7 3000 	ldrsh.w	r3, [r7]
 80023e0:	2b48      	cmp	r3, #72	; 0x48
 80023e2:	dd01      	ble.n	80023e8 <FillRectangle+0x46>
 80023e4:	2348      	movs	r3, #72	; 0x48
 80023e6:	803b      	strh	r3, [r7, #0]
    for(int yy = y1; yy <= y2; yy++) {
 80023e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	e010      	b.n	8002412 <FillRectangle+0x70>
    	DrawLine(x1,yy,x2,yy,color);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	b219      	sxth	r1, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	b21c      	sxth	r4, r3
 80023f8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80023fc:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8002400:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	4623      	mov	r3, r4
 8002408:	f7ff fd10 	bl	8001e2c <DrawLine>
    for(int yy = y1; yy <= y2; yy++) {
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	3301      	adds	r3, #1
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	f9b7 3000 	ldrsh.w	r3, [r7]
 8002416:	68fa      	ldr	r2, [r7, #12]
 8002418:	429a      	cmp	r2, r3
 800241a:	dde9      	ble.n	80023f0 <FillRectangle+0x4e>
 800241c:	e000      	b.n	8002420 <FillRectangle+0x7e>
    if((x1 >= VGA_WIDTH) || (y1 >= VGA_HEIGHT)) return;
 800241e:	bf00      	nop
    }
}
 8002420:	3714      	adds	r7, #20
 8002422:	46bd      	mov	sp, r7
 8002424:	bd90      	pop	{r4, r7, pc}

08002426 <FillCircle>:

void FillCircle(int16_t x0, int16_t y0, int16_t r, VGA_COLOR c) {
 8002426:	b590      	push	{r4, r7, lr}
 8002428:	b089      	sub	sp, #36	; 0x24
 800242a:	af02      	add	r7, sp, #8
 800242c:	4604      	mov	r4, r0
 800242e:	4608      	mov	r0, r1
 8002430:	4611      	mov	r1, r2
 8002432:	461a      	mov	r2, r3
 8002434:	4623      	mov	r3, r4
 8002436:	80fb      	strh	r3, [r7, #6]
 8002438:	4603      	mov	r3, r0
 800243a:	80bb      	strh	r3, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	807b      	strh	r3, [r7, #2]
 8002440:	4613      	mov	r3, r2
 8002442:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8002444:	887b      	ldrh	r3, [r7, #2]
 8002446:	f1c3 0301 	rsb	r3, r3, #1
 800244a:	b29b      	uxth	r3, r3
 800244c:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 800244e:	2301      	movs	r3, #1
 8002450:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8002452:	887b      	ldrh	r3, [r7, #2]
 8002454:	461a      	mov	r2, r3
 8002456:	03d2      	lsls	r2, r2, #15
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	005b      	lsls	r3, r3, #1
 800245c:	b29b      	uxth	r3, r3
 800245e:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8002460:	2300      	movs	r3, #0
 8002462:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8002464:	887b      	ldrh	r3, [r7, #2]
 8002466:	81fb      	strh	r3, [r7, #14]

    DrawPixel(x0, y0 + r, c);
 8002468:	88ba      	ldrh	r2, [r7, #4]
 800246a:	887b      	ldrh	r3, [r7, #2]
 800246c:	4413      	add	r3, r2
 800246e:	b29b      	uxth	r3, r3
 8002470:	b219      	sxth	r1, r3
 8002472:	787a      	ldrb	r2, [r7, #1]
 8002474:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff fca9 	bl	8001dd0 <DrawPixel>
    DrawPixel(x0, y0 - r, c);
 800247e:	88ba      	ldrh	r2, [r7, #4]
 8002480:	887b      	ldrh	r3, [r7, #2]
 8002482:	1ad3      	subs	r3, r2, r3
 8002484:	b29b      	uxth	r3, r3
 8002486:	b219      	sxth	r1, r3
 8002488:	787a      	ldrb	r2, [r7, #1]
 800248a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fc9e 	bl	8001dd0 <DrawPixel>
    DrawPixel(x0 + r, y0, c);
 8002494:	88fa      	ldrh	r2, [r7, #6]
 8002496:	887b      	ldrh	r3, [r7, #2]
 8002498:	4413      	add	r3, r2
 800249a:	b29b      	uxth	r3, r3
 800249c:	b21b      	sxth	r3, r3
 800249e:	787a      	ldrb	r2, [r7, #1]
 80024a0:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fc93 	bl	8001dd0 <DrawPixel>
    DrawPixel(x0 - r, y0, c);
 80024aa:	88fa      	ldrh	r2, [r7, #6]
 80024ac:	887b      	ldrh	r3, [r7, #2]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	b21b      	sxth	r3, r3
 80024b4:	787a      	ldrb	r2, [r7, #1]
 80024b6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fc88 	bl	8001dd0 <DrawPixel>
    DrawLine(x0 - r, y0, x0 + r, y0, c);
 80024c0:	88fa      	ldrh	r2, [r7, #6]
 80024c2:	887b      	ldrh	r3, [r7, #2]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	b218      	sxth	r0, r3
 80024ca:	88fa      	ldrh	r2, [r7, #6]
 80024cc:	887b      	ldrh	r3, [r7, #2]
 80024ce:	4413      	add	r3, r2
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	b21a      	sxth	r2, r3
 80024d4:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80024d8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80024dc:	787b      	ldrb	r3, [r7, #1]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	4623      	mov	r3, r4
 80024e2:	f7ff fca3 	bl	8001e2c <DrawLine>

    while (x < y) {
 80024e6:	e089      	b.n	80025fc <FillCircle+0x1d6>
        if (f >= 0) {
 80024e8:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	db0e      	blt.n	800250e <FillCircle+0xe8>
            y--;
 80024f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	3b01      	subs	r3, #1
 80024f8:	b29b      	uxth	r3, r3
 80024fa:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 80024fc:	8a7b      	ldrh	r3, [r7, #18]
 80024fe:	3302      	adds	r3, #2
 8002500:	b29b      	uxth	r3, r3
 8002502:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8002504:	8afa      	ldrh	r2, [r7, #22]
 8002506:	8a7b      	ldrh	r3, [r7, #18]
 8002508:	4413      	add	r3, r2
 800250a:	b29b      	uxth	r3, r3
 800250c:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800250e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002512:	b29b      	uxth	r3, r3
 8002514:	3301      	adds	r3, #1
 8002516:	b29b      	uxth	r3, r3
 8002518:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 800251a:	8abb      	ldrh	r3, [r7, #20]
 800251c:	3302      	adds	r3, #2
 800251e:	b29b      	uxth	r3, r3
 8002520:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8002522:	8afa      	ldrh	r2, [r7, #22]
 8002524:	8abb      	ldrh	r3, [r7, #20]
 8002526:	4413      	add	r3, r2
 8002528:	b29b      	uxth	r3, r3
 800252a:	82fb      	strh	r3, [r7, #22]

        DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, c);
 800252c:	88fa      	ldrh	r2, [r7, #6]
 800252e:	8a3b      	ldrh	r3, [r7, #16]
 8002530:	1ad3      	subs	r3, r2, r3
 8002532:	b29b      	uxth	r3, r3
 8002534:	b218      	sxth	r0, r3
 8002536:	88ba      	ldrh	r2, [r7, #4]
 8002538:	89fb      	ldrh	r3, [r7, #14]
 800253a:	4413      	add	r3, r2
 800253c:	b29b      	uxth	r3, r3
 800253e:	b219      	sxth	r1, r3
 8002540:	88fa      	ldrh	r2, [r7, #6]
 8002542:	8a3b      	ldrh	r3, [r7, #16]
 8002544:	4413      	add	r3, r2
 8002546:	b29b      	uxth	r3, r3
 8002548:	b21c      	sxth	r4, r3
 800254a:	88ba      	ldrh	r2, [r7, #4]
 800254c:	89fb      	ldrh	r3, [r7, #14]
 800254e:	4413      	add	r3, r2
 8002550:	b29b      	uxth	r3, r3
 8002552:	b21a      	sxth	r2, r3
 8002554:	787b      	ldrb	r3, [r7, #1]
 8002556:	9300      	str	r3, [sp, #0]
 8002558:	4613      	mov	r3, r2
 800255a:	4622      	mov	r2, r4
 800255c:	f7ff fc66 	bl	8001e2c <DrawLine>
        DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, c);
 8002560:	88fa      	ldrh	r2, [r7, #6]
 8002562:	8a3b      	ldrh	r3, [r7, #16]
 8002564:	4413      	add	r3, r2
 8002566:	b29b      	uxth	r3, r3
 8002568:	b218      	sxth	r0, r3
 800256a:	88ba      	ldrh	r2, [r7, #4]
 800256c:	89fb      	ldrh	r3, [r7, #14]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	b29b      	uxth	r3, r3
 8002572:	b219      	sxth	r1, r3
 8002574:	88fa      	ldrh	r2, [r7, #6]
 8002576:	8a3b      	ldrh	r3, [r7, #16]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	b29b      	uxth	r3, r3
 800257c:	b21c      	sxth	r4, r3
 800257e:	88ba      	ldrh	r2, [r7, #4]
 8002580:	89fb      	ldrh	r3, [r7, #14]
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	b29b      	uxth	r3, r3
 8002586:	b21a      	sxth	r2, r3
 8002588:	787b      	ldrb	r3, [r7, #1]
 800258a:	9300      	str	r3, [sp, #0]
 800258c:	4613      	mov	r3, r2
 800258e:	4622      	mov	r2, r4
 8002590:	f7ff fc4c 	bl	8001e2c <DrawLine>

        DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, c);
 8002594:	88fa      	ldrh	r2, [r7, #6]
 8002596:	89fb      	ldrh	r3, [r7, #14]
 8002598:	4413      	add	r3, r2
 800259a:	b29b      	uxth	r3, r3
 800259c:	b218      	sxth	r0, r3
 800259e:	88ba      	ldrh	r2, [r7, #4]
 80025a0:	8a3b      	ldrh	r3, [r7, #16]
 80025a2:	4413      	add	r3, r2
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	b219      	sxth	r1, r3
 80025a8:	88fa      	ldrh	r2, [r7, #6]
 80025aa:	89fb      	ldrh	r3, [r7, #14]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	b29b      	uxth	r3, r3
 80025b0:	b21c      	sxth	r4, r3
 80025b2:	88ba      	ldrh	r2, [r7, #4]
 80025b4:	8a3b      	ldrh	r3, [r7, #16]
 80025b6:	4413      	add	r3, r2
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	b21a      	sxth	r2, r3
 80025bc:	787b      	ldrb	r3, [r7, #1]
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	4613      	mov	r3, r2
 80025c2:	4622      	mov	r2, r4
 80025c4:	f7ff fc32 	bl	8001e2c <DrawLine>
        DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
 80025c8:	88fa      	ldrh	r2, [r7, #6]
 80025ca:	89fb      	ldrh	r3, [r7, #14]
 80025cc:	4413      	add	r3, r2
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	b218      	sxth	r0, r3
 80025d2:	88ba      	ldrh	r2, [r7, #4]
 80025d4:	8a3b      	ldrh	r3, [r7, #16]
 80025d6:	1ad3      	subs	r3, r2, r3
 80025d8:	b29b      	uxth	r3, r3
 80025da:	b219      	sxth	r1, r3
 80025dc:	88fa      	ldrh	r2, [r7, #6]
 80025de:	89fb      	ldrh	r3, [r7, #14]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	b21c      	sxth	r4, r3
 80025e6:	88ba      	ldrh	r2, [r7, #4]
 80025e8:	8a3b      	ldrh	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	b21a      	sxth	r2, r3
 80025f0:	787b      	ldrb	r3, [r7, #1]
 80025f2:	9300      	str	r3, [sp, #0]
 80025f4:	4613      	mov	r3, r2
 80025f6:	4622      	mov	r2, r4
 80025f8:	f7ff fc18 	bl	8001e2c <DrawLine>
    while (x < y) {
 80025fc:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002600:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002604:	429a      	cmp	r2, r3
 8002606:	f6ff af6f 	blt.w	80024e8 <FillCircle+0xc2>
    }
}
 800260a:	bf00      	nop
 800260c:	bf00      	nop
 800260e:	371c      	adds	r7, #28
 8002610:	46bd      	mov	sp, r7
 8002612:	bd90      	pop	{r4, r7, pc}

08002614 <ShowImage>:

void ShowImage(uint8_t *image,int16_t x,int16_t y,int16_t locX,int16_t locY){
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	4608      	mov	r0, r1
 800261e:	4611      	mov	r1, r2
 8002620:	461a      	mov	r2, r3
 8002622:	4603      	mov	r3, r0
 8002624:	817b      	strh	r3, [r7, #10]
 8002626:	460b      	mov	r3, r1
 8002628:	813b      	strh	r3, [r7, #8]
 800262a:	4613      	mov	r3, r2
 800262c:	80fb      	strh	r3, [r7, #6]
    int16_t j,i;

    for(j=0;j<y;j++){
 800262e:	2300      	movs	r3, #0
 8002630:	82fb      	strh	r3, [r7, #22]
 8002632:	e02e      	b.n	8002692 <ShowImage+0x7e>
    	for(i=0;i<x;i++){
 8002634:	2300      	movs	r3, #0
 8002636:	82bb      	strh	r3, [r7, #20]
 8002638:	e01f      	b.n	800267a <ShowImage+0x66>
    		DrawPixel(i+locX,j+locY,image[j*x+i]);
 800263a:	8aba      	ldrh	r2, [r7, #20]
 800263c:	88fb      	ldrh	r3, [r7, #6]
 800263e:	4413      	add	r3, r2
 8002640:	b29b      	uxth	r3, r3
 8002642:	b218      	sxth	r0, r3
 8002644:	8afa      	ldrh	r2, [r7, #22]
 8002646:	8c3b      	ldrh	r3, [r7, #32]
 8002648:	4413      	add	r3, r2
 800264a:	b29b      	uxth	r3, r3
 800264c:	b219      	sxth	r1, r3
 800264e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002652:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002656:	fb03 f202 	mul.w	r2, r3, r2
 800265a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800265e:	4413      	add	r3, r2
 8002660:	461a      	mov	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	4413      	add	r3, r2
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	f7ff fbb1 	bl	8001dd0 <DrawPixel>
    	for(i=0;i<x;i++){
 800266e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002672:	b29b      	uxth	r3, r3
 8002674:	3301      	adds	r3, #1
 8002676:	b29b      	uxth	r3, r3
 8002678:	82bb      	strh	r3, [r7, #20]
 800267a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800267e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002682:	429a      	cmp	r2, r3
 8002684:	dbd9      	blt.n	800263a <ShowImage+0x26>
    for(j=0;j<y;j++){
 8002686:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800268a:	b29b      	uxth	r3, r3
 800268c:	3301      	adds	r3, #1
 800268e:	b29b      	uxth	r3, r3
 8002690:	82fb      	strh	r3, [r7, #22]
 8002692:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002696:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800269a:	429a      	cmp	r2, r3
 800269c:	dbca      	blt.n	8002634 <ShowImage+0x20>
    	}
    }
}
 800269e:	bf00      	nop
 80026a0:	bf00      	nop
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80026a8:	480c      	ldr	r0, [pc, #48]	; (80026dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026aa:	490d      	ldr	r1, [pc, #52]	; (80026e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026ac:	4a0d      	ldr	r2, [pc, #52]	; (80026e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b0:	e002      	b.n	80026b8 <LoopCopyDataInit>

080026b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026b6:	3304      	adds	r3, #4

080026b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026bc:	d3f9      	bcc.n	80026b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026be:	4a0a      	ldr	r2, [pc, #40]	; (80026e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026c0:	4c0a      	ldr	r4, [pc, #40]	; (80026ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80026c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026c4:	e001      	b.n	80026ca <LoopFillZerobss>

080026c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026c8:	3204      	adds	r2, #4

080026ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026cc:	d3fb      	bcc.n	80026c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80026ce:	f7fe fdcb 	bl	8001268 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026d2:	f002 fb0d 	bl	8004cf0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026d6:	f7fd fefd 	bl	80004d4 <main>
  bx lr
 80026da:	4770      	bx	lr
  ldr r0, =_sdata
 80026dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026e0:	2000027c 	.word	0x2000027c
  ldr r2, =_sidata
 80026e4:	0800db88 	.word	0x0800db88
  ldr r2, =_sbss
 80026e8:	2000027c 	.word	0x2000027c
  ldr r4, =_ebss
 80026ec:	20002f7c 	.word	0x20002f7c

080026f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80026f0:	e7fe      	b.n	80026f0 <ADC1_2_IRQHandler>
	...

080026f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026f8:	4b08      	ldr	r3, [pc, #32]	; (800271c <HAL_Init+0x28>)
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a07      	ldr	r2, [pc, #28]	; (800271c <HAL_Init+0x28>)
 80026fe:	f043 0310 	orr.w	r3, r3, #16
 8002702:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002704:	2003      	movs	r0, #3
 8002706:	f000 f947 	bl	8002998 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800270a:	200f      	movs	r0, #15
 800270c:	f000 f808 	bl	8002720 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002710:	f7fe fbb4 	bl	8000e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40022000 	.word	0x40022000

08002720 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002728:	4b12      	ldr	r3, [pc, #72]	; (8002774 <HAL_InitTick+0x54>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4b12      	ldr	r3, [pc, #72]	; (8002778 <HAL_InitTick+0x58>)
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	4619      	mov	r1, r3
 8002732:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002736:	fbb3 f3f1 	udiv	r3, r3, r1
 800273a:	fbb2 f3f3 	udiv	r3, r2, r3
 800273e:	4618      	mov	r0, r3
 8002740:	f000 f95f 	bl	8002a02 <HAL_SYSTICK_Config>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e00e      	b.n	800276c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	2b0f      	cmp	r3, #15
 8002752:	d80a      	bhi.n	800276a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002754:	2200      	movs	r2, #0
 8002756:	6879      	ldr	r1, [r7, #4]
 8002758:	f04f 30ff 	mov.w	r0, #4294967295
 800275c:	f000 f927 	bl	80029ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002760:	4a06      	ldr	r2, [pc, #24]	; (800277c <HAL_InitTick+0x5c>)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002766:	2300      	movs	r3, #0
 8002768:	e000      	b.n	800276c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
}
 800276c:	4618      	mov	r0, r3
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	20000048 	.word	0x20000048
 8002778:	20000214 	.word	0x20000214
 800277c:	20000210 	.word	0x20000210

08002780 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002780:	b480      	push	{r7}
 8002782:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002784:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_IncTick+0x1c>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	461a      	mov	r2, r3
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <HAL_IncTick+0x20>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4413      	add	r3, r2
 8002790:	4a03      	ldr	r2, [pc, #12]	; (80027a0 <HAL_IncTick+0x20>)
 8002792:	6013      	str	r3, [r2, #0]
}
 8002794:	bf00      	nop
 8002796:	46bd      	mov	sp, r7
 8002798:	bc80      	pop	{r7}
 800279a:	4770      	bx	lr
 800279c:	20000214 	.word	0x20000214
 80027a0:	20002f68 	.word	0x20002f68

080027a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  return uwTick;
 80027a8:	4b02      	ldr	r3, [pc, #8]	; (80027b4 <HAL_GetTick+0x10>)
 80027aa:	681b      	ldr	r3, [r3, #0]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bc80      	pop	{r7}
 80027b2:	4770      	bx	lr
 80027b4:	20002f68 	.word	0x20002f68

080027b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027c0:	f7ff fff0 	bl	80027a4 <HAL_GetTick>
 80027c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027d0:	d005      	beq.n	80027de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027d2:	4b0a      	ldr	r3, [pc, #40]	; (80027fc <HAL_Delay+0x44>)
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	461a      	mov	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	4413      	add	r3, r2
 80027dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027de:	bf00      	nop
 80027e0:	f7ff ffe0 	bl	80027a4 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d8f7      	bhi.n	80027e0 <HAL_Delay+0x28>
  {
  }
}
 80027f0:	bf00      	nop
 80027f2:	bf00      	nop
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000214 	.word	0x20000214

08002800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002800:	b480      	push	{r7}
 8002802:	b085      	sub	sp, #20
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	f003 0307 	and.w	r3, r3, #7
 800280e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002810:	4b0c      	ldr	r3, [pc, #48]	; (8002844 <__NVIC_SetPriorityGrouping+0x44>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002816:	68ba      	ldr	r2, [r7, #8]
 8002818:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800281c:	4013      	ands	r3, r2
 800281e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002828:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800282c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002832:	4a04      	ldr	r2, [pc, #16]	; (8002844 <__NVIC_SetPriorityGrouping+0x44>)
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	60d3      	str	r3, [r2, #12]
}
 8002838:	bf00      	nop
 800283a:	3714      	adds	r7, #20
 800283c:	46bd      	mov	sp, r7
 800283e:	bc80      	pop	{r7}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	e000ed00 	.word	0xe000ed00

08002848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800284c:	4b04      	ldr	r3, [pc, #16]	; (8002860 <__NVIC_GetPriorityGrouping+0x18>)
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	0a1b      	lsrs	r3, r3, #8
 8002852:	f003 0307 	and.w	r3, r3, #7
}
 8002856:	4618      	mov	r0, r3
 8002858:	46bd      	mov	sp, r7
 800285a:	bc80      	pop	{r7}
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	2b00      	cmp	r3, #0
 8002874:	db0b      	blt.n	800288e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002876:	79fb      	ldrb	r3, [r7, #7]
 8002878:	f003 021f 	and.w	r2, r3, #31
 800287c:	4906      	ldr	r1, [pc, #24]	; (8002898 <__NVIC_EnableIRQ+0x34>)
 800287e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002882:	095b      	lsrs	r3, r3, #5
 8002884:	2001      	movs	r0, #1
 8002886:	fa00 f202 	lsl.w	r2, r0, r2
 800288a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	bc80      	pop	{r7}
 8002896:	4770      	bx	lr
 8002898:	e000e100 	.word	0xe000e100

0800289c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	6039      	str	r1, [r7, #0]
 80028a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	db0a      	blt.n	80028c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	490c      	ldr	r1, [pc, #48]	; (80028e8 <__NVIC_SetPriority+0x4c>)
 80028b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ba:	0112      	lsls	r2, r2, #4
 80028bc:	b2d2      	uxtb	r2, r2
 80028be:	440b      	add	r3, r1
 80028c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028c4:	e00a      	b.n	80028dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	b2da      	uxtb	r2, r3
 80028ca:	4908      	ldr	r1, [pc, #32]	; (80028ec <__NVIC_SetPriority+0x50>)
 80028cc:	79fb      	ldrb	r3, [r7, #7]
 80028ce:	f003 030f 	and.w	r3, r3, #15
 80028d2:	3b04      	subs	r3, #4
 80028d4:	0112      	lsls	r2, r2, #4
 80028d6:	b2d2      	uxtb	r2, r2
 80028d8:	440b      	add	r3, r1
 80028da:	761a      	strb	r2, [r3, #24]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bc80      	pop	{r7}
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop
 80028e8:	e000e100 	.word	0xe000e100
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b089      	sub	sp, #36	; 0x24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f1c3 0307 	rsb	r3, r3, #7
 800290a:	2b04      	cmp	r3, #4
 800290c:	bf28      	it	cs
 800290e:	2304      	movcs	r3, #4
 8002910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002912:	69fb      	ldr	r3, [r7, #28]
 8002914:	3304      	adds	r3, #4
 8002916:	2b06      	cmp	r3, #6
 8002918:	d902      	bls.n	8002920 <NVIC_EncodePriority+0x30>
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	3b03      	subs	r3, #3
 800291e:	e000      	b.n	8002922 <NVIC_EncodePriority+0x32>
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002924:	f04f 32ff 	mov.w	r2, #4294967295
 8002928:	69bb      	ldr	r3, [r7, #24]
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43da      	mvns	r2, r3
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	401a      	ands	r2, r3
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002938:	f04f 31ff 	mov.w	r1, #4294967295
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	fa01 f303 	lsl.w	r3, r1, r3
 8002942:	43d9      	mvns	r1, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002948:	4313      	orrs	r3, r2
         );
}
 800294a:	4618      	mov	r0, r3
 800294c:	3724      	adds	r7, #36	; 0x24
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr

08002954 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3b01      	subs	r3, #1
 8002960:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002964:	d301      	bcc.n	800296a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002966:	2301      	movs	r3, #1
 8002968:	e00f      	b.n	800298a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800296a:	4a0a      	ldr	r2, [pc, #40]	; (8002994 <SysTick_Config+0x40>)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	3b01      	subs	r3, #1
 8002970:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002972:	210f      	movs	r1, #15
 8002974:	f04f 30ff 	mov.w	r0, #4294967295
 8002978:	f7ff ff90 	bl	800289c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800297c:	4b05      	ldr	r3, [pc, #20]	; (8002994 <SysTick_Config+0x40>)
 800297e:	2200      	movs	r2, #0
 8002980:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002982:	4b04      	ldr	r3, [pc, #16]	; (8002994 <SysTick_Config+0x40>)
 8002984:	2207      	movs	r2, #7
 8002986:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002988:	2300      	movs	r3, #0
}
 800298a:	4618      	mov	r0, r3
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	e000e010 	.word	0xe000e010

08002998 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff ff2d 	bl	8002800 <__NVIC_SetPriorityGrouping>
}
 80029a6:	bf00      	nop
 80029a8:	3708      	adds	r7, #8
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}

080029ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b086      	sub	sp, #24
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	60b9      	str	r1, [r7, #8]
 80029b8:	607a      	str	r2, [r7, #4]
 80029ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029bc:	2300      	movs	r3, #0
 80029be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029c0:	f7ff ff42 	bl	8002848 <__NVIC_GetPriorityGrouping>
 80029c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	68b9      	ldr	r1, [r7, #8]
 80029ca:	6978      	ldr	r0, [r7, #20]
 80029cc:	f7ff ff90 	bl	80028f0 <NVIC_EncodePriority>
 80029d0:	4602      	mov	r2, r0
 80029d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029d6:	4611      	mov	r1, r2
 80029d8:	4618      	mov	r0, r3
 80029da:	f7ff ff5f 	bl	800289c <__NVIC_SetPriority>
}
 80029de:	bf00      	nop
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}

080029e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e6:	b580      	push	{r7, lr}
 80029e8:	b082      	sub	sp, #8
 80029ea:	af00      	add	r7, sp, #0
 80029ec:	4603      	mov	r3, r0
 80029ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff ff35 	bl	8002864 <__NVIC_EnableIRQ>
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a02:	b580      	push	{r7, lr}
 8002a04:	b082      	sub	sp, #8
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f7ff ffa2 	bl	8002954 <SysTick_Config>
 8002a10:	4603      	mov	r3, r0
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b085      	sub	sp, #20
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002a24:	2300      	movs	r3, #0
 8002a26:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d101      	bne.n	8002a32 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e043      	b.n	8002aba <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <HAL_DMA_Init+0xa8>)
 8002a3a:	4413      	add	r3, r2
 8002a3c:	4a22      	ldr	r2, [pc, #136]	; (8002ac8 <HAL_DMA_Init+0xac>)
 8002a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a42:	091b      	lsrs	r3, r3, #4
 8002a44:	009a      	lsls	r2, r3, #2
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a1f      	ldr	r2, [pc, #124]	; (8002acc <HAL_DMA_Init+0xb0>)
 8002a4e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2202      	movs	r2, #2
 8002a54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a66:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002a6a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002a74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002a94:	68fa      	ldr	r2, [r7, #12]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68fa      	ldr	r2, [r7, #12]
 8002aa0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002ab8:	2300      	movs	r3, #0
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	3714      	adds	r7, #20
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bc80      	pop	{r7}
 8002ac2:	4770      	bx	lr
 8002ac4:	bffdfff8 	.word	0xbffdfff8
 8002ac8:	cccccccd 	.word	0xcccccccd
 8002acc:	40020000 	.word	0x40020000

08002ad0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d101      	bne.n	8002af0 <HAL_DMA_Start_IT+0x20>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e04a      	b.n	8002b86 <HAL_DMA_Start_IT+0xb6>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d13a      	bne.n	8002b78 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	2202      	movs	r2, #2
 8002b06:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f022 0201 	bic.w	r2, r2, #1
 8002b1e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	68b9      	ldr	r1, [r7, #8]
 8002b26:	68f8      	ldr	r0, [r7, #12]
 8002b28:	f000 fa30 	bl	8002f8c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d008      	beq.n	8002b46 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 020e 	orr.w	r2, r2, #14
 8002b42:	601a      	str	r2, [r3, #0]
 8002b44:	e00f      	b.n	8002b66 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f022 0204 	bic.w	r2, r2, #4
 8002b54:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f042 020a 	orr.w	r2, r2, #10
 8002b64:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f042 0201 	orr.w	r2, r2, #1
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	e005      	b.n	8002b84 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b80:	2302      	movs	r3, #2
 8002b82:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002b84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3718      	adds	r7, #24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002b8e:	b480      	push	{r7}
 8002b90:	b085      	sub	sp, #20
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b96:	2300      	movs	r3, #0
 8002b98:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ba0:	2b02      	cmp	r3, #2
 8002ba2:	d008      	beq.n	8002bb6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2204      	movs	r2, #4
 8002ba8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2200      	movs	r2, #0
 8002bae:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e020      	b.n	8002bf8 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	681a      	ldr	r2, [r3, #0]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f022 020e 	bic.w	r2, r2, #14
 8002bc4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0201 	bic.w	r2, r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bde:	2101      	movs	r1, #1
 8002be0:	fa01 f202 	lsl.w	r2, r1, r2
 8002be4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	2201      	movs	r2, #1
 8002bea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3714      	adds	r7, #20
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr
	...

08002c04 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d005      	beq.n	8002c26 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2204      	movs	r2, #4
 8002c1e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	73fb      	strb	r3, [r7, #15]
 8002c24:	e051      	b.n	8002cca <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	681a      	ldr	r2, [r3, #0]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f022 020e 	bic.w	r2, r2, #14
 8002c34:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f022 0201 	bic.w	r2, r2, #1
 8002c44:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a22      	ldr	r2, [pc, #136]	; (8002cd4 <HAL_DMA_Abort_IT+0xd0>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d029      	beq.n	8002ca4 <HAL_DMA_Abort_IT+0xa0>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a20      	ldr	r2, [pc, #128]	; (8002cd8 <HAL_DMA_Abort_IT+0xd4>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d022      	beq.n	8002ca0 <HAL_DMA_Abort_IT+0x9c>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a1f      	ldr	r2, [pc, #124]	; (8002cdc <HAL_DMA_Abort_IT+0xd8>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d01a      	beq.n	8002c9a <HAL_DMA_Abort_IT+0x96>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1d      	ldr	r2, [pc, #116]	; (8002ce0 <HAL_DMA_Abort_IT+0xdc>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d012      	beq.n	8002c94 <HAL_DMA_Abort_IT+0x90>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a1c      	ldr	r2, [pc, #112]	; (8002ce4 <HAL_DMA_Abort_IT+0xe0>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d00a      	beq.n	8002c8e <HAL_DMA_Abort_IT+0x8a>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a1a      	ldr	r2, [pc, #104]	; (8002ce8 <HAL_DMA_Abort_IT+0xe4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d102      	bne.n	8002c88 <HAL_DMA_Abort_IT+0x84>
 8002c82:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002c86:	e00e      	b.n	8002ca6 <HAL_DMA_Abort_IT+0xa2>
 8002c88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c8c:	e00b      	b.n	8002ca6 <HAL_DMA_Abort_IT+0xa2>
 8002c8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c92:	e008      	b.n	8002ca6 <HAL_DMA_Abort_IT+0xa2>
 8002c94:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c98:	e005      	b.n	8002ca6 <HAL_DMA_Abort_IT+0xa2>
 8002c9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c9e:	e002      	b.n	8002ca6 <HAL_DMA_Abort_IT+0xa2>
 8002ca0:	2310      	movs	r3, #16
 8002ca2:	e000      	b.n	8002ca6 <HAL_DMA_Abort_IT+0xa2>
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	4a11      	ldr	r2, [pc, #68]	; (8002cec <HAL_DMA_Abort_IT+0xe8>)
 8002ca8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2201      	movs	r2, #1
 8002cae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	4798      	blx	r3
    } 
  }
  return status;
 8002cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}
 8002cd4:	40020008 	.word	0x40020008
 8002cd8:	4002001c 	.word	0x4002001c
 8002cdc:	40020030 	.word	0x40020030
 8002ce0:	40020044 	.word	0x40020044
 8002ce4:	40020058 	.word	0x40020058
 8002ce8:	4002006c 	.word	0x4002006c
 8002cec:	40020000 	.word	0x40020000

08002cf0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	2204      	movs	r2, #4
 8002d0e:	409a      	lsls	r2, r3
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	4013      	ands	r3, r2
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d04f      	beq.n	8002db8 <HAL_DMA_IRQHandler+0xc8>
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	f003 0304 	and.w	r3, r3, #4
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d04a      	beq.n	8002db8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0320 	and.w	r3, r3, #32
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d107      	bne.n	8002d40 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0204 	bic.w	r2, r2, #4
 8002d3e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a66      	ldr	r2, [pc, #408]	; (8002ee0 <HAL_DMA_IRQHandler+0x1f0>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d029      	beq.n	8002d9e <HAL_DMA_IRQHandler+0xae>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a65      	ldr	r2, [pc, #404]	; (8002ee4 <HAL_DMA_IRQHandler+0x1f4>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d022      	beq.n	8002d9a <HAL_DMA_IRQHandler+0xaa>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a63      	ldr	r2, [pc, #396]	; (8002ee8 <HAL_DMA_IRQHandler+0x1f8>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d01a      	beq.n	8002d94 <HAL_DMA_IRQHandler+0xa4>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a62      	ldr	r2, [pc, #392]	; (8002eec <HAL_DMA_IRQHandler+0x1fc>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d012      	beq.n	8002d8e <HAL_DMA_IRQHandler+0x9e>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a60      	ldr	r2, [pc, #384]	; (8002ef0 <HAL_DMA_IRQHandler+0x200>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d00a      	beq.n	8002d88 <HAL_DMA_IRQHandler+0x98>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a5f      	ldr	r2, [pc, #380]	; (8002ef4 <HAL_DMA_IRQHandler+0x204>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d102      	bne.n	8002d82 <HAL_DMA_IRQHandler+0x92>
 8002d7c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d80:	e00e      	b.n	8002da0 <HAL_DMA_IRQHandler+0xb0>
 8002d82:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002d86:	e00b      	b.n	8002da0 <HAL_DMA_IRQHandler+0xb0>
 8002d88:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002d8c:	e008      	b.n	8002da0 <HAL_DMA_IRQHandler+0xb0>
 8002d8e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002d92:	e005      	b.n	8002da0 <HAL_DMA_IRQHandler+0xb0>
 8002d94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d98:	e002      	b.n	8002da0 <HAL_DMA_IRQHandler+0xb0>
 8002d9a:	2340      	movs	r3, #64	; 0x40
 8002d9c:	e000      	b.n	8002da0 <HAL_DMA_IRQHandler+0xb0>
 8002d9e:	2304      	movs	r3, #4
 8002da0:	4a55      	ldr	r2, [pc, #340]	; (8002ef8 <HAL_DMA_IRQHandler+0x208>)
 8002da2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	f000 8094 	beq.w	8002ed6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002db6:	e08e      	b.n	8002ed6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d056      	beq.n	8002e76 <HAL_DMA_IRQHandler+0x186>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d051      	beq.n	8002e76 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10b      	bne.n	8002df8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 020a 	bic.w	r2, r2, #10
 8002dee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a38      	ldr	r2, [pc, #224]	; (8002ee0 <HAL_DMA_IRQHandler+0x1f0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d029      	beq.n	8002e56 <HAL_DMA_IRQHandler+0x166>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a37      	ldr	r2, [pc, #220]	; (8002ee4 <HAL_DMA_IRQHandler+0x1f4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d022      	beq.n	8002e52 <HAL_DMA_IRQHandler+0x162>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a35      	ldr	r2, [pc, #212]	; (8002ee8 <HAL_DMA_IRQHandler+0x1f8>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01a      	beq.n	8002e4c <HAL_DMA_IRQHandler+0x15c>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a34      	ldr	r2, [pc, #208]	; (8002eec <HAL_DMA_IRQHandler+0x1fc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d012      	beq.n	8002e46 <HAL_DMA_IRQHandler+0x156>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a32      	ldr	r2, [pc, #200]	; (8002ef0 <HAL_DMA_IRQHandler+0x200>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d00a      	beq.n	8002e40 <HAL_DMA_IRQHandler+0x150>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a31      	ldr	r2, [pc, #196]	; (8002ef4 <HAL_DMA_IRQHandler+0x204>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d102      	bne.n	8002e3a <HAL_DMA_IRQHandler+0x14a>
 8002e34:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002e38:	e00e      	b.n	8002e58 <HAL_DMA_IRQHandler+0x168>
 8002e3a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e3e:	e00b      	b.n	8002e58 <HAL_DMA_IRQHandler+0x168>
 8002e40:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e44:	e008      	b.n	8002e58 <HAL_DMA_IRQHandler+0x168>
 8002e46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002e4a:	e005      	b.n	8002e58 <HAL_DMA_IRQHandler+0x168>
 8002e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e50:	e002      	b.n	8002e58 <HAL_DMA_IRQHandler+0x168>
 8002e52:	2320      	movs	r3, #32
 8002e54:	e000      	b.n	8002e58 <HAL_DMA_IRQHandler+0x168>
 8002e56:	2302      	movs	r3, #2
 8002e58:	4a27      	ldr	r2, [pc, #156]	; (8002ef8 <HAL_DMA_IRQHandler+0x208>)
 8002e5a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d034      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002e74:	e02f      	b.n	8002ed6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	2208      	movs	r2, #8
 8002e7c:	409a      	lsls	r2, r3
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d028      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x1e8>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d023      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 020e 	bic.w	r2, r2, #14
 8002e9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	fa01 f202 	lsl.w	r2, r1, r2
 8002eae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d004      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	4798      	blx	r3
    }
  }
  return;
 8002ed6:	bf00      	nop
 8002ed8:	bf00      	nop
}
 8002eda:	3710      	adds	r7, #16
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	40020008 	.word	0x40020008
 8002ee4:	4002001c 	.word	0x4002001c
 8002ee8:	40020030 	.word	0x40020030
 8002eec:	40020044 	.word	0x40020044
 8002ef0:	40020058 	.word	0x40020058
 8002ef4:	4002006c 	.word	0x4002006c
 8002ef8:	40020000 	.word	0x40020000

08002efc <HAL_DMA_RegisterCallback>:
  * @param pCallback: pointer to private callbacsk function which has pointer to 
  *                   a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                          
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)( DMA_HandleTypeDef * _hdma))
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	460b      	mov	r3, r1
 8002f06:	607a      	str	r2, [r7, #4]
 8002f08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	75fb      	strb	r3, [r7, #23]
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d101      	bne.n	8002f1c <HAL_DMA_RegisterCallback+0x20>
 8002f18:	2302      	movs	r3, #2
 8002f1a:	e031      	b.n	8002f80 <HAL_DMA_RegisterCallback+0x84>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d121      	bne.n	8002f72 <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 8002f2e:	7afb      	ldrb	r3, [r7, #11]
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d81b      	bhi.n	8002f6c <HAL_DMA_RegisterCallback+0x70>
 8002f34:	a201      	add	r2, pc, #4	; (adr r2, 8002f3c <HAL_DMA_RegisterCallback+0x40>)
 8002f36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f3a:	bf00      	nop
 8002f3c:	08002f4d 	.word	0x08002f4d
 8002f40:	08002f55 	.word	0x08002f55
 8002f44:	08002f5d 	.word	0x08002f5d
 8002f48:	08002f65 	.word	0x08002f65
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 8002f52:	e010      	b.n	8002f76 <HAL_DMA_RegisterCallback+0x7a>
      
    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	62da      	str	r2, [r3, #44]	; 0x2c
      break;         
 8002f5a:	e00c      	b.n	8002f76 <HAL_DMA_RegisterCallback+0x7a>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	631a      	str	r2, [r3, #48]	; 0x30
      break;         
 8002f62:	e008      	b.n	8002f76 <HAL_DMA_RegisterCallback+0x7a>
      
    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	635a      	str	r2, [r3, #52]	; 0x34
      break; 
 8002f6a:	e004      	b.n	8002f76 <HAL_DMA_RegisterCallback+0x7a>
      
    default:
      status = HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	75fb      	strb	r3, [r7, #23]
      break;                                                            
 8002f70:	e001      	b.n	8002f76 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	75fb      	strb	r3, [r7, #23]
  } 
  
  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status;
 8002f7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	371c      	adds	r7, #28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bc80      	pop	{r7}
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop

08002f8c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	fa01 f202 	lsl.w	r2, r1, r2
 8002fa8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	683a      	ldr	r2, [r7, #0]
 8002fb0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	2b10      	cmp	r3, #16
 8002fb8:	d108      	bne.n	8002fcc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	687a      	ldr	r2, [r7, #4]
 8002fc0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68ba      	ldr	r2, [r7, #8]
 8002fc8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002fca:	e007      	b.n	8002fdc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68ba      	ldr	r2, [r7, #8]
 8002fd2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	60da      	str	r2, [r3, #12]
}
 8002fdc:	bf00      	nop
 8002fde:	3714      	adds	r7, #20
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bc80      	pop	{r7}
 8002fe4:	4770      	bx	lr
	...

08002fe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b08b      	sub	sp, #44	; 0x2c
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ffa:	e169      	b.n	80032d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	fa02 f303 	lsl.w	r3, r2, r3
 8003004:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	69fa      	ldr	r2, [r7, #28]
 800300c:	4013      	ands	r3, r2
 800300e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003010:	69ba      	ldr	r2, [r7, #24]
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	429a      	cmp	r2, r3
 8003016:	f040 8158 	bne.w	80032ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	4a9a      	ldr	r2, [pc, #616]	; (8003288 <HAL_GPIO_Init+0x2a0>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d05e      	beq.n	80030e2 <HAL_GPIO_Init+0xfa>
 8003024:	4a98      	ldr	r2, [pc, #608]	; (8003288 <HAL_GPIO_Init+0x2a0>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d875      	bhi.n	8003116 <HAL_GPIO_Init+0x12e>
 800302a:	4a98      	ldr	r2, [pc, #608]	; (800328c <HAL_GPIO_Init+0x2a4>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d058      	beq.n	80030e2 <HAL_GPIO_Init+0xfa>
 8003030:	4a96      	ldr	r2, [pc, #600]	; (800328c <HAL_GPIO_Init+0x2a4>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d86f      	bhi.n	8003116 <HAL_GPIO_Init+0x12e>
 8003036:	4a96      	ldr	r2, [pc, #600]	; (8003290 <HAL_GPIO_Init+0x2a8>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d052      	beq.n	80030e2 <HAL_GPIO_Init+0xfa>
 800303c:	4a94      	ldr	r2, [pc, #592]	; (8003290 <HAL_GPIO_Init+0x2a8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d869      	bhi.n	8003116 <HAL_GPIO_Init+0x12e>
 8003042:	4a94      	ldr	r2, [pc, #592]	; (8003294 <HAL_GPIO_Init+0x2ac>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d04c      	beq.n	80030e2 <HAL_GPIO_Init+0xfa>
 8003048:	4a92      	ldr	r2, [pc, #584]	; (8003294 <HAL_GPIO_Init+0x2ac>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d863      	bhi.n	8003116 <HAL_GPIO_Init+0x12e>
 800304e:	4a92      	ldr	r2, [pc, #584]	; (8003298 <HAL_GPIO_Init+0x2b0>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d046      	beq.n	80030e2 <HAL_GPIO_Init+0xfa>
 8003054:	4a90      	ldr	r2, [pc, #576]	; (8003298 <HAL_GPIO_Init+0x2b0>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d85d      	bhi.n	8003116 <HAL_GPIO_Init+0x12e>
 800305a:	2b12      	cmp	r3, #18
 800305c:	d82a      	bhi.n	80030b4 <HAL_GPIO_Init+0xcc>
 800305e:	2b12      	cmp	r3, #18
 8003060:	d859      	bhi.n	8003116 <HAL_GPIO_Init+0x12e>
 8003062:	a201      	add	r2, pc, #4	; (adr r2, 8003068 <HAL_GPIO_Init+0x80>)
 8003064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003068:	080030e3 	.word	0x080030e3
 800306c:	080030bd 	.word	0x080030bd
 8003070:	080030cf 	.word	0x080030cf
 8003074:	08003111 	.word	0x08003111
 8003078:	08003117 	.word	0x08003117
 800307c:	08003117 	.word	0x08003117
 8003080:	08003117 	.word	0x08003117
 8003084:	08003117 	.word	0x08003117
 8003088:	08003117 	.word	0x08003117
 800308c:	08003117 	.word	0x08003117
 8003090:	08003117 	.word	0x08003117
 8003094:	08003117 	.word	0x08003117
 8003098:	08003117 	.word	0x08003117
 800309c:	08003117 	.word	0x08003117
 80030a0:	08003117 	.word	0x08003117
 80030a4:	08003117 	.word	0x08003117
 80030a8:	08003117 	.word	0x08003117
 80030ac:	080030c5 	.word	0x080030c5
 80030b0:	080030d9 	.word	0x080030d9
 80030b4:	4a79      	ldr	r2, [pc, #484]	; (800329c <HAL_GPIO_Init+0x2b4>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d013      	beq.n	80030e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80030ba:	e02c      	b.n	8003116 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	623b      	str	r3, [r7, #32]
          break;
 80030c2:	e029      	b.n	8003118 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	3304      	adds	r3, #4
 80030ca:	623b      	str	r3, [r7, #32]
          break;
 80030cc:	e024      	b.n	8003118 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	68db      	ldr	r3, [r3, #12]
 80030d2:	3308      	adds	r3, #8
 80030d4:	623b      	str	r3, [r7, #32]
          break;
 80030d6:	e01f      	b.n	8003118 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	330c      	adds	r3, #12
 80030de:	623b      	str	r3, [r7, #32]
          break;
 80030e0:	e01a      	b.n	8003118 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d102      	bne.n	80030f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80030ea:	2304      	movs	r3, #4
 80030ec:	623b      	str	r3, [r7, #32]
          break;
 80030ee:	e013      	b.n	8003118 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d105      	bne.n	8003104 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80030f8:	2308      	movs	r3, #8
 80030fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	69fa      	ldr	r2, [r7, #28]
 8003100:	611a      	str	r2, [r3, #16]
          break;
 8003102:	e009      	b.n	8003118 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003104:	2308      	movs	r3, #8
 8003106:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69fa      	ldr	r2, [r7, #28]
 800310c:	615a      	str	r2, [r3, #20]
          break;
 800310e:	e003      	b.n	8003118 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003110:	2300      	movs	r3, #0
 8003112:	623b      	str	r3, [r7, #32]
          break;
 8003114:	e000      	b.n	8003118 <HAL_GPIO_Init+0x130>
          break;
 8003116:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003118:	69bb      	ldr	r3, [r7, #24]
 800311a:	2bff      	cmp	r3, #255	; 0xff
 800311c:	d801      	bhi.n	8003122 <HAL_GPIO_Init+0x13a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	e001      	b.n	8003126 <HAL_GPIO_Init+0x13e>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	3304      	adds	r3, #4
 8003126:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003128:	69bb      	ldr	r3, [r7, #24]
 800312a:	2bff      	cmp	r3, #255	; 0xff
 800312c:	d802      	bhi.n	8003134 <HAL_GPIO_Init+0x14c>
 800312e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003130:	009b      	lsls	r3, r3, #2
 8003132:	e002      	b.n	800313a <HAL_GPIO_Init+0x152>
 8003134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003136:	3b08      	subs	r3, #8
 8003138:	009b      	lsls	r3, r3, #2
 800313a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	681a      	ldr	r2, [r3, #0]
 8003140:	210f      	movs	r1, #15
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	fa01 f303 	lsl.w	r3, r1, r3
 8003148:	43db      	mvns	r3, r3
 800314a:	401a      	ands	r2, r3
 800314c:	6a39      	ldr	r1, [r7, #32]
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	fa01 f303 	lsl.w	r3, r1, r3
 8003154:	431a      	orrs	r2, r3
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	f000 80b1 	beq.w	80032ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003168:	4b4d      	ldr	r3, [pc, #308]	; (80032a0 <HAL_GPIO_Init+0x2b8>)
 800316a:	699b      	ldr	r3, [r3, #24]
 800316c:	4a4c      	ldr	r2, [pc, #304]	; (80032a0 <HAL_GPIO_Init+0x2b8>)
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6193      	str	r3, [r2, #24]
 8003174:	4b4a      	ldr	r3, [pc, #296]	; (80032a0 <HAL_GPIO_Init+0x2b8>)
 8003176:	699b      	ldr	r3, [r3, #24]
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	60bb      	str	r3, [r7, #8]
 800317e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003180:	4a48      	ldr	r2, [pc, #288]	; (80032a4 <HAL_GPIO_Init+0x2bc>)
 8003182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003184:	089b      	lsrs	r3, r3, #2
 8003186:	3302      	adds	r3, #2
 8003188:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800318c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800318e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003190:	f003 0303 	and.w	r3, r3, #3
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	220f      	movs	r2, #15
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	4013      	ands	r3, r2
 80031a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	4a40      	ldr	r2, [pc, #256]	; (80032a8 <HAL_GPIO_Init+0x2c0>)
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d013      	beq.n	80031d4 <HAL_GPIO_Init+0x1ec>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a3f      	ldr	r2, [pc, #252]	; (80032ac <HAL_GPIO_Init+0x2c4>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d00d      	beq.n	80031d0 <HAL_GPIO_Init+0x1e8>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a3e      	ldr	r2, [pc, #248]	; (80032b0 <HAL_GPIO_Init+0x2c8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d007      	beq.n	80031cc <HAL_GPIO_Init+0x1e4>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	4a3d      	ldr	r2, [pc, #244]	; (80032b4 <HAL_GPIO_Init+0x2cc>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d101      	bne.n	80031c8 <HAL_GPIO_Init+0x1e0>
 80031c4:	2303      	movs	r3, #3
 80031c6:	e006      	b.n	80031d6 <HAL_GPIO_Init+0x1ee>
 80031c8:	2304      	movs	r3, #4
 80031ca:	e004      	b.n	80031d6 <HAL_GPIO_Init+0x1ee>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e002      	b.n	80031d6 <HAL_GPIO_Init+0x1ee>
 80031d0:	2301      	movs	r3, #1
 80031d2:	e000      	b.n	80031d6 <HAL_GPIO_Init+0x1ee>
 80031d4:	2300      	movs	r3, #0
 80031d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031d8:	f002 0203 	and.w	r2, r2, #3
 80031dc:	0092      	lsls	r2, r2, #2
 80031de:	4093      	lsls	r3, r2
 80031e0:	68fa      	ldr	r2, [r7, #12]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80031e6:	492f      	ldr	r1, [pc, #188]	; (80032a4 <HAL_GPIO_Init+0x2bc>)
 80031e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ea:	089b      	lsrs	r3, r3, #2
 80031ec:	3302      	adds	r3, #2
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d006      	beq.n	800320e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003200:	4b2d      	ldr	r3, [pc, #180]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	492c      	ldr	r1, [pc, #176]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	4313      	orrs	r3, r2
 800320a:	600b      	str	r3, [r1, #0]
 800320c:	e006      	b.n	800321c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800320e:	4b2a      	ldr	r3, [pc, #168]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	43db      	mvns	r3, r3
 8003216:	4928      	ldr	r1, [pc, #160]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003218:	4013      	ands	r3, r2
 800321a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003224:	2b00      	cmp	r3, #0
 8003226:	d006      	beq.n	8003236 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003228:	4b23      	ldr	r3, [pc, #140]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 800322a:	685a      	ldr	r2, [r3, #4]
 800322c:	4922      	ldr	r1, [pc, #136]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	4313      	orrs	r3, r2
 8003232:	604b      	str	r3, [r1, #4]
 8003234:	e006      	b.n	8003244 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003236:	4b20      	ldr	r3, [pc, #128]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003238:	685a      	ldr	r2, [r3, #4]
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	43db      	mvns	r3, r3
 800323e:	491e      	ldr	r1, [pc, #120]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003240:	4013      	ands	r3, r2
 8003242:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800324c:	2b00      	cmp	r3, #0
 800324e:	d006      	beq.n	800325e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003250:	4b19      	ldr	r3, [pc, #100]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	4918      	ldr	r1, [pc, #96]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	4313      	orrs	r3, r2
 800325a:	608b      	str	r3, [r1, #8]
 800325c:	e006      	b.n	800326c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800325e:	4b16      	ldr	r3, [pc, #88]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003260:	689a      	ldr	r2, [r3, #8]
 8003262:	69bb      	ldr	r3, [r7, #24]
 8003264:	43db      	mvns	r3, r3
 8003266:	4914      	ldr	r1, [pc, #80]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 8003268:	4013      	ands	r3, r2
 800326a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d021      	beq.n	80032bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003278:	4b0f      	ldr	r3, [pc, #60]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 800327a:	68da      	ldr	r2, [r3, #12]
 800327c:	490e      	ldr	r1, [pc, #56]	; (80032b8 <HAL_GPIO_Init+0x2d0>)
 800327e:	69bb      	ldr	r3, [r7, #24]
 8003280:	4313      	orrs	r3, r2
 8003282:	60cb      	str	r3, [r1, #12]
 8003284:	e021      	b.n	80032ca <HAL_GPIO_Init+0x2e2>
 8003286:	bf00      	nop
 8003288:	10320000 	.word	0x10320000
 800328c:	10310000 	.word	0x10310000
 8003290:	10220000 	.word	0x10220000
 8003294:	10210000 	.word	0x10210000
 8003298:	10120000 	.word	0x10120000
 800329c:	10110000 	.word	0x10110000
 80032a0:	40021000 	.word	0x40021000
 80032a4:	40010000 	.word	0x40010000
 80032a8:	40010800 	.word	0x40010800
 80032ac:	40010c00 	.word	0x40010c00
 80032b0:	40011000 	.word	0x40011000
 80032b4:	40011400 	.word	0x40011400
 80032b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80032bc:	4b0b      	ldr	r3, [pc, #44]	; (80032ec <HAL_GPIO_Init+0x304>)
 80032be:	68da      	ldr	r2, [r3, #12]
 80032c0:	69bb      	ldr	r3, [r7, #24]
 80032c2:	43db      	mvns	r3, r3
 80032c4:	4909      	ldr	r1, [pc, #36]	; (80032ec <HAL_GPIO_Init+0x304>)
 80032c6:	4013      	ands	r3, r2
 80032c8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	3301      	adds	r3, #1
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d6:	fa22 f303 	lsr.w	r3, r2, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	f47f ae8e 	bne.w	8002ffc <HAL_GPIO_Init+0x14>
  }
}
 80032e0:	bf00      	nop
 80032e2:	bf00      	nop
 80032e4:	372c      	adds	r7, #44	; 0x2c
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr
 80032ec:	40010400 	.word	0x40010400

080032f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
 80032f8:	460b      	mov	r3, r1
 80032fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689a      	ldr	r2, [r3, #8]
 8003300:	887b      	ldrh	r3, [r7, #2]
 8003302:	4013      	ands	r3, r2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003308:	2301      	movs	r3, #1
 800330a:	73fb      	strb	r3, [r7, #15]
 800330c:	e001      	b.n	8003312 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800330e:	2300      	movs	r3, #0
 8003310:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003312:	7bfb      	ldrb	r3, [r7, #15]
}
 8003314:	4618      	mov	r0, r3
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr

0800331e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	460b      	mov	r3, r1
 8003328:	807b      	strh	r3, [r7, #2]
 800332a:	4613      	mov	r3, r2
 800332c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800332e:	787b      	ldrb	r3, [r7, #1]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003334:	887a      	ldrh	r2, [r7, #2]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800333a:	e003      	b.n	8003344 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800333c:	887b      	ldrh	r3, [r7, #2]
 800333e:	041a      	lsls	r2, r3, #16
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	611a      	str	r2, [r3, #16]
}
 8003344:	bf00      	nop
 8003346:	370c      	adds	r7, #12
 8003348:	46bd      	mov	sp, r7
 800334a:	bc80      	pop	{r7}
 800334c:	4770      	bx	lr

0800334e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800334e:	b480      	push	{r7}
 8003350:	b085      	sub	sp, #20
 8003352:	af00      	add	r7, sp, #0
 8003354:	6078      	str	r0, [r7, #4]
 8003356:	460b      	mov	r3, r1
 8003358:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68db      	ldr	r3, [r3, #12]
 800335e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003360:	887a      	ldrh	r2, [r7, #2]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	4013      	ands	r3, r2
 8003366:	041a      	lsls	r2, r3, #16
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	43d9      	mvns	r1, r3
 800336c:	887b      	ldrh	r3, [r7, #2]
 800336e:	400b      	ands	r3, r1
 8003370:	431a      	orrs	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	611a      	str	r2, [r3, #16]
}
 8003376:	bf00      	nop
 8003378:	3714      	adds	r7, #20
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr

08003380 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b086      	sub	sp, #24
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d101      	bne.n	8003392 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e272      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 8087 	beq.w	80034ae <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033a0:	4b92      	ldr	r3, [pc, #584]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 030c 	and.w	r3, r3, #12
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d00c      	beq.n	80033c6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033ac:	4b8f      	ldr	r3, [pc, #572]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	f003 030c 	and.w	r3, r3, #12
 80033b4:	2b08      	cmp	r3, #8
 80033b6:	d112      	bne.n	80033de <HAL_RCC_OscConfig+0x5e>
 80033b8:	4b8c      	ldr	r3, [pc, #560]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033c4:	d10b      	bne.n	80033de <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033c6:	4b89      	ldr	r3, [pc, #548]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d06c      	beq.n	80034ac <HAL_RCC_OscConfig+0x12c>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d168      	bne.n	80034ac <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e24c      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033e6:	d106      	bne.n	80033f6 <HAL_RCC_OscConfig+0x76>
 80033e8:	4b80      	ldr	r3, [pc, #512]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a7f      	ldr	r2, [pc, #508]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80033ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f2:	6013      	str	r3, [r2, #0]
 80033f4:	e02e      	b.n	8003454 <HAL_RCC_OscConfig+0xd4>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10c      	bne.n	8003418 <HAL_RCC_OscConfig+0x98>
 80033fe:	4b7b      	ldr	r3, [pc, #492]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a7a      	ldr	r2, [pc, #488]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003404:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003408:	6013      	str	r3, [r2, #0]
 800340a:	4b78      	ldr	r3, [pc, #480]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a77      	ldr	r2, [pc, #476]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003410:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003414:	6013      	str	r3, [r2, #0]
 8003416:	e01d      	b.n	8003454 <HAL_RCC_OscConfig+0xd4>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003420:	d10c      	bne.n	800343c <HAL_RCC_OscConfig+0xbc>
 8003422:	4b72      	ldr	r3, [pc, #456]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a71      	ldr	r2, [pc, #452]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	4b6f      	ldr	r3, [pc, #444]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	4a6e      	ldr	r2, [pc, #440]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003438:	6013      	str	r3, [r2, #0]
 800343a:	e00b      	b.n	8003454 <HAL_RCC_OscConfig+0xd4>
 800343c:	4b6b      	ldr	r3, [pc, #428]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	4a6a      	ldr	r2, [pc, #424]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003442:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003446:	6013      	str	r3, [r2, #0]
 8003448:	4b68      	ldr	r3, [pc, #416]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a67      	ldr	r2, [pc, #412]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 800344e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003452:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d013      	beq.n	8003484 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7ff f9a2 	bl	80027a4 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003464:	f7ff f99e 	bl	80027a4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b64      	cmp	r3, #100	; 0x64
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e200      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003476:	4b5d      	ldr	r3, [pc, #372]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0xe4>
 8003482:	e014      	b.n	80034ae <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003484:	f7ff f98e 	bl	80027a4 <HAL_GetTick>
 8003488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800348a:	e008      	b.n	800349e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800348c:	f7ff f98a 	bl	80027a4 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	693b      	ldr	r3, [r7, #16]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b64      	cmp	r3, #100	; 0x64
 8003498:	d901      	bls.n	800349e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e1ec      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800349e:	4b53      	ldr	r3, [pc, #332]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d1f0      	bne.n	800348c <HAL_RCC_OscConfig+0x10c>
 80034aa:	e000      	b.n	80034ae <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0302 	and.w	r3, r3, #2
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d063      	beq.n	8003582 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034ba:	4b4c      	ldr	r3, [pc, #304]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	f003 030c 	and.w	r3, r3, #12
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d00b      	beq.n	80034de <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034c6:	4b49      	ldr	r3, [pc, #292]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f003 030c 	and.w	r3, r3, #12
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d11c      	bne.n	800350c <HAL_RCC_OscConfig+0x18c>
 80034d2:	4b46      	ldr	r3, [pc, #280]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d116      	bne.n	800350c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034de:	4b43      	ldr	r3, [pc, #268]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d005      	beq.n	80034f6 <HAL_RCC_OscConfig+0x176>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	691b      	ldr	r3, [r3, #16]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d001      	beq.n	80034f6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e1c0      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034f6:	4b3d      	ldr	r3, [pc, #244]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	00db      	lsls	r3, r3, #3
 8003504:	4939      	ldr	r1, [pc, #228]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003506:	4313      	orrs	r3, r2
 8003508:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800350a:	e03a      	b.n	8003582 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d020      	beq.n	8003556 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003514:	4b36      	ldr	r3, [pc, #216]	; (80035f0 <HAL_RCC_OscConfig+0x270>)
 8003516:	2201      	movs	r2, #1
 8003518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351a:	f7ff f943 	bl	80027a4 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003522:	f7ff f93f 	bl	80027a4 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e1a1      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003534:	4b2d      	ldr	r3, [pc, #180]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0f0      	beq.n	8003522 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003540:	4b2a      	ldr	r3, [pc, #168]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	695b      	ldr	r3, [r3, #20]
 800354c:	00db      	lsls	r3, r3, #3
 800354e:	4927      	ldr	r1, [pc, #156]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003550:	4313      	orrs	r3, r2
 8003552:	600b      	str	r3, [r1, #0]
 8003554:	e015      	b.n	8003582 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003556:	4b26      	ldr	r3, [pc, #152]	; (80035f0 <HAL_RCC_OscConfig+0x270>)
 8003558:	2200      	movs	r2, #0
 800355a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355c:	f7ff f922 	bl	80027a4 <HAL_GetTick>
 8003560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003562:	e008      	b.n	8003576 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003564:	f7ff f91e 	bl	80027a4 <HAL_GetTick>
 8003568:	4602      	mov	r2, r0
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	2b02      	cmp	r3, #2
 8003570:	d901      	bls.n	8003576 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003572:	2303      	movs	r3, #3
 8003574:	e180      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003576:	4b1d      	ldr	r3, [pc, #116]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f003 0302 	and.w	r3, r3, #2
 800357e:	2b00      	cmp	r3, #0
 8003580:	d1f0      	bne.n	8003564 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0308 	and.w	r3, r3, #8
 800358a:	2b00      	cmp	r3, #0
 800358c:	d03a      	beq.n	8003604 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	699b      	ldr	r3, [r3, #24]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d019      	beq.n	80035ca <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003596:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <HAL_RCC_OscConfig+0x274>)
 8003598:	2201      	movs	r2, #1
 800359a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800359c:	f7ff f902 	bl	80027a4 <HAL_GetTick>
 80035a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035a2:	e008      	b.n	80035b6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035a4:	f7ff f8fe 	bl	80027a4 <HAL_GetTick>
 80035a8:	4602      	mov	r2, r0
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	1ad3      	subs	r3, r2, r3
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d901      	bls.n	80035b6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035b2:	2303      	movs	r3, #3
 80035b4:	e160      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035b6:	4b0d      	ldr	r3, [pc, #52]	; (80035ec <HAL_RCC_OscConfig+0x26c>)
 80035b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d0f0      	beq.n	80035a4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035c2:	2001      	movs	r0, #1
 80035c4:	f000 faa6 	bl	8003b14 <RCC_Delay>
 80035c8:	e01c      	b.n	8003604 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035ca:	4b0a      	ldr	r3, [pc, #40]	; (80035f4 <HAL_RCC_OscConfig+0x274>)
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d0:	f7ff f8e8 	bl	80027a4 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035d6:	e00f      	b.n	80035f8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035d8:	f7ff f8e4 	bl	80027a4 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d908      	bls.n	80035f8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e146      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
 80035ea:	bf00      	nop
 80035ec:	40021000 	.word	0x40021000
 80035f0:	42420000 	.word	0x42420000
 80035f4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035f8:	4b92      	ldr	r3, [pc, #584]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	f003 0302 	and.w	r3, r3, #2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1e9      	bne.n	80035d8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0304 	and.w	r3, r3, #4
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 80a6 	beq.w	800375e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003612:	2300      	movs	r3, #0
 8003614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003616:	4b8b      	ldr	r3, [pc, #556]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003618:	69db      	ldr	r3, [r3, #28]
 800361a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d10d      	bne.n	800363e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003622:	4b88      	ldr	r3, [pc, #544]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	4a87      	ldr	r2, [pc, #540]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003628:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800362c:	61d3      	str	r3, [r2, #28]
 800362e:	4b85      	ldr	r3, [pc, #532]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003636:	60bb      	str	r3, [r7, #8]
 8003638:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800363a:	2301      	movs	r3, #1
 800363c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800363e:	4b82      	ldr	r3, [pc, #520]	; (8003848 <HAL_RCC_OscConfig+0x4c8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003646:	2b00      	cmp	r3, #0
 8003648:	d118      	bne.n	800367c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800364a:	4b7f      	ldr	r3, [pc, #508]	; (8003848 <HAL_RCC_OscConfig+0x4c8>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a7e      	ldr	r2, [pc, #504]	; (8003848 <HAL_RCC_OscConfig+0x4c8>)
 8003650:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003654:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003656:	f7ff f8a5 	bl	80027a4 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800365e:	f7ff f8a1 	bl	80027a4 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b64      	cmp	r3, #100	; 0x64
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e103      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003670:	4b75      	ldr	r3, [pc, #468]	; (8003848 <HAL_RCC_OscConfig+0x4c8>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	2b01      	cmp	r3, #1
 8003682:	d106      	bne.n	8003692 <HAL_RCC_OscConfig+0x312>
 8003684:	4b6f      	ldr	r3, [pc, #444]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	4a6e      	ldr	r2, [pc, #440]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	6213      	str	r3, [r2, #32]
 8003690:	e02d      	b.n	80036ee <HAL_RCC_OscConfig+0x36e>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	2b00      	cmp	r3, #0
 8003698:	d10c      	bne.n	80036b4 <HAL_RCC_OscConfig+0x334>
 800369a:	4b6a      	ldr	r3, [pc, #424]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	4a69      	ldr	r2, [pc, #420]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036a0:	f023 0301 	bic.w	r3, r3, #1
 80036a4:	6213      	str	r3, [r2, #32]
 80036a6:	4b67      	ldr	r3, [pc, #412]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036a8:	6a1b      	ldr	r3, [r3, #32]
 80036aa:	4a66      	ldr	r2, [pc, #408]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036ac:	f023 0304 	bic.w	r3, r3, #4
 80036b0:	6213      	str	r3, [r2, #32]
 80036b2:	e01c      	b.n	80036ee <HAL_RCC_OscConfig+0x36e>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b05      	cmp	r3, #5
 80036ba:	d10c      	bne.n	80036d6 <HAL_RCC_OscConfig+0x356>
 80036bc:	4b61      	ldr	r3, [pc, #388]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4a60      	ldr	r2, [pc, #384]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036c2:	f043 0304 	orr.w	r3, r3, #4
 80036c6:	6213      	str	r3, [r2, #32]
 80036c8:	4b5e      	ldr	r3, [pc, #376]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a5d      	ldr	r2, [pc, #372]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	6213      	str	r3, [r2, #32]
 80036d4:	e00b      	b.n	80036ee <HAL_RCC_OscConfig+0x36e>
 80036d6:	4b5b      	ldr	r3, [pc, #364]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	4a5a      	ldr	r2, [pc, #360]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	f023 0301 	bic.w	r3, r3, #1
 80036e0:	6213      	str	r3, [r2, #32]
 80036e2:	4b58      	ldr	r3, [pc, #352]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	6a1b      	ldr	r3, [r3, #32]
 80036e6:	4a57      	ldr	r2, [pc, #348]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80036e8:	f023 0304 	bic.w	r3, r3, #4
 80036ec:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d015      	beq.n	8003722 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036f6:	f7ff f855 	bl	80027a4 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036fc:	e00a      	b.n	8003714 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036fe:	f7ff f851 	bl	80027a4 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	f241 3288 	movw	r2, #5000	; 0x1388
 800370c:	4293      	cmp	r3, r2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e0b1      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003714:	4b4b      	ldr	r3, [pc, #300]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003716:	6a1b      	ldr	r3, [r3, #32]
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d0ee      	beq.n	80036fe <HAL_RCC_OscConfig+0x37e>
 8003720:	e014      	b.n	800374c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003722:	f7ff f83f 	bl	80027a4 <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003728:	e00a      	b.n	8003740 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800372a:	f7ff f83b 	bl	80027a4 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	f241 3288 	movw	r2, #5000	; 0x1388
 8003738:	4293      	cmp	r3, r2
 800373a:	d901      	bls.n	8003740 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e09b      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003740:	4b40      	ldr	r3, [pc, #256]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003742:	6a1b      	ldr	r3, [r3, #32]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1ee      	bne.n	800372a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800374c:	7dfb      	ldrb	r3, [r7, #23]
 800374e:	2b01      	cmp	r3, #1
 8003750:	d105      	bne.n	800375e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003752:	4b3c      	ldr	r3, [pc, #240]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	4a3b      	ldr	r2, [pc, #236]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 8003758:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800375c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	2b00      	cmp	r3, #0
 8003764:	f000 8087 	beq.w	8003876 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003768:	4b36      	ldr	r3, [pc, #216]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f003 030c 	and.w	r3, r3, #12
 8003770:	2b08      	cmp	r3, #8
 8003772:	d061      	beq.n	8003838 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	2b02      	cmp	r3, #2
 800377a:	d146      	bne.n	800380a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800377c:	4b33      	ldr	r3, [pc, #204]	; (800384c <HAL_RCC_OscConfig+0x4cc>)
 800377e:	2200      	movs	r2, #0
 8003780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003782:	f7ff f80f 	bl	80027a4 <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003788:	e008      	b.n	800379c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800378a:	f7ff f80b 	bl	80027a4 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d901      	bls.n	800379c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003798:	2303      	movs	r3, #3
 800379a:	e06d      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800379c:	4b29      	ldr	r3, [pc, #164]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1f0      	bne.n	800378a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6a1b      	ldr	r3, [r3, #32]
 80037ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037b0:	d108      	bne.n	80037c4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037b2:	4b24      	ldr	r3, [pc, #144]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	4921      	ldr	r1, [pc, #132]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037c4:	4b1f      	ldr	r3, [pc, #124]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6a19      	ldr	r1, [r3, #32]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d4:	430b      	orrs	r3, r1
 80037d6:	491b      	ldr	r1, [pc, #108]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80037dc:	4b1b      	ldr	r3, [pc, #108]	; (800384c <HAL_RCC_OscConfig+0x4cc>)
 80037de:	2201      	movs	r2, #1
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe ffdf 	bl	80027a4 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ea:	f7fe ffdb 	bl	80027a4 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e03d      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037fc:	4b11      	ldr	r3, [pc, #68]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d0f0      	beq.n	80037ea <HAL_RCC_OscConfig+0x46a>
 8003808:	e035      	b.n	8003876 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800380a:	4b10      	ldr	r3, [pc, #64]	; (800384c <HAL_RCC_OscConfig+0x4cc>)
 800380c:	2200      	movs	r2, #0
 800380e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003810:	f7fe ffc8 	bl	80027a4 <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003816:	e008      	b.n	800382a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003818:	f7fe ffc4 	bl	80027a4 <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b02      	cmp	r3, #2
 8003824:	d901      	bls.n	800382a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e026      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800382a:	4b06      	ldr	r3, [pc, #24]	; (8003844 <HAL_RCC_OscConfig+0x4c4>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d1f0      	bne.n	8003818 <HAL_RCC_OscConfig+0x498>
 8003836:	e01e      	b.n	8003876 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	69db      	ldr	r3, [r3, #28]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d107      	bne.n	8003850 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	e019      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
 8003844:	40021000 	.word	0x40021000
 8003848:	40007000 	.word	0x40007000
 800384c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003850:	4b0b      	ldr	r3, [pc, #44]	; (8003880 <HAL_RCC_OscConfig+0x500>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	429a      	cmp	r2, r3
 8003862:	d106      	bne.n	8003872 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800386e:	429a      	cmp	r2, r3
 8003870:	d001      	beq.n	8003876 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e000      	b.n	8003878 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3718      	adds	r7, #24
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	40021000 	.word	0x40021000

08003884 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003894:	2301      	movs	r3, #1
 8003896:	e0d0      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003898:	4b6a      	ldr	r3, [pc, #424]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	683a      	ldr	r2, [r7, #0]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d910      	bls.n	80038c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038a6:	4b67      	ldr	r3, [pc, #412]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f023 0207 	bic.w	r2, r3, #7
 80038ae:	4965      	ldr	r1, [pc, #404]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038b6:	4b63      	ldr	r3, [pc, #396]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0307 	and.w	r3, r3, #7
 80038be:	683a      	ldr	r2, [r7, #0]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d001      	beq.n	80038c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e0b8      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0302 	and.w	r3, r3, #2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d020      	beq.n	8003916 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0304 	and.w	r3, r3, #4
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d005      	beq.n	80038ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80038e0:	4b59      	ldr	r3, [pc, #356]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	4a58      	ldr	r2, [pc, #352]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 80038e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0308 	and.w	r3, r3, #8
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d005      	beq.n	8003904 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038f8:	4b53      	ldr	r3, [pc, #332]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4a52      	ldr	r2, [pc, #328]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 80038fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003902:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003904:	4b50      	ldr	r3, [pc, #320]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	494d      	ldr	r1, [pc, #308]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	4313      	orrs	r3, r2
 8003914:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	d040      	beq.n	80039a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d107      	bne.n	800393a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392a:	4b47      	ldr	r3, [pc, #284]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d115      	bne.n	8003962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	e07f      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2b02      	cmp	r3, #2
 8003940:	d107      	bne.n	8003952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003942:	4b41      	ldr	r3, [pc, #260]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d109      	bne.n	8003962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e073      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003952:	4b3d      	ldr	r3, [pc, #244]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e06b      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003962:	4b39      	ldr	r3, [pc, #228]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f023 0203 	bic.w	r2, r3, #3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	4936      	ldr	r1, [pc, #216]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003970:	4313      	orrs	r3, r2
 8003972:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003974:	f7fe ff16 	bl	80027a4 <HAL_GetTick>
 8003978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800397a:	e00a      	b.n	8003992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800397c:	f7fe ff12 	bl	80027a4 <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	f241 3288 	movw	r2, #5000	; 0x1388
 800398a:	4293      	cmp	r3, r2
 800398c:	d901      	bls.n	8003992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e053      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003992:	4b2d      	ldr	r3, [pc, #180]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f003 020c 	and.w	r2, r3, #12
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d1eb      	bne.n	800397c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039a4:	4b27      	ldr	r3, [pc, #156]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d210      	bcs.n	80039d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039b2:	4b24      	ldr	r3, [pc, #144]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f023 0207 	bic.w	r2, r3, #7
 80039ba:	4922      	ldr	r1, [pc, #136]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	4313      	orrs	r3, r2
 80039c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039c2:	4b20      	ldr	r3, [pc, #128]	; (8003a44 <HAL_RCC_ClockConfig+0x1c0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d001      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e032      	b.n	8003a3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0304 	and.w	r3, r3, #4
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d008      	beq.n	80039f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80039e0:	4b19      	ldr	r3, [pc, #100]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	4916      	ldr	r1, [pc, #88]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 80039ee:	4313      	orrs	r3, r2
 80039f0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f003 0308 	and.w	r3, r3, #8
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d009      	beq.n	8003a12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039fe:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	691b      	ldr	r3, [r3, #16]
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	490e      	ldr	r1, [pc, #56]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a12:	f000 f821 	bl	8003a58 <HAL_RCC_GetSysClockFreq>
 8003a16:	4602      	mov	r2, r0
 8003a18:	4b0b      	ldr	r3, [pc, #44]	; (8003a48 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	091b      	lsrs	r3, r3, #4
 8003a1e:	f003 030f 	and.w	r3, r3, #15
 8003a22:	490a      	ldr	r1, [pc, #40]	; (8003a4c <HAL_RCC_ClockConfig+0x1c8>)
 8003a24:	5ccb      	ldrb	r3, [r1, r3]
 8003a26:	fa22 f303 	lsr.w	r3, r2, r3
 8003a2a:	4a09      	ldr	r2, [pc, #36]	; (8003a50 <HAL_RCC_ClockConfig+0x1cc>)
 8003a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a2e:	4b09      	ldr	r3, [pc, #36]	; (8003a54 <HAL_RCC_ClockConfig+0x1d0>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7fe fe74 	bl	8002720 <HAL_InitTick>

  return HAL_OK;
 8003a38:	2300      	movs	r3, #0
}
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	40022000 	.word	0x40022000
 8003a48:	40021000 	.word	0x40021000
 8003a4c:	0800d2bc 	.word	0x0800d2bc
 8003a50:	20000048 	.word	0x20000048
 8003a54:	20000210 	.word	0x20000210

08003a58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a58:	b490      	push	{r4, r7}
 8003a5a:	b08a      	sub	sp, #40	; 0x28
 8003a5c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a5e:	4b29      	ldr	r3, [pc, #164]	; (8003b04 <HAL_RCC_GetSysClockFreq+0xac>)
 8003a60:	1d3c      	adds	r4, r7, #4
 8003a62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a68:	f240 2301 	movw	r3, #513	; 0x201
 8003a6c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	61fb      	str	r3, [r7, #28]
 8003a72:	2300      	movs	r3, #0
 8003a74:	61bb      	str	r3, [r7, #24]
 8003a76:	2300      	movs	r3, #0
 8003a78:	627b      	str	r3, [r7, #36]	; 0x24
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a82:	4b21      	ldr	r3, [pc, #132]	; (8003b08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	d002      	beq.n	8003a98 <HAL_RCC_GetSysClockFreq+0x40>
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d003      	beq.n	8003a9e <HAL_RCC_GetSysClockFreq+0x46>
 8003a96:	e02b      	b.n	8003af0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a98:	4b1c      	ldr	r3, [pc, #112]	; (8003b0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a9a:	623b      	str	r3, [r7, #32]
      break;
 8003a9c:	e02b      	b.n	8003af6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	0c9b      	lsrs	r3, r3, #18
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	3328      	adds	r3, #40	; 0x28
 8003aa8:	443b      	add	r3, r7
 8003aaa:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003aae:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ab0:	69fb      	ldr	r3, [r7, #28]
 8003ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d012      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003aba:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	0c5b      	lsrs	r3, r3, #17
 8003ac0:	f003 0301 	and.w	r3, r3, #1
 8003ac4:	3328      	adds	r3, #40	; 0x28
 8003ac6:	443b      	add	r3, r7
 8003ac8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003acc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	4a0e      	ldr	r2, [pc, #56]	; (8003b0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ad2:	fb03 f202 	mul.w	r2, r3, r2
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003adc:	627b      	str	r3, [r7, #36]	; 0x24
 8003ade:	e004      	b.n	8003aea <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	4a0b      	ldr	r2, [pc, #44]	; (8003b10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ae4:	fb02 f303 	mul.w	r3, r2, r3
 8003ae8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aec:	623b      	str	r3, [r7, #32]
      break;
 8003aee:	e002      	b.n	8003af6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003af0:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <HAL_RCC_GetSysClockFreq+0xb4>)
 8003af2:	623b      	str	r3, [r7, #32]
      break;
 8003af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003af6:	6a3b      	ldr	r3, [r7, #32]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3728      	adds	r7, #40	; 0x28
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc90      	pop	{r4, r7}
 8003b00:	4770      	bx	lr
 8003b02:	bf00      	nop
 8003b04:	0800622c 	.word	0x0800622c
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	007a1200 	.word	0x007a1200
 8003b10:	003d0900 	.word	0x003d0900

08003b14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b085      	sub	sp, #20
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b1c:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <RCC_Delay+0x34>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <RCC_Delay+0x38>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0a5b      	lsrs	r3, r3, #9
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b30:	bf00      	nop
  }
  while (Delay --);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	1e5a      	subs	r2, r3, #1
 8003b36:	60fa      	str	r2, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1f9      	bne.n	8003b30 <RCC_Delay+0x1c>
}
 8003b3c:	bf00      	nop
 8003b3e:	bf00      	nop
 8003b40:	3714      	adds	r7, #20
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr
 8003b48:	20000048 	.word	0x20000048
 8003b4c:	10624dd3 	.word	0x10624dd3

08003b50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e041      	b.n	8003be6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d106      	bne.n	8003b7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b76:	6878      	ldr	r0, [r7, #4]
 8003b78:	f7fd f9b2 	bl	8000ee0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	3304      	adds	r3, #4
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4610      	mov	r0, r2
 8003b90:	f000 fcb4 	bl	80044fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d001      	beq.n	8003c08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e032      	b.n	8003c6e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2202      	movs	r2, #2
 8003c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a18      	ldr	r2, [pc, #96]	; (8003c78 <HAL_TIM_Base_Start+0x88>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d00e      	beq.n	8003c38 <HAL_TIM_Base_Start+0x48>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c22:	d009      	beq.n	8003c38 <HAL_TIM_Base_Start+0x48>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a14      	ldr	r2, [pc, #80]	; (8003c7c <HAL_TIM_Base_Start+0x8c>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d004      	beq.n	8003c38 <HAL_TIM_Base_Start+0x48>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a13      	ldr	r2, [pc, #76]	; (8003c80 <HAL_TIM_Base_Start+0x90>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d111      	bne.n	8003c5c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 0307 	and.w	r3, r3, #7
 8003c42:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2b06      	cmp	r3, #6
 8003c48:	d010      	beq.n	8003c6c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f042 0201 	orr.w	r2, r2, #1
 8003c58:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c5a:	e007      	b.n	8003c6c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0201 	orr.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3714      	adds	r7, #20
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bc80      	pop	{r7}
 8003c76:	4770      	bx	lr
 8003c78:	40012c00 	.word	0x40012c00
 8003c7c:	40000400 	.word	0x40000400
 8003c80:	40000800 	.word	0x40000800

08003c84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d001      	beq.n	8003c9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e03a      	b.n	8003d12 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f042 0201 	orr.w	r2, r2, #1
 8003cb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a18      	ldr	r2, [pc, #96]	; (8003d1c <HAL_TIM_Base_Start_IT+0x98>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d00e      	beq.n	8003cdc <HAL_TIM_Base_Start_IT+0x58>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cc6:	d009      	beq.n	8003cdc <HAL_TIM_Base_Start_IT+0x58>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a14      	ldr	r2, [pc, #80]	; (8003d20 <HAL_TIM_Base_Start_IT+0x9c>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d004      	beq.n	8003cdc <HAL_TIM_Base_Start_IT+0x58>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a13      	ldr	r2, [pc, #76]	; (8003d24 <HAL_TIM_Base_Start_IT+0xa0>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d111      	bne.n	8003d00 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f003 0307 	and.w	r3, r3, #7
 8003ce6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2b06      	cmp	r3, #6
 8003cec:	d010      	beq.n	8003d10 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f042 0201 	orr.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cfe:	e007      	b.n	8003d10 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f042 0201 	orr.w	r2, r2, #1
 8003d0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d10:	2300      	movs	r3, #0
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3714      	adds	r7, #20
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr
 8003d1c:	40012c00 	.word	0x40012c00
 8003d20:	40000400 	.word	0x40000400
 8003d24:	40000800 	.word	0x40000800

08003d28 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b082      	sub	sp, #8
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d101      	bne.n	8003d3a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e041      	b.n	8003dbe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f000 f839 	bl	8003dc6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2202      	movs	r2, #2
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3304      	adds	r3, #4
 8003d64:	4619      	mov	r1, r3
 8003d66:	4610      	mov	r0, r2
 8003d68:	f000 fbc8 	bl	80044fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2201      	movs	r2, #1
 8003d70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2201      	movs	r2, #1
 8003d90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3708      	adds	r7, #8
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003dc6:	b480      	push	{r7}
 8003dc8:	b083      	sub	sp, #12
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003dce:	bf00      	nop
 8003dd0:	370c      	adds	r7, #12
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bc80      	pop	{r7}
 8003dd6:	4770      	bx	lr

08003dd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d109      	bne.n	8003dfc <HAL_TIM_PWM_Start+0x24>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dee:	b2db      	uxtb	r3, r3
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	bf14      	ite	ne
 8003df4:	2301      	movne	r3, #1
 8003df6:	2300      	moveq	r3, #0
 8003df8:	b2db      	uxtb	r3, r3
 8003dfa:	e022      	b.n	8003e42 <HAL_TIM_PWM_Start+0x6a>
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b04      	cmp	r3, #4
 8003e00:	d109      	bne.n	8003e16 <HAL_TIM_PWM_Start+0x3e>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	bf14      	ite	ne
 8003e0e:	2301      	movne	r3, #1
 8003e10:	2300      	moveq	r3, #0
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	e015      	b.n	8003e42 <HAL_TIM_PWM_Start+0x6a>
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	2b08      	cmp	r3, #8
 8003e1a:	d109      	bne.n	8003e30 <HAL_TIM_PWM_Start+0x58>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	bf14      	ite	ne
 8003e28:	2301      	movne	r3, #1
 8003e2a:	2300      	moveq	r3, #0
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	e008      	b.n	8003e42 <HAL_TIM_PWM_Start+0x6a>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	bf14      	ite	ne
 8003e3c:	2301      	movne	r3, #1
 8003e3e:	2300      	moveq	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d001      	beq.n	8003e4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e05e      	b.n	8003f08 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d104      	bne.n	8003e5a <HAL_TIM_PWM_Start+0x82>
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2202      	movs	r2, #2
 8003e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003e58:	e013      	b.n	8003e82 <HAL_TIM_PWM_Start+0xaa>
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	2b04      	cmp	r3, #4
 8003e5e:	d104      	bne.n	8003e6a <HAL_TIM_PWM_Start+0x92>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003e68:	e00b      	b.n	8003e82 <HAL_TIM_PWM_Start+0xaa>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	2b08      	cmp	r3, #8
 8003e6e:	d104      	bne.n	8003e7a <HAL_TIM_PWM_Start+0xa2>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2202      	movs	r2, #2
 8003e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003e78:	e003      	b.n	8003e82 <HAL_TIM_PWM_Start+0xaa>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2202      	movs	r2, #2
 8003e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	2201      	movs	r2, #1
 8003e88:	6839      	ldr	r1, [r7, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 fe44 	bl	8004b18 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a1e      	ldr	r2, [pc, #120]	; (8003f10 <HAL_TIM_PWM_Start+0x138>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d107      	bne.n	8003eaa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ea8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4a18      	ldr	r2, [pc, #96]	; (8003f10 <HAL_TIM_PWM_Start+0x138>)
 8003eb0:	4293      	cmp	r3, r2
 8003eb2:	d00e      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0xfa>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ebc:	d009      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0xfa>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a14      	ldr	r2, [pc, #80]	; (8003f14 <HAL_TIM_PWM_Start+0x13c>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	d004      	beq.n	8003ed2 <HAL_TIM_PWM_Start+0xfa>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a12      	ldr	r2, [pc, #72]	; (8003f18 <HAL_TIM_PWM_Start+0x140>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d111      	bne.n	8003ef6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	f003 0307 	and.w	r3, r3, #7
 8003edc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2b06      	cmp	r3, #6
 8003ee2:	d010      	beq.n	8003f06 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f042 0201 	orr.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ef4:	e007      	b.n	8003f06 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	681a      	ldr	r2, [r3, #0]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f042 0201 	orr.w	r2, r2, #1
 8003f04:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3710      	adds	r7, #16
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	40012c00 	.word	0x40012c00
 8003f14:	40000400 	.word	0x40000400
 8003f18:	40000800 	.word	0x40000800

08003f1c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	691b      	ldr	r3, [r3, #16]
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b02      	cmp	r3, #2
 8003f30:	d122      	bne.n	8003f78 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d11b      	bne.n	8003f78 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f06f 0202 	mvn.w	r2, #2
 8003f48:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d003      	beq.n	8003f66 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fab1 	bl	80044c6 <HAL_TIM_IC_CaptureCallback>
 8003f64:	e005      	b.n	8003f72 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f000 faa4 	bl	80044b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f6c:	6878      	ldr	r0, [r7, #4]
 8003f6e:	f000 fab3 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	f003 0304 	and.w	r3, r3, #4
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d122      	bne.n	8003fcc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	f003 0304 	and.w	r3, r3, #4
 8003f90:	2b04      	cmp	r3, #4
 8003f92:	d11b      	bne.n	8003fcc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f06f 0204 	mvn.w	r2, #4
 8003f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f000 fa87 	bl	80044c6 <HAL_TIM_IC_CaptureCallback>
 8003fb8:	e005      	b.n	8003fc6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 fa7a 	bl	80044b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 fa89 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b08      	cmp	r3, #8
 8003fd8:	d122      	bne.n	8004020 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	f003 0308 	and.w	r3, r3, #8
 8003fe4:	2b08      	cmp	r3, #8
 8003fe6:	d11b      	bne.n	8004020 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f06f 0208 	mvn.w	r2, #8
 8003ff0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2204      	movs	r2, #4
 8003ff6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f003 0303 	and.w	r3, r3, #3
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f000 fa5d 	bl	80044c6 <HAL_TIM_IC_CaptureCallback>
 800400c:	e005      	b.n	800401a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800400e:	6878      	ldr	r0, [r7, #4]
 8004010:	f000 fa50 	bl	80044b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f000 fa5f 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2200      	movs	r2, #0
 800401e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b10      	cmp	r3, #16
 800402c:	d122      	bne.n	8004074 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	68db      	ldr	r3, [r3, #12]
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2b10      	cmp	r3, #16
 800403a:	d11b      	bne.n	8004074 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f06f 0210 	mvn.w	r2, #16
 8004044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2208      	movs	r2, #8
 800404a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	69db      	ldr	r3, [r3, #28]
 8004052:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f000 fa33 	bl	80044c6 <HAL_TIM_IC_CaptureCallback>
 8004060:	e005      	b.n	800406e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 fa26 	bl	80044b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 fa35 	bl	80044d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2200      	movs	r2, #0
 8004072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	f003 0301 	and.w	r3, r3, #1
 800407e:	2b01      	cmp	r3, #1
 8004080:	d10e      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	68db      	ldr	r3, [r3, #12]
 8004088:	f003 0301 	and.w	r3, r3, #1
 800408c:	2b01      	cmp	r3, #1
 800408e:	d107      	bne.n	80040a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f06f 0201 	mvn.w	r2, #1
 8004098:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800409a:	6878      	ldr	r0, [r7, #4]
 800409c:	f7fc f8fa 	bl	8000294 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040aa:	2b80      	cmp	r3, #128	; 0x80
 80040ac:	d10e      	bne.n	80040cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040b8:	2b80      	cmp	r3, #128	; 0x80
 80040ba:	d107      	bne.n	80040cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80040c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fe02 	bl	8004cd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	691b      	ldr	r3, [r3, #16]
 80040d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040d6:	2b40      	cmp	r3, #64	; 0x40
 80040d8:	d10e      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e4:	2b40      	cmp	r3, #64	; 0x40
 80040e6:	d107      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f9f9 	bl	80044ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b20      	cmp	r3, #32
 8004104:	d10e      	bne.n	8004124 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f003 0320 	and.w	r3, r3, #32
 8004110:	2b20      	cmp	r3, #32
 8004112:	d107      	bne.n	8004124 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0220 	mvn.w	r2, #32
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 fdcd 	bl	8004cbe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004124:	bf00      	nop
 8004126:	3708      	adds	r7, #8
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}

0800412c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	60f8      	str	r0, [r7, #12]
 8004134:	60b9      	str	r1, [r7, #8]
 8004136:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800413e:	2b01      	cmp	r3, #1
 8004140:	d101      	bne.n	8004146 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004142:	2302      	movs	r3, #2
 8004144:	e0ac      	b.n	80042a0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2b0c      	cmp	r3, #12
 8004152:	f200 809f 	bhi.w	8004294 <HAL_TIM_PWM_ConfigChannel+0x168>
 8004156:	a201      	add	r2, pc, #4	; (adr r2, 800415c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800415c:	08004191 	.word	0x08004191
 8004160:	08004295 	.word	0x08004295
 8004164:	08004295 	.word	0x08004295
 8004168:	08004295 	.word	0x08004295
 800416c:	080041d1 	.word	0x080041d1
 8004170:	08004295 	.word	0x08004295
 8004174:	08004295 	.word	0x08004295
 8004178:	08004295 	.word	0x08004295
 800417c:	08004213 	.word	0x08004213
 8004180:	08004295 	.word	0x08004295
 8004184:	08004295 	.word	0x08004295
 8004188:	08004295 	.word	0x08004295
 800418c:	08004253 	.word	0x08004253
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	68b9      	ldr	r1, [r7, #8]
 8004196:	4618      	mov	r0, r3
 8004198:	f000 fa12 	bl	80045c0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	699a      	ldr	r2, [r3, #24]
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f042 0208 	orr.w	r2, r2, #8
 80041aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699a      	ldr	r2, [r3, #24]
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 0204 	bic.w	r2, r2, #4
 80041ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6999      	ldr	r1, [r3, #24]
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	691a      	ldr	r2, [r3, #16]
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	430a      	orrs	r2, r1
 80041cc:	619a      	str	r2, [r3, #24]
      break;
 80041ce:	e062      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68b9      	ldr	r1, [r7, #8]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f000 fa58 	bl	800468c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	699a      	ldr	r2, [r3, #24]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80041ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	699a      	ldr	r2, [r3, #24]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6999      	ldr	r1, [r3, #24]
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	691b      	ldr	r3, [r3, #16]
 8004206:	021a      	lsls	r2, r3, #8
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	430a      	orrs	r2, r1
 800420e:	619a      	str	r2, [r3, #24]
      break;
 8004210:	e041      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68b9      	ldr	r1, [r7, #8]
 8004218:	4618      	mov	r0, r3
 800421a:	f000 faa1 	bl	8004760 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	69da      	ldr	r2, [r3, #28]
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f042 0208 	orr.w	r2, r2, #8
 800422c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	69da      	ldr	r2, [r3, #28]
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f022 0204 	bic.w	r2, r2, #4
 800423c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	69d9      	ldr	r1, [r3, #28]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	691a      	ldr	r2, [r3, #16]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	430a      	orrs	r2, r1
 800424e:	61da      	str	r2, [r3, #28]
      break;
 8004250:	e021      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68b9      	ldr	r1, [r7, #8]
 8004258:	4618      	mov	r0, r3
 800425a:	f000 faeb 	bl	8004834 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	69da      	ldr	r2, [r3, #28]
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800426c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	69da      	ldr	r2, [r3, #28]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800427c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	69d9      	ldr	r1, [r3, #28]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	021a      	lsls	r2, r3, #8
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	61da      	str	r2, [r3, #28]
      break;
 8004292:	e000      	b.n	8004296 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8004294:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
 80042b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_TIM_ConfigClockSource+0x18>
 80042bc:	2302      	movs	r3, #2
 80042be:	e0b3      	b.n	8004428 <HAL_TIM_ConfigClockSource+0x180>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	68fa      	ldr	r2, [r7, #12]
 80042ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042f8:	d03e      	beq.n	8004378 <HAL_TIM_ConfigClockSource+0xd0>
 80042fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042fe:	f200 8087 	bhi.w	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004302:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004306:	f000 8085 	beq.w	8004414 <HAL_TIM_ConfigClockSource+0x16c>
 800430a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800430e:	d87f      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004310:	2b70      	cmp	r3, #112	; 0x70
 8004312:	d01a      	beq.n	800434a <HAL_TIM_ConfigClockSource+0xa2>
 8004314:	2b70      	cmp	r3, #112	; 0x70
 8004316:	d87b      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004318:	2b60      	cmp	r3, #96	; 0x60
 800431a:	d050      	beq.n	80043be <HAL_TIM_ConfigClockSource+0x116>
 800431c:	2b60      	cmp	r3, #96	; 0x60
 800431e:	d877      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004320:	2b50      	cmp	r3, #80	; 0x50
 8004322:	d03c      	beq.n	800439e <HAL_TIM_ConfigClockSource+0xf6>
 8004324:	2b50      	cmp	r3, #80	; 0x50
 8004326:	d873      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004328:	2b40      	cmp	r3, #64	; 0x40
 800432a:	d058      	beq.n	80043de <HAL_TIM_ConfigClockSource+0x136>
 800432c:	2b40      	cmp	r3, #64	; 0x40
 800432e:	d86f      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004330:	2b30      	cmp	r3, #48	; 0x30
 8004332:	d064      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x156>
 8004334:	2b30      	cmp	r3, #48	; 0x30
 8004336:	d86b      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004338:	2b20      	cmp	r3, #32
 800433a:	d060      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x156>
 800433c:	2b20      	cmp	r3, #32
 800433e:	d867      	bhi.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
 8004340:	2b00      	cmp	r3, #0
 8004342:	d05c      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x156>
 8004344:	2b10      	cmp	r3, #16
 8004346:	d05a      	beq.n	80043fe <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004348:	e062      	b.n	8004410 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6818      	ldr	r0, [r3, #0]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	6899      	ldr	r1, [r3, #8]
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f000 fbbe 	bl	8004ada <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800436c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	609a      	str	r2, [r3, #8]
      break;
 8004376:	e04e      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6818      	ldr	r0, [r3, #0]
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	6899      	ldr	r1, [r3, #8]
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	685a      	ldr	r2, [r3, #4]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	f000 fba7 	bl	8004ada <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	689a      	ldr	r2, [r3, #8]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800439a:	609a      	str	r2, [r3, #8]
      break;
 800439c:	e03b      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6818      	ldr	r0, [r3, #0]
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	6859      	ldr	r1, [r3, #4]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	461a      	mov	r2, r3
 80043ac:	f000 fb1e 	bl	80049ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2150      	movs	r1, #80	; 0x50
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 fb75 	bl	8004aa6 <TIM_ITRx_SetConfig>
      break;
 80043bc:	e02b      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6818      	ldr	r0, [r3, #0]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	6859      	ldr	r1, [r3, #4]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	461a      	mov	r2, r3
 80043cc:	f000 fb3c 	bl	8004a48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2160      	movs	r1, #96	; 0x60
 80043d6:	4618      	mov	r0, r3
 80043d8:	f000 fb65 	bl	8004aa6 <TIM_ITRx_SetConfig>
      break;
 80043dc:	e01b      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6818      	ldr	r0, [r3, #0]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	6859      	ldr	r1, [r3, #4]
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	461a      	mov	r2, r3
 80043ec:	f000 fafe 	bl	80049ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2140      	movs	r1, #64	; 0x40
 80043f6:	4618      	mov	r0, r3
 80043f8:	f000 fb55 	bl	8004aa6 <TIM_ITRx_SetConfig>
      break;
 80043fc:	e00b      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681a      	ldr	r2, [r3, #0]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	4619      	mov	r1, r3
 8004408:	4610      	mov	r0, r2
 800440a:	f000 fb4c 	bl	8004aa6 <TIM_ITRx_SetConfig>
        break;
 800440e:	e002      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004410:	bf00      	nop
 8004412:	e000      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004414:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2201      	movs	r2, #1
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004426:	2300      	movs	r3, #0
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b082      	sub	sp, #8
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004440:	2b01      	cmp	r3, #1
 8004442:	d101      	bne.n	8004448 <HAL_TIM_SlaveConfigSynchro+0x18>
 8004444:	2302      	movs	r3, #2
 8004446:	e031      	b.n	80044ac <HAL_TIM_SlaveConfigSynchro+0x7c>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2201      	movs	r2, #1
 800444c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2202      	movs	r2, #2
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004458:	6839      	ldr	r1, [r7, #0]
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 fa38 	bl	80048d0 <TIM_SlaveTimer_SetConfig>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d009      	beq.n	800447a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e018      	b.n	80044ac <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68da      	ldr	r2, [r3, #12]
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004488:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68da      	ldr	r2, [r3, #12]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004498:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2201      	movs	r2, #1
 800449e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044aa:	2300      	movs	r3, #0
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}

080044b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044bc:	bf00      	nop
 80044be:	370c      	adds	r7, #12
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr

080044c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044c6:	b480      	push	{r7}
 80044c8:	b083      	sub	sp, #12
 80044ca:	af00      	add	r7, sp, #0
 80044cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044ce:	bf00      	nop
 80044d0:	370c      	adds	r7, #12
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bc80      	pop	{r7}
 80044d6:	4770      	bx	lr

080044d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr

080044ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b083      	sub	sp, #12
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044f2:	bf00      	nop
 80044f4:	370c      	adds	r7, #12
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bc80      	pop	{r7}
 80044fa:	4770      	bx	lr

080044fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a29      	ldr	r2, [pc, #164]	; (80045b4 <TIM_Base_SetConfig+0xb8>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00b      	beq.n	800452c <TIM_Base_SetConfig+0x30>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451a:	d007      	beq.n	800452c <TIM_Base_SetConfig+0x30>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a26      	ldr	r2, [pc, #152]	; (80045b8 <TIM_Base_SetConfig+0xbc>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d003      	beq.n	800452c <TIM_Base_SetConfig+0x30>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a25      	ldr	r2, [pc, #148]	; (80045bc <TIM_Base_SetConfig+0xc0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d108      	bne.n	800453e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004532:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	4313      	orrs	r3, r2
 800453c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a1c      	ldr	r2, [pc, #112]	; (80045b4 <TIM_Base_SetConfig+0xb8>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d00b      	beq.n	800455e <TIM_Base_SetConfig+0x62>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454c:	d007      	beq.n	800455e <TIM_Base_SetConfig+0x62>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	4a19      	ldr	r2, [pc, #100]	; (80045b8 <TIM_Base_SetConfig+0xbc>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d003      	beq.n	800455e <TIM_Base_SetConfig+0x62>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a18      	ldr	r2, [pc, #96]	; (80045bc <TIM_Base_SetConfig+0xc0>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d108      	bne.n	8004570 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004564:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	4313      	orrs	r3, r2
 800456e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	695b      	ldr	r3, [r3, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	4a07      	ldr	r2, [pc, #28]	; (80045b4 <TIM_Base_SetConfig+0xb8>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d103      	bne.n	80045a4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	691a      	ldr	r2, [r3, #16]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	615a      	str	r2, [r3, #20]
}
 80045aa:	bf00      	nop
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bc80      	pop	{r7}
 80045b2:	4770      	bx	lr
 80045b4:	40012c00 	.word	0x40012c00
 80045b8:	40000400 	.word	0x40000400
 80045bc:	40000800 	.word	0x40000800

080045c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b087      	sub	sp, #28
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a1b      	ldr	r3, [r3, #32]
 80045ce:	f023 0201 	bic.w	r2, r3, #1
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a1b      	ldr	r3, [r3, #32]
 80045da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	f023 0303 	bic.w	r3, r3, #3
 80045f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f023 0302 	bic.w	r3, r3, #2
 8004608:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	4313      	orrs	r3, r2
 8004612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a1c      	ldr	r2, [pc, #112]	; (8004688 <TIM_OC1_SetConfig+0xc8>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d10c      	bne.n	8004636 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800461c:	697b      	ldr	r3, [r7, #20]
 800461e:	f023 0308 	bic.w	r3, r3, #8
 8004622:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f023 0304 	bic.w	r3, r3, #4
 8004634:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a13      	ldr	r2, [pc, #76]	; (8004688 <TIM_OC1_SetConfig+0xc8>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d111      	bne.n	8004662 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004644:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800464c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	693a      	ldr	r2, [r7, #16]
 8004654:	4313      	orrs	r3, r2
 8004656:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	699b      	ldr	r3, [r3, #24]
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4313      	orrs	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	693a      	ldr	r2, [r7, #16]
 8004666:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	697a      	ldr	r2, [r7, #20]
 800467a:	621a      	str	r2, [r3, #32]
}
 800467c:	bf00      	nop
 800467e:	371c      	adds	r7, #28
 8004680:	46bd      	mov	sp, r7
 8004682:	bc80      	pop	{r7}
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	40012c00 	.word	0x40012c00

0800468c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800468c:	b480      	push	{r7}
 800468e:	b087      	sub	sp, #28
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	f023 0210 	bic.w	r2, r3, #16
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a1b      	ldr	r3, [r3, #32]
 80046a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	699b      	ldr	r3, [r3, #24]
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	021b      	lsls	r3, r3, #8
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f023 0320 	bic.w	r3, r3, #32
 80046d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	011b      	lsls	r3, r3, #4
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a1d      	ldr	r2, [pc, #116]	; (800475c <TIM_OC2_SetConfig+0xd0>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d10d      	bne.n	8004708 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80046f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	697a      	ldr	r2, [r7, #20]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004706:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	4a14      	ldr	r2, [pc, #80]	; (800475c <TIM_OC2_SetConfig+0xd0>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d113      	bne.n	8004738 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004716:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800471e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4313      	orrs	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	699b      	ldr	r3, [r3, #24]
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	4313      	orrs	r3, r2
 8004736:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68fa      	ldr	r2, [r7, #12]
 8004742:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	685a      	ldr	r2, [r3, #4]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	621a      	str	r2, [r3, #32]
}
 8004752:	bf00      	nop
 8004754:	371c      	adds	r7, #28
 8004756:	46bd      	mov	sp, r7
 8004758:	bc80      	pop	{r7}
 800475a:	4770      	bx	lr
 800475c:	40012c00 	.word	0x40012c00

08004760 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
 800476e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6a1b      	ldr	r3, [r3, #32]
 800477a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800478e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f023 0303 	bic.w	r3, r3, #3
 8004796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68fa      	ldr	r2, [r7, #12]
 800479e:	4313      	orrs	r3, r2
 80047a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	021b      	lsls	r3, r3, #8
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	4a1d      	ldr	r2, [pc, #116]	; (8004830 <TIM_OC3_SetConfig+0xd0>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d10d      	bne.n	80047da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	021b      	lsls	r3, r3, #8
 80047cc:	697a      	ldr	r2, [r7, #20]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a14      	ldr	r2, [pc, #80]	; (8004830 <TIM_OC3_SetConfig+0xd0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d113      	bne.n	800480a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80047e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80047f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80047f2:	683b      	ldr	r3, [r7, #0]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	011b      	lsls	r3, r3, #4
 80047f8:	693a      	ldr	r2, [r7, #16]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	011b      	lsls	r3, r3, #4
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	4313      	orrs	r3, r2
 8004808:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	685a      	ldr	r2, [r3, #4]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	697a      	ldr	r2, [r7, #20]
 8004822:	621a      	str	r2, [r3, #32]
}
 8004824:	bf00      	nop
 8004826:	371c      	adds	r7, #28
 8004828:	46bd      	mov	sp, r7
 800482a:	bc80      	pop	{r7}
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	40012c00 	.word	0x40012c00

08004834 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a1b      	ldr	r3, [r3, #32]
 800484e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69db      	ldr	r3, [r3, #28]
 800485a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004862:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800486a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	021b      	lsls	r3, r3, #8
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	4313      	orrs	r3, r2
 8004876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800487e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	031b      	lsls	r3, r3, #12
 8004886:	693a      	ldr	r2, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	4a0f      	ldr	r2, [pc, #60]	; (80048cc <TIM_OC4_SetConfig+0x98>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d109      	bne.n	80048a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800489a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	019b      	lsls	r3, r3, #6
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	693a      	ldr	r2, [r7, #16]
 80048c0:	621a      	str	r2, [r3, #32]
}
 80048c2:	bf00      	nop
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bc80      	pop	{r7}
 80048ca:	4770      	bx	lr
 80048cc:	40012c00 	.word	0x40012c00

080048d0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
 80048d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048e8:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f023 0307 	bic.w	r3, r3, #7
 80048fa:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	4313      	orrs	r3, r2
 8004904:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	697a      	ldr	r2, [r7, #20]
 800490c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	2b70      	cmp	r3, #112	; 0x70
 8004914:	d01a      	beq.n	800494c <TIM_SlaveTimer_SetConfig+0x7c>
 8004916:	2b70      	cmp	r3, #112	; 0x70
 8004918:	d860      	bhi.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
 800491a:	2b60      	cmp	r3, #96	; 0x60
 800491c:	d054      	beq.n	80049c8 <TIM_SlaveTimer_SetConfig+0xf8>
 800491e:	2b60      	cmp	r3, #96	; 0x60
 8004920:	d85c      	bhi.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
 8004922:	2b50      	cmp	r3, #80	; 0x50
 8004924:	d046      	beq.n	80049b4 <TIM_SlaveTimer_SetConfig+0xe4>
 8004926:	2b50      	cmp	r3, #80	; 0x50
 8004928:	d858      	bhi.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
 800492a:	2b40      	cmp	r3, #64	; 0x40
 800492c:	d019      	beq.n	8004962 <TIM_SlaveTimer_SetConfig+0x92>
 800492e:	2b40      	cmp	r3, #64	; 0x40
 8004930:	d854      	bhi.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
 8004932:	2b30      	cmp	r3, #48	; 0x30
 8004934:	d054      	beq.n	80049e0 <TIM_SlaveTimer_SetConfig+0x110>
 8004936:	2b30      	cmp	r3, #48	; 0x30
 8004938:	d850      	bhi.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
 800493a:	2b20      	cmp	r3, #32
 800493c:	d050      	beq.n	80049e0 <TIM_SlaveTimer_SetConfig+0x110>
 800493e:	2b20      	cmp	r3, #32
 8004940:	d84c      	bhi.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
 8004942:	2b00      	cmp	r3, #0
 8004944:	d04c      	beq.n	80049e0 <TIM_SlaveTimer_SetConfig+0x110>
 8004946:	2b10      	cmp	r3, #16
 8004948:	d04a      	beq.n	80049e0 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 800494a:	e047      	b.n	80049dc <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6818      	ldr	r0, [r3, #0]
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	68d9      	ldr	r1, [r3, #12]
 8004954:	683b      	ldr	r3, [r7, #0]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	f000 f8bd 	bl	8004ada <TIM_ETR_SetConfig>
      break;
 8004960:	e03f      	b.n	80049e2 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2b05      	cmp	r3, #5
 8004968:	d101      	bne.n	800496e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e03a      	b.n	80049e4 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	6a1a      	ldr	r2, [r3, #32]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 0201 	bic.w	r2, r2, #1
 8004984:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004994:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	691b      	ldr	r3, [r3, #16]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	4313      	orrs	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	68fa      	ldr	r2, [r7, #12]
 80049a8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	693a      	ldr	r2, [r7, #16]
 80049b0:	621a      	str	r2, [r3, #32]
      break;
 80049b2:	e016      	b.n	80049e2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6818      	ldr	r0, [r3, #0]
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	6899      	ldr	r1, [r3, #8]
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	461a      	mov	r2, r3
 80049c2:	f000 f813 	bl	80049ec <TIM_TI1_ConfigInputStage>
      break;
 80049c6:	e00c      	b.n	80049e2 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6818      	ldr	r0, [r3, #0]
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	6899      	ldr	r1, [r3, #8]
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	691b      	ldr	r3, [r3, #16]
 80049d4:	461a      	mov	r2, r3
 80049d6:	f000 f837 	bl	8004a48 <TIM_TI2_ConfigInputStage>
      break;
 80049da:	e002      	b.n	80049e2 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80049dc:	bf00      	nop
 80049de:	e000      	b.n	80049e2 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80049e0:	bf00      	nop
  }
  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3718      	adds	r7, #24
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bd80      	pop	{r7, pc}

080049ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b087      	sub	sp, #28
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	60f8      	str	r0, [r7, #12]
 80049f4:	60b9      	str	r1, [r7, #8]
 80049f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6a1b      	ldr	r3, [r3, #32]
 80049fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a1b      	ldr	r3, [r3, #32]
 8004a02:	f023 0201 	bic.w	r2, r3, #1
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	699b      	ldr	r3, [r3, #24]
 8004a0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	011b      	lsls	r3, r3, #4
 8004a1c:	693a      	ldr	r2, [r7, #16]
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a22:	697b      	ldr	r3, [r7, #20]
 8004a24:	f023 030a 	bic.w	r3, r3, #10
 8004a28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	697a      	ldr	r2, [r7, #20]
 8004a3c:	621a      	str	r2, [r3, #32]
}
 8004a3e:	bf00      	nop
 8004a40:	371c      	adds	r7, #28
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr

08004a48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	6a1b      	ldr	r3, [r3, #32]
 8004a58:	f023 0210 	bic.w	r2, r3, #16
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	031b      	lsls	r3, r3, #12
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	011b      	lsls	r3, r3, #4
 8004a8a:	693a      	ldr	r2, [r7, #16]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	697a      	ldr	r2, [r7, #20]
 8004a94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	621a      	str	r2, [r3, #32]
}
 8004a9c:	bf00      	nop
 8004a9e:	371c      	adds	r7, #28
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bc80      	pop	{r7}
 8004aa4:	4770      	bx	lr

08004aa6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004aa6:	b480      	push	{r7}
 8004aa8:	b085      	sub	sp, #20
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
 8004aae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004abc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	f043 0307 	orr.w	r3, r3, #7
 8004ac8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	609a      	str	r2, [r3, #8]
}
 8004ad0:	bf00      	nop
 8004ad2:	3714      	adds	r7, #20
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bc80      	pop	{r7}
 8004ad8:	4770      	bx	lr

08004ada <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ada:	b480      	push	{r7}
 8004adc:	b087      	sub	sp, #28
 8004ade:	af00      	add	r7, sp, #0
 8004ae0:	60f8      	str	r0, [r7, #12]
 8004ae2:	60b9      	str	r1, [r7, #8]
 8004ae4:	607a      	str	r2, [r7, #4]
 8004ae6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	689b      	ldr	r3, [r3, #8]
 8004aec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004af4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	021a      	lsls	r2, r3, #8
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	431a      	orrs	r2, r3
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	4313      	orrs	r3, r2
 8004b06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	697a      	ldr	r2, [r7, #20]
 8004b0c:	609a      	str	r2, [r3, #8]
}
 8004b0e:	bf00      	nop
 8004b10:	371c      	adds	r7, #28
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bc80      	pop	{r7}
 8004b16:	4770      	bx	lr

08004b18 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	60f8      	str	r0, [r7, #12]
 8004b20:	60b9      	str	r1, [r7, #8]
 8004b22:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	f003 031f 	and.w	r3, r3, #31
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6a1a      	ldr	r2, [r3, #32]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	43db      	mvns	r3, r3
 8004b3a:	401a      	ands	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a1a      	ldr	r2, [r3, #32]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	f003 031f 	and.w	r3, r3, #31
 8004b4a:	6879      	ldr	r1, [r7, #4]
 8004b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b50:	431a      	orrs	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	621a      	str	r2, [r3, #32]
}
 8004b56:	bf00      	nop
 8004b58:	371c      	adds	r7, #28
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bc80      	pop	{r7}
 8004b5e:	4770      	bx	lr

08004b60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b60:	b480      	push	{r7}
 8004b62:	b085      	sub	sp, #20
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
 8004b68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d101      	bne.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b74:	2302      	movs	r3, #2
 8004b76:	e046      	b.n	8004c06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2202      	movs	r2, #2
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	689b      	ldr	r3, [r3, #8]
 8004b96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a16      	ldr	r2, [pc, #88]	; (8004c10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d00e      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc4:	d009      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a12      	ldr	r2, [pc, #72]	; (8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d004      	beq.n	8004bda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4a10      	ldr	r2, [pc, #64]	; (8004c18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d10c      	bne.n	8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004be0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c04:	2300      	movs	r3, #0
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3714      	adds	r7, #20
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bc80      	pop	{r7}
 8004c0e:	4770      	bx	lr
 8004c10:	40012c00 	.word	0x40012c00
 8004c14:	40000400 	.word	0x40000400
 8004c18:	40000800 	.word	0x40000800

08004c1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e03d      	b.n	8004cb4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3714      	adds	r7, #20
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bc80      	pop	{r7}
 8004cbc:	4770      	bx	lr

08004cbe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b083      	sub	sp, #12
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bc80      	pop	{r7}
 8004cce:	4770      	bx	lr

08004cd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bc80      	pop	{r7}
 8004ce0:	4770      	bx	lr
	...

08004ce4 <__errno>:
 8004ce4:	4b01      	ldr	r3, [pc, #4]	; (8004cec <__errno+0x8>)
 8004ce6:	6818      	ldr	r0, [r3, #0]
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop
 8004cec:	20000218 	.word	0x20000218

08004cf0 <__libc_init_array>:
 8004cf0:	b570      	push	{r4, r5, r6, lr}
 8004cf2:	2600      	movs	r6, #0
 8004cf4:	4d0c      	ldr	r5, [pc, #48]	; (8004d28 <__libc_init_array+0x38>)
 8004cf6:	4c0d      	ldr	r4, [pc, #52]	; (8004d2c <__libc_init_array+0x3c>)
 8004cf8:	1b64      	subs	r4, r4, r5
 8004cfa:	10a4      	asrs	r4, r4, #2
 8004cfc:	42a6      	cmp	r6, r4
 8004cfe:	d109      	bne.n	8004d14 <__libc_init_array+0x24>
 8004d00:	f001 fa6a 	bl	80061d8 <_init>
 8004d04:	2600      	movs	r6, #0
 8004d06:	4d0a      	ldr	r5, [pc, #40]	; (8004d30 <__libc_init_array+0x40>)
 8004d08:	4c0a      	ldr	r4, [pc, #40]	; (8004d34 <__libc_init_array+0x44>)
 8004d0a:	1b64      	subs	r4, r4, r5
 8004d0c:	10a4      	asrs	r4, r4, #2
 8004d0e:	42a6      	cmp	r6, r4
 8004d10:	d105      	bne.n	8004d1e <__libc_init_array+0x2e>
 8004d12:	bd70      	pop	{r4, r5, r6, pc}
 8004d14:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d18:	4798      	blx	r3
 8004d1a:	3601      	adds	r6, #1
 8004d1c:	e7ee      	b.n	8004cfc <__libc_init_array+0xc>
 8004d1e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d22:	4798      	blx	r3
 8004d24:	3601      	adds	r6, #1
 8004d26:	e7f2      	b.n	8004d0e <__libc_init_array+0x1e>
 8004d28:	0800db80 	.word	0x0800db80
 8004d2c:	0800db80 	.word	0x0800db80
 8004d30:	0800db80 	.word	0x0800db80
 8004d34:	0800db84 	.word	0x0800db84

08004d38 <memcpy>:
 8004d38:	440a      	add	r2, r1
 8004d3a:	4291      	cmp	r1, r2
 8004d3c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d40:	d100      	bne.n	8004d44 <memcpy+0xc>
 8004d42:	4770      	bx	lr
 8004d44:	b510      	push	{r4, lr}
 8004d46:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004d4a:	4291      	cmp	r1, r2
 8004d4c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004d50:	d1f9      	bne.n	8004d46 <memcpy+0xe>
 8004d52:	bd10      	pop	{r4, pc}

08004d54 <memset>:
 8004d54:	4603      	mov	r3, r0
 8004d56:	4402      	add	r2, r0
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d100      	bne.n	8004d5e <memset+0xa>
 8004d5c:	4770      	bx	lr
 8004d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d62:	e7f9      	b.n	8004d58 <memset+0x4>

08004d64 <srand>:
 8004d64:	b538      	push	{r3, r4, r5, lr}
 8004d66:	4b10      	ldr	r3, [pc, #64]	; (8004da8 <srand+0x44>)
 8004d68:	4604      	mov	r4, r0
 8004d6a:	681d      	ldr	r5, [r3, #0]
 8004d6c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004d6e:	b9b3      	cbnz	r3, 8004d9e <srand+0x3a>
 8004d70:	2018      	movs	r0, #24
 8004d72:	f000 f8b3 	bl	8004edc <malloc>
 8004d76:	4602      	mov	r2, r0
 8004d78:	63a8      	str	r0, [r5, #56]	; 0x38
 8004d7a:	b920      	cbnz	r0, 8004d86 <srand+0x22>
 8004d7c:	2142      	movs	r1, #66	; 0x42
 8004d7e:	4b0b      	ldr	r3, [pc, #44]	; (8004dac <srand+0x48>)
 8004d80:	480b      	ldr	r0, [pc, #44]	; (8004db0 <srand+0x4c>)
 8004d82:	f000 f87b 	bl	8004e7c <__assert_func>
 8004d86:	490b      	ldr	r1, [pc, #44]	; (8004db4 <srand+0x50>)
 8004d88:	4b0b      	ldr	r3, [pc, #44]	; (8004db8 <srand+0x54>)
 8004d8a:	e9c0 1300 	strd	r1, r3, [r0]
 8004d8e:	4b0b      	ldr	r3, [pc, #44]	; (8004dbc <srand+0x58>)
 8004d90:	2100      	movs	r1, #0
 8004d92:	6083      	str	r3, [r0, #8]
 8004d94:	230b      	movs	r3, #11
 8004d96:	8183      	strh	r3, [r0, #12]
 8004d98:	2001      	movs	r0, #1
 8004d9a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8004da2:	611c      	str	r4, [r3, #16]
 8004da4:	615a      	str	r2, [r3, #20]
 8004da6:	bd38      	pop	{r3, r4, r5, pc}
 8004da8:	20000218 	.word	0x20000218
 8004dac:	0800da3c 	.word	0x0800da3c
 8004db0:	0800da53 	.word	0x0800da53
 8004db4:	abcd330e 	.word	0xabcd330e
 8004db8:	e66d1234 	.word	0xe66d1234
 8004dbc:	0005deec 	.word	0x0005deec

08004dc0 <rand>:
 8004dc0:	4b16      	ldr	r3, [pc, #88]	; (8004e1c <rand+0x5c>)
 8004dc2:	b510      	push	{r4, lr}
 8004dc4:	681c      	ldr	r4, [r3, #0]
 8004dc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004dc8:	b9b3      	cbnz	r3, 8004df8 <rand+0x38>
 8004dca:	2018      	movs	r0, #24
 8004dcc:	f000 f886 	bl	8004edc <malloc>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	63a0      	str	r0, [r4, #56]	; 0x38
 8004dd4:	b920      	cbnz	r0, 8004de0 <rand+0x20>
 8004dd6:	214e      	movs	r1, #78	; 0x4e
 8004dd8:	4b11      	ldr	r3, [pc, #68]	; (8004e20 <rand+0x60>)
 8004dda:	4812      	ldr	r0, [pc, #72]	; (8004e24 <rand+0x64>)
 8004ddc:	f000 f84e 	bl	8004e7c <__assert_func>
 8004de0:	4911      	ldr	r1, [pc, #68]	; (8004e28 <rand+0x68>)
 8004de2:	4b12      	ldr	r3, [pc, #72]	; (8004e2c <rand+0x6c>)
 8004de4:	e9c0 1300 	strd	r1, r3, [r0]
 8004de8:	4b11      	ldr	r3, [pc, #68]	; (8004e30 <rand+0x70>)
 8004dea:	2100      	movs	r1, #0
 8004dec:	6083      	str	r3, [r0, #8]
 8004dee:	230b      	movs	r3, #11
 8004df0:	8183      	strh	r3, [r0, #12]
 8004df2:	2001      	movs	r0, #1
 8004df4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004df8:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8004dfa:	4a0e      	ldr	r2, [pc, #56]	; (8004e34 <rand+0x74>)
 8004dfc:	6920      	ldr	r0, [r4, #16]
 8004dfe:	6963      	ldr	r3, [r4, #20]
 8004e00:	4342      	muls	r2, r0
 8004e02:	490d      	ldr	r1, [pc, #52]	; (8004e38 <rand+0x78>)
 8004e04:	fb01 2203 	mla	r2, r1, r3, r2
 8004e08:	fba0 0101 	umull	r0, r1, r0, r1
 8004e0c:	1c43      	adds	r3, r0, #1
 8004e0e:	eb42 0001 	adc.w	r0, r2, r1
 8004e12:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8004e16:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004e1a:	bd10      	pop	{r4, pc}
 8004e1c:	20000218 	.word	0x20000218
 8004e20:	0800da3c 	.word	0x0800da3c
 8004e24:	0800da53 	.word	0x0800da53
 8004e28:	abcd330e 	.word	0xabcd330e
 8004e2c:	e66d1234 	.word	0xe66d1234
 8004e30:	0005deec 	.word	0x0005deec
 8004e34:	5851f42d 	.word	0x5851f42d
 8004e38:	4c957f2d 	.word	0x4c957f2d

08004e3c <siprintf>:
 8004e3c:	b40e      	push	{r1, r2, r3}
 8004e3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e42:	b500      	push	{lr}
 8004e44:	b09c      	sub	sp, #112	; 0x70
 8004e46:	ab1d      	add	r3, sp, #116	; 0x74
 8004e48:	9002      	str	r0, [sp, #8]
 8004e4a:	9006      	str	r0, [sp, #24]
 8004e4c:	9107      	str	r1, [sp, #28]
 8004e4e:	9104      	str	r1, [sp, #16]
 8004e50:	4808      	ldr	r0, [pc, #32]	; (8004e74 <siprintf+0x38>)
 8004e52:	4909      	ldr	r1, [pc, #36]	; (8004e78 <siprintf+0x3c>)
 8004e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e58:	9105      	str	r1, [sp, #20]
 8004e5a:	6800      	ldr	r0, [r0, #0]
 8004e5c:	a902      	add	r1, sp, #8
 8004e5e:	9301      	str	r3, [sp, #4]
 8004e60:	f000 f97c 	bl	800515c <_svfiprintf_r>
 8004e64:	2200      	movs	r2, #0
 8004e66:	9b02      	ldr	r3, [sp, #8]
 8004e68:	701a      	strb	r2, [r3, #0]
 8004e6a:	b01c      	add	sp, #112	; 0x70
 8004e6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e70:	b003      	add	sp, #12
 8004e72:	4770      	bx	lr
 8004e74:	20000218 	.word	0x20000218
 8004e78:	ffff0208 	.word	0xffff0208

08004e7c <__assert_func>:
 8004e7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004e7e:	4614      	mov	r4, r2
 8004e80:	461a      	mov	r2, r3
 8004e82:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <__assert_func+0x2c>)
 8004e84:	4605      	mov	r5, r0
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	68d8      	ldr	r0, [r3, #12]
 8004e8a:	b14c      	cbz	r4, 8004ea0 <__assert_func+0x24>
 8004e8c:	4b07      	ldr	r3, [pc, #28]	; (8004eac <__assert_func+0x30>)
 8004e8e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004e92:	9100      	str	r1, [sp, #0]
 8004e94:	462b      	mov	r3, r5
 8004e96:	4906      	ldr	r1, [pc, #24]	; (8004eb0 <__assert_func+0x34>)
 8004e98:	f000 f80e 	bl	8004eb8 <fiprintf>
 8004e9c:	f000 fe1c 	bl	8005ad8 <abort>
 8004ea0:	4b04      	ldr	r3, [pc, #16]	; (8004eb4 <__assert_func+0x38>)
 8004ea2:	461c      	mov	r4, r3
 8004ea4:	e7f3      	b.n	8004e8e <__assert_func+0x12>
 8004ea6:	bf00      	nop
 8004ea8:	20000218 	.word	0x20000218
 8004eac:	0800daae 	.word	0x0800daae
 8004eb0:	0800dabb 	.word	0x0800dabb
 8004eb4:	0800dae9 	.word	0x0800dae9

08004eb8 <fiprintf>:
 8004eb8:	b40e      	push	{r1, r2, r3}
 8004eba:	b503      	push	{r0, r1, lr}
 8004ebc:	4601      	mov	r1, r0
 8004ebe:	ab03      	add	r3, sp, #12
 8004ec0:	4805      	ldr	r0, [pc, #20]	; (8004ed8 <fiprintf+0x20>)
 8004ec2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004ec6:	6800      	ldr	r0, [r0, #0]
 8004ec8:	9301      	str	r3, [sp, #4]
 8004eca:	f000 fa6f 	bl	80053ac <_vfiprintf_r>
 8004ece:	b002      	add	sp, #8
 8004ed0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004ed4:	b003      	add	sp, #12
 8004ed6:	4770      	bx	lr
 8004ed8:	20000218 	.word	0x20000218

08004edc <malloc>:
 8004edc:	4b02      	ldr	r3, [pc, #8]	; (8004ee8 <malloc+0xc>)
 8004ede:	4601      	mov	r1, r0
 8004ee0:	6818      	ldr	r0, [r3, #0]
 8004ee2:	f000 b86b 	b.w	8004fbc <_malloc_r>
 8004ee6:	bf00      	nop
 8004ee8:	20000218 	.word	0x20000218

08004eec <_free_r>:
 8004eec:	b538      	push	{r3, r4, r5, lr}
 8004eee:	4605      	mov	r5, r0
 8004ef0:	2900      	cmp	r1, #0
 8004ef2:	d040      	beq.n	8004f76 <_free_r+0x8a>
 8004ef4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004ef8:	1f0c      	subs	r4, r1, #4
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	bfb8      	it	lt
 8004efe:	18e4      	addlt	r4, r4, r3
 8004f00:	f001 f836 	bl	8005f70 <__malloc_lock>
 8004f04:	4a1c      	ldr	r2, [pc, #112]	; (8004f78 <_free_r+0x8c>)
 8004f06:	6813      	ldr	r3, [r2, #0]
 8004f08:	b933      	cbnz	r3, 8004f18 <_free_r+0x2c>
 8004f0a:	6063      	str	r3, [r4, #4]
 8004f0c:	6014      	str	r4, [r2, #0]
 8004f0e:	4628      	mov	r0, r5
 8004f10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f14:	f001 b832 	b.w	8005f7c <__malloc_unlock>
 8004f18:	42a3      	cmp	r3, r4
 8004f1a:	d908      	bls.n	8004f2e <_free_r+0x42>
 8004f1c:	6820      	ldr	r0, [r4, #0]
 8004f1e:	1821      	adds	r1, r4, r0
 8004f20:	428b      	cmp	r3, r1
 8004f22:	bf01      	itttt	eq
 8004f24:	6819      	ldreq	r1, [r3, #0]
 8004f26:	685b      	ldreq	r3, [r3, #4]
 8004f28:	1809      	addeq	r1, r1, r0
 8004f2a:	6021      	streq	r1, [r4, #0]
 8004f2c:	e7ed      	b.n	8004f0a <_free_r+0x1e>
 8004f2e:	461a      	mov	r2, r3
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	b10b      	cbz	r3, 8004f38 <_free_r+0x4c>
 8004f34:	42a3      	cmp	r3, r4
 8004f36:	d9fa      	bls.n	8004f2e <_free_r+0x42>
 8004f38:	6811      	ldr	r1, [r2, #0]
 8004f3a:	1850      	adds	r0, r2, r1
 8004f3c:	42a0      	cmp	r0, r4
 8004f3e:	d10b      	bne.n	8004f58 <_free_r+0x6c>
 8004f40:	6820      	ldr	r0, [r4, #0]
 8004f42:	4401      	add	r1, r0
 8004f44:	1850      	adds	r0, r2, r1
 8004f46:	4283      	cmp	r3, r0
 8004f48:	6011      	str	r1, [r2, #0]
 8004f4a:	d1e0      	bne.n	8004f0e <_free_r+0x22>
 8004f4c:	6818      	ldr	r0, [r3, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4401      	add	r1, r0
 8004f52:	6011      	str	r1, [r2, #0]
 8004f54:	6053      	str	r3, [r2, #4]
 8004f56:	e7da      	b.n	8004f0e <_free_r+0x22>
 8004f58:	d902      	bls.n	8004f60 <_free_r+0x74>
 8004f5a:	230c      	movs	r3, #12
 8004f5c:	602b      	str	r3, [r5, #0]
 8004f5e:	e7d6      	b.n	8004f0e <_free_r+0x22>
 8004f60:	6820      	ldr	r0, [r4, #0]
 8004f62:	1821      	adds	r1, r4, r0
 8004f64:	428b      	cmp	r3, r1
 8004f66:	bf01      	itttt	eq
 8004f68:	6819      	ldreq	r1, [r3, #0]
 8004f6a:	685b      	ldreq	r3, [r3, #4]
 8004f6c:	1809      	addeq	r1, r1, r0
 8004f6e:	6021      	streq	r1, [r4, #0]
 8004f70:	6063      	str	r3, [r4, #4]
 8004f72:	6054      	str	r4, [r2, #4]
 8004f74:	e7cb      	b.n	8004f0e <_free_r+0x22>
 8004f76:	bd38      	pop	{r3, r4, r5, pc}
 8004f78:	20002f6c 	.word	0x20002f6c

08004f7c <sbrk_aligned>:
 8004f7c:	b570      	push	{r4, r5, r6, lr}
 8004f7e:	4e0e      	ldr	r6, [pc, #56]	; (8004fb8 <sbrk_aligned+0x3c>)
 8004f80:	460c      	mov	r4, r1
 8004f82:	6831      	ldr	r1, [r6, #0]
 8004f84:	4605      	mov	r5, r0
 8004f86:	b911      	cbnz	r1, 8004f8e <sbrk_aligned+0x12>
 8004f88:	f000 fcd6 	bl	8005938 <_sbrk_r>
 8004f8c:	6030      	str	r0, [r6, #0]
 8004f8e:	4621      	mov	r1, r4
 8004f90:	4628      	mov	r0, r5
 8004f92:	f000 fcd1 	bl	8005938 <_sbrk_r>
 8004f96:	1c43      	adds	r3, r0, #1
 8004f98:	d00a      	beq.n	8004fb0 <sbrk_aligned+0x34>
 8004f9a:	1cc4      	adds	r4, r0, #3
 8004f9c:	f024 0403 	bic.w	r4, r4, #3
 8004fa0:	42a0      	cmp	r0, r4
 8004fa2:	d007      	beq.n	8004fb4 <sbrk_aligned+0x38>
 8004fa4:	1a21      	subs	r1, r4, r0
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 fcc6 	bl	8005938 <_sbrk_r>
 8004fac:	3001      	adds	r0, #1
 8004fae:	d101      	bne.n	8004fb4 <sbrk_aligned+0x38>
 8004fb0:	f04f 34ff 	mov.w	r4, #4294967295
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	bd70      	pop	{r4, r5, r6, pc}
 8004fb8:	20002f70 	.word	0x20002f70

08004fbc <_malloc_r>:
 8004fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fc0:	1ccd      	adds	r5, r1, #3
 8004fc2:	f025 0503 	bic.w	r5, r5, #3
 8004fc6:	3508      	adds	r5, #8
 8004fc8:	2d0c      	cmp	r5, #12
 8004fca:	bf38      	it	cc
 8004fcc:	250c      	movcc	r5, #12
 8004fce:	2d00      	cmp	r5, #0
 8004fd0:	4607      	mov	r7, r0
 8004fd2:	db01      	blt.n	8004fd8 <_malloc_r+0x1c>
 8004fd4:	42a9      	cmp	r1, r5
 8004fd6:	d905      	bls.n	8004fe4 <_malloc_r+0x28>
 8004fd8:	230c      	movs	r3, #12
 8004fda:	2600      	movs	r6, #0
 8004fdc:	603b      	str	r3, [r7, #0]
 8004fde:	4630      	mov	r0, r6
 8004fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fe4:	4e2e      	ldr	r6, [pc, #184]	; (80050a0 <_malloc_r+0xe4>)
 8004fe6:	f000 ffc3 	bl	8005f70 <__malloc_lock>
 8004fea:	6833      	ldr	r3, [r6, #0]
 8004fec:	461c      	mov	r4, r3
 8004fee:	bb34      	cbnz	r4, 800503e <_malloc_r+0x82>
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4638      	mov	r0, r7
 8004ff4:	f7ff ffc2 	bl	8004f7c <sbrk_aligned>
 8004ff8:	1c43      	adds	r3, r0, #1
 8004ffa:	4604      	mov	r4, r0
 8004ffc:	d14d      	bne.n	800509a <_malloc_r+0xde>
 8004ffe:	6834      	ldr	r4, [r6, #0]
 8005000:	4626      	mov	r6, r4
 8005002:	2e00      	cmp	r6, #0
 8005004:	d140      	bne.n	8005088 <_malloc_r+0xcc>
 8005006:	6823      	ldr	r3, [r4, #0]
 8005008:	4631      	mov	r1, r6
 800500a:	4638      	mov	r0, r7
 800500c:	eb04 0803 	add.w	r8, r4, r3
 8005010:	f000 fc92 	bl	8005938 <_sbrk_r>
 8005014:	4580      	cmp	r8, r0
 8005016:	d13a      	bne.n	800508e <_malloc_r+0xd2>
 8005018:	6821      	ldr	r1, [r4, #0]
 800501a:	3503      	adds	r5, #3
 800501c:	1a6d      	subs	r5, r5, r1
 800501e:	f025 0503 	bic.w	r5, r5, #3
 8005022:	3508      	adds	r5, #8
 8005024:	2d0c      	cmp	r5, #12
 8005026:	bf38      	it	cc
 8005028:	250c      	movcc	r5, #12
 800502a:	4638      	mov	r0, r7
 800502c:	4629      	mov	r1, r5
 800502e:	f7ff ffa5 	bl	8004f7c <sbrk_aligned>
 8005032:	3001      	adds	r0, #1
 8005034:	d02b      	beq.n	800508e <_malloc_r+0xd2>
 8005036:	6823      	ldr	r3, [r4, #0]
 8005038:	442b      	add	r3, r5
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	e00e      	b.n	800505c <_malloc_r+0xa0>
 800503e:	6822      	ldr	r2, [r4, #0]
 8005040:	1b52      	subs	r2, r2, r5
 8005042:	d41e      	bmi.n	8005082 <_malloc_r+0xc6>
 8005044:	2a0b      	cmp	r2, #11
 8005046:	d916      	bls.n	8005076 <_malloc_r+0xba>
 8005048:	1961      	adds	r1, r4, r5
 800504a:	42a3      	cmp	r3, r4
 800504c:	6025      	str	r5, [r4, #0]
 800504e:	bf18      	it	ne
 8005050:	6059      	strne	r1, [r3, #4]
 8005052:	6863      	ldr	r3, [r4, #4]
 8005054:	bf08      	it	eq
 8005056:	6031      	streq	r1, [r6, #0]
 8005058:	5162      	str	r2, [r4, r5]
 800505a:	604b      	str	r3, [r1, #4]
 800505c:	4638      	mov	r0, r7
 800505e:	f104 060b 	add.w	r6, r4, #11
 8005062:	f000 ff8b 	bl	8005f7c <__malloc_unlock>
 8005066:	f026 0607 	bic.w	r6, r6, #7
 800506a:	1d23      	adds	r3, r4, #4
 800506c:	1af2      	subs	r2, r6, r3
 800506e:	d0b6      	beq.n	8004fde <_malloc_r+0x22>
 8005070:	1b9b      	subs	r3, r3, r6
 8005072:	50a3      	str	r3, [r4, r2]
 8005074:	e7b3      	b.n	8004fde <_malloc_r+0x22>
 8005076:	6862      	ldr	r2, [r4, #4]
 8005078:	42a3      	cmp	r3, r4
 800507a:	bf0c      	ite	eq
 800507c:	6032      	streq	r2, [r6, #0]
 800507e:	605a      	strne	r2, [r3, #4]
 8005080:	e7ec      	b.n	800505c <_malloc_r+0xa0>
 8005082:	4623      	mov	r3, r4
 8005084:	6864      	ldr	r4, [r4, #4]
 8005086:	e7b2      	b.n	8004fee <_malloc_r+0x32>
 8005088:	4634      	mov	r4, r6
 800508a:	6876      	ldr	r6, [r6, #4]
 800508c:	e7b9      	b.n	8005002 <_malloc_r+0x46>
 800508e:	230c      	movs	r3, #12
 8005090:	4638      	mov	r0, r7
 8005092:	603b      	str	r3, [r7, #0]
 8005094:	f000 ff72 	bl	8005f7c <__malloc_unlock>
 8005098:	e7a1      	b.n	8004fde <_malloc_r+0x22>
 800509a:	6025      	str	r5, [r4, #0]
 800509c:	e7de      	b.n	800505c <_malloc_r+0xa0>
 800509e:	bf00      	nop
 80050a0:	20002f6c 	.word	0x20002f6c

080050a4 <__ssputs_r>:
 80050a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050a8:	688e      	ldr	r6, [r1, #8]
 80050aa:	4682      	mov	sl, r0
 80050ac:	429e      	cmp	r6, r3
 80050ae:	460c      	mov	r4, r1
 80050b0:	4690      	mov	r8, r2
 80050b2:	461f      	mov	r7, r3
 80050b4:	d838      	bhi.n	8005128 <__ssputs_r+0x84>
 80050b6:	898a      	ldrh	r2, [r1, #12]
 80050b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80050bc:	d032      	beq.n	8005124 <__ssputs_r+0x80>
 80050be:	6825      	ldr	r5, [r4, #0]
 80050c0:	6909      	ldr	r1, [r1, #16]
 80050c2:	3301      	adds	r3, #1
 80050c4:	eba5 0901 	sub.w	r9, r5, r1
 80050c8:	6965      	ldr	r5, [r4, #20]
 80050ca:	444b      	add	r3, r9
 80050cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80050d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80050d4:	106d      	asrs	r5, r5, #1
 80050d6:	429d      	cmp	r5, r3
 80050d8:	bf38      	it	cc
 80050da:	461d      	movcc	r5, r3
 80050dc:	0553      	lsls	r3, r2, #21
 80050de:	d531      	bpl.n	8005144 <__ssputs_r+0xa0>
 80050e0:	4629      	mov	r1, r5
 80050e2:	f7ff ff6b 	bl	8004fbc <_malloc_r>
 80050e6:	4606      	mov	r6, r0
 80050e8:	b950      	cbnz	r0, 8005100 <__ssputs_r+0x5c>
 80050ea:	230c      	movs	r3, #12
 80050ec:	f04f 30ff 	mov.w	r0, #4294967295
 80050f0:	f8ca 3000 	str.w	r3, [sl]
 80050f4:	89a3      	ldrh	r3, [r4, #12]
 80050f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050fa:	81a3      	strh	r3, [r4, #12]
 80050fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005100:	464a      	mov	r2, r9
 8005102:	6921      	ldr	r1, [r4, #16]
 8005104:	f7ff fe18 	bl	8004d38 <memcpy>
 8005108:	89a3      	ldrh	r3, [r4, #12]
 800510a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800510e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005112:	81a3      	strh	r3, [r4, #12]
 8005114:	6126      	str	r6, [r4, #16]
 8005116:	444e      	add	r6, r9
 8005118:	6026      	str	r6, [r4, #0]
 800511a:	463e      	mov	r6, r7
 800511c:	6165      	str	r5, [r4, #20]
 800511e:	eba5 0509 	sub.w	r5, r5, r9
 8005122:	60a5      	str	r5, [r4, #8]
 8005124:	42be      	cmp	r6, r7
 8005126:	d900      	bls.n	800512a <__ssputs_r+0x86>
 8005128:	463e      	mov	r6, r7
 800512a:	4632      	mov	r2, r6
 800512c:	4641      	mov	r1, r8
 800512e:	6820      	ldr	r0, [r4, #0]
 8005130:	f000 ff04 	bl	8005f3c <memmove>
 8005134:	68a3      	ldr	r3, [r4, #8]
 8005136:	2000      	movs	r0, #0
 8005138:	1b9b      	subs	r3, r3, r6
 800513a:	60a3      	str	r3, [r4, #8]
 800513c:	6823      	ldr	r3, [r4, #0]
 800513e:	4433      	add	r3, r6
 8005140:	6023      	str	r3, [r4, #0]
 8005142:	e7db      	b.n	80050fc <__ssputs_r+0x58>
 8005144:	462a      	mov	r2, r5
 8005146:	f000 ff1f 	bl	8005f88 <_realloc_r>
 800514a:	4606      	mov	r6, r0
 800514c:	2800      	cmp	r0, #0
 800514e:	d1e1      	bne.n	8005114 <__ssputs_r+0x70>
 8005150:	4650      	mov	r0, sl
 8005152:	6921      	ldr	r1, [r4, #16]
 8005154:	f7ff feca 	bl	8004eec <_free_r>
 8005158:	e7c7      	b.n	80050ea <__ssputs_r+0x46>
	...

0800515c <_svfiprintf_r>:
 800515c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005160:	4698      	mov	r8, r3
 8005162:	898b      	ldrh	r3, [r1, #12]
 8005164:	4607      	mov	r7, r0
 8005166:	061b      	lsls	r3, r3, #24
 8005168:	460d      	mov	r5, r1
 800516a:	4614      	mov	r4, r2
 800516c:	b09d      	sub	sp, #116	; 0x74
 800516e:	d50e      	bpl.n	800518e <_svfiprintf_r+0x32>
 8005170:	690b      	ldr	r3, [r1, #16]
 8005172:	b963      	cbnz	r3, 800518e <_svfiprintf_r+0x32>
 8005174:	2140      	movs	r1, #64	; 0x40
 8005176:	f7ff ff21 	bl	8004fbc <_malloc_r>
 800517a:	6028      	str	r0, [r5, #0]
 800517c:	6128      	str	r0, [r5, #16]
 800517e:	b920      	cbnz	r0, 800518a <_svfiprintf_r+0x2e>
 8005180:	230c      	movs	r3, #12
 8005182:	603b      	str	r3, [r7, #0]
 8005184:	f04f 30ff 	mov.w	r0, #4294967295
 8005188:	e0d1      	b.n	800532e <_svfiprintf_r+0x1d2>
 800518a:	2340      	movs	r3, #64	; 0x40
 800518c:	616b      	str	r3, [r5, #20]
 800518e:	2300      	movs	r3, #0
 8005190:	9309      	str	r3, [sp, #36]	; 0x24
 8005192:	2320      	movs	r3, #32
 8005194:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005198:	2330      	movs	r3, #48	; 0x30
 800519a:	f04f 0901 	mov.w	r9, #1
 800519e:	f8cd 800c 	str.w	r8, [sp, #12]
 80051a2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8005348 <_svfiprintf_r+0x1ec>
 80051a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051aa:	4623      	mov	r3, r4
 80051ac:	469a      	mov	sl, r3
 80051ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051b2:	b10a      	cbz	r2, 80051b8 <_svfiprintf_r+0x5c>
 80051b4:	2a25      	cmp	r2, #37	; 0x25
 80051b6:	d1f9      	bne.n	80051ac <_svfiprintf_r+0x50>
 80051b8:	ebba 0b04 	subs.w	fp, sl, r4
 80051bc:	d00b      	beq.n	80051d6 <_svfiprintf_r+0x7a>
 80051be:	465b      	mov	r3, fp
 80051c0:	4622      	mov	r2, r4
 80051c2:	4629      	mov	r1, r5
 80051c4:	4638      	mov	r0, r7
 80051c6:	f7ff ff6d 	bl	80050a4 <__ssputs_r>
 80051ca:	3001      	adds	r0, #1
 80051cc:	f000 80aa 	beq.w	8005324 <_svfiprintf_r+0x1c8>
 80051d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80051d2:	445a      	add	r2, fp
 80051d4:	9209      	str	r2, [sp, #36]	; 0x24
 80051d6:	f89a 3000 	ldrb.w	r3, [sl]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 80a2 	beq.w	8005324 <_svfiprintf_r+0x1c8>
 80051e0:	2300      	movs	r3, #0
 80051e2:	f04f 32ff 	mov.w	r2, #4294967295
 80051e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051ea:	f10a 0a01 	add.w	sl, sl, #1
 80051ee:	9304      	str	r3, [sp, #16]
 80051f0:	9307      	str	r3, [sp, #28]
 80051f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80051f6:	931a      	str	r3, [sp, #104]	; 0x68
 80051f8:	4654      	mov	r4, sl
 80051fa:	2205      	movs	r2, #5
 80051fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005200:	4851      	ldr	r0, [pc, #324]	; (8005348 <_svfiprintf_r+0x1ec>)
 8005202:	f000 fe8d 	bl	8005f20 <memchr>
 8005206:	9a04      	ldr	r2, [sp, #16]
 8005208:	b9d8      	cbnz	r0, 8005242 <_svfiprintf_r+0xe6>
 800520a:	06d0      	lsls	r0, r2, #27
 800520c:	bf44      	itt	mi
 800520e:	2320      	movmi	r3, #32
 8005210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005214:	0711      	lsls	r1, r2, #28
 8005216:	bf44      	itt	mi
 8005218:	232b      	movmi	r3, #43	; 0x2b
 800521a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800521e:	f89a 3000 	ldrb.w	r3, [sl]
 8005222:	2b2a      	cmp	r3, #42	; 0x2a
 8005224:	d015      	beq.n	8005252 <_svfiprintf_r+0xf6>
 8005226:	4654      	mov	r4, sl
 8005228:	2000      	movs	r0, #0
 800522a:	f04f 0c0a 	mov.w	ip, #10
 800522e:	9a07      	ldr	r2, [sp, #28]
 8005230:	4621      	mov	r1, r4
 8005232:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005236:	3b30      	subs	r3, #48	; 0x30
 8005238:	2b09      	cmp	r3, #9
 800523a:	d94e      	bls.n	80052da <_svfiprintf_r+0x17e>
 800523c:	b1b0      	cbz	r0, 800526c <_svfiprintf_r+0x110>
 800523e:	9207      	str	r2, [sp, #28]
 8005240:	e014      	b.n	800526c <_svfiprintf_r+0x110>
 8005242:	eba0 0308 	sub.w	r3, r0, r8
 8005246:	fa09 f303 	lsl.w	r3, r9, r3
 800524a:	4313      	orrs	r3, r2
 800524c:	46a2      	mov	sl, r4
 800524e:	9304      	str	r3, [sp, #16]
 8005250:	e7d2      	b.n	80051f8 <_svfiprintf_r+0x9c>
 8005252:	9b03      	ldr	r3, [sp, #12]
 8005254:	1d19      	adds	r1, r3, #4
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	9103      	str	r1, [sp, #12]
 800525a:	2b00      	cmp	r3, #0
 800525c:	bfbb      	ittet	lt
 800525e:	425b      	neglt	r3, r3
 8005260:	f042 0202 	orrlt.w	r2, r2, #2
 8005264:	9307      	strge	r3, [sp, #28]
 8005266:	9307      	strlt	r3, [sp, #28]
 8005268:	bfb8      	it	lt
 800526a:	9204      	strlt	r2, [sp, #16]
 800526c:	7823      	ldrb	r3, [r4, #0]
 800526e:	2b2e      	cmp	r3, #46	; 0x2e
 8005270:	d10c      	bne.n	800528c <_svfiprintf_r+0x130>
 8005272:	7863      	ldrb	r3, [r4, #1]
 8005274:	2b2a      	cmp	r3, #42	; 0x2a
 8005276:	d135      	bne.n	80052e4 <_svfiprintf_r+0x188>
 8005278:	9b03      	ldr	r3, [sp, #12]
 800527a:	3402      	adds	r4, #2
 800527c:	1d1a      	adds	r2, r3, #4
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	9203      	str	r2, [sp, #12]
 8005282:	2b00      	cmp	r3, #0
 8005284:	bfb8      	it	lt
 8005286:	f04f 33ff 	movlt.w	r3, #4294967295
 800528a:	9305      	str	r3, [sp, #20]
 800528c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800534c <_svfiprintf_r+0x1f0>
 8005290:	2203      	movs	r2, #3
 8005292:	4650      	mov	r0, sl
 8005294:	7821      	ldrb	r1, [r4, #0]
 8005296:	f000 fe43 	bl	8005f20 <memchr>
 800529a:	b140      	cbz	r0, 80052ae <_svfiprintf_r+0x152>
 800529c:	2340      	movs	r3, #64	; 0x40
 800529e:	eba0 000a 	sub.w	r0, r0, sl
 80052a2:	fa03 f000 	lsl.w	r0, r3, r0
 80052a6:	9b04      	ldr	r3, [sp, #16]
 80052a8:	3401      	adds	r4, #1
 80052aa:	4303      	orrs	r3, r0
 80052ac:	9304      	str	r3, [sp, #16]
 80052ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052b2:	2206      	movs	r2, #6
 80052b4:	4826      	ldr	r0, [pc, #152]	; (8005350 <_svfiprintf_r+0x1f4>)
 80052b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052ba:	f000 fe31 	bl	8005f20 <memchr>
 80052be:	2800      	cmp	r0, #0
 80052c0:	d038      	beq.n	8005334 <_svfiprintf_r+0x1d8>
 80052c2:	4b24      	ldr	r3, [pc, #144]	; (8005354 <_svfiprintf_r+0x1f8>)
 80052c4:	bb1b      	cbnz	r3, 800530e <_svfiprintf_r+0x1b2>
 80052c6:	9b03      	ldr	r3, [sp, #12]
 80052c8:	3307      	adds	r3, #7
 80052ca:	f023 0307 	bic.w	r3, r3, #7
 80052ce:	3308      	adds	r3, #8
 80052d0:	9303      	str	r3, [sp, #12]
 80052d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d4:	4433      	add	r3, r6
 80052d6:	9309      	str	r3, [sp, #36]	; 0x24
 80052d8:	e767      	b.n	80051aa <_svfiprintf_r+0x4e>
 80052da:	460c      	mov	r4, r1
 80052dc:	2001      	movs	r0, #1
 80052de:	fb0c 3202 	mla	r2, ip, r2, r3
 80052e2:	e7a5      	b.n	8005230 <_svfiprintf_r+0xd4>
 80052e4:	2300      	movs	r3, #0
 80052e6:	f04f 0c0a 	mov.w	ip, #10
 80052ea:	4619      	mov	r1, r3
 80052ec:	3401      	adds	r4, #1
 80052ee:	9305      	str	r3, [sp, #20]
 80052f0:	4620      	mov	r0, r4
 80052f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052f6:	3a30      	subs	r2, #48	; 0x30
 80052f8:	2a09      	cmp	r2, #9
 80052fa:	d903      	bls.n	8005304 <_svfiprintf_r+0x1a8>
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0c5      	beq.n	800528c <_svfiprintf_r+0x130>
 8005300:	9105      	str	r1, [sp, #20]
 8005302:	e7c3      	b.n	800528c <_svfiprintf_r+0x130>
 8005304:	4604      	mov	r4, r0
 8005306:	2301      	movs	r3, #1
 8005308:	fb0c 2101 	mla	r1, ip, r1, r2
 800530c:	e7f0      	b.n	80052f0 <_svfiprintf_r+0x194>
 800530e:	ab03      	add	r3, sp, #12
 8005310:	9300      	str	r3, [sp, #0]
 8005312:	462a      	mov	r2, r5
 8005314:	4638      	mov	r0, r7
 8005316:	4b10      	ldr	r3, [pc, #64]	; (8005358 <_svfiprintf_r+0x1fc>)
 8005318:	a904      	add	r1, sp, #16
 800531a:	f3af 8000 	nop.w
 800531e:	1c42      	adds	r2, r0, #1
 8005320:	4606      	mov	r6, r0
 8005322:	d1d6      	bne.n	80052d2 <_svfiprintf_r+0x176>
 8005324:	89ab      	ldrh	r3, [r5, #12]
 8005326:	065b      	lsls	r3, r3, #25
 8005328:	f53f af2c 	bmi.w	8005184 <_svfiprintf_r+0x28>
 800532c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800532e:	b01d      	add	sp, #116	; 0x74
 8005330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005334:	ab03      	add	r3, sp, #12
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	462a      	mov	r2, r5
 800533a:	4638      	mov	r0, r7
 800533c:	4b06      	ldr	r3, [pc, #24]	; (8005358 <_svfiprintf_r+0x1fc>)
 800533e:	a904      	add	r1, sp, #16
 8005340:	f000 f9d4 	bl	80056ec <_printf_i>
 8005344:	e7eb      	b.n	800531e <_svfiprintf_r+0x1c2>
 8005346:	bf00      	nop
 8005348:	0800daea 	.word	0x0800daea
 800534c:	0800daf0 	.word	0x0800daf0
 8005350:	0800daf4 	.word	0x0800daf4
 8005354:	00000000 	.word	0x00000000
 8005358:	080050a5 	.word	0x080050a5

0800535c <__sfputc_r>:
 800535c:	6893      	ldr	r3, [r2, #8]
 800535e:	b410      	push	{r4}
 8005360:	3b01      	subs	r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	6093      	str	r3, [r2, #8]
 8005366:	da07      	bge.n	8005378 <__sfputc_r+0x1c>
 8005368:	6994      	ldr	r4, [r2, #24]
 800536a:	42a3      	cmp	r3, r4
 800536c:	db01      	blt.n	8005372 <__sfputc_r+0x16>
 800536e:	290a      	cmp	r1, #10
 8005370:	d102      	bne.n	8005378 <__sfputc_r+0x1c>
 8005372:	bc10      	pop	{r4}
 8005374:	f000 baf0 	b.w	8005958 <__swbuf_r>
 8005378:	6813      	ldr	r3, [r2, #0]
 800537a:	1c58      	adds	r0, r3, #1
 800537c:	6010      	str	r0, [r2, #0]
 800537e:	7019      	strb	r1, [r3, #0]
 8005380:	4608      	mov	r0, r1
 8005382:	bc10      	pop	{r4}
 8005384:	4770      	bx	lr

08005386 <__sfputs_r>:
 8005386:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005388:	4606      	mov	r6, r0
 800538a:	460f      	mov	r7, r1
 800538c:	4614      	mov	r4, r2
 800538e:	18d5      	adds	r5, r2, r3
 8005390:	42ac      	cmp	r4, r5
 8005392:	d101      	bne.n	8005398 <__sfputs_r+0x12>
 8005394:	2000      	movs	r0, #0
 8005396:	e007      	b.n	80053a8 <__sfputs_r+0x22>
 8005398:	463a      	mov	r2, r7
 800539a:	4630      	mov	r0, r6
 800539c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a0:	f7ff ffdc 	bl	800535c <__sfputc_r>
 80053a4:	1c43      	adds	r3, r0, #1
 80053a6:	d1f3      	bne.n	8005390 <__sfputs_r+0xa>
 80053a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080053ac <_vfiprintf_r>:
 80053ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b0:	460d      	mov	r5, r1
 80053b2:	4614      	mov	r4, r2
 80053b4:	4698      	mov	r8, r3
 80053b6:	4606      	mov	r6, r0
 80053b8:	b09d      	sub	sp, #116	; 0x74
 80053ba:	b118      	cbz	r0, 80053c4 <_vfiprintf_r+0x18>
 80053bc:	6983      	ldr	r3, [r0, #24]
 80053be:	b90b      	cbnz	r3, 80053c4 <_vfiprintf_r+0x18>
 80053c0:	f000 fca8 	bl	8005d14 <__sinit>
 80053c4:	4b89      	ldr	r3, [pc, #548]	; (80055ec <_vfiprintf_r+0x240>)
 80053c6:	429d      	cmp	r5, r3
 80053c8:	d11b      	bne.n	8005402 <_vfiprintf_r+0x56>
 80053ca:	6875      	ldr	r5, [r6, #4]
 80053cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053ce:	07d9      	lsls	r1, r3, #31
 80053d0:	d405      	bmi.n	80053de <_vfiprintf_r+0x32>
 80053d2:	89ab      	ldrh	r3, [r5, #12]
 80053d4:	059a      	lsls	r2, r3, #22
 80053d6:	d402      	bmi.n	80053de <_vfiprintf_r+0x32>
 80053d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053da:	f000 fd39 	bl	8005e50 <__retarget_lock_acquire_recursive>
 80053de:	89ab      	ldrh	r3, [r5, #12]
 80053e0:	071b      	lsls	r3, r3, #28
 80053e2:	d501      	bpl.n	80053e8 <_vfiprintf_r+0x3c>
 80053e4:	692b      	ldr	r3, [r5, #16]
 80053e6:	b9eb      	cbnz	r3, 8005424 <_vfiprintf_r+0x78>
 80053e8:	4629      	mov	r1, r5
 80053ea:	4630      	mov	r0, r6
 80053ec:	f000 fb06 	bl	80059fc <__swsetup_r>
 80053f0:	b1c0      	cbz	r0, 8005424 <_vfiprintf_r+0x78>
 80053f2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053f4:	07dc      	lsls	r4, r3, #31
 80053f6:	d50e      	bpl.n	8005416 <_vfiprintf_r+0x6a>
 80053f8:	f04f 30ff 	mov.w	r0, #4294967295
 80053fc:	b01d      	add	sp, #116	; 0x74
 80053fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005402:	4b7b      	ldr	r3, [pc, #492]	; (80055f0 <_vfiprintf_r+0x244>)
 8005404:	429d      	cmp	r5, r3
 8005406:	d101      	bne.n	800540c <_vfiprintf_r+0x60>
 8005408:	68b5      	ldr	r5, [r6, #8]
 800540a:	e7df      	b.n	80053cc <_vfiprintf_r+0x20>
 800540c:	4b79      	ldr	r3, [pc, #484]	; (80055f4 <_vfiprintf_r+0x248>)
 800540e:	429d      	cmp	r5, r3
 8005410:	bf08      	it	eq
 8005412:	68f5      	ldreq	r5, [r6, #12]
 8005414:	e7da      	b.n	80053cc <_vfiprintf_r+0x20>
 8005416:	89ab      	ldrh	r3, [r5, #12]
 8005418:	0598      	lsls	r0, r3, #22
 800541a:	d4ed      	bmi.n	80053f8 <_vfiprintf_r+0x4c>
 800541c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800541e:	f000 fd18 	bl	8005e52 <__retarget_lock_release_recursive>
 8005422:	e7e9      	b.n	80053f8 <_vfiprintf_r+0x4c>
 8005424:	2300      	movs	r3, #0
 8005426:	9309      	str	r3, [sp, #36]	; 0x24
 8005428:	2320      	movs	r3, #32
 800542a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800542e:	2330      	movs	r3, #48	; 0x30
 8005430:	f04f 0901 	mov.w	r9, #1
 8005434:	f8cd 800c 	str.w	r8, [sp, #12]
 8005438:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80055f8 <_vfiprintf_r+0x24c>
 800543c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005440:	4623      	mov	r3, r4
 8005442:	469a      	mov	sl, r3
 8005444:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005448:	b10a      	cbz	r2, 800544e <_vfiprintf_r+0xa2>
 800544a:	2a25      	cmp	r2, #37	; 0x25
 800544c:	d1f9      	bne.n	8005442 <_vfiprintf_r+0x96>
 800544e:	ebba 0b04 	subs.w	fp, sl, r4
 8005452:	d00b      	beq.n	800546c <_vfiprintf_r+0xc0>
 8005454:	465b      	mov	r3, fp
 8005456:	4622      	mov	r2, r4
 8005458:	4629      	mov	r1, r5
 800545a:	4630      	mov	r0, r6
 800545c:	f7ff ff93 	bl	8005386 <__sfputs_r>
 8005460:	3001      	adds	r0, #1
 8005462:	f000 80aa 	beq.w	80055ba <_vfiprintf_r+0x20e>
 8005466:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005468:	445a      	add	r2, fp
 800546a:	9209      	str	r2, [sp, #36]	; 0x24
 800546c:	f89a 3000 	ldrb.w	r3, [sl]
 8005470:	2b00      	cmp	r3, #0
 8005472:	f000 80a2 	beq.w	80055ba <_vfiprintf_r+0x20e>
 8005476:	2300      	movs	r3, #0
 8005478:	f04f 32ff 	mov.w	r2, #4294967295
 800547c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005480:	f10a 0a01 	add.w	sl, sl, #1
 8005484:	9304      	str	r3, [sp, #16]
 8005486:	9307      	str	r3, [sp, #28]
 8005488:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800548c:	931a      	str	r3, [sp, #104]	; 0x68
 800548e:	4654      	mov	r4, sl
 8005490:	2205      	movs	r2, #5
 8005492:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005496:	4858      	ldr	r0, [pc, #352]	; (80055f8 <_vfiprintf_r+0x24c>)
 8005498:	f000 fd42 	bl	8005f20 <memchr>
 800549c:	9a04      	ldr	r2, [sp, #16]
 800549e:	b9d8      	cbnz	r0, 80054d8 <_vfiprintf_r+0x12c>
 80054a0:	06d1      	lsls	r1, r2, #27
 80054a2:	bf44      	itt	mi
 80054a4:	2320      	movmi	r3, #32
 80054a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054aa:	0713      	lsls	r3, r2, #28
 80054ac:	bf44      	itt	mi
 80054ae:	232b      	movmi	r3, #43	; 0x2b
 80054b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80054b4:	f89a 3000 	ldrb.w	r3, [sl]
 80054b8:	2b2a      	cmp	r3, #42	; 0x2a
 80054ba:	d015      	beq.n	80054e8 <_vfiprintf_r+0x13c>
 80054bc:	4654      	mov	r4, sl
 80054be:	2000      	movs	r0, #0
 80054c0:	f04f 0c0a 	mov.w	ip, #10
 80054c4:	9a07      	ldr	r2, [sp, #28]
 80054c6:	4621      	mov	r1, r4
 80054c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80054cc:	3b30      	subs	r3, #48	; 0x30
 80054ce:	2b09      	cmp	r3, #9
 80054d0:	d94e      	bls.n	8005570 <_vfiprintf_r+0x1c4>
 80054d2:	b1b0      	cbz	r0, 8005502 <_vfiprintf_r+0x156>
 80054d4:	9207      	str	r2, [sp, #28]
 80054d6:	e014      	b.n	8005502 <_vfiprintf_r+0x156>
 80054d8:	eba0 0308 	sub.w	r3, r0, r8
 80054dc:	fa09 f303 	lsl.w	r3, r9, r3
 80054e0:	4313      	orrs	r3, r2
 80054e2:	46a2      	mov	sl, r4
 80054e4:	9304      	str	r3, [sp, #16]
 80054e6:	e7d2      	b.n	800548e <_vfiprintf_r+0xe2>
 80054e8:	9b03      	ldr	r3, [sp, #12]
 80054ea:	1d19      	adds	r1, r3, #4
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	9103      	str	r1, [sp, #12]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	bfbb      	ittet	lt
 80054f4:	425b      	neglt	r3, r3
 80054f6:	f042 0202 	orrlt.w	r2, r2, #2
 80054fa:	9307      	strge	r3, [sp, #28]
 80054fc:	9307      	strlt	r3, [sp, #28]
 80054fe:	bfb8      	it	lt
 8005500:	9204      	strlt	r2, [sp, #16]
 8005502:	7823      	ldrb	r3, [r4, #0]
 8005504:	2b2e      	cmp	r3, #46	; 0x2e
 8005506:	d10c      	bne.n	8005522 <_vfiprintf_r+0x176>
 8005508:	7863      	ldrb	r3, [r4, #1]
 800550a:	2b2a      	cmp	r3, #42	; 0x2a
 800550c:	d135      	bne.n	800557a <_vfiprintf_r+0x1ce>
 800550e:	9b03      	ldr	r3, [sp, #12]
 8005510:	3402      	adds	r4, #2
 8005512:	1d1a      	adds	r2, r3, #4
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	9203      	str	r2, [sp, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	bfb8      	it	lt
 800551c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005520:	9305      	str	r3, [sp, #20]
 8005522:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80055fc <_vfiprintf_r+0x250>
 8005526:	2203      	movs	r2, #3
 8005528:	4650      	mov	r0, sl
 800552a:	7821      	ldrb	r1, [r4, #0]
 800552c:	f000 fcf8 	bl	8005f20 <memchr>
 8005530:	b140      	cbz	r0, 8005544 <_vfiprintf_r+0x198>
 8005532:	2340      	movs	r3, #64	; 0x40
 8005534:	eba0 000a 	sub.w	r0, r0, sl
 8005538:	fa03 f000 	lsl.w	r0, r3, r0
 800553c:	9b04      	ldr	r3, [sp, #16]
 800553e:	3401      	adds	r4, #1
 8005540:	4303      	orrs	r3, r0
 8005542:	9304      	str	r3, [sp, #16]
 8005544:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005548:	2206      	movs	r2, #6
 800554a:	482d      	ldr	r0, [pc, #180]	; (8005600 <_vfiprintf_r+0x254>)
 800554c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005550:	f000 fce6 	bl	8005f20 <memchr>
 8005554:	2800      	cmp	r0, #0
 8005556:	d03f      	beq.n	80055d8 <_vfiprintf_r+0x22c>
 8005558:	4b2a      	ldr	r3, [pc, #168]	; (8005604 <_vfiprintf_r+0x258>)
 800555a:	bb1b      	cbnz	r3, 80055a4 <_vfiprintf_r+0x1f8>
 800555c:	9b03      	ldr	r3, [sp, #12]
 800555e:	3307      	adds	r3, #7
 8005560:	f023 0307 	bic.w	r3, r3, #7
 8005564:	3308      	adds	r3, #8
 8005566:	9303      	str	r3, [sp, #12]
 8005568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556a:	443b      	add	r3, r7
 800556c:	9309      	str	r3, [sp, #36]	; 0x24
 800556e:	e767      	b.n	8005440 <_vfiprintf_r+0x94>
 8005570:	460c      	mov	r4, r1
 8005572:	2001      	movs	r0, #1
 8005574:	fb0c 3202 	mla	r2, ip, r2, r3
 8005578:	e7a5      	b.n	80054c6 <_vfiprintf_r+0x11a>
 800557a:	2300      	movs	r3, #0
 800557c:	f04f 0c0a 	mov.w	ip, #10
 8005580:	4619      	mov	r1, r3
 8005582:	3401      	adds	r4, #1
 8005584:	9305      	str	r3, [sp, #20]
 8005586:	4620      	mov	r0, r4
 8005588:	f810 2b01 	ldrb.w	r2, [r0], #1
 800558c:	3a30      	subs	r2, #48	; 0x30
 800558e:	2a09      	cmp	r2, #9
 8005590:	d903      	bls.n	800559a <_vfiprintf_r+0x1ee>
 8005592:	2b00      	cmp	r3, #0
 8005594:	d0c5      	beq.n	8005522 <_vfiprintf_r+0x176>
 8005596:	9105      	str	r1, [sp, #20]
 8005598:	e7c3      	b.n	8005522 <_vfiprintf_r+0x176>
 800559a:	4604      	mov	r4, r0
 800559c:	2301      	movs	r3, #1
 800559e:	fb0c 2101 	mla	r1, ip, r1, r2
 80055a2:	e7f0      	b.n	8005586 <_vfiprintf_r+0x1da>
 80055a4:	ab03      	add	r3, sp, #12
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	462a      	mov	r2, r5
 80055aa:	4630      	mov	r0, r6
 80055ac:	4b16      	ldr	r3, [pc, #88]	; (8005608 <_vfiprintf_r+0x25c>)
 80055ae:	a904      	add	r1, sp, #16
 80055b0:	f3af 8000 	nop.w
 80055b4:	4607      	mov	r7, r0
 80055b6:	1c78      	adds	r0, r7, #1
 80055b8:	d1d6      	bne.n	8005568 <_vfiprintf_r+0x1bc>
 80055ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80055bc:	07d9      	lsls	r1, r3, #31
 80055be:	d405      	bmi.n	80055cc <_vfiprintf_r+0x220>
 80055c0:	89ab      	ldrh	r3, [r5, #12]
 80055c2:	059a      	lsls	r2, r3, #22
 80055c4:	d402      	bmi.n	80055cc <_vfiprintf_r+0x220>
 80055c6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055c8:	f000 fc43 	bl	8005e52 <__retarget_lock_release_recursive>
 80055cc:	89ab      	ldrh	r3, [r5, #12]
 80055ce:	065b      	lsls	r3, r3, #25
 80055d0:	f53f af12 	bmi.w	80053f8 <_vfiprintf_r+0x4c>
 80055d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80055d6:	e711      	b.n	80053fc <_vfiprintf_r+0x50>
 80055d8:	ab03      	add	r3, sp, #12
 80055da:	9300      	str	r3, [sp, #0]
 80055dc:	462a      	mov	r2, r5
 80055de:	4630      	mov	r0, r6
 80055e0:	4b09      	ldr	r3, [pc, #36]	; (8005608 <_vfiprintf_r+0x25c>)
 80055e2:	a904      	add	r1, sp, #16
 80055e4:	f000 f882 	bl	80056ec <_printf_i>
 80055e8:	e7e4      	b.n	80055b4 <_vfiprintf_r+0x208>
 80055ea:	bf00      	nop
 80055ec:	0800db40 	.word	0x0800db40
 80055f0:	0800db60 	.word	0x0800db60
 80055f4:	0800db20 	.word	0x0800db20
 80055f8:	0800daea 	.word	0x0800daea
 80055fc:	0800daf0 	.word	0x0800daf0
 8005600:	0800daf4 	.word	0x0800daf4
 8005604:	00000000 	.word	0x00000000
 8005608:	08005387 	.word	0x08005387

0800560c <_printf_common>:
 800560c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005610:	4616      	mov	r6, r2
 8005612:	4699      	mov	r9, r3
 8005614:	688a      	ldr	r2, [r1, #8]
 8005616:	690b      	ldr	r3, [r1, #16]
 8005618:	4607      	mov	r7, r0
 800561a:	4293      	cmp	r3, r2
 800561c:	bfb8      	it	lt
 800561e:	4613      	movlt	r3, r2
 8005620:	6033      	str	r3, [r6, #0]
 8005622:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005626:	460c      	mov	r4, r1
 8005628:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800562c:	b10a      	cbz	r2, 8005632 <_printf_common+0x26>
 800562e:	3301      	adds	r3, #1
 8005630:	6033      	str	r3, [r6, #0]
 8005632:	6823      	ldr	r3, [r4, #0]
 8005634:	0699      	lsls	r1, r3, #26
 8005636:	bf42      	ittt	mi
 8005638:	6833      	ldrmi	r3, [r6, #0]
 800563a:	3302      	addmi	r3, #2
 800563c:	6033      	strmi	r3, [r6, #0]
 800563e:	6825      	ldr	r5, [r4, #0]
 8005640:	f015 0506 	ands.w	r5, r5, #6
 8005644:	d106      	bne.n	8005654 <_printf_common+0x48>
 8005646:	f104 0a19 	add.w	sl, r4, #25
 800564a:	68e3      	ldr	r3, [r4, #12]
 800564c:	6832      	ldr	r2, [r6, #0]
 800564e:	1a9b      	subs	r3, r3, r2
 8005650:	42ab      	cmp	r3, r5
 8005652:	dc28      	bgt.n	80056a6 <_printf_common+0x9a>
 8005654:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005658:	1e13      	subs	r3, r2, #0
 800565a:	6822      	ldr	r2, [r4, #0]
 800565c:	bf18      	it	ne
 800565e:	2301      	movne	r3, #1
 8005660:	0692      	lsls	r2, r2, #26
 8005662:	d42d      	bmi.n	80056c0 <_printf_common+0xb4>
 8005664:	4649      	mov	r1, r9
 8005666:	4638      	mov	r0, r7
 8005668:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800566c:	47c0      	blx	r8
 800566e:	3001      	adds	r0, #1
 8005670:	d020      	beq.n	80056b4 <_printf_common+0xa8>
 8005672:	6823      	ldr	r3, [r4, #0]
 8005674:	68e5      	ldr	r5, [r4, #12]
 8005676:	f003 0306 	and.w	r3, r3, #6
 800567a:	2b04      	cmp	r3, #4
 800567c:	bf18      	it	ne
 800567e:	2500      	movne	r5, #0
 8005680:	6832      	ldr	r2, [r6, #0]
 8005682:	f04f 0600 	mov.w	r6, #0
 8005686:	68a3      	ldr	r3, [r4, #8]
 8005688:	bf08      	it	eq
 800568a:	1aad      	subeq	r5, r5, r2
 800568c:	6922      	ldr	r2, [r4, #16]
 800568e:	bf08      	it	eq
 8005690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005694:	4293      	cmp	r3, r2
 8005696:	bfc4      	itt	gt
 8005698:	1a9b      	subgt	r3, r3, r2
 800569a:	18ed      	addgt	r5, r5, r3
 800569c:	341a      	adds	r4, #26
 800569e:	42b5      	cmp	r5, r6
 80056a0:	d11a      	bne.n	80056d8 <_printf_common+0xcc>
 80056a2:	2000      	movs	r0, #0
 80056a4:	e008      	b.n	80056b8 <_printf_common+0xac>
 80056a6:	2301      	movs	r3, #1
 80056a8:	4652      	mov	r2, sl
 80056aa:	4649      	mov	r1, r9
 80056ac:	4638      	mov	r0, r7
 80056ae:	47c0      	blx	r8
 80056b0:	3001      	adds	r0, #1
 80056b2:	d103      	bne.n	80056bc <_printf_common+0xb0>
 80056b4:	f04f 30ff 	mov.w	r0, #4294967295
 80056b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056bc:	3501      	adds	r5, #1
 80056be:	e7c4      	b.n	800564a <_printf_common+0x3e>
 80056c0:	2030      	movs	r0, #48	; 0x30
 80056c2:	18e1      	adds	r1, r4, r3
 80056c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80056c8:	1c5a      	adds	r2, r3, #1
 80056ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80056ce:	4422      	add	r2, r4
 80056d0:	3302      	adds	r3, #2
 80056d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80056d6:	e7c5      	b.n	8005664 <_printf_common+0x58>
 80056d8:	2301      	movs	r3, #1
 80056da:	4622      	mov	r2, r4
 80056dc:	4649      	mov	r1, r9
 80056de:	4638      	mov	r0, r7
 80056e0:	47c0      	blx	r8
 80056e2:	3001      	adds	r0, #1
 80056e4:	d0e6      	beq.n	80056b4 <_printf_common+0xa8>
 80056e6:	3601      	adds	r6, #1
 80056e8:	e7d9      	b.n	800569e <_printf_common+0x92>
	...

080056ec <_printf_i>:
 80056ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056f0:	7e0f      	ldrb	r7, [r1, #24]
 80056f2:	4691      	mov	r9, r2
 80056f4:	2f78      	cmp	r7, #120	; 0x78
 80056f6:	4680      	mov	r8, r0
 80056f8:	460c      	mov	r4, r1
 80056fa:	469a      	mov	sl, r3
 80056fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80056fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005702:	d807      	bhi.n	8005714 <_printf_i+0x28>
 8005704:	2f62      	cmp	r7, #98	; 0x62
 8005706:	d80a      	bhi.n	800571e <_printf_i+0x32>
 8005708:	2f00      	cmp	r7, #0
 800570a:	f000 80d9 	beq.w	80058c0 <_printf_i+0x1d4>
 800570e:	2f58      	cmp	r7, #88	; 0x58
 8005710:	f000 80a4 	beq.w	800585c <_printf_i+0x170>
 8005714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005718:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800571c:	e03a      	b.n	8005794 <_printf_i+0xa8>
 800571e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005722:	2b15      	cmp	r3, #21
 8005724:	d8f6      	bhi.n	8005714 <_printf_i+0x28>
 8005726:	a101      	add	r1, pc, #4	; (adr r1, 800572c <_printf_i+0x40>)
 8005728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800572c:	08005785 	.word	0x08005785
 8005730:	08005799 	.word	0x08005799
 8005734:	08005715 	.word	0x08005715
 8005738:	08005715 	.word	0x08005715
 800573c:	08005715 	.word	0x08005715
 8005740:	08005715 	.word	0x08005715
 8005744:	08005799 	.word	0x08005799
 8005748:	08005715 	.word	0x08005715
 800574c:	08005715 	.word	0x08005715
 8005750:	08005715 	.word	0x08005715
 8005754:	08005715 	.word	0x08005715
 8005758:	080058a7 	.word	0x080058a7
 800575c:	080057c9 	.word	0x080057c9
 8005760:	08005889 	.word	0x08005889
 8005764:	08005715 	.word	0x08005715
 8005768:	08005715 	.word	0x08005715
 800576c:	080058c9 	.word	0x080058c9
 8005770:	08005715 	.word	0x08005715
 8005774:	080057c9 	.word	0x080057c9
 8005778:	08005715 	.word	0x08005715
 800577c:	08005715 	.word	0x08005715
 8005780:	08005891 	.word	0x08005891
 8005784:	682b      	ldr	r3, [r5, #0]
 8005786:	1d1a      	adds	r2, r3, #4
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	602a      	str	r2, [r5, #0]
 800578c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005790:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005794:	2301      	movs	r3, #1
 8005796:	e0a4      	b.n	80058e2 <_printf_i+0x1f6>
 8005798:	6820      	ldr	r0, [r4, #0]
 800579a:	6829      	ldr	r1, [r5, #0]
 800579c:	0606      	lsls	r6, r0, #24
 800579e:	f101 0304 	add.w	r3, r1, #4
 80057a2:	d50a      	bpl.n	80057ba <_printf_i+0xce>
 80057a4:	680e      	ldr	r6, [r1, #0]
 80057a6:	602b      	str	r3, [r5, #0]
 80057a8:	2e00      	cmp	r6, #0
 80057aa:	da03      	bge.n	80057b4 <_printf_i+0xc8>
 80057ac:	232d      	movs	r3, #45	; 0x2d
 80057ae:	4276      	negs	r6, r6
 80057b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80057b4:	230a      	movs	r3, #10
 80057b6:	485e      	ldr	r0, [pc, #376]	; (8005930 <_printf_i+0x244>)
 80057b8:	e019      	b.n	80057ee <_printf_i+0x102>
 80057ba:	680e      	ldr	r6, [r1, #0]
 80057bc:	f010 0f40 	tst.w	r0, #64	; 0x40
 80057c0:	602b      	str	r3, [r5, #0]
 80057c2:	bf18      	it	ne
 80057c4:	b236      	sxthne	r6, r6
 80057c6:	e7ef      	b.n	80057a8 <_printf_i+0xbc>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	6820      	ldr	r0, [r4, #0]
 80057cc:	1d19      	adds	r1, r3, #4
 80057ce:	6029      	str	r1, [r5, #0]
 80057d0:	0601      	lsls	r1, r0, #24
 80057d2:	d501      	bpl.n	80057d8 <_printf_i+0xec>
 80057d4:	681e      	ldr	r6, [r3, #0]
 80057d6:	e002      	b.n	80057de <_printf_i+0xf2>
 80057d8:	0646      	lsls	r6, r0, #25
 80057da:	d5fb      	bpl.n	80057d4 <_printf_i+0xe8>
 80057dc:	881e      	ldrh	r6, [r3, #0]
 80057de:	2f6f      	cmp	r7, #111	; 0x6f
 80057e0:	bf0c      	ite	eq
 80057e2:	2308      	moveq	r3, #8
 80057e4:	230a      	movne	r3, #10
 80057e6:	4852      	ldr	r0, [pc, #328]	; (8005930 <_printf_i+0x244>)
 80057e8:	2100      	movs	r1, #0
 80057ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80057ee:	6865      	ldr	r5, [r4, #4]
 80057f0:	2d00      	cmp	r5, #0
 80057f2:	bfa8      	it	ge
 80057f4:	6821      	ldrge	r1, [r4, #0]
 80057f6:	60a5      	str	r5, [r4, #8]
 80057f8:	bfa4      	itt	ge
 80057fa:	f021 0104 	bicge.w	r1, r1, #4
 80057fe:	6021      	strge	r1, [r4, #0]
 8005800:	b90e      	cbnz	r6, 8005806 <_printf_i+0x11a>
 8005802:	2d00      	cmp	r5, #0
 8005804:	d04d      	beq.n	80058a2 <_printf_i+0x1b6>
 8005806:	4615      	mov	r5, r2
 8005808:	fbb6 f1f3 	udiv	r1, r6, r3
 800580c:	fb03 6711 	mls	r7, r3, r1, r6
 8005810:	5dc7      	ldrb	r7, [r0, r7]
 8005812:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005816:	4637      	mov	r7, r6
 8005818:	42bb      	cmp	r3, r7
 800581a:	460e      	mov	r6, r1
 800581c:	d9f4      	bls.n	8005808 <_printf_i+0x11c>
 800581e:	2b08      	cmp	r3, #8
 8005820:	d10b      	bne.n	800583a <_printf_i+0x14e>
 8005822:	6823      	ldr	r3, [r4, #0]
 8005824:	07de      	lsls	r6, r3, #31
 8005826:	d508      	bpl.n	800583a <_printf_i+0x14e>
 8005828:	6923      	ldr	r3, [r4, #16]
 800582a:	6861      	ldr	r1, [r4, #4]
 800582c:	4299      	cmp	r1, r3
 800582e:	bfde      	ittt	le
 8005830:	2330      	movle	r3, #48	; 0x30
 8005832:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005836:	f105 35ff 	addle.w	r5, r5, #4294967295
 800583a:	1b52      	subs	r2, r2, r5
 800583c:	6122      	str	r2, [r4, #16]
 800583e:	464b      	mov	r3, r9
 8005840:	4621      	mov	r1, r4
 8005842:	4640      	mov	r0, r8
 8005844:	f8cd a000 	str.w	sl, [sp]
 8005848:	aa03      	add	r2, sp, #12
 800584a:	f7ff fedf 	bl	800560c <_printf_common>
 800584e:	3001      	adds	r0, #1
 8005850:	d14c      	bne.n	80058ec <_printf_i+0x200>
 8005852:	f04f 30ff 	mov.w	r0, #4294967295
 8005856:	b004      	add	sp, #16
 8005858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800585c:	4834      	ldr	r0, [pc, #208]	; (8005930 <_printf_i+0x244>)
 800585e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005862:	6829      	ldr	r1, [r5, #0]
 8005864:	6823      	ldr	r3, [r4, #0]
 8005866:	f851 6b04 	ldr.w	r6, [r1], #4
 800586a:	6029      	str	r1, [r5, #0]
 800586c:	061d      	lsls	r5, r3, #24
 800586e:	d514      	bpl.n	800589a <_printf_i+0x1ae>
 8005870:	07df      	lsls	r7, r3, #31
 8005872:	bf44      	itt	mi
 8005874:	f043 0320 	orrmi.w	r3, r3, #32
 8005878:	6023      	strmi	r3, [r4, #0]
 800587a:	b91e      	cbnz	r6, 8005884 <_printf_i+0x198>
 800587c:	6823      	ldr	r3, [r4, #0]
 800587e:	f023 0320 	bic.w	r3, r3, #32
 8005882:	6023      	str	r3, [r4, #0]
 8005884:	2310      	movs	r3, #16
 8005886:	e7af      	b.n	80057e8 <_printf_i+0xfc>
 8005888:	6823      	ldr	r3, [r4, #0]
 800588a:	f043 0320 	orr.w	r3, r3, #32
 800588e:	6023      	str	r3, [r4, #0]
 8005890:	2378      	movs	r3, #120	; 0x78
 8005892:	4828      	ldr	r0, [pc, #160]	; (8005934 <_printf_i+0x248>)
 8005894:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005898:	e7e3      	b.n	8005862 <_printf_i+0x176>
 800589a:	0659      	lsls	r1, r3, #25
 800589c:	bf48      	it	mi
 800589e:	b2b6      	uxthmi	r6, r6
 80058a0:	e7e6      	b.n	8005870 <_printf_i+0x184>
 80058a2:	4615      	mov	r5, r2
 80058a4:	e7bb      	b.n	800581e <_printf_i+0x132>
 80058a6:	682b      	ldr	r3, [r5, #0]
 80058a8:	6826      	ldr	r6, [r4, #0]
 80058aa:	1d18      	adds	r0, r3, #4
 80058ac:	6961      	ldr	r1, [r4, #20]
 80058ae:	6028      	str	r0, [r5, #0]
 80058b0:	0635      	lsls	r5, r6, #24
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	d501      	bpl.n	80058ba <_printf_i+0x1ce>
 80058b6:	6019      	str	r1, [r3, #0]
 80058b8:	e002      	b.n	80058c0 <_printf_i+0x1d4>
 80058ba:	0670      	lsls	r0, r6, #25
 80058bc:	d5fb      	bpl.n	80058b6 <_printf_i+0x1ca>
 80058be:	8019      	strh	r1, [r3, #0]
 80058c0:	2300      	movs	r3, #0
 80058c2:	4615      	mov	r5, r2
 80058c4:	6123      	str	r3, [r4, #16]
 80058c6:	e7ba      	b.n	800583e <_printf_i+0x152>
 80058c8:	682b      	ldr	r3, [r5, #0]
 80058ca:	2100      	movs	r1, #0
 80058cc:	1d1a      	adds	r2, r3, #4
 80058ce:	602a      	str	r2, [r5, #0]
 80058d0:	681d      	ldr	r5, [r3, #0]
 80058d2:	6862      	ldr	r2, [r4, #4]
 80058d4:	4628      	mov	r0, r5
 80058d6:	f000 fb23 	bl	8005f20 <memchr>
 80058da:	b108      	cbz	r0, 80058e0 <_printf_i+0x1f4>
 80058dc:	1b40      	subs	r0, r0, r5
 80058de:	6060      	str	r0, [r4, #4]
 80058e0:	6863      	ldr	r3, [r4, #4]
 80058e2:	6123      	str	r3, [r4, #16]
 80058e4:	2300      	movs	r3, #0
 80058e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80058ea:	e7a8      	b.n	800583e <_printf_i+0x152>
 80058ec:	462a      	mov	r2, r5
 80058ee:	4649      	mov	r1, r9
 80058f0:	4640      	mov	r0, r8
 80058f2:	6923      	ldr	r3, [r4, #16]
 80058f4:	47d0      	blx	sl
 80058f6:	3001      	adds	r0, #1
 80058f8:	d0ab      	beq.n	8005852 <_printf_i+0x166>
 80058fa:	6823      	ldr	r3, [r4, #0]
 80058fc:	079b      	lsls	r3, r3, #30
 80058fe:	d413      	bmi.n	8005928 <_printf_i+0x23c>
 8005900:	68e0      	ldr	r0, [r4, #12]
 8005902:	9b03      	ldr	r3, [sp, #12]
 8005904:	4298      	cmp	r0, r3
 8005906:	bfb8      	it	lt
 8005908:	4618      	movlt	r0, r3
 800590a:	e7a4      	b.n	8005856 <_printf_i+0x16a>
 800590c:	2301      	movs	r3, #1
 800590e:	4632      	mov	r2, r6
 8005910:	4649      	mov	r1, r9
 8005912:	4640      	mov	r0, r8
 8005914:	47d0      	blx	sl
 8005916:	3001      	adds	r0, #1
 8005918:	d09b      	beq.n	8005852 <_printf_i+0x166>
 800591a:	3501      	adds	r5, #1
 800591c:	68e3      	ldr	r3, [r4, #12]
 800591e:	9903      	ldr	r1, [sp, #12]
 8005920:	1a5b      	subs	r3, r3, r1
 8005922:	42ab      	cmp	r3, r5
 8005924:	dcf2      	bgt.n	800590c <_printf_i+0x220>
 8005926:	e7eb      	b.n	8005900 <_printf_i+0x214>
 8005928:	2500      	movs	r5, #0
 800592a:	f104 0619 	add.w	r6, r4, #25
 800592e:	e7f5      	b.n	800591c <_printf_i+0x230>
 8005930:	0800dafb 	.word	0x0800dafb
 8005934:	0800db0c 	.word	0x0800db0c

08005938 <_sbrk_r>:
 8005938:	b538      	push	{r3, r4, r5, lr}
 800593a:	2300      	movs	r3, #0
 800593c:	4d05      	ldr	r5, [pc, #20]	; (8005954 <_sbrk_r+0x1c>)
 800593e:	4604      	mov	r4, r0
 8005940:	4608      	mov	r0, r1
 8005942:	602b      	str	r3, [r5, #0]
 8005944:	f7fb fc5a 	bl	80011fc <_sbrk>
 8005948:	1c43      	adds	r3, r0, #1
 800594a:	d102      	bne.n	8005952 <_sbrk_r+0x1a>
 800594c:	682b      	ldr	r3, [r5, #0]
 800594e:	b103      	cbz	r3, 8005952 <_sbrk_r+0x1a>
 8005950:	6023      	str	r3, [r4, #0]
 8005952:	bd38      	pop	{r3, r4, r5, pc}
 8005954:	20002f78 	.word	0x20002f78

08005958 <__swbuf_r>:
 8005958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800595a:	460e      	mov	r6, r1
 800595c:	4614      	mov	r4, r2
 800595e:	4605      	mov	r5, r0
 8005960:	b118      	cbz	r0, 800596a <__swbuf_r+0x12>
 8005962:	6983      	ldr	r3, [r0, #24]
 8005964:	b90b      	cbnz	r3, 800596a <__swbuf_r+0x12>
 8005966:	f000 f9d5 	bl	8005d14 <__sinit>
 800596a:	4b21      	ldr	r3, [pc, #132]	; (80059f0 <__swbuf_r+0x98>)
 800596c:	429c      	cmp	r4, r3
 800596e:	d12b      	bne.n	80059c8 <__swbuf_r+0x70>
 8005970:	686c      	ldr	r4, [r5, #4]
 8005972:	69a3      	ldr	r3, [r4, #24]
 8005974:	60a3      	str	r3, [r4, #8]
 8005976:	89a3      	ldrh	r3, [r4, #12]
 8005978:	071a      	lsls	r2, r3, #28
 800597a:	d52f      	bpl.n	80059dc <__swbuf_r+0x84>
 800597c:	6923      	ldr	r3, [r4, #16]
 800597e:	b36b      	cbz	r3, 80059dc <__swbuf_r+0x84>
 8005980:	6923      	ldr	r3, [r4, #16]
 8005982:	6820      	ldr	r0, [r4, #0]
 8005984:	b2f6      	uxtb	r6, r6
 8005986:	1ac0      	subs	r0, r0, r3
 8005988:	6963      	ldr	r3, [r4, #20]
 800598a:	4637      	mov	r7, r6
 800598c:	4283      	cmp	r3, r0
 800598e:	dc04      	bgt.n	800599a <__swbuf_r+0x42>
 8005990:	4621      	mov	r1, r4
 8005992:	4628      	mov	r0, r5
 8005994:	f000 f92a 	bl	8005bec <_fflush_r>
 8005998:	bb30      	cbnz	r0, 80059e8 <__swbuf_r+0x90>
 800599a:	68a3      	ldr	r3, [r4, #8]
 800599c:	3001      	adds	r0, #1
 800599e:	3b01      	subs	r3, #1
 80059a0:	60a3      	str	r3, [r4, #8]
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	1c5a      	adds	r2, r3, #1
 80059a6:	6022      	str	r2, [r4, #0]
 80059a8:	701e      	strb	r6, [r3, #0]
 80059aa:	6963      	ldr	r3, [r4, #20]
 80059ac:	4283      	cmp	r3, r0
 80059ae:	d004      	beq.n	80059ba <__swbuf_r+0x62>
 80059b0:	89a3      	ldrh	r3, [r4, #12]
 80059b2:	07db      	lsls	r3, r3, #31
 80059b4:	d506      	bpl.n	80059c4 <__swbuf_r+0x6c>
 80059b6:	2e0a      	cmp	r6, #10
 80059b8:	d104      	bne.n	80059c4 <__swbuf_r+0x6c>
 80059ba:	4621      	mov	r1, r4
 80059bc:	4628      	mov	r0, r5
 80059be:	f000 f915 	bl	8005bec <_fflush_r>
 80059c2:	b988      	cbnz	r0, 80059e8 <__swbuf_r+0x90>
 80059c4:	4638      	mov	r0, r7
 80059c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059c8:	4b0a      	ldr	r3, [pc, #40]	; (80059f4 <__swbuf_r+0x9c>)
 80059ca:	429c      	cmp	r4, r3
 80059cc:	d101      	bne.n	80059d2 <__swbuf_r+0x7a>
 80059ce:	68ac      	ldr	r4, [r5, #8]
 80059d0:	e7cf      	b.n	8005972 <__swbuf_r+0x1a>
 80059d2:	4b09      	ldr	r3, [pc, #36]	; (80059f8 <__swbuf_r+0xa0>)
 80059d4:	429c      	cmp	r4, r3
 80059d6:	bf08      	it	eq
 80059d8:	68ec      	ldreq	r4, [r5, #12]
 80059da:	e7ca      	b.n	8005972 <__swbuf_r+0x1a>
 80059dc:	4621      	mov	r1, r4
 80059de:	4628      	mov	r0, r5
 80059e0:	f000 f80c 	bl	80059fc <__swsetup_r>
 80059e4:	2800      	cmp	r0, #0
 80059e6:	d0cb      	beq.n	8005980 <__swbuf_r+0x28>
 80059e8:	f04f 37ff 	mov.w	r7, #4294967295
 80059ec:	e7ea      	b.n	80059c4 <__swbuf_r+0x6c>
 80059ee:	bf00      	nop
 80059f0:	0800db40 	.word	0x0800db40
 80059f4:	0800db60 	.word	0x0800db60
 80059f8:	0800db20 	.word	0x0800db20

080059fc <__swsetup_r>:
 80059fc:	4b32      	ldr	r3, [pc, #200]	; (8005ac8 <__swsetup_r+0xcc>)
 80059fe:	b570      	push	{r4, r5, r6, lr}
 8005a00:	681d      	ldr	r5, [r3, #0]
 8005a02:	4606      	mov	r6, r0
 8005a04:	460c      	mov	r4, r1
 8005a06:	b125      	cbz	r5, 8005a12 <__swsetup_r+0x16>
 8005a08:	69ab      	ldr	r3, [r5, #24]
 8005a0a:	b913      	cbnz	r3, 8005a12 <__swsetup_r+0x16>
 8005a0c:	4628      	mov	r0, r5
 8005a0e:	f000 f981 	bl	8005d14 <__sinit>
 8005a12:	4b2e      	ldr	r3, [pc, #184]	; (8005acc <__swsetup_r+0xd0>)
 8005a14:	429c      	cmp	r4, r3
 8005a16:	d10f      	bne.n	8005a38 <__swsetup_r+0x3c>
 8005a18:	686c      	ldr	r4, [r5, #4]
 8005a1a:	89a3      	ldrh	r3, [r4, #12]
 8005a1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a20:	0719      	lsls	r1, r3, #28
 8005a22:	d42c      	bmi.n	8005a7e <__swsetup_r+0x82>
 8005a24:	06dd      	lsls	r5, r3, #27
 8005a26:	d411      	bmi.n	8005a4c <__swsetup_r+0x50>
 8005a28:	2309      	movs	r3, #9
 8005a2a:	6033      	str	r3, [r6, #0]
 8005a2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005a30:	f04f 30ff 	mov.w	r0, #4294967295
 8005a34:	81a3      	strh	r3, [r4, #12]
 8005a36:	e03e      	b.n	8005ab6 <__swsetup_r+0xba>
 8005a38:	4b25      	ldr	r3, [pc, #148]	; (8005ad0 <__swsetup_r+0xd4>)
 8005a3a:	429c      	cmp	r4, r3
 8005a3c:	d101      	bne.n	8005a42 <__swsetup_r+0x46>
 8005a3e:	68ac      	ldr	r4, [r5, #8]
 8005a40:	e7eb      	b.n	8005a1a <__swsetup_r+0x1e>
 8005a42:	4b24      	ldr	r3, [pc, #144]	; (8005ad4 <__swsetup_r+0xd8>)
 8005a44:	429c      	cmp	r4, r3
 8005a46:	bf08      	it	eq
 8005a48:	68ec      	ldreq	r4, [r5, #12]
 8005a4a:	e7e6      	b.n	8005a1a <__swsetup_r+0x1e>
 8005a4c:	0758      	lsls	r0, r3, #29
 8005a4e:	d512      	bpl.n	8005a76 <__swsetup_r+0x7a>
 8005a50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a52:	b141      	cbz	r1, 8005a66 <__swsetup_r+0x6a>
 8005a54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005a58:	4299      	cmp	r1, r3
 8005a5a:	d002      	beq.n	8005a62 <__swsetup_r+0x66>
 8005a5c:	4630      	mov	r0, r6
 8005a5e:	f7ff fa45 	bl	8004eec <_free_r>
 8005a62:	2300      	movs	r3, #0
 8005a64:	6363      	str	r3, [r4, #52]	; 0x34
 8005a66:	89a3      	ldrh	r3, [r4, #12]
 8005a68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005a6c:	81a3      	strh	r3, [r4, #12]
 8005a6e:	2300      	movs	r3, #0
 8005a70:	6063      	str	r3, [r4, #4]
 8005a72:	6923      	ldr	r3, [r4, #16]
 8005a74:	6023      	str	r3, [r4, #0]
 8005a76:	89a3      	ldrh	r3, [r4, #12]
 8005a78:	f043 0308 	orr.w	r3, r3, #8
 8005a7c:	81a3      	strh	r3, [r4, #12]
 8005a7e:	6923      	ldr	r3, [r4, #16]
 8005a80:	b94b      	cbnz	r3, 8005a96 <__swsetup_r+0x9a>
 8005a82:	89a3      	ldrh	r3, [r4, #12]
 8005a84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005a88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a8c:	d003      	beq.n	8005a96 <__swsetup_r+0x9a>
 8005a8e:	4621      	mov	r1, r4
 8005a90:	4630      	mov	r0, r6
 8005a92:	f000 fa05 	bl	8005ea0 <__smakebuf_r>
 8005a96:	89a0      	ldrh	r0, [r4, #12]
 8005a98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005a9c:	f010 0301 	ands.w	r3, r0, #1
 8005aa0:	d00a      	beq.n	8005ab8 <__swsetup_r+0xbc>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	60a3      	str	r3, [r4, #8]
 8005aa6:	6963      	ldr	r3, [r4, #20]
 8005aa8:	425b      	negs	r3, r3
 8005aaa:	61a3      	str	r3, [r4, #24]
 8005aac:	6923      	ldr	r3, [r4, #16]
 8005aae:	b943      	cbnz	r3, 8005ac2 <__swsetup_r+0xc6>
 8005ab0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005ab4:	d1ba      	bne.n	8005a2c <__swsetup_r+0x30>
 8005ab6:	bd70      	pop	{r4, r5, r6, pc}
 8005ab8:	0781      	lsls	r1, r0, #30
 8005aba:	bf58      	it	pl
 8005abc:	6963      	ldrpl	r3, [r4, #20]
 8005abe:	60a3      	str	r3, [r4, #8]
 8005ac0:	e7f4      	b.n	8005aac <__swsetup_r+0xb0>
 8005ac2:	2000      	movs	r0, #0
 8005ac4:	e7f7      	b.n	8005ab6 <__swsetup_r+0xba>
 8005ac6:	bf00      	nop
 8005ac8:	20000218 	.word	0x20000218
 8005acc:	0800db40 	.word	0x0800db40
 8005ad0:	0800db60 	.word	0x0800db60
 8005ad4:	0800db20 	.word	0x0800db20

08005ad8 <abort>:
 8005ad8:	2006      	movs	r0, #6
 8005ada:	b508      	push	{r3, lr}
 8005adc:	f000 faac 	bl	8006038 <raise>
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	f7fb fb18 	bl	8001116 <_exit>
	...

08005ae8 <__sflush_r>:
 8005ae8:	898a      	ldrh	r2, [r1, #12]
 8005aea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aec:	4605      	mov	r5, r0
 8005aee:	0710      	lsls	r0, r2, #28
 8005af0:	460c      	mov	r4, r1
 8005af2:	d457      	bmi.n	8005ba4 <__sflush_r+0xbc>
 8005af4:	684b      	ldr	r3, [r1, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	dc04      	bgt.n	8005b04 <__sflush_r+0x1c>
 8005afa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	dc01      	bgt.n	8005b04 <__sflush_r+0x1c>
 8005b00:	2000      	movs	r0, #0
 8005b02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b06:	2e00      	cmp	r6, #0
 8005b08:	d0fa      	beq.n	8005b00 <__sflush_r+0x18>
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005b10:	682f      	ldr	r7, [r5, #0]
 8005b12:	602b      	str	r3, [r5, #0]
 8005b14:	d032      	beq.n	8005b7c <__sflush_r+0x94>
 8005b16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	075a      	lsls	r2, r3, #29
 8005b1c:	d505      	bpl.n	8005b2a <__sflush_r+0x42>
 8005b1e:	6863      	ldr	r3, [r4, #4]
 8005b20:	1ac0      	subs	r0, r0, r3
 8005b22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005b24:	b10b      	cbz	r3, 8005b2a <__sflush_r+0x42>
 8005b26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005b28:	1ac0      	subs	r0, r0, r3
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005b30:	4628      	mov	r0, r5
 8005b32:	6a21      	ldr	r1, [r4, #32]
 8005b34:	47b0      	blx	r6
 8005b36:	1c43      	adds	r3, r0, #1
 8005b38:	89a3      	ldrh	r3, [r4, #12]
 8005b3a:	d106      	bne.n	8005b4a <__sflush_r+0x62>
 8005b3c:	6829      	ldr	r1, [r5, #0]
 8005b3e:	291d      	cmp	r1, #29
 8005b40:	d82c      	bhi.n	8005b9c <__sflush_r+0xb4>
 8005b42:	4a29      	ldr	r2, [pc, #164]	; (8005be8 <__sflush_r+0x100>)
 8005b44:	40ca      	lsrs	r2, r1
 8005b46:	07d6      	lsls	r6, r2, #31
 8005b48:	d528      	bpl.n	8005b9c <__sflush_r+0xb4>
 8005b4a:	2200      	movs	r2, #0
 8005b4c:	6062      	str	r2, [r4, #4]
 8005b4e:	6922      	ldr	r2, [r4, #16]
 8005b50:	04d9      	lsls	r1, r3, #19
 8005b52:	6022      	str	r2, [r4, #0]
 8005b54:	d504      	bpl.n	8005b60 <__sflush_r+0x78>
 8005b56:	1c42      	adds	r2, r0, #1
 8005b58:	d101      	bne.n	8005b5e <__sflush_r+0x76>
 8005b5a:	682b      	ldr	r3, [r5, #0]
 8005b5c:	b903      	cbnz	r3, 8005b60 <__sflush_r+0x78>
 8005b5e:	6560      	str	r0, [r4, #84]	; 0x54
 8005b60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b62:	602f      	str	r7, [r5, #0]
 8005b64:	2900      	cmp	r1, #0
 8005b66:	d0cb      	beq.n	8005b00 <__sflush_r+0x18>
 8005b68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b6c:	4299      	cmp	r1, r3
 8005b6e:	d002      	beq.n	8005b76 <__sflush_r+0x8e>
 8005b70:	4628      	mov	r0, r5
 8005b72:	f7ff f9bb 	bl	8004eec <_free_r>
 8005b76:	2000      	movs	r0, #0
 8005b78:	6360      	str	r0, [r4, #52]	; 0x34
 8005b7a:	e7c2      	b.n	8005b02 <__sflush_r+0x1a>
 8005b7c:	6a21      	ldr	r1, [r4, #32]
 8005b7e:	2301      	movs	r3, #1
 8005b80:	4628      	mov	r0, r5
 8005b82:	47b0      	blx	r6
 8005b84:	1c41      	adds	r1, r0, #1
 8005b86:	d1c7      	bne.n	8005b18 <__sflush_r+0x30>
 8005b88:	682b      	ldr	r3, [r5, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d0c4      	beq.n	8005b18 <__sflush_r+0x30>
 8005b8e:	2b1d      	cmp	r3, #29
 8005b90:	d001      	beq.n	8005b96 <__sflush_r+0xae>
 8005b92:	2b16      	cmp	r3, #22
 8005b94:	d101      	bne.n	8005b9a <__sflush_r+0xb2>
 8005b96:	602f      	str	r7, [r5, #0]
 8005b98:	e7b2      	b.n	8005b00 <__sflush_r+0x18>
 8005b9a:	89a3      	ldrh	r3, [r4, #12]
 8005b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ba0:	81a3      	strh	r3, [r4, #12]
 8005ba2:	e7ae      	b.n	8005b02 <__sflush_r+0x1a>
 8005ba4:	690f      	ldr	r7, [r1, #16]
 8005ba6:	2f00      	cmp	r7, #0
 8005ba8:	d0aa      	beq.n	8005b00 <__sflush_r+0x18>
 8005baa:	0793      	lsls	r3, r2, #30
 8005bac:	bf18      	it	ne
 8005bae:	2300      	movne	r3, #0
 8005bb0:	680e      	ldr	r6, [r1, #0]
 8005bb2:	bf08      	it	eq
 8005bb4:	694b      	ldreq	r3, [r1, #20]
 8005bb6:	1bf6      	subs	r6, r6, r7
 8005bb8:	600f      	str	r7, [r1, #0]
 8005bba:	608b      	str	r3, [r1, #8]
 8005bbc:	2e00      	cmp	r6, #0
 8005bbe:	dd9f      	ble.n	8005b00 <__sflush_r+0x18>
 8005bc0:	4633      	mov	r3, r6
 8005bc2:	463a      	mov	r2, r7
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	6a21      	ldr	r1, [r4, #32]
 8005bc8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8005bcc:	47e0      	blx	ip
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	dc06      	bgt.n	8005be0 <__sflush_r+0xf8>
 8005bd2:	89a3      	ldrh	r3, [r4, #12]
 8005bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005bdc:	81a3      	strh	r3, [r4, #12]
 8005bde:	e790      	b.n	8005b02 <__sflush_r+0x1a>
 8005be0:	4407      	add	r7, r0
 8005be2:	1a36      	subs	r6, r6, r0
 8005be4:	e7ea      	b.n	8005bbc <__sflush_r+0xd4>
 8005be6:	bf00      	nop
 8005be8:	20400001 	.word	0x20400001

08005bec <_fflush_r>:
 8005bec:	b538      	push	{r3, r4, r5, lr}
 8005bee:	690b      	ldr	r3, [r1, #16]
 8005bf0:	4605      	mov	r5, r0
 8005bf2:	460c      	mov	r4, r1
 8005bf4:	b913      	cbnz	r3, 8005bfc <_fflush_r+0x10>
 8005bf6:	2500      	movs	r5, #0
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	bd38      	pop	{r3, r4, r5, pc}
 8005bfc:	b118      	cbz	r0, 8005c06 <_fflush_r+0x1a>
 8005bfe:	6983      	ldr	r3, [r0, #24]
 8005c00:	b90b      	cbnz	r3, 8005c06 <_fflush_r+0x1a>
 8005c02:	f000 f887 	bl	8005d14 <__sinit>
 8005c06:	4b14      	ldr	r3, [pc, #80]	; (8005c58 <_fflush_r+0x6c>)
 8005c08:	429c      	cmp	r4, r3
 8005c0a:	d11b      	bne.n	8005c44 <_fflush_r+0x58>
 8005c0c:	686c      	ldr	r4, [r5, #4]
 8005c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d0ef      	beq.n	8005bf6 <_fflush_r+0xa>
 8005c16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005c18:	07d0      	lsls	r0, r2, #31
 8005c1a:	d404      	bmi.n	8005c26 <_fflush_r+0x3a>
 8005c1c:	0599      	lsls	r1, r3, #22
 8005c1e:	d402      	bmi.n	8005c26 <_fflush_r+0x3a>
 8005c20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c22:	f000 f915 	bl	8005e50 <__retarget_lock_acquire_recursive>
 8005c26:	4628      	mov	r0, r5
 8005c28:	4621      	mov	r1, r4
 8005c2a:	f7ff ff5d 	bl	8005ae8 <__sflush_r>
 8005c2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005c30:	4605      	mov	r5, r0
 8005c32:	07da      	lsls	r2, r3, #31
 8005c34:	d4e0      	bmi.n	8005bf8 <_fflush_r+0xc>
 8005c36:	89a3      	ldrh	r3, [r4, #12]
 8005c38:	059b      	lsls	r3, r3, #22
 8005c3a:	d4dd      	bmi.n	8005bf8 <_fflush_r+0xc>
 8005c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005c3e:	f000 f908 	bl	8005e52 <__retarget_lock_release_recursive>
 8005c42:	e7d9      	b.n	8005bf8 <_fflush_r+0xc>
 8005c44:	4b05      	ldr	r3, [pc, #20]	; (8005c5c <_fflush_r+0x70>)
 8005c46:	429c      	cmp	r4, r3
 8005c48:	d101      	bne.n	8005c4e <_fflush_r+0x62>
 8005c4a:	68ac      	ldr	r4, [r5, #8]
 8005c4c:	e7df      	b.n	8005c0e <_fflush_r+0x22>
 8005c4e:	4b04      	ldr	r3, [pc, #16]	; (8005c60 <_fflush_r+0x74>)
 8005c50:	429c      	cmp	r4, r3
 8005c52:	bf08      	it	eq
 8005c54:	68ec      	ldreq	r4, [r5, #12]
 8005c56:	e7da      	b.n	8005c0e <_fflush_r+0x22>
 8005c58:	0800db40 	.word	0x0800db40
 8005c5c:	0800db60 	.word	0x0800db60
 8005c60:	0800db20 	.word	0x0800db20

08005c64 <std>:
 8005c64:	2300      	movs	r3, #0
 8005c66:	b510      	push	{r4, lr}
 8005c68:	4604      	mov	r4, r0
 8005c6a:	e9c0 3300 	strd	r3, r3, [r0]
 8005c6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c72:	6083      	str	r3, [r0, #8]
 8005c74:	8181      	strh	r1, [r0, #12]
 8005c76:	6643      	str	r3, [r0, #100]	; 0x64
 8005c78:	81c2      	strh	r2, [r0, #14]
 8005c7a:	6183      	str	r3, [r0, #24]
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	2208      	movs	r2, #8
 8005c80:	305c      	adds	r0, #92	; 0x5c
 8005c82:	f7ff f867 	bl	8004d54 <memset>
 8005c86:	4b05      	ldr	r3, [pc, #20]	; (8005c9c <std+0x38>)
 8005c88:	6224      	str	r4, [r4, #32]
 8005c8a:	6263      	str	r3, [r4, #36]	; 0x24
 8005c8c:	4b04      	ldr	r3, [pc, #16]	; (8005ca0 <std+0x3c>)
 8005c8e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005c90:	4b04      	ldr	r3, [pc, #16]	; (8005ca4 <std+0x40>)
 8005c92:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005c94:	4b04      	ldr	r3, [pc, #16]	; (8005ca8 <std+0x44>)
 8005c96:	6323      	str	r3, [r4, #48]	; 0x30
 8005c98:	bd10      	pop	{r4, pc}
 8005c9a:	bf00      	nop
 8005c9c:	08006071 	.word	0x08006071
 8005ca0:	08006093 	.word	0x08006093
 8005ca4:	080060cb 	.word	0x080060cb
 8005ca8:	080060ef 	.word	0x080060ef

08005cac <_cleanup_r>:
 8005cac:	4901      	ldr	r1, [pc, #4]	; (8005cb4 <_cleanup_r+0x8>)
 8005cae:	f000 b8af 	b.w	8005e10 <_fwalk_reent>
 8005cb2:	bf00      	nop
 8005cb4:	08005bed 	.word	0x08005bed

08005cb8 <__sfmoreglue>:
 8005cb8:	2268      	movs	r2, #104	; 0x68
 8005cba:	b570      	push	{r4, r5, r6, lr}
 8005cbc:	1e4d      	subs	r5, r1, #1
 8005cbe:	4355      	muls	r5, r2
 8005cc0:	460e      	mov	r6, r1
 8005cc2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005cc6:	f7ff f979 	bl	8004fbc <_malloc_r>
 8005cca:	4604      	mov	r4, r0
 8005ccc:	b140      	cbz	r0, 8005ce0 <__sfmoreglue+0x28>
 8005cce:	2100      	movs	r1, #0
 8005cd0:	e9c0 1600 	strd	r1, r6, [r0]
 8005cd4:	300c      	adds	r0, #12
 8005cd6:	60a0      	str	r0, [r4, #8]
 8005cd8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005cdc:	f7ff f83a 	bl	8004d54 <memset>
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	bd70      	pop	{r4, r5, r6, pc}

08005ce4 <__sfp_lock_acquire>:
 8005ce4:	4801      	ldr	r0, [pc, #4]	; (8005cec <__sfp_lock_acquire+0x8>)
 8005ce6:	f000 b8b3 	b.w	8005e50 <__retarget_lock_acquire_recursive>
 8005cea:	bf00      	nop
 8005cec:	20002f75 	.word	0x20002f75

08005cf0 <__sfp_lock_release>:
 8005cf0:	4801      	ldr	r0, [pc, #4]	; (8005cf8 <__sfp_lock_release+0x8>)
 8005cf2:	f000 b8ae 	b.w	8005e52 <__retarget_lock_release_recursive>
 8005cf6:	bf00      	nop
 8005cf8:	20002f75 	.word	0x20002f75

08005cfc <__sinit_lock_acquire>:
 8005cfc:	4801      	ldr	r0, [pc, #4]	; (8005d04 <__sinit_lock_acquire+0x8>)
 8005cfe:	f000 b8a7 	b.w	8005e50 <__retarget_lock_acquire_recursive>
 8005d02:	bf00      	nop
 8005d04:	20002f76 	.word	0x20002f76

08005d08 <__sinit_lock_release>:
 8005d08:	4801      	ldr	r0, [pc, #4]	; (8005d10 <__sinit_lock_release+0x8>)
 8005d0a:	f000 b8a2 	b.w	8005e52 <__retarget_lock_release_recursive>
 8005d0e:	bf00      	nop
 8005d10:	20002f76 	.word	0x20002f76

08005d14 <__sinit>:
 8005d14:	b510      	push	{r4, lr}
 8005d16:	4604      	mov	r4, r0
 8005d18:	f7ff fff0 	bl	8005cfc <__sinit_lock_acquire>
 8005d1c:	69a3      	ldr	r3, [r4, #24]
 8005d1e:	b11b      	cbz	r3, 8005d28 <__sinit+0x14>
 8005d20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d24:	f7ff bff0 	b.w	8005d08 <__sinit_lock_release>
 8005d28:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005d2c:	6523      	str	r3, [r4, #80]	; 0x50
 8005d2e:	4b13      	ldr	r3, [pc, #76]	; (8005d7c <__sinit+0x68>)
 8005d30:	4a13      	ldr	r2, [pc, #76]	; (8005d80 <__sinit+0x6c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	62a2      	str	r2, [r4, #40]	; 0x28
 8005d36:	42a3      	cmp	r3, r4
 8005d38:	bf08      	it	eq
 8005d3a:	2301      	moveq	r3, #1
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	bf08      	it	eq
 8005d40:	61a3      	streq	r3, [r4, #24]
 8005d42:	f000 f81f 	bl	8005d84 <__sfp>
 8005d46:	6060      	str	r0, [r4, #4]
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f000 f81b 	bl	8005d84 <__sfp>
 8005d4e:	60a0      	str	r0, [r4, #8]
 8005d50:	4620      	mov	r0, r4
 8005d52:	f000 f817 	bl	8005d84 <__sfp>
 8005d56:	2200      	movs	r2, #0
 8005d58:	2104      	movs	r1, #4
 8005d5a:	60e0      	str	r0, [r4, #12]
 8005d5c:	6860      	ldr	r0, [r4, #4]
 8005d5e:	f7ff ff81 	bl	8005c64 <std>
 8005d62:	2201      	movs	r2, #1
 8005d64:	2109      	movs	r1, #9
 8005d66:	68a0      	ldr	r0, [r4, #8]
 8005d68:	f7ff ff7c 	bl	8005c64 <std>
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	2112      	movs	r1, #18
 8005d70:	68e0      	ldr	r0, [r4, #12]
 8005d72:	f7ff ff77 	bl	8005c64 <std>
 8005d76:	2301      	movs	r3, #1
 8005d78:	61a3      	str	r3, [r4, #24]
 8005d7a:	e7d1      	b.n	8005d20 <__sinit+0xc>
 8005d7c:	0800da38 	.word	0x0800da38
 8005d80:	08005cad 	.word	0x08005cad

08005d84 <__sfp>:
 8005d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d86:	4607      	mov	r7, r0
 8005d88:	f7ff ffac 	bl	8005ce4 <__sfp_lock_acquire>
 8005d8c:	4b1e      	ldr	r3, [pc, #120]	; (8005e08 <__sfp+0x84>)
 8005d8e:	681e      	ldr	r6, [r3, #0]
 8005d90:	69b3      	ldr	r3, [r6, #24]
 8005d92:	b913      	cbnz	r3, 8005d9a <__sfp+0x16>
 8005d94:	4630      	mov	r0, r6
 8005d96:	f7ff ffbd 	bl	8005d14 <__sinit>
 8005d9a:	3648      	adds	r6, #72	; 0x48
 8005d9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005da0:	3b01      	subs	r3, #1
 8005da2:	d503      	bpl.n	8005dac <__sfp+0x28>
 8005da4:	6833      	ldr	r3, [r6, #0]
 8005da6:	b30b      	cbz	r3, 8005dec <__sfp+0x68>
 8005da8:	6836      	ldr	r6, [r6, #0]
 8005daa:	e7f7      	b.n	8005d9c <__sfp+0x18>
 8005dac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005db0:	b9d5      	cbnz	r5, 8005de8 <__sfp+0x64>
 8005db2:	4b16      	ldr	r3, [pc, #88]	; (8005e0c <__sfp+0x88>)
 8005db4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005db8:	60e3      	str	r3, [r4, #12]
 8005dba:	6665      	str	r5, [r4, #100]	; 0x64
 8005dbc:	f000 f847 	bl	8005e4e <__retarget_lock_init_recursive>
 8005dc0:	f7ff ff96 	bl	8005cf0 <__sfp_lock_release>
 8005dc4:	2208      	movs	r2, #8
 8005dc6:	4629      	mov	r1, r5
 8005dc8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005dcc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005dd0:	6025      	str	r5, [r4, #0]
 8005dd2:	61a5      	str	r5, [r4, #24]
 8005dd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005dd8:	f7fe ffbc 	bl	8004d54 <memset>
 8005ddc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005de0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005de4:	4620      	mov	r0, r4
 8005de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005de8:	3468      	adds	r4, #104	; 0x68
 8005dea:	e7d9      	b.n	8005da0 <__sfp+0x1c>
 8005dec:	2104      	movs	r1, #4
 8005dee:	4638      	mov	r0, r7
 8005df0:	f7ff ff62 	bl	8005cb8 <__sfmoreglue>
 8005df4:	4604      	mov	r4, r0
 8005df6:	6030      	str	r0, [r6, #0]
 8005df8:	2800      	cmp	r0, #0
 8005dfa:	d1d5      	bne.n	8005da8 <__sfp+0x24>
 8005dfc:	f7ff ff78 	bl	8005cf0 <__sfp_lock_release>
 8005e00:	230c      	movs	r3, #12
 8005e02:	603b      	str	r3, [r7, #0]
 8005e04:	e7ee      	b.n	8005de4 <__sfp+0x60>
 8005e06:	bf00      	nop
 8005e08:	0800da38 	.word	0x0800da38
 8005e0c:	ffff0001 	.word	0xffff0001

08005e10 <_fwalk_reent>:
 8005e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e14:	4606      	mov	r6, r0
 8005e16:	4688      	mov	r8, r1
 8005e18:	2700      	movs	r7, #0
 8005e1a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005e1e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e22:	f1b9 0901 	subs.w	r9, r9, #1
 8005e26:	d505      	bpl.n	8005e34 <_fwalk_reent+0x24>
 8005e28:	6824      	ldr	r4, [r4, #0]
 8005e2a:	2c00      	cmp	r4, #0
 8005e2c:	d1f7      	bne.n	8005e1e <_fwalk_reent+0xe>
 8005e2e:	4638      	mov	r0, r7
 8005e30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e34:	89ab      	ldrh	r3, [r5, #12]
 8005e36:	2b01      	cmp	r3, #1
 8005e38:	d907      	bls.n	8005e4a <_fwalk_reent+0x3a>
 8005e3a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	d003      	beq.n	8005e4a <_fwalk_reent+0x3a>
 8005e42:	4629      	mov	r1, r5
 8005e44:	4630      	mov	r0, r6
 8005e46:	47c0      	blx	r8
 8005e48:	4307      	orrs	r7, r0
 8005e4a:	3568      	adds	r5, #104	; 0x68
 8005e4c:	e7e9      	b.n	8005e22 <_fwalk_reent+0x12>

08005e4e <__retarget_lock_init_recursive>:
 8005e4e:	4770      	bx	lr

08005e50 <__retarget_lock_acquire_recursive>:
 8005e50:	4770      	bx	lr

08005e52 <__retarget_lock_release_recursive>:
 8005e52:	4770      	bx	lr

08005e54 <__swhatbuf_r>:
 8005e54:	b570      	push	{r4, r5, r6, lr}
 8005e56:	460e      	mov	r6, r1
 8005e58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e5c:	4614      	mov	r4, r2
 8005e5e:	2900      	cmp	r1, #0
 8005e60:	461d      	mov	r5, r3
 8005e62:	b096      	sub	sp, #88	; 0x58
 8005e64:	da08      	bge.n	8005e78 <__swhatbuf_r+0x24>
 8005e66:	2200      	movs	r2, #0
 8005e68:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005e6c:	602a      	str	r2, [r5, #0]
 8005e6e:	061a      	lsls	r2, r3, #24
 8005e70:	d410      	bmi.n	8005e94 <__swhatbuf_r+0x40>
 8005e72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e76:	e00e      	b.n	8005e96 <__swhatbuf_r+0x42>
 8005e78:	466a      	mov	r2, sp
 8005e7a:	f000 f95f 	bl	800613c <_fstat_r>
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	dbf1      	blt.n	8005e66 <__swhatbuf_r+0x12>
 8005e82:	9a01      	ldr	r2, [sp, #4]
 8005e84:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005e88:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005e8c:	425a      	negs	r2, r3
 8005e8e:	415a      	adcs	r2, r3
 8005e90:	602a      	str	r2, [r5, #0]
 8005e92:	e7ee      	b.n	8005e72 <__swhatbuf_r+0x1e>
 8005e94:	2340      	movs	r3, #64	; 0x40
 8005e96:	2000      	movs	r0, #0
 8005e98:	6023      	str	r3, [r4, #0]
 8005e9a:	b016      	add	sp, #88	; 0x58
 8005e9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005ea0 <__smakebuf_r>:
 8005ea0:	898b      	ldrh	r3, [r1, #12]
 8005ea2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ea4:	079d      	lsls	r5, r3, #30
 8005ea6:	4606      	mov	r6, r0
 8005ea8:	460c      	mov	r4, r1
 8005eaa:	d507      	bpl.n	8005ebc <__smakebuf_r+0x1c>
 8005eac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	6123      	str	r3, [r4, #16]
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	6163      	str	r3, [r4, #20]
 8005eb8:	b002      	add	sp, #8
 8005eba:	bd70      	pop	{r4, r5, r6, pc}
 8005ebc:	466a      	mov	r2, sp
 8005ebe:	ab01      	add	r3, sp, #4
 8005ec0:	f7ff ffc8 	bl	8005e54 <__swhatbuf_r>
 8005ec4:	9900      	ldr	r1, [sp, #0]
 8005ec6:	4605      	mov	r5, r0
 8005ec8:	4630      	mov	r0, r6
 8005eca:	f7ff f877 	bl	8004fbc <_malloc_r>
 8005ece:	b948      	cbnz	r0, 8005ee4 <__smakebuf_r+0x44>
 8005ed0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed4:	059a      	lsls	r2, r3, #22
 8005ed6:	d4ef      	bmi.n	8005eb8 <__smakebuf_r+0x18>
 8005ed8:	f023 0303 	bic.w	r3, r3, #3
 8005edc:	f043 0302 	orr.w	r3, r3, #2
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	e7e3      	b.n	8005eac <__smakebuf_r+0xc>
 8005ee4:	4b0d      	ldr	r3, [pc, #52]	; (8005f1c <__smakebuf_r+0x7c>)
 8005ee6:	62b3      	str	r3, [r6, #40]	; 0x28
 8005ee8:	89a3      	ldrh	r3, [r4, #12]
 8005eea:	6020      	str	r0, [r4, #0]
 8005eec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005ef0:	81a3      	strh	r3, [r4, #12]
 8005ef2:	9b00      	ldr	r3, [sp, #0]
 8005ef4:	6120      	str	r0, [r4, #16]
 8005ef6:	6163      	str	r3, [r4, #20]
 8005ef8:	9b01      	ldr	r3, [sp, #4]
 8005efa:	b15b      	cbz	r3, 8005f14 <__smakebuf_r+0x74>
 8005efc:	4630      	mov	r0, r6
 8005efe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f02:	f000 f92d 	bl	8006160 <_isatty_r>
 8005f06:	b128      	cbz	r0, 8005f14 <__smakebuf_r+0x74>
 8005f08:	89a3      	ldrh	r3, [r4, #12]
 8005f0a:	f023 0303 	bic.w	r3, r3, #3
 8005f0e:	f043 0301 	orr.w	r3, r3, #1
 8005f12:	81a3      	strh	r3, [r4, #12]
 8005f14:	89a0      	ldrh	r0, [r4, #12]
 8005f16:	4305      	orrs	r5, r0
 8005f18:	81a5      	strh	r5, [r4, #12]
 8005f1a:	e7cd      	b.n	8005eb8 <__smakebuf_r+0x18>
 8005f1c:	08005cad 	.word	0x08005cad

08005f20 <memchr>:
 8005f20:	4603      	mov	r3, r0
 8005f22:	b510      	push	{r4, lr}
 8005f24:	b2c9      	uxtb	r1, r1
 8005f26:	4402      	add	r2, r0
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	d101      	bne.n	8005f32 <memchr+0x12>
 8005f2e:	2000      	movs	r0, #0
 8005f30:	e003      	b.n	8005f3a <memchr+0x1a>
 8005f32:	7804      	ldrb	r4, [r0, #0]
 8005f34:	3301      	adds	r3, #1
 8005f36:	428c      	cmp	r4, r1
 8005f38:	d1f6      	bne.n	8005f28 <memchr+0x8>
 8005f3a:	bd10      	pop	{r4, pc}

08005f3c <memmove>:
 8005f3c:	4288      	cmp	r0, r1
 8005f3e:	b510      	push	{r4, lr}
 8005f40:	eb01 0402 	add.w	r4, r1, r2
 8005f44:	d902      	bls.n	8005f4c <memmove+0x10>
 8005f46:	4284      	cmp	r4, r0
 8005f48:	4623      	mov	r3, r4
 8005f4a:	d807      	bhi.n	8005f5c <memmove+0x20>
 8005f4c:	1e43      	subs	r3, r0, #1
 8005f4e:	42a1      	cmp	r1, r4
 8005f50:	d008      	beq.n	8005f64 <memmove+0x28>
 8005f52:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f56:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f5a:	e7f8      	b.n	8005f4e <memmove+0x12>
 8005f5c:	4601      	mov	r1, r0
 8005f5e:	4402      	add	r2, r0
 8005f60:	428a      	cmp	r2, r1
 8005f62:	d100      	bne.n	8005f66 <memmove+0x2a>
 8005f64:	bd10      	pop	{r4, pc}
 8005f66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f6e:	e7f7      	b.n	8005f60 <memmove+0x24>

08005f70 <__malloc_lock>:
 8005f70:	4801      	ldr	r0, [pc, #4]	; (8005f78 <__malloc_lock+0x8>)
 8005f72:	f7ff bf6d 	b.w	8005e50 <__retarget_lock_acquire_recursive>
 8005f76:	bf00      	nop
 8005f78:	20002f74 	.word	0x20002f74

08005f7c <__malloc_unlock>:
 8005f7c:	4801      	ldr	r0, [pc, #4]	; (8005f84 <__malloc_unlock+0x8>)
 8005f7e:	f7ff bf68 	b.w	8005e52 <__retarget_lock_release_recursive>
 8005f82:	bf00      	nop
 8005f84:	20002f74 	.word	0x20002f74

08005f88 <_realloc_r>:
 8005f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f8c:	4680      	mov	r8, r0
 8005f8e:	4614      	mov	r4, r2
 8005f90:	460e      	mov	r6, r1
 8005f92:	b921      	cbnz	r1, 8005f9e <_realloc_r+0x16>
 8005f94:	4611      	mov	r1, r2
 8005f96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f9a:	f7ff b80f 	b.w	8004fbc <_malloc_r>
 8005f9e:	b92a      	cbnz	r2, 8005fac <_realloc_r+0x24>
 8005fa0:	f7fe ffa4 	bl	8004eec <_free_r>
 8005fa4:	4625      	mov	r5, r4
 8005fa6:	4628      	mov	r0, r5
 8005fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fac:	f000 f8fa 	bl	80061a4 <_malloc_usable_size_r>
 8005fb0:	4284      	cmp	r4, r0
 8005fb2:	4607      	mov	r7, r0
 8005fb4:	d802      	bhi.n	8005fbc <_realloc_r+0x34>
 8005fb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005fba:	d812      	bhi.n	8005fe2 <_realloc_r+0x5a>
 8005fbc:	4621      	mov	r1, r4
 8005fbe:	4640      	mov	r0, r8
 8005fc0:	f7fe fffc 	bl	8004fbc <_malloc_r>
 8005fc4:	4605      	mov	r5, r0
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	d0ed      	beq.n	8005fa6 <_realloc_r+0x1e>
 8005fca:	42bc      	cmp	r4, r7
 8005fcc:	4622      	mov	r2, r4
 8005fce:	4631      	mov	r1, r6
 8005fd0:	bf28      	it	cs
 8005fd2:	463a      	movcs	r2, r7
 8005fd4:	f7fe feb0 	bl	8004d38 <memcpy>
 8005fd8:	4631      	mov	r1, r6
 8005fda:	4640      	mov	r0, r8
 8005fdc:	f7fe ff86 	bl	8004eec <_free_r>
 8005fe0:	e7e1      	b.n	8005fa6 <_realloc_r+0x1e>
 8005fe2:	4635      	mov	r5, r6
 8005fe4:	e7df      	b.n	8005fa6 <_realloc_r+0x1e>

08005fe6 <_raise_r>:
 8005fe6:	291f      	cmp	r1, #31
 8005fe8:	b538      	push	{r3, r4, r5, lr}
 8005fea:	4604      	mov	r4, r0
 8005fec:	460d      	mov	r5, r1
 8005fee:	d904      	bls.n	8005ffa <_raise_r+0x14>
 8005ff0:	2316      	movs	r3, #22
 8005ff2:	6003      	str	r3, [r0, #0]
 8005ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ff8:	bd38      	pop	{r3, r4, r5, pc}
 8005ffa:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005ffc:	b112      	cbz	r2, 8006004 <_raise_r+0x1e>
 8005ffe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006002:	b94b      	cbnz	r3, 8006018 <_raise_r+0x32>
 8006004:	4620      	mov	r0, r4
 8006006:	f000 f831 	bl	800606c <_getpid_r>
 800600a:	462a      	mov	r2, r5
 800600c:	4601      	mov	r1, r0
 800600e:	4620      	mov	r0, r4
 8006010:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006014:	f000 b818 	b.w	8006048 <_kill_r>
 8006018:	2b01      	cmp	r3, #1
 800601a:	d00a      	beq.n	8006032 <_raise_r+0x4c>
 800601c:	1c59      	adds	r1, r3, #1
 800601e:	d103      	bne.n	8006028 <_raise_r+0x42>
 8006020:	2316      	movs	r3, #22
 8006022:	6003      	str	r3, [r0, #0]
 8006024:	2001      	movs	r0, #1
 8006026:	e7e7      	b.n	8005ff8 <_raise_r+0x12>
 8006028:	2400      	movs	r4, #0
 800602a:	4628      	mov	r0, r5
 800602c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006030:	4798      	blx	r3
 8006032:	2000      	movs	r0, #0
 8006034:	e7e0      	b.n	8005ff8 <_raise_r+0x12>
	...

08006038 <raise>:
 8006038:	4b02      	ldr	r3, [pc, #8]	; (8006044 <raise+0xc>)
 800603a:	4601      	mov	r1, r0
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	f7ff bfd2 	b.w	8005fe6 <_raise_r>
 8006042:	bf00      	nop
 8006044:	20000218 	.word	0x20000218

08006048 <_kill_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	2300      	movs	r3, #0
 800604c:	4d06      	ldr	r5, [pc, #24]	; (8006068 <_kill_r+0x20>)
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	4611      	mov	r1, r2
 8006054:	602b      	str	r3, [r5, #0]
 8006056:	f7fb f84e 	bl	80010f6 <_kill>
 800605a:	1c43      	adds	r3, r0, #1
 800605c:	d102      	bne.n	8006064 <_kill_r+0x1c>
 800605e:	682b      	ldr	r3, [r5, #0]
 8006060:	b103      	cbz	r3, 8006064 <_kill_r+0x1c>
 8006062:	6023      	str	r3, [r4, #0]
 8006064:	bd38      	pop	{r3, r4, r5, pc}
 8006066:	bf00      	nop
 8006068:	20002f78 	.word	0x20002f78

0800606c <_getpid_r>:
 800606c:	f7fb b83c 	b.w	80010e8 <_getpid>

08006070 <__sread>:
 8006070:	b510      	push	{r4, lr}
 8006072:	460c      	mov	r4, r1
 8006074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006078:	f000 f89c 	bl	80061b4 <_read_r>
 800607c:	2800      	cmp	r0, #0
 800607e:	bfab      	itete	ge
 8006080:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006082:	89a3      	ldrhlt	r3, [r4, #12]
 8006084:	181b      	addge	r3, r3, r0
 8006086:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800608a:	bfac      	ite	ge
 800608c:	6563      	strge	r3, [r4, #84]	; 0x54
 800608e:	81a3      	strhlt	r3, [r4, #12]
 8006090:	bd10      	pop	{r4, pc}

08006092 <__swrite>:
 8006092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006096:	461f      	mov	r7, r3
 8006098:	898b      	ldrh	r3, [r1, #12]
 800609a:	4605      	mov	r5, r0
 800609c:	05db      	lsls	r3, r3, #23
 800609e:	460c      	mov	r4, r1
 80060a0:	4616      	mov	r6, r2
 80060a2:	d505      	bpl.n	80060b0 <__swrite+0x1e>
 80060a4:	2302      	movs	r3, #2
 80060a6:	2200      	movs	r2, #0
 80060a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ac:	f000 f868 	bl	8006180 <_lseek_r>
 80060b0:	89a3      	ldrh	r3, [r4, #12]
 80060b2:	4632      	mov	r2, r6
 80060b4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80060b8:	81a3      	strh	r3, [r4, #12]
 80060ba:	4628      	mov	r0, r5
 80060bc:	463b      	mov	r3, r7
 80060be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060c6:	f000 b817 	b.w	80060f8 <_write_r>

080060ca <__sseek>:
 80060ca:	b510      	push	{r4, lr}
 80060cc:	460c      	mov	r4, r1
 80060ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060d2:	f000 f855 	bl	8006180 <_lseek_r>
 80060d6:	1c43      	adds	r3, r0, #1
 80060d8:	89a3      	ldrh	r3, [r4, #12]
 80060da:	bf15      	itete	ne
 80060dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80060de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060e6:	81a3      	strheq	r3, [r4, #12]
 80060e8:	bf18      	it	ne
 80060ea:	81a3      	strhne	r3, [r4, #12]
 80060ec:	bd10      	pop	{r4, pc}

080060ee <__sclose>:
 80060ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060f2:	f000 b813 	b.w	800611c <_close_r>
	...

080060f8 <_write_r>:
 80060f8:	b538      	push	{r3, r4, r5, lr}
 80060fa:	4604      	mov	r4, r0
 80060fc:	4608      	mov	r0, r1
 80060fe:	4611      	mov	r1, r2
 8006100:	2200      	movs	r2, #0
 8006102:	4d05      	ldr	r5, [pc, #20]	; (8006118 <_write_r+0x20>)
 8006104:	602a      	str	r2, [r5, #0]
 8006106:	461a      	mov	r2, r3
 8006108:	f7fb f82c 	bl	8001164 <_write>
 800610c:	1c43      	adds	r3, r0, #1
 800610e:	d102      	bne.n	8006116 <_write_r+0x1e>
 8006110:	682b      	ldr	r3, [r5, #0]
 8006112:	b103      	cbz	r3, 8006116 <_write_r+0x1e>
 8006114:	6023      	str	r3, [r4, #0]
 8006116:	bd38      	pop	{r3, r4, r5, pc}
 8006118:	20002f78 	.word	0x20002f78

0800611c <_close_r>:
 800611c:	b538      	push	{r3, r4, r5, lr}
 800611e:	2300      	movs	r3, #0
 8006120:	4d05      	ldr	r5, [pc, #20]	; (8006138 <_close_r+0x1c>)
 8006122:	4604      	mov	r4, r0
 8006124:	4608      	mov	r0, r1
 8006126:	602b      	str	r3, [r5, #0]
 8006128:	f7fb f838 	bl	800119c <_close>
 800612c:	1c43      	adds	r3, r0, #1
 800612e:	d102      	bne.n	8006136 <_close_r+0x1a>
 8006130:	682b      	ldr	r3, [r5, #0]
 8006132:	b103      	cbz	r3, 8006136 <_close_r+0x1a>
 8006134:	6023      	str	r3, [r4, #0]
 8006136:	bd38      	pop	{r3, r4, r5, pc}
 8006138:	20002f78 	.word	0x20002f78

0800613c <_fstat_r>:
 800613c:	b538      	push	{r3, r4, r5, lr}
 800613e:	2300      	movs	r3, #0
 8006140:	4d06      	ldr	r5, [pc, #24]	; (800615c <_fstat_r+0x20>)
 8006142:	4604      	mov	r4, r0
 8006144:	4608      	mov	r0, r1
 8006146:	4611      	mov	r1, r2
 8006148:	602b      	str	r3, [r5, #0]
 800614a:	f7fb f832 	bl	80011b2 <_fstat>
 800614e:	1c43      	adds	r3, r0, #1
 8006150:	d102      	bne.n	8006158 <_fstat_r+0x1c>
 8006152:	682b      	ldr	r3, [r5, #0]
 8006154:	b103      	cbz	r3, 8006158 <_fstat_r+0x1c>
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	bd38      	pop	{r3, r4, r5, pc}
 800615a:	bf00      	nop
 800615c:	20002f78 	.word	0x20002f78

08006160 <_isatty_r>:
 8006160:	b538      	push	{r3, r4, r5, lr}
 8006162:	2300      	movs	r3, #0
 8006164:	4d05      	ldr	r5, [pc, #20]	; (800617c <_isatty_r+0x1c>)
 8006166:	4604      	mov	r4, r0
 8006168:	4608      	mov	r0, r1
 800616a:	602b      	str	r3, [r5, #0]
 800616c:	f7fb f830 	bl	80011d0 <_isatty>
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d102      	bne.n	800617a <_isatty_r+0x1a>
 8006174:	682b      	ldr	r3, [r5, #0]
 8006176:	b103      	cbz	r3, 800617a <_isatty_r+0x1a>
 8006178:	6023      	str	r3, [r4, #0]
 800617a:	bd38      	pop	{r3, r4, r5, pc}
 800617c:	20002f78 	.word	0x20002f78

08006180 <_lseek_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	4604      	mov	r4, r0
 8006184:	4608      	mov	r0, r1
 8006186:	4611      	mov	r1, r2
 8006188:	2200      	movs	r2, #0
 800618a:	4d05      	ldr	r5, [pc, #20]	; (80061a0 <_lseek_r+0x20>)
 800618c:	602a      	str	r2, [r5, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	f7fb f828 	bl	80011e4 <_lseek>
 8006194:	1c43      	adds	r3, r0, #1
 8006196:	d102      	bne.n	800619e <_lseek_r+0x1e>
 8006198:	682b      	ldr	r3, [r5, #0]
 800619a:	b103      	cbz	r3, 800619e <_lseek_r+0x1e>
 800619c:	6023      	str	r3, [r4, #0]
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	20002f78 	.word	0x20002f78

080061a4 <_malloc_usable_size_r>:
 80061a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061a8:	1f18      	subs	r0, r3, #4
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	bfbc      	itt	lt
 80061ae:	580b      	ldrlt	r3, [r1, r0]
 80061b0:	18c0      	addlt	r0, r0, r3
 80061b2:	4770      	bx	lr

080061b4 <_read_r>:
 80061b4:	b538      	push	{r3, r4, r5, lr}
 80061b6:	4604      	mov	r4, r0
 80061b8:	4608      	mov	r0, r1
 80061ba:	4611      	mov	r1, r2
 80061bc:	2200      	movs	r2, #0
 80061be:	4d05      	ldr	r5, [pc, #20]	; (80061d4 <_read_r+0x20>)
 80061c0:	602a      	str	r2, [r5, #0]
 80061c2:	461a      	mov	r2, r3
 80061c4:	f7fa ffb1 	bl	800112a <_read>
 80061c8:	1c43      	adds	r3, r0, #1
 80061ca:	d102      	bne.n	80061d2 <_read_r+0x1e>
 80061cc:	682b      	ldr	r3, [r5, #0]
 80061ce:	b103      	cbz	r3, 80061d2 <_read_r+0x1e>
 80061d0:	6023      	str	r3, [r4, #0]
 80061d2:	bd38      	pop	{r3, r4, r5, pc}
 80061d4:	20002f78 	.word	0x20002f78

080061d8 <_init>:
 80061d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061da:	bf00      	nop
 80061dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061de:	bc08      	pop	{r3}
 80061e0:	469e      	mov	lr, r3
 80061e2:	4770      	bx	lr

080061e4 <_fini>:
 80061e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e6:	bf00      	nop
 80061e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061ea:	bc08      	pop	{r3}
 80061ec:	469e      	mov	lr, r3
 80061ee:	4770      	bx	lr
