<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 28. MICRO 1995</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro1995">28. MICRO 1995:
Ann Arbor, Michigan, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro1995">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro1995">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro1995">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro1995">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
<li id="GloySY95"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gloy:Nicholas_C=">Nicholas C. Gloy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Young:Cliff">Cliff Young</a>:<br /><b>Performance issues in correlated branch prediction schemes.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476808"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GloySY95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GloySY95.xml">XML</a></small></small></li>
<li id="Nair95"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nair:Ravi">Ravi Nair</a>:<br /><b>Dynamic path-based branch correlation.</b> 15-23<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476809"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Nair95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Nair95.xml">XML</a></small></small></li>
<li id="CalderGS95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srivastava:Amitabh">Amitabh Srivastava</a>:<br /><b>The predictability of branches in libraries.</b> 24-34<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476810"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CalderGS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CalderGS95.xml">XML</a></small></small></li>
<li id="AhujaCR95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahuja:Pritpal_S=">Pritpal S. Ahuja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clark:Douglas_W=">Douglas W. Clark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rogers:Anne">Anne Rogers</a>:<br /><b>The performance impact of incomplete bypassing in processor pipelines.</b> 36-45<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476811"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AhujaCR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AhujaCR95.xml">XML</a></small></small></li>
<li id="BalaR95"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bala:Vasanth">Vasanth Bala</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rubin:Norman">Norman Rubin</a>:<br /><b>Efficient instruction scheduling using finite state automata.</b> 46-56<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476812"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BalaR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BalaR95.xml">XML</a></small></small></li>
<li id="SchlanskerK95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Schlansker:Michael_S=">Michael S. Schlansker</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kathail:Vinod">Vinod Kathail</a>:<br /><b>Critical path reduction for scalar programs.</b> 57-69<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476813"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SchlanskerK95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SchlanskerK95.xml">XML</a></small></small></li>
<li id="HuangS95"><a href="http://dblp.dagstuhl.de/pers/hc/h/Huang:Andrew_S=">Andrew S. Huang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>A limit study of local memory requirements using value reuse profiles.</b> 71-81<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476814"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HuangS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HuangS95.xml">XML</a></small></small></li>
<li id="AustinS95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Austin:Todd_M=">Todd M. Austin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>:<br /><b>Zero-cycle loads: microarchitecture support for reducing load latency.</b> 82-92<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476815"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AustinS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AustinS95.xml">XML</a></small></small></li>
<li id="TysonFMP95"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tyson:Gary_S=">Gary S. Tyson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Matthews:John">John Matthews</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pleszkun:Andrew_R=">Andrew R. Pleszkun</a>:<br /><b>A modified approach to data cache management.</b> 93-103<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476816"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/TysonFMP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/TysonFMP95.xml">XML</a></small></small></li>
<li id="AllanSR95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Allan:Vicki_H=">Vicki H. Allan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shah:U=_R=">U. R. Shah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reddy:K=_M=">K. M. Reddy</a>:<br /><b>Petri net versus modulo scheduling for software pipelining.</b> 105-110<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476817"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AllanSR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AllanSR95.xml">XML</a></small></small></li>
<li id="Warter-PerezP95"><a href="http://dblp.dagstuhl.de/pers/hc/w/Warter=Perez:Nancy_J=">Nancy J. Warter-Perez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Partamian:Noubar">Noubar Partamian</a>:<br /><b>Modulo scheduling with multiple initiation intervals.</b> 111-119<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476818"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Warter-PerezP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Warter-PerezP95.xml">XML</a></small></small></li>
<li id="NatarajanS95"><a href="http://dblp.dagstuhl.de/pers/hc/n/Natarajan:B=">B. Natarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schlansker:Michael_S=">Michael S. Schlansker</a>:<br /><b>Spill-free parallel scheduling of basic blocks.</b> 119-124<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476819"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/NatarajanS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/NatarajanS95.xml">XML</a></small></small></li>
<li id="DavidsonJ95"><a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Jack_W=">Jack W. Davidson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jinturkar:Sanjay">Sanjay Jinturkar</a>:<br /><b>Improving instruction-level parallelism by loop unrolling and dynamic memory disambiguation.</b> 125-132<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476820"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DavidsonJ95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DavidsonJ95.xml">XML</a></small></small></li>
<li id="GurdS95"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gurd:John_R=">John R. Gurd</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Snelling:David_F=">David F. Snelling</a>:<br /><b>Self-regulation of workload in the Manchester Data-Flow computer.</b> 135-145<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476821"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GurdS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GurdS95.xml">XML</a></small></small></li>
<li id="FilloKDCCGL95"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fillo:Marco">Marco Fillo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Keckler:Stephen_W=">Stephen W. Keckler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:Nicholas_P=">Nicholas P. Carter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Andrew">Andrew Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gurevich:Yevgeny">Yevgeny Gurevich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Whay_Sing">Whay Sing Lee</a>:<br /><b>The M-Machine multicomputer.</b> 146-156<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476822"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FilloKDCCGL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FilloKDCCGL95.xml">XML</a></small></small></li>
<li id="HankHR95"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hank:Richard_E=">Richard E. Hank</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rau:B=_Ramakrishna">B. Ramakrishna Rau</a>:<br /><b>Region-based compilation: an introduction and motivation.</b> 158-168<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476823"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/HankHR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/HankHR95.xml">XML</a></small></small></li>
<li id="NorrisP95"><a href="http://dblp.dagstuhl.de/pers/hc/n/Norris:Cindy">Cindy Norris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pollock:Lori_L=">Lori L. Pollock</a>:<br /><b>An experimental study of several cooperative register allocation and instruction scheduling strategies.</b> 169-179<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476824"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/NorrisP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/NorrisP95.xml">XML</a></small></small></li>
<li id="EichenbergerD95"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Edward_S=">Edward S. Davidson</a>:<br /><b>Register allocation for predicated code.</b> 180-191<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476825"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EichenbergerD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EichenbergerD95.xml">XML</a></small></small></li>
<li id="FaginR95"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fagin:Barry_S=">Barry S. Fagin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Russell:Kathryn">Kathryn Russell</a>:<br /><b>Partial resolution in branch target buffers.</b> 193-198<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476826"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/FaginR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/FaginR95.xml">XML</a></small></small></li>
<li id="CalderGE95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grunwald:Dirk">Dirk Grunwald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>A system level perspective on branch architecture performance.</b> 199-206<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476827"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CalderGE95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CalderGE95.xml">XML</a></small></small></li>
<li id="ConteS95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Conte:Thomas_M=">Thomas M. Conte</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sathaye:Sumedh_W=">Sumedh W. Sathaye</a>:<br /><b>Dynamic rescheduling: a technique for object code compatibility in VLIW architectures.</b> 208-218<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476828"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ConteS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ConteS95.xml">XML</a></small></small></li>
<li id="SmothermanF95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Smotherman:Mark">Mark Smotherman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Manoj">Manoj Franklin</a>:<br /><b>Improving CISC instruction decoding performance using a fill unit.</b> 219-229<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476829"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SmothermanF95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SmothermanF95.xml">XML</a></small></small></li>
<li id="LipastiSKR95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schmidt:William_J=">William J. Schmidt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kunkel:Steven_R=">Steven R. Kunkel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roediger:Robert_R=">Robert R. Roediger</a>:<br /><b>SPAID: software prefetching in pointer- and call-intensive environments.</b> 231-236<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476830"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LipastiSKR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LipastiSKR95.xml">XML</a></small></small></li>
<li id="Chen95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Tien=Fu">Tien-Fu Chen</a>:<br /><b>An effective programmable prefetch engine for on-chip caches.</b> 237-242<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476831"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Chen95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Chen95.xml">XML</a></small></small></li>
<li id="OzawaKN95"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ozawa:Toshihiro">Toshihiro Ozawa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kimura:Yasunori">Yasunori Kimura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nishizaki:Shin=ichiro">Shin'ichiro Nishizaki</a>:<br /><b>Cache miss heuristics and preloading techniques for general-purpose programs.</b> 243-248<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476832"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OzawaKN95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OzawaKN95.xml">XML</a></small></small></li>
<li id="ChangHP95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Po=Yung">Po-Yung Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hao:Eric">Eric Hao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Alternative implementations of hybrid branch predictors.</b> 252-257<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476833"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChangHP95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChangHP95.xml">XML</a></small></small></li>
<li id="DuttaF95"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dutta:Simonjit">Simonjit Dutta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Manoj">Manoj Franklin</a>:<br /><b>Control flow prediction with tree-like subgraphs for superscalar processors.</b> 258-263<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476834"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DuttaF95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DuttaF95.xml">XML</a></small></small></li>
<li id="SechrestLM95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sechrest:Stuart">Stuart Sechrest</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Chih=Chieh">Chih-Chieh Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>:<br /><b>The role of adaptivity in two-level adaptive branch prediction.</b> 264-269<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476835"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SechrestLM95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SechrestLM95.xml">XML</a></small></small></li>
<li id="RohN95"><a href="http://dblp.dagstuhl.de/pers/hc/r/Roh:Lucas">Lucas Roh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Najjar:Walid_A=">Walid A. Najjar</a>:<br /><b>Design of storage hierarchy in multithreaded architectures.</b> 271-278<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476836"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/RohN95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/RohN95.xml">XML</a></small></small></li>
<li id="JourdanSL95"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jourdan:St=eacute=phan">St&#233;phan Jourdan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sainrat:Pascal">Pascal Sainrat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Litaize:Daniel">Daniel Litaize</a>:<br /><b>An investigation of the performance of various instruction-issue buffer topologies.</b> 279-284<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476837"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JourdanSL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JourdanSL95.xml">XML</a></small></small></li>
<li id="PalacharlaS95"><a href="http://dblp.dagstuhl.de/pers/hc/p/Palacharla:Subbarao">Subbarao Palacharla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:James_E=">James E. Smith</a>:<br /><b>Decoupling integer execution in superscalar processors.</b> 285-290<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476838"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/PalacharlaS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/PalacharlaS95.xml">XML</a></small></small></li>
<li id="LozanoG95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lozano:Luis_A=">Luis A. Lozano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Guang_R=">Guang R. Gao</a>:<br /><b>Exploiting short-lived variables in superscalar processors.</b> 292-302<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476839"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LozanoG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LozanoG95.xml">XML</a></small></small></li>
<li id="JanssenC95"><a href="http://dblp.dagstuhl.de/pers/hc/j/Janssen:Johan">Johan Janssen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Corporaal:Henk">Henk Corporaal</a>:<br /><b>Partitioned register file for TTAs.</b> 303-312<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476840"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JanssenC95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JanssenC95.xml">XML</a></small></small></li>
<li id="UhtSH95"><a href="http://dblp.dagstuhl.de/pers/hc/u/Uht:Augustus_K=">Augustus K. Uht</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sindagi:Vijay">Vijay Sindagi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hall:Kelley">Kelley Hall</a>:<br /><b>Disjoint eager execution: an optimal form of speculative execution.</b> 313-325<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476841"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/UhtSH95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/UhtSH95.xml">XML</a></small></small></li>
<li id="LaveryH95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lavery:Daniel_M=">Daniel M. Lavery</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>Unrolling-based optimizations for modulo scheduling.</b> 327-337<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476842"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LaveryH95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LaveryH95.xml">XML</a></small></small></li>
<li id="EichenbergerD95a"><a href="http://dblp.dagstuhl.de/pers/hc/e/Eichenberger:Alexandre_E=">Alexandre E. Eichenberger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Davidson:Edward_S=">Edward S. Davidson</a>:<br /><b>Stage scheduling: a technique to reduce the register requirements of a modulo schedule.</b> 338-349<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476843"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EichenbergerD95a.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EichenbergerD95a.xml">XML</a></small></small></li>
<li id="LlosaVAG95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Hypernode reduction modulo scheduling.</b> 350-360<br /><small><a href="http://dx.doi.org/10.1109/MICRO.1995.476844"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LlosaVAG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LlosaVAG95.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
