Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.1 (win64) Build 3557992 Fri Jun  3 09:58:00 MDT 2022
| Date         : Fri Dec 16 08:11:42 2022
| Host         : DESKTOP-1F1SJ1K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Func_gen_top_control_sets_placed.rpt
| Design       : Func_gen_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               9 |            4 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              43 |           19 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                  |                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | in_proc/running_function_OBUF[2] | reset_IBUF       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | in_proc/triw_en_reg_1[0]         | reset_IBUF       |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | in_proc/E[0]                     | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | in_proc/saww_en_reg_0[0]         | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | in_proc/tan_en_reg_0[0]          | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | in_proc/triw_en_reg_0[0]         | reset_IBUF       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG |                                  | reset_IBUF       |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG |                                  | in_proc/SR[0]    |                2 |             10 |         5.00 |
+----------------+----------------------------------+------------------+------------------+----------------+--------------+


