// Seed: 1276548011
module module_0 #(
    parameter id_3 = 32'd10,
    parameter id_4 = 32'd68
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  _id_4 :
  assert property (@(negedge 1) -1 ? id_4 : 1'h0)
  else $clog2(0);
  ;
  wire [id_4 : id_3] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd86,
    parameter id_2 = 32'd94
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  input wire _id_1;
  logic [id_1 : id_2] id_3;
  parameter id_4 = 1;
  assign id_3 = 1;
  logic [id_1 : id_2] id_5, id_6;
  assign #id_7 id_6[1] = id_6 << 1'b0;
  assign id_3 = id_2;
  logic id_8;
  wire  id_9;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_7
  );
  assign id_8 = id_9 ? 1 : id_9;
endmodule
