{
  "module_name": "intel_audio_regs.h",
  "hash_id": "47c34857706fc703029c2fa3a8131b11f592f7ebf60e3391b9f93c7cbef8eabd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_audio_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_AUDIO_REGS_H__\n#define __INTEL_AUDIO_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n#define G4X_AUD_CNTL_ST\t\t\t_MMIO(0x620B4)\n#define   G4X_ELD_VALID\t\t\tREG_BIT(14)\n#define   G4X_ELD_BUFFER_SIZE_MASK\tREG_GENMASK(13, 9)\n#define   G4X_ELD_ADDRESS_MASK\t\tREG_GENMASK(8, 5)\n#define   G4X_ELD_ACK\t\t\tREG_BIT(4)\n#define G4X_HDMIW_HDMIEDID\t\t_MMIO(0x6210C)\n\n#define _IBX_HDMIW_HDMIEDID_A\t\t0xE2050\n#define _IBX_HDMIW_HDMIEDID_B\t\t0xE2150\n#define IBX_HDMIW_HDMIEDID(pipe)\t_MMIO_PIPE(pipe, _IBX_HDMIW_HDMIEDID_A, \\\n\t\t\t\t\t\t  _IBX_HDMIW_HDMIEDID_B)\n#define _IBX_AUD_CNTL_ST_A\t\t0xE20B4\n#define _IBX_AUD_CNTL_ST_B\t\t0xE21B4\n#define IBX_AUD_CNTL_ST(pipe)\t\t_MMIO_PIPE(pipe, _IBX_AUD_CNTL_ST_A, \\\n\t\t\t\t\t\t  _IBX_AUD_CNTL_ST_B)\n#define   IBX_ELD_BUFFER_SIZE_MASK\tREG_GENMASK(14, 10)\n#define   IBX_ELD_ADDRESS_MASK\t\tREG_GENMASK(9, 5)\n#define   IBX_ELD_ACK\t\t\tREG_BIT(4)\n#define IBX_AUD_CNTL_ST2\t\t_MMIO(0xE20C0)\n#define   IBX_CP_READY(port)\t\tREG_BIT(((port) - 1) * 4 + 1)\n#define   IBX_ELD_VALID(port)\t\tREG_BIT(((port) - 1) * 4 + 0)\n\n#define _CPT_HDMIW_HDMIEDID_A\t\t0xE5050\n#define _CPT_HDMIW_HDMIEDID_B\t\t0xE5150\n#define CPT_HDMIW_HDMIEDID(pipe)\t_MMIO_PIPE(pipe, _CPT_HDMIW_HDMIEDID_A, _CPT_HDMIW_HDMIEDID_B)\n#define _CPT_AUD_CNTL_ST_A\t\t0xE50B4\n#define _CPT_AUD_CNTL_ST_B\t\t0xE51B4\n#define CPT_AUD_CNTL_ST(pipe)\t\t_MMIO_PIPE(pipe, _CPT_AUD_CNTL_ST_A, _CPT_AUD_CNTL_ST_B)\n#define CPT_AUD_CNTRL_ST2\t\t_MMIO(0xE50C0)\n\n#define _VLV_HDMIW_HDMIEDID_A\t\t(VLV_DISPLAY_BASE + 0x62050)\n#define _VLV_HDMIW_HDMIEDID_B\t\t(VLV_DISPLAY_BASE + 0x62150)\n#define VLV_HDMIW_HDMIEDID(pipe)\t_MMIO_PIPE(pipe, _VLV_HDMIW_HDMIEDID_A, _VLV_HDMIW_HDMIEDID_B)\n#define _VLV_AUD_CNTL_ST_A\t\t(VLV_DISPLAY_BASE + 0x620B4)\n#define _VLV_AUD_CNTL_ST_B\t\t(VLV_DISPLAY_BASE + 0x621B4)\n#define VLV_AUD_CNTL_ST(pipe)\t\t_MMIO_PIPE(pipe, _VLV_AUD_CNTL_ST_A, _VLV_AUD_CNTL_ST_B)\n#define VLV_AUD_CNTL_ST2\t\t_MMIO(VLV_DISPLAY_BASE + 0x620C0)\n\n#define _IBX_AUD_CONFIG_A\t\t0xe2000\n#define _IBX_AUD_CONFIG_B\t\t0xe2100\n#define IBX_AUD_CFG(pipe)\t\t_MMIO_PIPE(pipe, _IBX_AUD_CONFIG_A, _IBX_AUD_CONFIG_B)\n#define _CPT_AUD_CONFIG_A\t\t0xe5000\n#define _CPT_AUD_CONFIG_B\t\t0xe5100\n#define CPT_AUD_CFG(pipe)\t\t_MMIO_PIPE(pipe, _CPT_AUD_CONFIG_A, _CPT_AUD_CONFIG_B)\n#define _VLV_AUD_CONFIG_A\t\t(VLV_DISPLAY_BASE + 0x62000)\n#define _VLV_AUD_CONFIG_B\t\t(VLV_DISPLAY_BASE + 0x62100)\n#define VLV_AUD_CFG(pipe)\t\t_MMIO_PIPE(pipe, _VLV_AUD_CONFIG_A, _VLV_AUD_CONFIG_B)\n#define   AUD_CONFIG_N_VALUE_INDEX\t\tREG_BIT(29)\n#define   AUD_CONFIG_N_PROG_ENABLE\t\tREG_BIT(28)\n#define   AUD_CONFIG_UPPER_N_MASK\t\tREG_GENMASK(27, 20)\n#define   AUD_CONFIG_LOWER_N_MASK\t\tREG_GENMASK(15, 4)\n#define   AUD_CONFIG_N_MASK\t\t\t(AUD_CONFIG_UPPER_N_MASK | \\\n\t\t\t\t\t\t AUD_CONFIG_LOWER_N_MASK)\n#define   AUD_CONFIG_N(n)\t\t\t(REG_FIELD_PREP(AUD_CONFIG_UPPER_N_MASK, (n) >> 12) | \\\n\t\t\t\t\t\t REG_FIELD_PREP(AUD_CONFIG_LOWER_N_MASK, (n) & 0xfff))\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK\tREG_GENMASK(19, 16)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_25175\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 0)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_25200\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 1)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_27000\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 2)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_27027\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 3)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_54000\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 4)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_54054\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 5)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_74176\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 6)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_74250\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 7)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_148352\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 8)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_148500\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 9)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_296703\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 10)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_297000\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 11)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_593407\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 12)\n#define   AUD_CONFIG_PIXEL_CLOCK_HDMI_594000\tREG_FIELD_PREP(AUD_CONFIG_PIXEL_CLOCK_HDMI_MASK, 13)\n#define   AUD_CONFIG_DISABLE_NCTS\t\tREG_BIT(3)\n\n#define _HSW_AUD_CONFIG_A\t\t0x65000\n#define _HSW_AUD_CONFIG_B\t\t0x65100\n#define HSW_AUD_CFG(trans)\t\t_MMIO_TRANS(trans, _HSW_AUD_CONFIG_A, _HSW_AUD_CONFIG_B)\n\n#define _HSW_AUD_MISC_CTRL_A\t\t0x65010\n#define _HSW_AUD_MISC_CTRL_B\t\t0x65110\n#define HSW_AUD_MISC_CTRL(trans)\t_MMIO_TRANS(trans, _HSW_AUD_MISC_CTRL_A, _HSW_AUD_MISC_CTRL_B)\n\n#define _HSW_AUD_M_CTS_ENABLE_A\t\t0x65028\n#define _HSW_AUD_M_CTS_ENABLE_B\t\t0x65128\n#define HSW_AUD_M_CTS_ENABLE(trans)\t_MMIO_TRANS(trans, _HSW_AUD_M_CTS_ENABLE_A, _HSW_AUD_M_CTS_ENABLE_B)\n#define   AUD_M_CTS_M_VALUE_INDEX\tREG_BIT(21)\n#define   AUD_M_CTS_M_PROG_ENABLE\tREG_BIT(20)\n#define   AUD_CONFIG_M_MASK\t\tREG_GENMASK(19, 0)\n\n#define _HSW_AUD_DIP_ELD_CTRL_ST_A\t0x650b4\n#define _HSW_AUD_DIP_ELD_CTRL_ST_B\t0x651b4\n#define HSW_AUD_DIP_ELD_CTRL(trans)\t_MMIO_TRANS(trans, _HSW_AUD_DIP_ELD_CTRL_ST_A, _HSW_AUD_DIP_ELD_CTRL_ST_B)\n\n \n#define _HSW_AUD_DIG_CNVT_1\t\t0x65080\n#define _HSW_AUD_DIG_CNVT_2\t\t0x65180\n#define AUD_DIG_CNVT(trans)\t\t_MMIO_TRANS(trans, _HSW_AUD_DIG_CNVT_1, _HSW_AUD_DIG_CNVT_2)\n#define DIP_PORT_SEL_MASK\t\t0x3\n\n#define _HSW_AUD_EDID_DATA_A\t\t0x65050\n#define _HSW_AUD_EDID_DATA_B\t\t0x65150\n#define HSW_AUD_EDID_DATA(trans)\t_MMIO_TRANS(trans, _HSW_AUD_EDID_DATA_A, _HSW_AUD_EDID_DATA_B)\n\n#define HSW_AUD_PIPE_CONV_CFG\t\t_MMIO(0x6507c)\n#define HSW_AUD_PIN_ELD_CP_VLD\t\t_MMIO(0x650c0)\n#define   AUDIO_INACTIVE(trans)\t\t((1 << 3) << ((trans) * 4))\n#define   AUDIO_OUTPUT_ENABLE(trans)\t((1 << 2) << ((trans) * 4))\n#define   AUDIO_CP_READY(trans)\t\t((1 << 1) << ((trans) * 4))\n#define   AUDIO_ELD_VALID(trans)\t((1 << 0) << ((trans) * 4))\n\n#define _AUD_TCA_DP_2DOT0_CTRL\t\t0x650bc\n#define _AUD_TCB_DP_2DOT0_CTRL\t\t0x651bc\n#define AUD_DP_2DOT0_CTRL(trans)\t_MMIO_TRANS(trans, _AUD_TCA_DP_2DOT0_CTRL, _AUD_TCB_DP_2DOT0_CTRL)\n#define  AUD_ENABLE_SDP_SPLIT\t\tREG_BIT(31)\n\n#define HSW_AUD_CHICKENBIT\t\t_MMIO(0x65f10)\n#define   SKL_AUD_CODEC_WAKE_SIGNAL\tREG_BIT(15)\n\n#define AUD_FREQ_CNTRL\t\t\t_MMIO(0x65900)\n#define AUD_PIN_BUF_CTL\t\t\t_MMIO(0x48414)\n#define   AUD_PIN_BUF_ENABLE\t\tREG_BIT(31)\n\n#define AUD_TS_CDCLK_M\t\t\t_MMIO(0x65ea0)\n#define   AUD_TS_CDCLK_M_EN\t\tREG_BIT(31)\n#define AUD_TS_CDCLK_N\t\t\t_MMIO(0x65ea4)\n\n \n#define AUD_CONFIG_BE\t\t\t_MMIO(0x65ef0)\n#define HBLANK_EARLY_ENABLE_ICL(pipe)\t\t(0x1 << (20 - (pipe)))\n#define HBLANK_EARLY_ENABLE_TGL(pipe)\t\t(0x1 << (24 + (pipe)))\n#define HBLANK_START_COUNT_MASK(pipe)\t\t(0x7 << (3 + ((pipe) * 6)))\n#define HBLANK_START_COUNT(pipe, val)\t\t(((val) & 0x7) << (3 + ((pipe)) * 6))\n#define NUMBER_SAMPLES_PER_LINE_MASK(pipe)\t(0x3 << ((pipe) * 6))\n#define NUMBER_SAMPLES_PER_LINE(pipe, val)\t(((val) & 0x3) << ((pipe) * 6))\n\n#define HBLANK_START_COUNT_8\t0\n#define HBLANK_START_COUNT_16\t1\n#define HBLANK_START_COUNT_32\t2\n#define HBLANK_START_COUNT_64\t3\n#define HBLANK_START_COUNT_96\t4\n#define HBLANK_START_COUNT_128\t5\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}