--Counter up with Load
--https://vasanza.blogspot.com
--https://github.com/vasanza/MSI-VHDL

--Library
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

--Entity
entity Cnt_cellex is
	generic ( n: integer :=4);--<------- nbits
	port(
		Clk,resetn,en,ld,cell: in std_logic;;
		q: buffer std_logic_vector(n-1 downto 0));
end Cnt_cellex;

--Architecture
architecture solve of Cnt_cellex is
	-- Signals,Constants,Variables,Components
	signal celda: std_logic_vector(n-1 downto 0);
	begin
	--Process #1
	process(resetn,clk)
	--Sequential programming
		begin
			if resetn='0' then
				q<=(others => '0');
			elsif clk'event and clk='1' then
				if en='1' and ld='0' then
					q<=q+1;
				elsif cell='1' and ld='1' then
					celda<=q;;
				end if;
			end if;
	end process;
	--Process #n...
end solve;
