// GENERATED BY ECCO V3.1.2
// - debug
#include "schema_ap210_arm.hh"
static EX_ENV* env=&SCHEMA::env;
vtbl_entry Multi_layer_material_removal_laminate_componentS18_Impl[] = {
(void*)1,(void*)799,"MULTI_LAYER_MATERIAL_REMOVAL_LAMINATE_COMPONENT",0,(void*)6336,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Multi_layer_stratum_featureS18_Impl[] = {
(void*)1,(void*)800,"MULTI_LAYER_STRATUM_FEATURE",0,(void*)6341,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Multi_layer_stratum_feature_template_componentS18_Impl[] = {
(void*)1,(void*)801,"MULTI_LAYER_STRATUM_FEATURE_TEMPLATE_COMPONENT",0,(void*)6346,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Non_conductive_cross_section_templateS18_Impl[] = {
(void*)2,(void*)802,"NON_CONDUCTIVE_CROSS_SECTION_TEMPLATE",0,(void*)6376,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Non_functional_landS18_Impl[] = {
(void*)1,(void*)803,"NON_FUNCTIONAL_LAND",0,(void*)6434,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cNon_functional_land_interface_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6448);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.CONTACT_SIZE_DEPENDENT_NON_FUNCTIONAL_LAND")).ptr(), 1,
(SLIT("AP210_ARM.COMPONENT_TERMINATION_PASSAGE_AND_CONTACT_SIZE_DEPENDENT_NON_FUNCTIONAL_LAND")).ptr(), 1,
(SLIT("AP210_ARM.VIA_AND_CONTACT_SIZE_DEPENDENT_NON_FUNCTIONAL_LAND")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l).attr("COMPONENT_FEATURE","associated_component",1)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6453)
Error::error(Error::where,l,"NON_FUNCTIONAL_LAND_INTERFACE_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Non_functional_land_interface_terminalS18_Impl[] = {
(void*)0,(void*)804,"NON_FUNCTIONAL_LAND_INTERFACE_TERMINAL",0,(void*)6448,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Non_functional_land_join_terminalS18_Impl[] = {
(void*)0,(void*)805,"NON_FUNCTIONAL_LAND_JOIN_TERMINAL",0,(void*)6458,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##PackageS18
static Generic& OP(ex_maximum_package_total_vertical_extent)(Generic* l, va_list*) {
ex_restore _res(6544);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(6544)
return Generic::op_result(Generic(Entity_Type::get(Length_data_elementS18_Impl), ExStd|ExForce, "maximum_package_total_vertical_extent", _POP(Max_data_elementS18(_POP(Add_data_elementS18(l->attr(0,"maximum_body_height_above_seating_plane",1), l->attr(0,"maximum_body_height_below_seating_plane",1), (_PUSH(6544),(&SCHEMA::env)))), _POP(Add_data_elementS18(l->attr(0,"maximum_body_height_above_seating_plane",1), l->attr(0,"maximum_lead_length_below_seating_plane",1), (_PUSH(6546),(&SCHEMA::env)))), (_PUSH(6544),(&SCHEMA::env))))));
}

static Generic& OP(ex_cutout_required)(Generic* l, va_list*) {
ex_restore _res(6548);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(6548)
return Generic::op_result(Generic(Type::boolean, ExStd|ExForce, "cutout_required", (l->attr(0,"maximum_body_height_below_seating_plane",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0)))));
}

static Generic& OP(ex_maximum_installed_height)(Generic* l, va_list*) {
ex_restore _res(6549);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(6549)
return Generic::op_result(Generic(Entity_Type::get(Length_data_elementS18_Impl), ExStd|ExForce, "maximum_installed_height", _POP(Add_data_elementS18(l->attr("DATA_ELEMENT","maximum_body_height_above_seating_plane",1), l->attr(0,"maximum_seating_plane_installation_offset",1), (_PUSH(6549),(&SCHEMA::env))))));
}

short cPackageS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6527);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"package_primary_orientation_feature",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.PRIMARY_ORIENTATION_FEATURE").In(::TypeOf(l->attr(0,"package_primary_orientation_feature",1).rindex(const_one)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6562)
Error::error(Error::where,l,"PACKAGE"".""WR1", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"package_secondary_orientation_feature",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.SECONDARY_ORIENTATION_FEATURE").In(::TypeOf(l->attr(0,"package_secondary_orientation_feature",1).rindex(const_one)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6563)
Error::error(Error::where,l,"PACKAGE"".""WR2", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"package_tertiary_orientation_feature",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.TERTIARY_ORIENTATION_FEATURE").In(::TypeOf(l->attr(0,"package_tertiary_orientation_feature",1).rindex(const_one)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6564)
Error::error(Error::where,l,"PACKAGE"".""WR3", temp);
}
temp=(SLIT("AP210_ARM.SEATING_PLANE").In(::TypeOf(l->attr(0,"package_seating_plane",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6565)
Error::error(Error::where,l,"PACKAGE"".""WR4", temp);
}
temp=(SLIT("AP210_ARM.SEATING_PLANE").In(::TypeOf(l->attr(0,"interface_plane",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6566)
Error::error(Error::where,l,"PACKAGE"".""WR5", temp);
}
temp=((_tmp[0]=(!(l->attr(0,"mounting_technology",1).eq(ENUMLIT(Mounting_technology_typeS18_Type, "0""SURFACE_MOUNT")))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (!((_tmp[1]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"maximum_lead_length_below_seating_plane",1)))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"least_lead_length_below_seating_plane",1))))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6567)
Error::error(Error::where,l,"PACKAGE"".""WR6", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"maximum_lead_length_below_seating_plane",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"maximum_lead_length_below_seating_plane",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6568)
Error::error(Error::where,l,"PACKAGE"".""WR7", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATA_ELEMENT","least_lead_length_below_seating_plane",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"least_lead_length_below_seating_plane",1).attr("DATA_ELEMENT","measure_value",1).gt(RLIT(0.0))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6569)
Error::error(Error::where,l,"PACKAGE"".""WR8", temp);
}
temp=((_tmp[0]=((_tmp[1]=(!(l->attr("DATA_ELEMENT","mounting_technology",1).eq(ENUMLIT(Mounting_technology_typeS18_Type, "0""SURFACE_MOUNT")))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"surface_mount_lead_form",1))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(l->attr(0,"mounting_technology",1).eq(ENUMLIT(Mounting_technology_typeS18_Type, "0""SURFACE_MOUNT"))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"surface_mount_lead_form",1)))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6570)
Error::error(Error::where,l,"PACKAGE"".""WR9", temp);
}
temp=(l->attr(0,"package_seating_plane",1).attr("SHAPE_ELEMENT","name",1).eq(SLIT("package seating plane"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6571)
Error::error(Error::where,l,"PACKAGE"".""WR10", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr("SHAPE_ELEMENT","interface_plane",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q36S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6572)
Error::error(Error::where,l,"PACKAGE"".""WR11", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"interface_plane",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q37S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6573)
Error::error(Error::where,l,"PACKAGE"".""WR12", temp);
}
temp=(::SizeOf(Q38S16(&local)).gt(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6574)
Error::error(Error::where,l,"PACKAGE"".""WR13", temp);
}
temp=((_tmp[0]=(!(::SizeOf(l->attr(0,"of_datum_reference_frame",1)).gt(const_zero))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q39S16(&local)).eq(const_zero)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6576)
Error::error(Error::where,l,"PACKAGE"".""WR14", temp);
}
temp=(::SizeOf(Q40S16(&local)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6577)
Error::error(Error::where,l,"PACKAGE"".""WR15", temp);
}
}
return result;
}

static ex_optbl op_PackageS18_Impl[] = {
OP(ex_maximum_package_total_vertical_extent),
OP(ex_cutout_required),
OP(ex_maximum_installed_height),
0
}

;
vtbl_entry PackageS18_Impl[] = {
(void*)13,(void*)806,"PACKAGE",0,(void*)6527,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_PackageS18_Impl}

;
#undef OP
short cPackage_bodyS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6580);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q41S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6585)
Error::error(Error::where,l,"PACKAGE_BODY"".""WR1", temp);
}
temp=(::SizeOf(Q42S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6587)
Error::error(Error::where,l,"PACKAGE_BODY"".""WR2", temp);
}
temp=(::SizeOf(Q43S16(&local)).le(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6589)
Error::error(Error::where,l,"PACKAGE_BODY"".""WR3", temp);
}
}
return result;
}

vtbl_entry Package_bodyS18_Impl[] = {
(void*)1,(void*)807,"PACKAGE_BODY",0,(void*)6580,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_body_surfaceS18_Impl[] = {
(void*)1,(void*)808,"PACKAGE_BODY_SURFACE",0,(void*)6610,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Package_terminalS18
static Generic& OP(ex_mates_with_substrate)(Generic* l, va_list*) {
ex_restore _res(6649);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(6649)
return Generic::op_result(Generic(Type::boolean, ExStd|ExForce, "mates_with_substrate", ((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"seating_plane_zone",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (l->attr(0,"associated_definition",1).attr(0,"package_seating_plane",1).id(l->attr(0,"seating_plane_zone",1).attr(0,"interface_plane",1)))))));
}

short cPackage_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6631);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"seating_plane_zone",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q44S16(&local)).eq(const_one)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6653)
Error::error(Error::where,l,"PACKAGE_TERMINAL"".""WR1", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"seating_plane_zone",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (::SizeOf(Q45S16(&local)).eq(const_one)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6654)
Error::error(Error::where,l,"PACKAGE_TERMINAL"".""WR2", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"seating_plane_zone",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(l->attr(0,"associated_definition",1).attr(0,"package_seating_plane",1).id(l->attr(0,"seating_plane_zone",1).attr(0,"interface_plane",1))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || (l->attr(0,"associated_definition",1).attr(0,"interface_plane",1).rindex(const_one).id(l->attr(0,"seating_plane_zone",1).attr(0,"interface_plane",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6655)
Error::error(Error::where,l,"PACKAGE_TERMINAL"".""WR3", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"seating_plane_zone",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=(l->attr(0,"seating_plane_intersection",1).eq(ENUMLIT(Seating_plane_intersection_typeS18_Type, "0""SURFACE_INTERSECTION"))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || (l->attr(0,"seating_plane_intersection",1).eq(ENUMLIT(Seating_plane_intersection_typeS18_Type, "1""THROUGH_INTERSECTION"))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6656)
Error::error(Error::where,l,"PACKAGE_TERMINAL"".""WR4", temp);
}
temp=(!((_tmp[0]=(l->attr(0,"seating_plane_intersection",1).eq(ENUMLIT(Seating_plane_intersection_typeS18_Type, "2""DOES_NOT_INTERSECT"))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"seating_plane_zone",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6657)
Error::error(Error::where,l,"PACKAGE_TERMINAL"".""WR5", temp);
}
}
return result;
}

static ex_optbl op_Package_terminalS18_Impl[] = {
OP(ex_mates_with_substrate),
0
}

;
vtbl_entry Package_terminalS18_Impl[] = {
(void*)10,(void*)809,"PACKAGE_TERMINAL",0,(void*)6631,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Package_terminalS18_Impl}

;
#undef OP
vtbl_entry Packaged_connector_componentS18_Impl[] = {
(void*)0,(void*)810,"PACKAGED_CONNECTOR_COMPONENT",0,(void*)6703,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPackaged_partS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6729);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(!((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"implemented_function",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[0]].Xor((::SizeOf(l->attr(0,"access_mechanisms",1)).gt(const_zero)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6740)
Error::error(Error::where,l,"PACKAGED_PART"".""WR1", temp);
}
temp=_POP(Single_package_versionS18((*l), (_PUSH(6741),(&SCHEMA::env)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6741)
Error::error(Error::where,l,"PACKAGED_PART"".""WR2", temp);
}
}
return result;
}

vtbl_entry Packaged_partS18_Impl[] = {
(void*)3,(void*)811,"PACKAGED_PART",0,(void*)6729,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Padstack_definition_shapeS18_Impl[] = {
(void*)3,(void*)812,"PADSTACK_DEFINITION_SHAPE",0,(void*)6782,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_group_featureS18_Impl[] = {
(void*)0,(void*)813,"PART_GROUP_FEATURE",0,(void*)6974,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_interface_access_featureS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6980);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((*l).attr("PART_FEATURE","material_state_change",1).eq(ENUMLIT(Material_state_change_enumerationS18_Type, "1""MATERIAL_REMOVAL"))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6985)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR1", temp);
}
temp=((*l).ne(l->attr(0,"accessed_interface",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6986)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR2", temp);
}
temp=(!(SLIT("AP210_ARM.PART_TERMINAL").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6987)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR3", temp);
}
temp=(!(SLIT("AP210_ARM.PACKAGE_BODY").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6988)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR4", temp);
}
temp=(!(SLIT("AP210_ARM.PART_MOUNTING_FEATURE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6989)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR5", temp);
}
temp=(!(SLIT("AP210_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6990)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR6", temp);
}
temp=(!(SLIT("AP210_ARM.PACKAGE_TERMINAL").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6991)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR7", temp);
}
temp=(!(SLIT("AP210_ARM.PACKAGE_BODY_SURFACE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6992)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR8", temp);
}
temp=(!(SLIT("AP210_ARM.POLARITY_INDICATION_FEATURE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6993)
Error::error(Error::where,l,"PART_INTERFACE_ACCESS_FEATURE"".""WR9", temp);
}
}
return result;
}

vtbl_entry Part_interface_access_featureS18_Impl[] = {
(void*)2,(void*)814,"PART_INTERFACE_ACCESS_FEATURE",0,(void*)6980,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPart_mating_featureS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7012);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.PART_MOUNTING_FEATURE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7016)
Error::error(Error::where,l,"PART_MATING_FEATURE"".""WR1", temp);
}
temp=(!(SLIT("AP210_ARM.INTERCONNECT_MODULE_SURFACE_FEATURE").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7017)
Error::error(Error::where,l,"PART_MATING_FEATURE"".""WR2", temp);
}
temp=(!(SLIT("AP210_ARM.PACKAGE_TERMINAL").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7018)
Error::error(Error::where,l,"PART_MATING_FEATURE"".""WR3", temp);
}
temp=(!(SLIT("AP210_ARM.PART_TERMINAL").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7019)
Error::error(Error::where,l,"PART_MATING_FEATURE"".""WR4", temp);
}
}
return result;
}

vtbl_entry Part_mating_featureS18_Impl[] = {
(void*)1,(void*)815,"PART_MATING_FEATURE",0,(void*)7012,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_mounting_featureS18_Impl[] = {
(void*)1,(void*)816,"PART_MOUNTING_FEATURE",0,(void*)7022,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_template_planar_shapeS18_Impl[] = {
(void*)3,(void*)817,"PART_TEMPLATE_PLANAR_SHAPE",0,(void*)7126,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_terminalS18_Impl[] = {
(void*)0,(void*)818,"PART_TERMINAL",0,(void*)7145,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_text_templateS18_Impl[] = {
(void*)5,(void*)819,"PART_TEXT_TEMPLATE",0,(void*)7168,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_tooling_featureS18_Impl[] = {
(void*)0,(void*)820,"PART_TOOLING_FEATURE",0,(void*)7177,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_component_terminalS18_Impl[] = {
(void*)0,(void*)821,"PHYSICAL_COMPONENT_TERMINAL",0,(void*)7305,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_unit_3d_keepout_shapeS18_Impl[] = {
(void*)10,(void*)822,"PHYSICAL_UNIT_3D_KEEPOUT_SHAPE",0,(void*)7477,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_unit_planar_keepout_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7528);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=(!((_tmp[0]=(ENUMLIT(Shape_locationS18_Type, "2""CONGRUENT").eq(l->attr(0,"shape_location_with_respect_to_seating_plane",1))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"shape_distance_from_seating_plane",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7543)
Error::error(Error::where,l,"PHYSICAL_UNIT_PLANAR_KEEPOUT_SHAPE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Physical_unit_planar_keepout_shapeS18_Impl[] = {
(void*)11,(void*)823,"PHYSICAL_UNIT_PLANAR_KEEPOUT_SHAPE",0,(void*)7528,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPhysical_unit_planar_shapeS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7546);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!(SLIT("AP210_ARM.PACKAGED_PART").In(::TypeOf(l->attr(0,"shape_characterized_physical_unit",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7560)
Error::error(Error::where,l,"PHYSICAL_UNIT_PLANAR_SHAPE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Physical_unit_planar_shapeS18_Impl[] = {
(void*)11,(void*)824,"PHYSICAL_UNIT_PLANAR_SHAPE",0,(void*)7546,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_inter_stratum_featureS18_Impl[] = {
(void*)0,(void*)825,"PLATED_INTER_STRATUM_FEATURE",0,(void*)7693,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Polarity_indication_featureS18_Impl[] = {
(void*)2,(void*)826,"POLARITY_INDICATION_FEATURE",0,(void*)7733,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Primary_orientation_featureS18_Impl[] = {
(void*)1,(void*)827,"PRIMARY_ORIENTATION_FEATURE",0,(void*)7912,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Primary_stratum_indicator_symbolS18_Impl[] = {
(void*)0,(void*)828,"PRIMARY_STRATUM_INDICATOR_SYMBOL",0,(void*)7924,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrinted_component_join_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7966);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q55S16(&local)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7972)
Error::error(Error::where,l,"PRINTED_COMPONENT_JOIN_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Printed_component_join_terminalS18_Impl[] = {
(void*)1,(void*)829,"PRINTED_COMPONENT_JOIN_TERMINAL",0,(void*)7966,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrinted_connector_component_interface_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7995);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q56S16(&local)).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8001)
Error::error(Error::where,l,"PRINTED_CONNECTOR_COMPONENT_INTERFACE_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Printed_connector_component_interface_terminalS18_Impl[] = {
(void*)1,(void*)830,"PRINTED_CONNECTOR_COMPONENT_INTERFACE_TERMINAL",0,(void*)7995,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrinted_part_cross_section_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8022);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q57S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8036)
Error::error(Error::where,l,"PRINTED_PART_CROSS_SECTION_TEMPLATE"".""WR1", temp);
}
temp=(::SizeOf(Q58S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8037)
Error::error(Error::where,l,"PRINTED_PART_CROSS_SECTION_TEMPLATE"".""WR2", temp);
}
temp=(::SizeOf(Q59S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8038)
Error::error(Error::where,l,"PRINTED_PART_CROSS_SECTION_TEMPLATE"".""WR3", temp);
}
temp=(::SizeOf(Q60S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8039)
Error::error(Error::where,l,"PRINTED_PART_CROSS_SECTION_TEMPLATE"".""WR4", temp);
}
temp=(l->attr(0,"horizontal_material_link",1).n_id(l->attr(0,"vertical_material_link",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8040)
Error::error(Error::where,l,"PRINTED_PART_CROSS_SECTION_TEMPLATE"".""WR5", temp);
}
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8041)
Error::error(Error::where,l,"PRINTED_PART_CROSS_SECTION_TEMPLATE"".""WR6", temp);
}
}
return result;
}

vtbl_entry Printed_part_cross_section_templateS18_Impl[] = {
(void*)9,(void*)831,"PRINTED_PART_CROSS_SECTION_TEMPLATE",0,(void*)8022,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
#define OP(x) o##x##Printed_part_templateS18
static Generic& OP(ex_access_mechanisms)(Generic* l, va_list*) {
ex_restore _res(8076);

EX_ENV local(l,&SCHEMA::env,1,1);
_SL(8076)
return Generic::op_result(Generic(new Set_Type(Entity_Type::get(Printed_part_template_terminalS18_Impl),1, -2), ExStd|ExForce, "access_mechanisms", (l->attr(0,"raw_access_mechanisms",1)+_POP(Printed_part_template_access_mechanismsS18(l->attr(0,"printed_part_template_stack",1), (_PUSH(8076),(&SCHEMA::env)))))));
}

short cPrinted_part_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8067);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[4];
temp=((_tmp[0]=((_tmp[1]=((_tmp[2]=((_tmp[3]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"of_stratum_technology",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[3]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"material_stack",1))))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && ((_tmp[3]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"of_stratum_technology",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[3]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"printed_part_template_stack",1))))))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ((_tmp[2]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"material_stack",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[2]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"printed_part_template_stack",1))))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE").In(::TypeOf((*l)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8080)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE"".""WR1", temp);
}
temp=((_tmp[0]=((_tmp[1]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"material_stack",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[1]] || (::SizeOf(Q61S16(&local)).eq((::SizeOf(l->attr(0,"material_stack",1))-const_one))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE").In(::TypeOf((*l)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8081)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE"".""WR2", temp);
}
temp=((_tmp[0]=(::SizeOf(Q62S16(&local)).ge(const_zero)).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE").In(::TypeOf((*l)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8082)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE"".""WR3", temp);
}
temp=((_tmp[0]=((_tmp[1]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"printed_part_template_stack",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[1]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"raw_access_mechanisms",1))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (SLIT("AP210_ARM.LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE").In(::TypeOf((*l)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8084)
Error::error(Error::where,l,"PRINTED_PART_TEMPLATE"".""WR4", temp);
}
}
return result;
}

static ex_optbl op_Printed_part_templateS18_Impl[] = {
OP(ex_access_mechanisms),
0
}

;
vtbl_entry Printed_part_templateS18_Impl[] = {
(void*)4,(void*)832,"PRINTED_PART_TEMPLATE",0,(void*)8067,0,env,Managed_design_objectS18_Type,0,0,0,0,0,op_Printed_part_templateS18_Impl}

;
#undef OP
vtbl_entry Profile_boundary_definition_with_offsetsS18_Impl[] = {
(void*)1,(void*)833,"PROFILE_BOUNDARY_DEFINITION_WITH_OFFSETS",0,(void*)8209,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Profile_related_positional_boundaryS18_Impl[] = {
(void*)0,(void*)834,"PROFILE_RELATED_POSITIONAL_BOUNDARY",0,(void*)8251,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Radius_edge_feature_shapeS18_Impl[] = {
(void*)2,(void*)835,"RADIUS_EDGE_FEATURE_SHAPE",0,(void*)8337,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Rectangular_array_placement_group_componentS18_Impl[] = {
(void*)4,(void*)836,"RECTANGULAR_ARRAY_PLACEMENT_GROUP_COMPONENT",0,(void*)8360,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Routed_cable_component_3d_shapeS18_Impl[] = {
(void*)3,(void*)837,"ROUTED_CABLE_COMPONENT_3D_SHAPE",0,(void*)8470,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Secondary_orientation_featureS18_Impl[] = {
(void*)1,(void*)838,"SECONDARY_ORIENTATION_FEATURE",0,(void*)8747,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cShape_and_ee_product_definition_based_constraint_occurrenceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8767);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=_POP(Valid_constraining_shapeS18(l->attr(0,"constraining_shape",1), (*l).attr("EE_PRODUCT_DEFINITION_BASED_CONSTRAINT_OCCURRENCE","constraining_part",1), (_PUSH(8771),(&SCHEMA::env)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8771)
Error::error(Error::where,l,"SHAPE_AND_EE_PRODUCT_DEFINITION_BASED_CONSTRAINT_OCCURRENCE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Shape_and_ee_product_definition_based_constraint_occurrenceS18_Impl[] = {
(void*)1,(void*)839,"SHAPE_AND_EE_PRODUCT_DEFINITION_BASED_CONSTRAINT_OCCURRENCE",0,(void*)8767,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shield_allocationS18_Impl[] = {
(void*)0,(void*)840,"SHIELD_ALLOCATION",0,(void*)8948,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Single_datumS18_Impl[] = {
(void*)0,(void*)841,"SINGLE_DATUM",0,(void*)8987,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Special_symbol_part_templateS18_Impl[] = {
(void*)1,(void*)842,"SPECIAL_SYMBOL_PART_TEMPLATE",0,(void*)9036,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Step_edge_feature_shapeS18_Impl[] = {
(void*)4,(void*)843,"STEP_EDGE_FEATURE_SHAPE",0,(void*)9077,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_feature_planar_shapeS18_Impl[] = {
(void*)1,(void*)844,"STRATUM_FEATURE_PLANAR_SHAPE",0,(void*)9198,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_feature_templateS18_Impl[] = {
(void*)1,(void*)845,"STRATUM_FEATURE_TEMPLATE",0,(void*)9222,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Stratum_planar_shapeS18_Impl[] = {
(void*)1,(void*)846,"STRATUM_PLANAR_SHAPE",0,(void*)9260,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Surface_finish_specificationS18_Impl[] = {
(void*)0,(void*)847,"SURFACE_FINISH_SPECIFICATION",0,(void*)9397,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tangent_shape_elementS18_Impl[] = {
(void*)0,(void*)848,"TANGENT_SHAPE_ELEMENT",0,(void*)9419,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tertiary_orientation_featureS18_Impl[] = {
(void*)1,(void*)849,"TERTIARY_ORIENTATION_FEATURE",0,(void*)9479,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_featureS18_Impl[] = {
(void*)0,(void*)850,"THERMAL_FEATURE",0,(void*)9527,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_isolation_removal_structureS18_Impl[] = {
(void*)0,(void*)851,"THERMAL_ISOLATION_REMOVAL_STRUCTURE",0,(void*)9536,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_network_definitionS18_Impl[] = {
(void*)0,(void*)852,"THERMAL_NETWORK_DEFINITION",0,(void*)9556,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_circular_or_cylindrical_or_spherical_boundaryS18_Impl[] = {
(void*)0,(void*)853,"TOLERANCE_ZONE_CIRCULAR_OR_CYLINDRICAL_OR_SPHERICAL_BOUNDARY",0,(void*)9648,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_opposing_boundary_setS18_Impl[] = {
(void*)0,(void*)854,"TOLERANCE_ZONE_OPPOSING_BOUNDARY_SET",0,(void*)9693,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Trace_templateS18_Impl[] = {
(void*)1,(void*)855,"TRACE_TEMPLATE",0,(void*)9726,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cUnrouted_conductive_interconnect_elementS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9782);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("CONDUCTIVE_INTERCONNECT_ELEMENT","composed_conductor",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9787)
Error::error(Error::where,l,"UNROUTED_CONDUCTIVE_INTERCONNECT_ELEMENT"".""WR1", temp);
}
}
return result;
}

vtbl_entry Unrouted_conductive_interconnect_elementS18_Impl[] = {
(void*)0,(void*)856,"UNROUTED_CONDUCTIVE_INTERCONNECT_ELEMENT",0,(void*)9782,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Unsupported_passageS18_Impl[] = {
(void*)0,(void*)857,"UNSUPPORTED_PASSAGE",0,(void*)9795,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Altered_packageS18_Impl[] = {
(void*)3,(void*)858,"ALTERED_PACKAGE",0,(void*)1763,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Altered_package_terminalS18_Impl[] = {
(void*)1,(void*)859,"ALTERED_PACKAGE_TERMINAL",0,(void*)1770,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Altered_packaged_partS18_Impl[] = {
(void*)1,(void*)860,"ALTERED_PACKAGED_PART",0,(void*)1779,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_module_component_terminalS18_Impl[] = {
(void*)0,(void*)861,"ASSEMBLY_MODULE_COMPONENT_TERMINAL",0,(void*)2102,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAssembly_module_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2136);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"related_connector",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((*l).attr("PART_FEATURE","associated_definition",1).eq(l->attr(0,"related_connector",1).attr("ASSEMBLY_COMPOSITION_RELATIONSHIP","assembly",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2148)
Error::error(Error::where,l,"ASSEMBLY_MODULE_TERMINAL"".""WR1", temp);
}
temp=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("ASSEMBLY_COMPOSITION_RELATIONSHIP","related_connector",1).attr(0,"reference_designation",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2149)
Error::error(Error::where,l,"ASSEMBLY_MODULE_TERMINAL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Assembly_module_terminalS18_Impl[] = {
(void*)3,(void*)862,"ASSEMBLY_MODULE_TERMINAL",0,(void*)2136,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_component_terminalS18_Impl[] = {
(void*)0,(void*)863,"BARE_DIE_COMPONENT_TERMINAL",0,(void*)2229,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_surfaceS18_Impl[] = {
(void*)0,(void*)864,"BARE_DIE_SURFACE",0,(void*)2251,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cCable_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2393);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(l->attr(0,"mapped_terminal",1).attr("COMPONENT_FEATURE","associated_component",1).attr("ASSEMBLY_COMPONENT","assembly",1)).ne(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2399)
Error::error(Error::where,l,"CABLE_TERMINAL"".""WR1", temp);
}
temp=((*l).attr("PART_FEATURE","associated_definition",1).id(l->attr(0,"mapped_terminal",1).attr("COMPONENT_FEATURE","associated_component",1).attr("ASSEMBLY_COMPONENT","assembly",1).rindex(const_one).attr(0,"assembly",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2400)
Error::error(Error::where,l,"CABLE_TERMINAL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Cable_terminalS18_Impl[] = {
(void*)2,(void*)865,"CABLE_TERMINAL",0,(void*)2393,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Centre_axisS18_Impl[] = {
(void*)0,(void*)866,"CENTRE_AXIS",0,(void*)2450,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Centre_planeS18_Impl[] = {
(void*)0,(void*)867,"CENTRE_PLANE",0,(void*)2461,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Centre_pointS18_Impl[] = {
(void*)0,(void*)868,"CENTRE_POINT",0,(void*)2465,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_and_contact_size_dependent_landS18_Impl[] = {
(void*)1,(void*)869,"COMPONENT_TERMINATION_PASSAGE_AND_CONTACT_SIZE_DEPENDENT_LAND",0,(void*)2885,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_and_contact_size_dependent_non_functional_landS18_Impl[] = {
(void*)1,(void*)870,"COMPONENT_TERMINATION_PASSAGE_AND_CONTACT_SIZE_DEPENDENT_NON_FUNCTIONAL_LAND",0,(void*)2893,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_dependent_landS18_Impl[] = {
(void*)1,(void*)871,"COMPONENT_TERMINATION_PASSAGE_DEPENDENT_LAND",0,(void*)2901,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_dependent_non_functional_landS18_Impl[] = {
(void*)1,(void*)872,"COMPONENT_TERMINATION_PASSAGE_DEPENDENT_NON_FUNCTIONAL_LAND",0,(void*)2907,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passage_templateS18_Impl[] = {
(void*)0,(void*)873,"COMPONENT_TERMINATION_PASSAGE_TEMPLATE",0,(void*)2925,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Connected_filled_areaS18_Impl[] = {
(void*)1,(void*)874,"CONNECTED_FILLED_AREA",0,(void*)3166,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Contact_size_dependent_landS18_Impl[] = {
(void*)0,(void*)875,"CONTACT_SIZE_DEPENDENT_LAND",0,(void*)3270,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Contact_size_dependent_non_functional_landS18_Impl[] = {
(void*)0,(void*)876,"CONTACT_SIZE_DEPENDENT_NON_FUNCTIONAL_LAND",0,(void*)3275,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_trace_templateS18_Impl[] = {
(void*)1,(void*)877,"DEFAULT_TRACE_TEMPLATE",0,(void*)3751,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Dependent_material_removal_feature_templateS18_Impl[] = {
(void*)1,(void*)878,"DEPENDENT_MATERIAL_REMOVAL_FEATURE_TEMPLATE",0,(void*)3787,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Edge_segment_vertexS18_Impl[] = {
(void*)0,(void*)879,"EDGE_SEGMENT_VERTEX",0,(void*)4189,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Electrical_isolation_laminate_componentS18_Impl[] = {
(void*)0,(void*)880,"ELECTRICAL_ISOLATION_LAMINATE_COMPONENT",0,(void*)4449,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Electrical_isolation_removal_templateS18_Impl[] = {
(void*)1,(void*)881,"ELECTRICAL_ISOLATION_REMOVAL_TEMPLATE",0,(void*)4459,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Fiducial_part_featureS18_Impl[] = {
(void*)0,(void*)882,"FIDUCIAL_PART_FEATURE",0,(void*)4608,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Guided_wave_terminalS18_Impl[] = {
(void*)0,(void*)883,"GUIDED_WAVE_TERMINAL",0,(void*)5038,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Indirect_stratum_component_join_implementationS18_Impl[] = {
(void*)2,(void*)884,"INDIRECT_STRATUM_COMPONENT_JOIN_IMPLEMENTATION",0,(void*)5046,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInter_stratum_feature_edge_segment_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5085);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("COMPONENT_FEATURE","cross_section",1)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[0]].Xor((::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.PART_TEMPLATE_3D_SHAPE.SHAPE_CHARACTERIZED_PART_TEMPLATE"))).ge(const_zero))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5093)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR1", temp);
}
temp=((_tmp[0]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"reference_path",1).attr(0,"start_point",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"reference_path",1).attr(0,"end_point",1)))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5095)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR2", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"start_vertex",1).attr("DATUM_POINT","location_in_2d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"reference_path",1).attr(0,"start_point",1).id(l->attr(0,"start_vertex",1).attr("DATUM_POINT","location_in_2d",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5096)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR3", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATUM_POINT","start_vertex",1).attr("DATUM_POINT","location_in_3d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"reference_path",1).attr(0,"start_point",1).id(l->attr(0,"start_vertex",1).attr("DATUM_POINT","location_in_3d",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5097)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR4", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATUM_POINT","end_vertex",1).attr("DATUM_POINT","location_in_2d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"reference_path",1).attr(0,"end_point",1).id(l->attr(0,"start_vertex",1).attr("DATUM_POINT","location_in_2d",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5098)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR5", temp);
}
temp=((_tmp[0]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr("DATUM_POINT","end_vertex",1).attr("DATUM_POINT","location_in_3d",1))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"reference_path",1).attr(0,"end_point",1).id(l->attr(0,"start_vertex",1).attr("DATUM_POINT","location_in_3d",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5099)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR6", temp);
}
temp=(l->attr("DATUM_POINT","start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5100)
Error::error(Error::where,l,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE"".""WR7", temp);
}
}
return result;
}

vtbl_entry Inter_stratum_feature_edge_segment_templateS18_Impl[] = {
(void*)5,(void*)885,"INTER_STRATUM_FEATURE_EDGE_SEGMENT_TEMPLATE",0,(void*)5085,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Inter_stratum_feature_edge_templateS18_Impl[] = {
(void*)0,(void*)886,"INTER_STRATUM_FEATURE_EDGE_TEMPLATE",0,(void*)5103,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_component_interface_terminalS18_Impl[] = {
(void*)1,(void*)887,"INTERCONNECT_COMPONENT_INTERFACE_TERMINAL",0,(void*)5131,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_component_join_terminalS18_Impl[] = {
(void*)1,(void*)888,"INTERCONNECT_COMPONENT_JOIN_TERMINAL",0,(void*)5139,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_cavity_surfaceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5161);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=((*l).n_id(l->attr(0,"reference_surface",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5165)
Error::error(Error::where,l,"INTERCONNECT_MODULE_CAVITY_SURFACE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_cavity_surfaceS18_Impl[] = {
(void*)1,(void*)889,"INTERCONNECT_MODULE_CAVITY_SURFACE",0,(void*)5161,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_component_terminalS18_Impl[] = {
(void*)0,(void*)890,"INTERCONNECT_MODULE_COMPONENT_TERMINAL",0,(void*)5184,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_cutout_segment_surfaceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5208);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5214)
Error::error(Error::where,l,"INTERCONNECT_MODULE_CUTOUT_SEGMENT_SURFACE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_cutout_segment_surfaceS18_Impl[] = {
(void*)3,(void*)891,"INTERCONNECT_MODULE_CUTOUT_SEGMENT_SURFACE",0,(void*)5208,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_cutout_surfaceS18_Impl[] = {
(void*)0,(void*)892,"INTERCONNECT_MODULE_CUTOUT_SURFACE",0,(void*)5217,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_edge_segment_surfaceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5238);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5244)
Error::error(Error::where,l,"INTERCONNECT_MODULE_EDGE_SEGMENT_SURFACE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_edge_segment_surfaceS18_Impl[] = {
(void*)3,(void*)893,"INTERCONNECT_MODULE_EDGE_SEGMENT_SURFACE",0,(void*)5238,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_edge_surfaceS18_Impl[] = {
(void*)0,(void*)894,"INTERCONNECT_MODULE_EDGE_SURFACE",0,(void*)5247,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_primary_surfaceS18_Impl[] = {
(void*)0,(void*)895,"INTERCONNECT_MODULE_PRIMARY_SURFACE",0,(void*)5283,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_secondary_surfaceS18_Impl[] = {
(void*)0,(void*)896,"INTERCONNECT_MODULE_SECONDARY_SURFACE",0,(void*)5292,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_terminalS18_Impl[] = {
(void*)1,(void*)897,"INTERCONNECT_MODULE_TERMINAL",0,(void*)5333,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Join_two_physical_connectivity_definition_supporting_printed_componentS18_Impl[] = {
(void*)1,(void*)898,"JOIN_TWO_PHYSICAL_CONNECTIVITY_DEFINITION_SUPPORTING_PRINTED_COMPONENT",0,(void*)5466,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cLand_physical_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5582);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q30S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5591)
Error::error(Error::where,l,"LAND_PHYSICAL_TEMPLATE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Land_physical_templateS18_Impl[] = {
(void*)1,(void*)899,"LAND_PHYSICAL_TEMPLATE",0,(void*)5582,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cLayout_macro_floor_plan_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5707);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=((_tmp[1]=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_PART_TEMPLATE","of_stratum_technology",1))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_PART_TEMPLATE","material_stack",1))))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[0]] && (!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PRINTED_PART_TEMPLATE","printed_part_template_stack",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5713)
Error::error(Error::where,l,"LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Layout_macro_floor_plan_templateS18_Impl[] = {
(void*)1,(void*)900,"LAYOUT_MACRO_FLOOR_PLAN_TEMPLATE",0,(void*)5707,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Material_addition_feature_templateS18_Impl[] = {
(void*)0,(void*)901,"MATERIAL_ADDITION_FEATURE_TEMPLATE",0,(void*)6153,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Minimally_defined_bare_die_terminalS18_Impl[] = {
(void*)0,(void*)902,"MINIMALLY_DEFINED_BARE_DIE_TERMINAL",0,(void*)6256,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Minimally_defined_component_terminalS18_Impl[] = {
(void*)0,(void*)903,"MINIMALLY_DEFINED_COMPONENT_TERMINAL",0,(void*)6263,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cMinimally_defined_connectorS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6268);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q35S16(&local)).ge(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6273)
Error::error(Error::where,l,"MINIMALLY_DEFINED_CONNECTOR"".""WR1", temp);
}
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PACKAGED_PART","implemented_function",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6274)
Error::error(Error::where,l,"MINIMALLY_DEFINED_CONNECTOR"".""WR2", temp);
}
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PACKAGED_PART","potting_compound",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6275)
Error::error(Error::where,l,"MINIMALLY_DEFINED_CONNECTOR"".""WR3", temp);
}
temp=(!(SLIT("AP210_ARM.ALTERED_PACKAGED_PART").In(::TypeOf((*l))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6276)
Error::error(Error::where,l,"MINIMALLY_DEFINED_CONNECTOR"".""WR4", temp);
}
}
return result;
}

vtbl_entry Minimally_defined_connectorS18_Impl[] = {
(void*)0,(void*)904,"MINIMALLY_DEFINED_CONNECTOR",0,(void*)6268,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_body_bottom_surfaceS18_Impl[] = {
(void*)0,(void*)905,"PACKAGE_BODY_BOTTOM_SURFACE",0,(void*)6593,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPackage_body_edge_segment_surfaceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6597);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6603)
Error::error(Error::where,l,"PACKAGE_BODY_EDGE_SEGMENT_SURFACE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Package_body_edge_segment_surfaceS18_Impl[] = {
(void*)3,(void*)906,"PACKAGE_BODY_EDGE_SEGMENT_SURFACE",0,(void*)6597,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_body_edge_surfaceS18_Impl[] = {
(void*)0,(void*)907,"PACKAGE_BODY_EDGE_SURFACE",0,(void*)6606,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Package_body_top_surfaceS18_Impl[] = {
(void*)0,(void*)908,"PACKAGE_BODY_TOP_SURFACE",0,(void*)6619,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_component_join_terminalS18_Impl[] = {
(void*)0,(void*)909,"PACKAGED_COMPONENT_JOIN_TERMINAL",0,(void*)6690,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_connectorS18_Impl[] = {
(void*)0,(void*)910,"PACKAGED_CONNECTOR",0,(void*)6697,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_connector_component_interface_terminalS18_Impl[] = {
(void*)0,(void*)911,"PACKAGED_CONNECTOR_COMPONENT_INTERFACE_TERMINAL",0,(void*)6711,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPackaged_part_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6756);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=_POP(Disjoint_package_terminalsS18((*l), (_PUSH(6763),(&SCHEMA::env)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6763)
Error::error(Error::where,l,"PACKAGED_PART_TERMINAL"".""WR1", temp);
}
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PART_FEATURE","precedent_feature",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6764)
Error::error(Error::where,l,"PACKAGED_PART_TERMINAL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Packaged_part_terminalS18_Impl[] = {
(void*)1,(void*)912,"PACKAGED_PART_TERMINAL",0,(void*)6756,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_array_featureS18_Impl[] = {
(void*)0,(void*)913,"PART_ARRAY_FEATURE",0,(void*)6850,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Partially_plated_cutoutS18_Impl[] = {
(void*)0,(void*)914,"PARTIALLY_PLATED_CUTOUT",0,(void*)7184,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Partially_plated_interconnect_module_edgeS18_Impl[] = {
(void*)0,(void*)915,"PARTIALLY_PLATED_INTERCONNECT_MODULE_EDGE",0,(void*)7191,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry PcaS18_Impl[] = {
(void*)0,(void*)916,"PCA",0,(void*)7235,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Pca_usage_viewS18_Impl[] = {
(void*)0,(void*)917,"PCA_USAGE_VIEW",0,(void*)7245,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPcbS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7249);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[1];
temp=((_tmp[0]=(SLIT("AP210_ARM.LAYOUT_MACRO_DEFINITION").In(::TypeOf((*l)))).get_long())==EX_UNKNOWN ? ex_const[1]: (ex_const[_tmp[0]].Xor(::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PHYSICAL_UNIT_DESIGN_VIEW","usage_view",1))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7254)
Error::error(Error::where,l,"PCB"".""WR1", temp);
}
}
return result;
}

vtbl_entry PcbS18_Impl[] = {
(void*)0,(void*)918,"PCB",0,(void*)7249,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Pcb_usage_viewS18_Impl[] = {
(void*)0,(void*)919,"PCB_USAGE_VIEW",0,(void*)7257,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_connectivity_interrupting_cutoutS18_Impl[] = {
(void*)1,(void*)920,"PHYSICAL_CONNECTIVITY_INTERRUPTING_CUTOUT",0,(void*)7356,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Physical_network_supporting_inter_stratum_featureS18_Impl[] = {
(void*)0,(void*)921,"PHYSICAL_NETWORK_SUPPORTING_INTER_STRATUM_FEATURE",0,(void*)7433,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_cutoutS18_Impl[] = {
(void*)0,(void*)922,"PLATED_CUTOUT",0,(void*)7682,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_cutout_edge_segmentS18_Impl[] = {
(void*)0,(void*)923,"PLATED_CUTOUT_EDGE_SEGMENT",0,(void*)7687,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_interconnect_module_edgeS18_Impl[] = {
(void*)0,(void*)924,"PLATED_INTERCONNECT_MODULE_EDGE",0,(void*)7704,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_interconnect_module_edge_segmentS18_Impl[] = {
(void*)0,(void*)925,"PLATED_INTERCONNECT_MODULE_EDGE_SEGMENT",0,(void*)7709,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_passageS18_Impl[] = {
(void*)0,(void*)926,"PLATED_PASSAGE",0,(void*)7715,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cPrimary_reference_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(7918);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PART_FEATURE","precedent_feature",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(7921)
Error::error(Error::where,l,"PRIMARY_REFERENCE_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Primary_reference_terminalS18_Impl[] = {
(void*)0,(void*)927,"PRIMARY_REFERENCE_TERMINAL",0,(void*)7918,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Printed_connector_templateS18_Impl[] = {
(void*)0,(void*)928,"PRINTED_CONNECTOR_TEMPLATE",0,(void*)8004,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cReference_packaged_part_assembly_implementationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8390);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q68S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8393)
Error::error(Error::where,l,"REFERENCE_PACKAGED_PART_ASSEMBLY_IMPLEMENTATION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Reference_packaged_part_assembly_implementationS18_Impl[] = {
(void*)0,(void*)929,"REFERENCE_PACKAGED_PART_ASSEMBLY_IMPLEMENTATION",0,(void*)8390,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cReference_packaged_part_interconnect_implementationS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(8398);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q70S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(8401)
Error::error(Error::where,l,"REFERENCE_PACKAGED_PART_INTERCONNECT_IMPLEMENTATION"".""WR1", temp);
}
}
return result;
}

vtbl_entry Reference_packaged_part_interconnect_implementationS18_Impl[] = {
(void*)0,(void*)930,"REFERENCE_PACKAGED_PART_INTERCONNECT_IMPLEMENTATION",0,(void*)8398,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Routed_cable_component_2d_shapeS18_Impl[] = {
(void*)3,(void*)931,"ROUTED_CABLE_COMPONENT_2D_SHAPE",0,(void*)8462,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tangent_planeS18_Impl[] = {
(void*)0,(void*)932,"TANGENT_PLANE",0,(void*)9415,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Test_point_part_featureS18_Impl[] = {
(void*)0,(void*)933,"TEST_POINT_PART_FEATURE",0,(void*)9485,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_isolation_laminate_componentS18_Impl[] = {
(void*)0,(void*)934,"THERMAL_ISOLATION_LAMINATE_COMPONENT",0,(void*)9531,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Thermal_isolation_removal_templateS18_Impl[] = {
(void*)0,(void*)935,"THERMAL_ISOLATION_REMOVAL_TEMPLATE",0,(void*)9542,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_explicit_opposing_boundary_setS18_Impl[] = {
(void*)1,(void*)936,"TOLERANCE_ZONE_EXPLICIT_OPPOSING_BOUNDARY_SET",0,(void*)9676,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tolerance_zone_implicit_opposing_boundary_setS18_Impl[] = {
(void*)0,(void*)937,"TOLERANCE_ZONE_IMPLICIT_OPPOSING_BOUNDARY_SET",0,(void*)9689,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Tool_registration_markS18_Impl[] = {
(void*)0,(void*)938,"TOOL_REGISTRATION_MARK",0,(void*)9709,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Unsupported_passage_dependent_non_functional_landS18_Impl[] = {
(void*)1,(void*)939,"UNSUPPORTED_PASSAGE_DEPENDENT_NON_FUNCTIONAL_LAND",0,(void*)9800,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Unsupported_passage_templateS18_Impl[] = {
(void*)0,(void*)940,"UNSUPPORTED_PASSAGE_TEMPLATE",0,(void*)9806,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_and_contact_size_dependent_landS18_Impl[] = {
(void*)1,(void*)941,"VIA_AND_CONTACT_SIZE_DEPENDENT_LAND",0,(void*)9863,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_and_contact_size_dependent_non_functional_landS18_Impl[] = {
(void*)1,(void*)942,"VIA_AND_CONTACT_SIZE_DEPENDENT_NON_FUNCTIONAL_LAND",0,(void*)9871,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_dependent_landS18_Impl[] = {
(void*)1,(void*)943,"VIA_DEPENDENT_LAND",0,(void*)9879,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_dependent_non_functional_landS18_Impl[] = {
(void*)1,(void*)944,"VIA_DEPENDENT_NON_FUNCTIONAL_LAND",0,(void*)9885,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Via_templateS18_Impl[] = {
(void*)0,(void*)945,"VIA_TEMPLATE",0,(void*)9891,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Wire_terminalS18_Impl[] = {
(void*)2,(void*)946,"WIRE_TERMINAL",0,(void*)9950,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_module_interface_terminalS18_Impl[] = {
(void*)0,(void*)947,"ASSEMBLY_MODULE_INTERFACE_TERMINAL",0,(void*)2108,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cAssembly_module_join_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2112);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(SLIT("AP210_ARM.INTERCONNECT_MODULE_JOIN_TERMINAL").In(::TypeOf(l->attr(0,"defining_terminal",1).attr(0,"assigned_terminal",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2117)
Error::error(Error::where,l,"ASSEMBLY_MODULE_JOIN_TERMINAL"".""WR1", temp);
}
temp=(SLIT("AP210_ARM.COMPONENT_TERMINAL_TO_ASSEMBLY_MODULE_JOIN_TERMINAL_ASSIGNMENT").In(::TypeOf(l->attr(0,"defining_terminal",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2118)
Error::error(Error::where,l,"ASSEMBLY_MODULE_JOIN_TERMINAL"".""WR2", temp);
}
}
return result;
}

vtbl_entry Assembly_module_join_terminalS18_Impl[] = {
(void*)0,(void*)948,"ASSEMBLY_MODULE_JOIN_TERMINAL",0,(void*)2112,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Assembly_module_macro_component_join_terminalS18_Impl[] = {
(void*)0,(void*)949,"ASSEMBLY_MODULE_MACRO_COMPONENT_JOIN_TERMINAL",0,(void*)2130,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_bottom_surfaceS18_Impl[] = {
(void*)0,(void*)950,"BARE_DIE_BOTTOM_SURFACE",0,(void*)2219,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cBare_die_edge_segment_surfaceS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(2235);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(l->attr(0,"start_vertex",1).n_id(l->attr(0,"end_vertex",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2242)
Error::error(Error::where,l,"BARE_DIE_EDGE_SEGMENT_SURFACE"".""WR1", temp);
}
temp=((*l).attr("PART_FEATURE","associated_definition",1).id(l->attr(0,"composed_surface",1).attr("PART_FEATURE","associated_definition",1))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(2243)
Error::error(Error::where,l,"BARE_DIE_EDGE_SEGMENT_SURFACE"".""WR2", temp);
}
}
return result;
}

vtbl_entry Bare_die_edge_segment_surfaceS18_Impl[] = {
(void*)3,(void*)951,"BARE_DIE_EDGE_SEGMENT_SURFACE",0,(void*)2235,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_edge_surfaceS18_Impl[] = {
(void*)0,(void*)952,"BARE_DIE_EDGE_SURFACE",0,(void*)2246,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_terminalS18_Impl[] = {
(void*)3,(void*)953,"BARE_DIE_TERMINAL",0,(void*)2259,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bare_die_top_surfaceS18_Impl[] = {
(void*)0,(void*)954,"BARE_DIE_TOP_SURFACE",0,(void*)2272,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Blind_passage_templateS18_Impl[] = {
(void*)3,(void*)955,"BLIND_PASSAGE_TEMPLATE",0,(void*)2285,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_termination_passageS18_Impl[] = {
(void*)0,(void*)956,"COMPONENT_TERMINATION_PASSAGE",0,(void*)2877,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Counterbore_passage_templateS18_Impl[] = {
(void*)2,(void*)957,"COUNTERBORE_PASSAGE_TEMPLATE",0,(void*)3300,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Countersunk_passage_templateS18_Impl[] = {
(void*)2,(void*)958,"COUNTERSUNK_PASSAGE_TEMPLATE",0,(void*)3306,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_land_physical_templateS18_Impl[] = {
(void*)0,(void*)959,"DEFAULT_LAND_PHYSICAL_TEMPLATE",0,(void*)3730,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Guided_wave_bare_die_terminalS18_Impl[] = {
(void*)0,(void*)960,"GUIDED_WAVE_BARE_DIE_TERMINAL",0,(void*)5034,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_component_stratum_based_terminalS18_Impl[] = {
(void*)0,(void*)961,"INTERCONNECT_MODULE_COMPONENT_STRATUM_BASED_TERMINAL",0,(void*)5174,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_interface_terminalS18_Impl[] = {
(void*)0,(void*)962,"INTERCONNECT_MODULE_INTERFACE_TERMINAL",0,(void*)5251,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_join_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5255);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.COMPONENT_TERMINATION_PASSAGE_JOIN_TERMINAL")).ptr(), 1,
(SLIT("AP210_ARM.VIA_TERMINAL")).ptr(), 1,
(SLIT("AP210_ARM.PRINTED_COMPONENT_JOIN_TERMINAL")).ptr(), 1,
(SLIT("AP210_ARM.CONDUCTIVE_INTERCONNECT_ELEMENT_TERMINAL")).ptr(), 1,
(SLIT("AP210_ARM.LAND_JOIN_TERMINAL")).ptr(), 1,
(SLIT("AP210_ARM.NON_FUNCTIONAL_LAND_JOIN_TERMINAL")).ptr(), 1,
(const Generic*)0)*::TypeOf(l->attr("PART_FEATURE","defining_terminal",1).attr(0,"assigned_terminal",1)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5260)
Error::error(Error::where,l,"INTERCONNECT_MODULE_JOIN_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_join_terminalS18_Impl[] = {
(void*)0,(void*)963,"INTERCONNECT_MODULE_JOIN_TERMINAL",0,(void*)5255,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interconnect_module_macro_component_join_terminalS18_Impl[] = {
(void*)0,(void*)964,"INTERCONNECT_MODULE_MACRO_COMPONENT_JOIN_TERMINAL",0,(void*)5277,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cInterconnect_module_stratum_based_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5309);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(::SizeOf(Q24S16(&local)).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5312)
Error::error(Error::where,l,"INTERCONNECT_MODULE_STRATUM_BASED_TERMINAL"".""WR1", temp);
}
temp=(::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.INTERCONNECT_MODULE_TERMINAL_SURFACE_CONSTITUENT_RELATIONSHIP.RELATED_SHAPE_ELEMENT"))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5315)
Error::error(Error::where,l,"INTERCONNECT_MODULE_STRATUM_BASED_TERMINAL"".""WR2", temp);
}
temp=(::SizeOf((Generic(Type::agg_init, ExStd, "",(SLIT("AP210_ARM.LAND")).ptr(), 1,
(SLIT("AP210_ARM.NON_FUNCTIONAL_LAND")).ptr(), 1,
(const Generic*)0)*::TypeOf((*l).attr("PART_FEATURE","design_view_definition_component_feature",1)))).eq(const_one)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5317)
Error::error(Error::where,l,"INTERCONNECT_MODULE_STRATUM_BASED_TERMINAL"".""WR3", temp);
}
}
return result;
}

vtbl_entry Interconnect_module_stratum_based_terminalS18_Impl[] = {
(void*)0,(void*)965,"INTERCONNECT_MODULE_STRATUM_BASED_TERMINAL",0,(void*)5309,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Join_two_physical_connectivity_definition_supporting_inter_stratum_featureS18_Impl[] = {
(void*)1,(void*)966,"JOIN_TWO_PHYSICAL_CONNECTIVITY_DEFINITION_SUPPORTING_INTER_STRATUM_FEATURE",0,(void*)5461,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cLayout_macro_definitionS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(5688);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("PHYSICAL_UNIT_DESIGN_VIEW","usage_view",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5692)
Error::error(Error::where,l,"LAYOUT_MACRO_DEFINITION"".""WR1", temp);
}
temp=(!::Exists((Error::ErrOff(Error::ErrOff::WarnOff),((*l).attr("INTERCONNECT_MODULE","assembly_design_requirement",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5693)
Error::error(Error::where,l,"LAYOUT_MACRO_DEFINITION"".""WR2", temp);
}
temp=(::SizeOf(::UsedIn((*l), SLIT("AP210_ARM.ASSEMBLY_COMPONENT.USAGE_DEFINITION"))).eq(const_zero)).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(5694)
Error::error(Error::where,l,"LAYOUT_MACRO_DEFINITION"".""WR3", temp);
}
}
return result;
}

vtbl_entry Layout_macro_definitionS18_Impl[] = {
(void*)1,(void*)967,"LAYOUT_MACRO_DEFINITION",0,(void*)5688,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Length_trimmed_terminalS18_Impl[] = {
(void*)2,(void*)968,"LENGTH_TRIMMED_TERMINAL",0,(void*)5747,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cMovable_packaged_component_join_terminalS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(6519);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
temp=(SLIT("AP210_ARM.WIRE_TERMINAL").In(::TypeOf((*l).attr("COMPONENT_FEATURE","definition",1).attr("PACKAGED_PART_TERMINAL","terminal_of_package",1)))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(6524)
Error::error(Error::where,l,"MOVABLE_PACKAGED_COMPONENT_JOIN_TERMINAL"".""WR1", temp);
}
}
return result;
}

vtbl_entry Movable_packaged_component_join_terminalS18_Impl[] = {
(void*)2,(void*)969,"MOVABLE_PACKAGED_COMPONENT_JOIN_TERMINAL",0,(void*)6519,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_part_interface_terminalS18_Impl[] = {
(void*)0,(void*)970,"PACKAGED_PART_INTERFACE_TERMINAL",0,(void*)6744,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Packaged_part_join_terminalS18_Impl[] = {
(void*)0,(void*)971,"PACKAGED_PART_JOIN_TERMINAL",0,(void*)6750,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_linear_array_featureS18_Impl[] = {
(void*)4,(void*)972,"PART_LINEAR_ARRAY_FEATURE",0,(void*)6996,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Part_rectangular_array_featureS18_Impl[] = {
(void*)4,(void*)973,"PART_RECTANGULAR_ARRAY_FEATURE",0,(void*)7028,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Pca_terminalS18_Impl[] = {
(void*)0,(void*)974,"PCA_TERMINAL",0,(void*)7240,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Shape_formed_terminalS18_Impl[] = {
(void*)1,(void*)975,"SHAPE_FORMED_TERMINAL",0,(void*)8902,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cSnowball_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(9000);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[4];
temp=((_tmp[0]=(!(l->attr(0,"snowball_quantity_per_trace",1).gt(const_one))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || ((_tmp[1]=((_tmp[2]=((_tmp[3]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"snowball_initial_spacing",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[3]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"snowball_end_spacing",1)))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[2]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"snowball_end_distance",1)))))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"snowball_end_radius",1)))))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(9010)
Error::error(Error::where,l,"SNOWBALL_TEMPLATE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Snowball_templateS18_Impl[] = {
(void*)7,(void*)976,"SNOWBALL_TEMPLATE",0,(void*)9000,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Surface_prepped_terminalS18_Impl[] = {
(void*)1,(void*)977,"SURFACE_PREPPED_TERMINAL",0,(void*)9401,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Teardrop_by_length_templateS18_Impl[] = {
(void*)2,(void*)978,"TEARDROP_BY_LENGTH_TEMPLATE",0,(void*)9424,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Teardrop_by_angle_templateS18_Impl[] = {
(void*)1,(void*)979,"TEARDROP_BY_ANGLE_TEMPLATE",0,(void*)9430,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry ViaS18_Impl[] = {
(void*)0,(void*)980,"VIA",0,(void*)9855,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Blind_viaS18_Impl[] = {
(void*)0,(void*)981,"BLIND_VIA",0,(void*)2292,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Buried_viaS18_Impl[] = {
(void*)0,(void*)982,"BURIED_VIA",0,(void*)2361,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
short cDefault_attachment_size_based_land_physical_templateS18_Impl(Generic* l, short kind) {
short result=EX_TRUE;
short temp;
ex_restore _res(3703);
EX_ENV local(l,&SCHEMA::env,1,1);
if (kind&Check::where) {
signed char _tmp[2];
temp=((_tmp[0]=(!((_tmp[1]=::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"minimum_attachment_region_size",1)))).get_long())==EX_FALSE ? *ex_const : (ex_const[_tmp[1]] && ::Exists((Error::ErrOff(Error::ErrOff::WarnOff),(l->attr(0,"maximum_attachment_region_size",1))))))).get_long())==EX_TRUE ? ex_const[2]: (ex_const[_tmp[0]] || (l->attr(0,"minimum_attachment_region_size",1).n_id(l->attr(0,"maximum_attachment_region_size",1))))).get_long();
result=LOGICAL_AND(result, temp);
if (temp == EX_FALSE) {
_SL(3712)
Error::error(Error::where,l,"DEFAULT_ATTACHMENT_SIZE_BASED_LAND_PHYSICAL_TEMPLATE"".""WR1", temp);
}
}
return result;
}

vtbl_entry Default_attachment_size_based_land_physical_templateS18_Impl[] = {
(void*)2,(void*)983,"DEFAULT_ATTACHMENT_SIZE_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3703,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_passage_based_land_physical_templateS18_Impl[] = {
(void*)4,(void*)984,"DEFAULT_PASSAGE_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3737,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Interfacial_connectionS18_Impl[] = {
(void*)0,(void*)985,"INTERFACIAL_CONNECTION",0,(void*)5417,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Bonded_conductive_base_blind_viaS18_Impl[] = {
(void*)1,(void*)986,"BONDED_CONDUCTIVE_BASE_BLIND_VIA",0,(void*)2311,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_component_termination_passage_based_land_physical_templateS18_Impl[] = {
(void*)0,(void*)987,"DEFAULT_COMPONENT_TERMINATION_PASSAGE_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3715,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_unsupported_passage_based_land_physical_templateS18_Impl[] = {
(void*)0,(void*)988,"DEFAULT_UNSUPPORTED_PASSAGE_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3756,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_via_based_land_physical_templateS18_Impl[] = {
(void*)0,(void*)989,"DEFAULT_VIA_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3766,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Non_conductive_base_blind_viaS18_Impl[] = {
(void*)0,(void*)990,"NON_CONDUCTIVE_BASE_BLIND_VIA",0,(void*)6372,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Plated_conductive_base_blind_viaS18_Impl[] = {
(void*)0,(void*)991,"PLATED_CONDUCTIVE_BASE_BLIND_VIA",0,(void*)7678,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_attachment_size_and_component_termination_passage_based_land_physical_templateS18_Impl[] = {
(void*)0,(void*)992,"DEFAULT_ATTACHMENT_SIZE_AND_COMPONENT_TERMINATION_PASSAGE_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3693,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
vtbl_entry Default_attachment_size_and_via_based_land_physical_templateS18_Impl[] = {
(void*)0,(void*)993,"DEFAULT_ATTACHMENT_SIZE_AND_VIA_BASED_LAND_PHYSICAL_TEMPLATE",0,(void*)3698,0,env,Managed_design_objectS18_Type,0,0,0,0,0,0}

;
tvtbl_entry Design_object_management_relationshipS18_Type[] = {
(void*)7,"DESIGN_OBJECT_MANAGEMENT_RELATIONSHIP",&SCHEMA::env,0,(void*)7,0,0,0,0
}

;
vtbl_entry Design_object_management_relationshipS18_Impl[] = {
(void*)2,(void*)0,"DESIGN_OBJECT_MANAGEMENT_RELATIONSHIP",0,(void*)3937,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
vtbl_entry Add_design_object_management_relationshipS18_Impl[] = {
(void*)1,(void*)1,"ADD_DESIGN_OBJECT_MANAGEMENT_RELATIONSHIP",0,(void*)1701,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
vtbl_entry Change_design_object_management_relationshipS18_Impl[] = {
(void*)2,(void*)2,"CHANGE_DESIGN_OBJECT_MANAGEMENT_RELATIONSHIP",0,(void*)2479,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
vtbl_entry Delete_design_object_management_relationshipS18_Impl[] = {
(void*)1,(void*)3,"DELETE_DESIGN_OBJECT_MANAGEMENT_RELATIONSHIP",0,(void*)3779,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
vtbl_entry Component_swap_specificationS18_Impl[] = {
(void*)0,(void*)4,"COMPONENT_SWAP_SPECIFICATION",0,(void*)2817,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
vtbl_entry Gate_path_swap_specificationS18_Impl[] = {
(void*)0,(void*)5,"GATE_PATH_SWAP_SPECIFICATION",0,(void*)4946,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
vtbl_entry Terminal_swap_specificationS18_Impl[] = {
(void*)0,(void*)6,"TERMINAL_SWAP_SPECIFICATION",0,(void*)9467,0,env,Design_object_management_relationshipS18_Type,0,0,0,0,0,0}

;
static const char* lAhead_or_behindS18_Type[]={
"AHEAD","EXACT","BEHIND"}

;
tvtbl_entry Ahead_or_behindS18_Type[]={
0,"AHEAD_OR_BEHIND",&SCHEMA::env,0,(void*)9,0,lAhead_or_behindS18_Type,(void*)3,0,0,0
}

;
Type*& gAhead_or_behindS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Ahead_or_behindS18_Type))->ref()),t->vtbl=Ahead_or_behindS18_Type,t);
}

tvtbl_entry Alias_selectS18_Type[]={
0,"ALIAS_SELECT",&SCHEMA::env,0,(void*)17,0,0,0,0,0,0
}

;
Type*& gAlias_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Ee_materialS18_Impl),
Entity_Type::get(Ee_productS18_Impl),
Entity_Type::get(Ee_product_categoryS18_Impl),
Entity_Type::get(Ee_product_configurationS18_Impl),
Entity_Type::get(Ee_product_modelS18_Impl),
Entity_Type::get(Ee_product_versionS18_Impl),
Entity_Type::get(OrganizationS18_Impl),0)->ref(),t)),t->vtbl=Alias_selectS18_Type,t);
}

static const char* lAngle_relatorS18_Type[]={
"EQUAL","LARGE","SMALL"}

;
tvtbl_entry Angle_relatorS18_Type[]={
0,"ANGLE_RELATOR",&SCHEMA::env,0,(void*)33,0,lAngle_relatorS18_Type,(void*)3,0,0,0
}

;
Type*& gAngle_relatorS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Angle_relatorS18_Type))->ref()),t->vtbl=Angle_relatorS18_Type,t);
}

static const char* lApplication_environmentS18_Type[]={
"END_USER_APPLICATION","MANUFACTURING"}

;
tvtbl_entry Application_environmentS18_Type[]={
0,"APPLICATION_ENVIRONMENT",&SCHEMA::env,0,(void*)41,0,lApplication_environmentS18_Type,(void*)2,0,0,0
}

;
Type*& gApplication_environmentS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Application_environmentS18_Type))->ref()),t->vtbl=Application_environmentS18_Type,t);
}

tvtbl_entry Assembled_feature_selectS18_Type[]={
0,"ASSEMBLED_FEATURE_SELECT",&SCHEMA::env,0,(void*)47,0,0,0,0,0,0
}

;
Type*& gAssembled_feature_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Interconnect_component_join_terminalS18_Impl),
Entity_Type::get(Interconnect_component_interface_terminalS18_Impl),
Entity_Type::get(Packaged_connector_component_interface_terminalS18_Impl),
Entity_Type::get(Package_terminal_occurrenceS18_Impl),
Entity_Type::get(Bare_die_component_terminalS18_Impl),
Entity_Type::get(Packaged_component_join_terminalS18_Impl),
Entity_Type::get(Assembly_module_component_terminalS18_Impl),
Entity_Type::get(Interconnect_module_component_surface_featureS18_Impl),
Entity_Type::get(Interconnect_module_component_terminalS18_Impl),
Entity_Type::get(Component_mounting_featureS18_Impl),0)->ref(),t)),t->vtbl=Assembled_feature_selectS18_Type,t);
}

tvtbl_entry Assembly_module_or_assembly_group_componentS18_Type[]={
0,"ASSEMBLY_MODULE_OR_ASSEMBLY_GROUP_COMPONENT",&SCHEMA::env,0,(void*)69,0,0,0,0,0,0
}

;
Type*& gAssembly_module_or_assembly_group_componentS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Assembly_moduleS18_Impl),
Entity_Type::get(Assembly_group_componentS18_Impl),0)->ref(),t)),t->vtbl=Assembly_module_or_assembly_group_componentS18_Type,t);
}

tvtbl_entry Interconnect_module_design_object_selectS18_Type[]={
0,"INTERCONNECT_MODULE_DESIGN_OBJECT_SELECT",&SCHEMA::env,0,(void*)475,0,0,0,0,0,
Assembly_or_interconnect_design_object_selectS18_Type,0
}

;
Type*& gInterconnect_module_design_object_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(ViaS18_Impl),
Entity_Type::get(CutoutS18_Impl),
Entity_Type::get(Component_termination_passageS18_Impl),
Entity_Type::get(LandS18_Impl),
Entity_Type::get(ConductorS18_Impl),
Entity_Type::get(Conductive_filled_areaS18_Impl),
Entity_Type::get(Stratum_featureS18_Impl),
Entity_Type::get(Laminate_componentS18_Impl),
Entity_Type::get(Inter_stratum_featureS18_Impl),
Entity_Type::get(Non_functional_landS18_Impl),0)->ref(),t)),t->vtbl=Interconnect_module_design_object_selectS18_Type,t);
}

tvtbl_entry Assembly_or_interconnect_design_object_selectS18_Type[]={
0,"ASSEMBLY_OR_INTERCONNECT_DESIGN_OBJECT_SELECT",&SCHEMA::env,0,(void*)75,0,0,0,0,0,0
}

;
Type*& gAssembly_or_interconnect_design_object_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Assembly_componentS18_Impl),
Entity_Type::get(Component_featureS18_Impl),
gInterconnect_module_design_object_selectS18_Type(),0)->ref(),t)),t->vtbl=Assembly_or_interconnect_design_object_selectS18_Type,t);
}

tvtbl_entry Axis_placement_or_cto2dS18_Type[]={
0,"AXIS_PLACEMENT_OR_CTO2D",&SCHEMA::env,0,(void*)83,0,0,0,0,0,0
}

;
Type*& gAxis_placement_or_cto2dS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Axis_placementS18_Impl),
Entity_Type::get(Cartesian_transformation_operator_2dS18_Impl),0)->ref(),t)),t->vtbl=Axis_placement_or_cto2dS18_Type,t);
}

tvtbl_entry Axis_placement_or_datum_based_vector_orientation_selectS18_Type[]={
0,"AXIS_PLACEMENT_OR_DATUM_BASED_VECTOR_ORIENTATION_SELECT",&SCHEMA::env,0,(void*)89,0,0,0,0,0,0
}

;
Type*& gAxis_placement_or_datum_based_vector_orientation_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Axis_placementS18_Impl),
Entity_Type::get(Datum_based_vector_orientationS18_Impl),0)->ref(),t)),t->vtbl=Axis_placement_or_datum_based_vector_orientation_selectS18_Type,t);
}

tvtbl_entry Bare_die_component_or_packaged_componentS18_Type[]={
0,"BARE_DIE_COMPONENT_OR_PACKAGED_COMPONENT",&SCHEMA::env,0,(void*)95,0,0,0,0,0,0
}

;
Type*& gBare_die_component_or_packaged_componentS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Packaged_componentS18_Impl),
Entity_Type::get(Bare_die_componentS18_Impl),0)->ref(),t)),t->vtbl=Bare_die_component_or_packaged_componentS18_Type,t);
}

tvtbl_entry Bare_die_terminal_or_packaged_part_terminalS18_Type[]={
0,"BARE_DIE_TERMINAL_OR_PACKAGED_PART_TERMINAL",&SCHEMA::env,0,(void*)101,0,0,0,0,0,0
}

;
Type*& gBare_die_terminal_or_packaged_part_terminalS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Bare_die_terminalS18_Impl),
Entity_Type::get(Packaged_part_terminalS18_Impl),0)->ref(),t)),t->vtbl=Bare_die_terminal_or_packaged_part_terminalS18_Type,t);
}

tvtbl_entry Boolean_csg_operandS18_Type[]={
0,"BOOLEAN_CSG_OPERAND",&SCHEMA::env,0,(void*)107,0,0,0,0,0,0
}

;
Type*& gBoolean_csg_operandS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Csg_primitiveS18_Impl),
Entity_Type::get(Bound_volume_shapeS18_Impl),
Entity_Type::get(Boolean_csg_resultS18_Impl),
Entity_Type::get(Primitive_2dS18_Impl),0)->ref(),t)),t->vtbl=Boolean_csg_operandS18_Type,t);
}

static const char* lBoolean_operatorS18_Type[]={
"DIFFERENCE","INTERSECTION","UNION"}

;
tvtbl_entry Boolean_operatorS18_Type[]={
0,"BOOLEAN_OPERATOR",&SCHEMA::env,0,(void*)117,0,lBoolean_operatorS18_Type,(void*)3,0,0,0
}

;
Type*& gBoolean_operatorS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Boolean_operatorS18_Type))->ref()),t->vtbl=Boolean_operatorS18_Type,t);
}

tvtbl_entry Boolean_propertyS18_Type[]={
0,"BOOLEAN_PROPERTY",&SCHEMA::env,0,(void*)125,0,0,0,0,0,
Non_numeric_property_valueS18_Type,0
}

;
Type*& gBoolean_propertyS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=
#define local SCHEMA::env
(new Boolean_Type)->ref()
#undef local
),t->vtbl=Boolean_propertyS18_Type,t);
}
tvtbl_entry List_characteristicS18_Type[]={
0,"LIST_CHARACTERISTIC",&SCHEMA::env,0,(void*)606,0,0,0,0,0,
Compound_characteristic_definitionS18_Type,0
}
;
Type*& gList_characteristicS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=
#define local SCHEMA::env
(new List_Type(Entity_Type::get(CharacteristicS18_Impl),1, -2))->ref()
#undef local
),t->vtbl=List_characteristicS18_Type,t);
}
tvtbl_entry Logical_propertyS18_Type[]={
0,"LOGICAL_PROPERTY",&SCHEMA::env,0,(void*)627,0,0,0,0,0,
Non_numeric_property_valueS18_Type,0
}
;
Type*& gLogical_propertyS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=
#define local SCHEMA::env
(new Logical_Type)->ref()
#undef local
),t->vtbl=Logical_propertyS18_Type,t);
}
tvtbl_entry Set_characteristicS18_Type[]={
0,"SET_CHARACTERISTIC",&SCHEMA::env,0,(void*)1363,0,0,0,0,0,
Compound_characteristic_definitionS18_Type,0
}
;
Type*& gSet_characteristicS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=
#define local SCHEMA::env
(new Set_Type(Entity_Type::get(CharacteristicS18_Impl),1, -2))->ref()
#undef local
),t->vtbl=Set_characteristicS18_Type,t);
}
tvtbl_entry String_propertyS18_Type[]={
0,"STRING_PROPERTY",&SCHEMA::env,0,(void*)1555,0,0,0,0,0,
Non_numeric_property_valueS18_Type,0
}
;
Type*& gString_propertyS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=
#define local SCHEMA::env
(new String_Type())->ref()
#undef local
),t->vtbl=String_propertyS18_Type,t);
}
tvtbl_entry Compound_characteristic_definitionS18_Type[]={
0,"COMPOUND_CHARACTERISTIC_DEFINITION",&SCHEMA::env,0,(void*)152,0,0,0,0,0,
Numeric_or_non_numeric_selectS18_Type,0
}
;
Type*& gCompound_characteristic_definitionS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
gList_characteristicS18_Type(),
gSet_characteristicS18_Type(),0)->ref(),t)),t->vtbl=Compound_characteristic_definitionS18_Type,t);
}
tvtbl_entry Non_numeric_property_valueS18_Type[]={
0,"NON_NUMERIC_PROPERTY_VALUE",&SCHEMA::env,0,(void*)763,0,0,0,0,0,
Numeric_or_non_numeric_selectS18_Type,0
}
;
Type*& gNon_numeric_property_valueS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
gString_propertyS18_Type(),
gBoolean_propertyS18_Type(),
gLogical_propertyS18_Type(),0)->ref(),t)),t->vtbl=Non_numeric_property_valueS18_Type,t);
}
tvtbl_entry Numeric_or_non_numeric_selectS18_Type[]={
0,"NUMERIC_OR_NON_NUMERIC_SELECT",&SCHEMA::env,0,(void*)771,0,0,0,0,0,0
}
;
Type*& gNumeric_or_non_numeric_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(External_definitionS18_Impl),
gCompound_characteristic_definitionS18_Type(),
Entity_Type::get(Data_elementS18_Impl),
gNon_numeric_property_valueS18_Type(),0)->ref(),t)),t->vtbl=Numeric_or_non_numeric_selectS18_Type,t);
}
tvtbl_entry Bus_structural_definition_or_nodeS18_Type[]={
0,"BUS_STRUCTURAL_DEFINITION_OR_NODE",&SCHEMA::env,0,(void*)128,0,0,0,0,0,0
}
;
Type*& gBus_structural_definition_or_nodeS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Functional_unit_network_node_definitionS18_Impl),
Entity_Type::get(Bus_structural_definitionS18_Impl),0)->ref(),t)),t->vtbl=Bus_structural_definition_or_nodeS18_Type,t);
}
static const char* lCentre_typeS18_Type[]={
"CENTRED_ON_ARC","CENTRED_ON_RADIAL"}
;
tvtbl_entry Centre_typeS18_Type[]={
0,"CENTRE_TYPE",&SCHEMA::env,0,(void*)134,0,lCentre_typeS18_Type,(void*)2,0,0,0
}
;
Type*& gCentre_typeS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Centre_typeS18_Type))->ref()),t->vtbl=Centre_typeS18_Type,t);
}
tvtbl_entry Component_assembly_positionS18_Type[]={
0,"COMPONENT_ASSEMBLY_POSITION",&SCHEMA::env,0,(void*)140,0,0,0,0,0,0
}
;
Type*& gComponent_assembly_positionS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Component_assembly_2d_positionS18_Impl),
Entity_Type::get(Component_assembly_3d_positionS18_Impl),0)->ref(),t)),t->vtbl=Component_assembly_positionS18_Type,t);
}
static const char* lComponent_based_message_typeS18_Type[]={
"COMPONENT_REFERENCE_DESIGNATION","TERMINAL_DESIGNATION"}
;
tvtbl_entry Component_based_message_typeS18_Type[]={
0,"COMPONENT_BASED_MESSAGE_TYPE",&SCHEMA::env,0,(void*)146,0,lComponent_based_message_typeS18_Type,(void*)2,0,0,0
}
;
Type*& gComponent_based_message_typeS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Component_based_message_typeS18_Type))->ref()),t->vtbl=Component_based_message_typeS18_Type,t);
}
tvtbl_entry Component_feature_or_stratum_surfaceS18_Type[]={
0,"COMPONENT_FEATURE_OR_STRATUM_SURFACE",&SCHEMA::env,0,(void*)158,0,0,0,0,0,0
}
;
Type*& gComponent_feature_or_stratum_surfaceS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Stratum_surfaceS18_Impl),
Entity_Type::get(Component_featureS18_Impl),0)->ref(),t)),t->vtbl=Component_feature_or_stratum_surfaceS18_Type,t);
}
tvtbl_entry Component_or_component_featureS18_Type[]={
0,"COMPONENT_OR_COMPONENT_FEATURE",&SCHEMA::env,0,(void*)164,0,0,0,0,0,
Restriction_basis_itemS18_Type,
Specification_product_object_selectS18_Type,0
}
;
Type*& gComponent_or_component_featureS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Assembly_componentS18_Impl),
Entity_Type::get(Component_external_referenceS18_Impl),
Entity_Type::get(Component_featureS18_Impl),
Entity_Type::get(Component_feature_external_referenceS18_Impl),0)->ref(),t)),t->vtbl=Component_or_component_featureS18_Type,t);
}
tvtbl_entry Stratum_conceptS18_Type[]={
0,"STRATUM_CONCEPT",&SCHEMA::env,0,(void*)1519,0,0,0,0,0,
Restriction_basis_itemS18_Type,
Specification_product_object_selectS18_Type,0
}
;
Type*& gStratum_conceptS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Laminate_componentS18_Impl),
Entity_Type::get(Inter_stratum_featureS18_Impl),
Entity_Type::get(Stratum_featureS18_Impl),
Entity_Type::get(StratumS18_Impl),
Entity_Type::get(Stratum_surfaceS18_Impl),0)->ref(),t)),t->vtbl=Stratum_conceptS18_Type,t);
}
tvtbl_entry Restriction_basis_itemS18_Type[]={
0,"RESTRICTION_BASIS_ITEM",&SCHEMA::env,0,(void*)1331,0,0,0,0,0,
Product_object_selectS18_Type,0
}
;
Type*& gRestriction_basis_itemS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
gStratum_conceptS18_Type(),
Entity_Type::get(Ee_requirement_occurrenceS18_Impl),
Entity_Type::get(Part_featureS18_Impl),
Entity_Type::get(StratumS18_Impl),
gComponent_or_component_featureS18_Type(),0)->ref(),t)),t->vtbl=Restriction_basis_itemS18_Type,t);
}
tvtbl_entry Specification_product_object_selectS18_Type[]={
0,"SPECIFICATION_PRODUCT_OBJECT_SELECT",&SCHEMA::env,0,(void*)1470,0,0,0,0,0,0
}
;
Type*& gSpecification_product_object_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Ee_product_configurationS18_Impl),
Entity_Type::get(Ee_product_definitionS18_Impl),
Entity_Type::get(Ee_product_versionS18_Impl),
Entity_Type::get(Ee_productS18_Impl),
Entity_Type::get(Part_featureS18_Impl),
Entity_Type::get(Physical_connectivity_elementS18_Impl),
Entity_Type::get(Physical_connectivity_definitionS18_Impl),
gStratum_conceptS18_Type(),
Entity_Type::get(StratumS18_Impl),
gComponent_or_component_featureS18_Type(),0)->ref(),t)),t->vtbl=Specification_product_object_selectS18_Type,t);
}
tvtbl_entry Product_object_selectS18_Type[]={
0,"PRODUCT_OBJECT_SELECT",&SCHEMA::env,0,(void*)1275,0,0,0,0,0,0
}
;
Type*& gProduct_object_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Assembly_item_numberS18_Impl),
Entity_Type::get(Ee_product_configurationS18_Impl),
Entity_Type::get(Ee_product_definitionS18_Impl),
Entity_Type::get(Ee_product_versionS18_Impl),
Entity_Type::get(Ee_productS18_Impl),
Entity_Type::get(Functional_unitS18_Impl),
Entity_Type::get(Assembly_jointS18_Impl),
Entity_Type::get(Part_featureS18_Impl),
Entity_Type::get(Physical_connectivity_elementS18_Impl),
Entity_Type::get(Physical_connectivity_definitionS18_Impl),
gRestriction_basis_itemS18_Type(),0)->ref(),t)),t->vtbl=Product_object_selectS18_Type,t);
}
tvtbl_entry Component_or_featureS18_Type[]={
0,"COMPONENT_OR_FEATURE",&SCHEMA::env,0,(void*)174,0,0,0,0,0,0
}
;
Type*& gComponent_or_featureS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Assembly_componentS18_Impl),
Entity_Type::get(Assembly_jointS18_Impl),
Entity_Type::get(Component_featureS18_Impl),0)->ref(),t)),t->vtbl=Component_or_featureS18_Type,t);
}
tvtbl_entry Conductive_interconnect_terminal_or_interconnect_component_join_terminalS18_Type[]={
0,"CONDUCTIVE_INTERCONNECT_TERMINAL_OR_INTERCONNECT_COMPONENT_JOIN_TERMINAL",&SCHEMA::env,0,(void*)182,0,0,0,0,0,0
}
;
Type*& gConductive_interconnect_terminal_or_interconnect_component_join_terminalS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Interconnect_component_interface_terminalS18_Impl),
Entity_Type::get(Interconnect_component_join_terminalS18_Impl),
Entity_Type::get(Movable_packaged_component_join_terminalS18_Impl),0)->ref(),t)),t->vtbl=Conductive_interconnect_terminal_or_interconnect_component_join_terminalS18_Type,t);
}
tvtbl_entry Constraining_element_definitionsS18_Type[]={
0,"CONSTRAINING_ELEMENT_DEFINITIONS",&SCHEMA::env,0,(void*)190,0,0,0,0,0,0
}
;
Type*& gConstraining_element_definitionsS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Tolerance_zone_definitionS18_Impl),
Entity_Type::get(Profile_related_positional_boundary_definitionS18_Impl),
Entity_Type::get(Positional_boundary_member_definitionS18_Impl),
Entity_Type::get(Conical_tolerance_zone_boundary_diametrical_size_characteristicS18_Impl),0)->ref(),t)),t->vtbl=Constraining_element_definitionsS18_Type,t);
}
tvtbl_entry Correlated_or_independentS18_Type[]={
0,"CORRELATED_OR_INDEPENDENT",&SCHEMA::env,0,(void*)200,0,0,0,0,0,0
}
;
Type*& gCorrelated_or_independentS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Coordinated_characteristicS18_Impl),
Entity_Type::get(CharacteristicS18_Impl),0)->ref(),t)),t->vtbl=Correlated_or_independentS18_Type,t);
}
tvtbl_entry Curve_style_font_selectS18_Type[]={
0,"CURVE_STYLE_FONT_SELECT",&SCHEMA::env,0,(void*)212,0,0,0,0,0,
Curve_font_or_scaled_curve_font_selectS18_Type,0
}
;
Type*& gCurve_style_font_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Solid_curveS18_Impl),
Entity_Type::get(Externally_defined_curve_fontS18_Impl),
Entity_Type::get(Curve_style_fontS18_Impl),0)->ref(),t)),t->vtbl=Curve_style_font_selectS18_Type,t);
}
tvtbl_entry Curve_font_or_scaled_curve_font_selectS18_Type[]={
0,"CURVE_FONT_OR_SCALED_CURVE_FONT_SELECT",&SCHEMA::env,0,(void*)206,0,0,0,0,0,0
}
;
Type*& gCurve_font_or_scaled_curve_font_selectS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Curve_style_font_and_scalingS18_Impl),
gCurve_style_font_selectS18_Type(),0)->ref(),t)),t->vtbl=Curve_font_or_scaled_curve_font_selectS18_Type,t);
}
tvtbl_entry Date_or_date_and_timeS18_Type[]={
0,"DATE_OR_DATE_AND_TIME",&SCHEMA::env,0,(void*)220,0,0,0,0,0,0
}
;
Type*& gDate_or_date_and_timeS18_Type(short c) {
Select_Type* st;
static Type* t;
return (t || !c ) ? t : (((t=st=new Select_Type, st->init(0,
Entity_Type::get(Date_and_timeS18_Impl),
Entity_Type::get(DateS18_Impl),0)->ref(),t)),t->vtbl=Date_or_date_and_timeS18_Type,t);
}
static const char* lDegree_or_radianS18_Type[]={
"DEGREE","RADIAN"}
;
tvtbl_entry Degree_or_radianS18_Type[]={
0,"DEGREE_OR_RADIAN",&SCHEMA::env,0,(void*)226,0,lDegree_or_radianS18_Type,(void*)2,0,0,0
}
;
Type*& gDegree_or_radianS18_Type(short c) {
static Type* t;
return (t || !c ) ? t : ((t=(new Enumeration_Type(Degree_or_radianS18_Type))->ref()),t->vtbl=Degree_or_radianS18_Type,t);
}
