
BootLoader_f103c8t6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003428  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08003538  08003538  00013538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800357c  0800357c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800357c  0800357c  0001357c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003584  08003584  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003584  08003584  00013584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003588  08003588  00013588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800358c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f8  20000010  08003598  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08003598  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008089  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002101  00000000  00000000  00028101  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000008c0  00000000  00000000  0002a208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000673  00000000  00000000  0002aac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001796c  00000000  00000000  0002b13b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000acfc  00000000  00000000  00042aa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000835df  00000000  00000000  0004d7a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002170  00000000  00000000  000d0d84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000d2ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08003520 	.word	0x08003520

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08003520 	.word	0x08003520

08000150 <__aeabi_uldivmod>:
 8000150:	b953      	cbnz	r3, 8000168 <__aeabi_uldivmod+0x18>
 8000152:	b94a      	cbnz	r2, 8000168 <__aeabi_uldivmod+0x18>
 8000154:	2900      	cmp	r1, #0
 8000156:	bf08      	it	eq
 8000158:	2800      	cmpeq	r0, #0
 800015a:	bf1c      	itt	ne
 800015c:	f04f 31ff 	movne.w	r1, #4294967295
 8000160:	f04f 30ff 	movne.w	r0, #4294967295
 8000164:	f000 b972 	b.w	800044c <__aeabi_idiv0>
 8000168:	f1ad 0c08 	sub.w	ip, sp, #8
 800016c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000170:	f000 f806 	bl	8000180 <__udivmoddi4>
 8000174:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000178:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800017c:	b004      	add	sp, #16
 800017e:	4770      	bx	lr

08000180 <__udivmoddi4>:
 8000180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000184:	9e08      	ldr	r6, [sp, #32]
 8000186:	460d      	mov	r5, r1
 8000188:	4604      	mov	r4, r0
 800018a:	468e      	mov	lr, r1
 800018c:	2b00      	cmp	r3, #0
 800018e:	d14c      	bne.n	800022a <__udivmoddi4+0xaa>
 8000190:	428a      	cmp	r2, r1
 8000192:	4694      	mov	ip, r2
 8000194:	d967      	bls.n	8000266 <__udivmoddi4+0xe6>
 8000196:	fab2 f382 	clz	r3, r2
 800019a:	b153      	cbz	r3, 80001b2 <__udivmoddi4+0x32>
 800019c:	fa02 fc03 	lsl.w	ip, r2, r3
 80001a0:	f1c3 0220 	rsb	r2, r3, #32
 80001a4:	fa01 fe03 	lsl.w	lr, r1, r3
 80001a8:	fa20 f202 	lsr.w	r2, r0, r2
 80001ac:	ea42 0e0e 	orr.w	lr, r2, lr
 80001b0:	409c      	lsls	r4, r3
 80001b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80001b6:	fbbe f1f7 	udiv	r1, lr, r7
 80001ba:	fa1f f58c 	uxth.w	r5, ip
 80001be:	fb07 ee11 	mls	lr, r7, r1, lr
 80001c2:	fb01 f005 	mul.w	r0, r1, r5
 80001c6:	0c22      	lsrs	r2, r4, #16
 80001c8:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 80001cc:	4290      	cmp	r0, r2
 80001ce:	d90a      	bls.n	80001e6 <__udivmoddi4+0x66>
 80001d0:	eb1c 0202 	adds.w	r2, ip, r2
 80001d4:	f101 3eff 	add.w	lr, r1, #4294967295
 80001d8:	f080 8119 	bcs.w	800040e <__udivmoddi4+0x28e>
 80001dc:	4290      	cmp	r0, r2
 80001de:	f240 8116 	bls.w	800040e <__udivmoddi4+0x28e>
 80001e2:	3902      	subs	r1, #2
 80001e4:	4462      	add	r2, ip
 80001e6:	1a12      	subs	r2, r2, r0
 80001e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80001ec:	fb07 2210 	mls	r2, r7, r0, r2
 80001f0:	fb00 f505 	mul.w	r5, r0, r5
 80001f4:	b2a4      	uxth	r4, r4
 80001f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80001fa:	42a5      	cmp	r5, r4
 80001fc:	d90a      	bls.n	8000214 <__udivmoddi4+0x94>
 80001fe:	eb1c 0404 	adds.w	r4, ip, r4
 8000202:	f100 32ff 	add.w	r2, r0, #4294967295
 8000206:	f080 8104 	bcs.w	8000412 <__udivmoddi4+0x292>
 800020a:	42a5      	cmp	r5, r4
 800020c:	f240 8101 	bls.w	8000412 <__udivmoddi4+0x292>
 8000210:	4464      	add	r4, ip
 8000212:	3802      	subs	r0, #2
 8000214:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000218:	2100      	movs	r1, #0
 800021a:	1b64      	subs	r4, r4, r5
 800021c:	b11e      	cbz	r6, 8000226 <__udivmoddi4+0xa6>
 800021e:	40dc      	lsrs	r4, r3
 8000220:	2300      	movs	r3, #0
 8000222:	e9c6 4300 	strd	r4, r3, [r6]
 8000226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800022a:	428b      	cmp	r3, r1
 800022c:	d908      	bls.n	8000240 <__udivmoddi4+0xc0>
 800022e:	2e00      	cmp	r6, #0
 8000230:	f000 80ea 	beq.w	8000408 <__udivmoddi4+0x288>
 8000234:	2100      	movs	r1, #0
 8000236:	e9c6 0500 	strd	r0, r5, [r6]
 800023a:	4608      	mov	r0, r1
 800023c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000240:	fab3 f183 	clz	r1, r3
 8000244:	2900      	cmp	r1, #0
 8000246:	d148      	bne.n	80002da <__udivmoddi4+0x15a>
 8000248:	42ab      	cmp	r3, r5
 800024a:	d302      	bcc.n	8000252 <__udivmoddi4+0xd2>
 800024c:	4282      	cmp	r2, r0
 800024e:	f200 80f8 	bhi.w	8000442 <__udivmoddi4+0x2c2>
 8000252:	1a84      	subs	r4, r0, r2
 8000254:	eb65 0203 	sbc.w	r2, r5, r3
 8000258:	2001      	movs	r0, #1
 800025a:	4696      	mov	lr, r2
 800025c:	2e00      	cmp	r6, #0
 800025e:	d0e2      	beq.n	8000226 <__udivmoddi4+0xa6>
 8000260:	e9c6 4e00 	strd	r4, lr, [r6]
 8000264:	e7df      	b.n	8000226 <__udivmoddi4+0xa6>
 8000266:	b902      	cbnz	r2, 800026a <__udivmoddi4+0xea>
 8000268:	deff      	udf	#255	; 0xff
 800026a:	fab2 f382 	clz	r3, r2
 800026e:	2b00      	cmp	r3, #0
 8000270:	f040 808e 	bne.w	8000390 <__udivmoddi4+0x210>
 8000274:	1a88      	subs	r0, r1, r2
 8000276:	2101      	movs	r1, #1
 8000278:	0c17      	lsrs	r7, r2, #16
 800027a:	fa1f fe82 	uxth.w	lr, r2
 800027e:	fbb0 f5f7 	udiv	r5, r0, r7
 8000282:	fb07 0015 	mls	r0, r7, r5, r0
 8000286:	0c22      	lsrs	r2, r4, #16
 8000288:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800028c:	fb0e f005 	mul.w	r0, lr, r5
 8000290:	4290      	cmp	r0, r2
 8000292:	d908      	bls.n	80002a6 <__udivmoddi4+0x126>
 8000294:	eb1c 0202 	adds.w	r2, ip, r2
 8000298:	f105 38ff 	add.w	r8, r5, #4294967295
 800029c:	d202      	bcs.n	80002a4 <__udivmoddi4+0x124>
 800029e:	4290      	cmp	r0, r2
 80002a0:	f200 80cc 	bhi.w	800043c <__udivmoddi4+0x2bc>
 80002a4:	4645      	mov	r5, r8
 80002a6:	1a12      	subs	r2, r2, r0
 80002a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80002ac:	fb07 2210 	mls	r2, r7, r0, r2
 80002b0:	fb0e fe00 	mul.w	lr, lr, r0
 80002b4:	b2a4      	uxth	r4, r4
 80002b6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002ba:	45a6      	cmp	lr, r4
 80002bc:	d908      	bls.n	80002d0 <__udivmoddi4+0x150>
 80002be:	eb1c 0404 	adds.w	r4, ip, r4
 80002c2:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c6:	d202      	bcs.n	80002ce <__udivmoddi4+0x14e>
 80002c8:	45a6      	cmp	lr, r4
 80002ca:	f200 80b4 	bhi.w	8000436 <__udivmoddi4+0x2b6>
 80002ce:	4610      	mov	r0, r2
 80002d0:	eba4 040e 	sub.w	r4, r4, lr
 80002d4:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80002d8:	e7a0      	b.n	800021c <__udivmoddi4+0x9c>
 80002da:	f1c1 0720 	rsb	r7, r1, #32
 80002de:	408b      	lsls	r3, r1
 80002e0:	fa22 fc07 	lsr.w	ip, r2, r7
 80002e4:	ea4c 0c03 	orr.w	ip, ip, r3
 80002e8:	fa25 fa07 	lsr.w	sl, r5, r7
 80002ec:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80002f0:	fbba f8f9 	udiv	r8, sl, r9
 80002f4:	408d      	lsls	r5, r1
 80002f6:	fa20 f307 	lsr.w	r3, r0, r7
 80002fa:	fb09 aa18 	mls	sl, r9, r8, sl
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	432b      	orrs	r3, r5
 8000304:	fa00 f501 	lsl.w	r5, r0, r1
 8000308:	fb08 f00e 	mul.w	r0, r8, lr
 800030c:	0c1c      	lsrs	r4, r3, #16
 800030e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000312:	42a0      	cmp	r0, r4
 8000314:	fa02 f201 	lsl.w	r2, r2, r1
 8000318:	d90b      	bls.n	8000332 <__udivmoddi4+0x1b2>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f108 3aff 	add.w	sl, r8, #4294967295
 8000322:	f080 8086 	bcs.w	8000432 <__udivmoddi4+0x2b2>
 8000326:	42a0      	cmp	r0, r4
 8000328:	f240 8083 	bls.w	8000432 <__udivmoddi4+0x2b2>
 800032c:	f1a8 0802 	sub.w	r8, r8, #2
 8000330:	4464      	add	r4, ip
 8000332:	1a24      	subs	r4, r4, r0
 8000334:	b298      	uxth	r0, r3
 8000336:	fbb4 f3f9 	udiv	r3, r4, r9
 800033a:	fb09 4413 	mls	r4, r9, r3, r4
 800033e:	fb03 fe0e 	mul.w	lr, r3, lr
 8000342:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8000346:	45a6      	cmp	lr, r4
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0x1dc>
 800034a:	eb1c 0404 	adds.w	r4, ip, r4
 800034e:	f103 30ff 	add.w	r0, r3, #4294967295
 8000352:	d26a      	bcs.n	800042a <__udivmoddi4+0x2aa>
 8000354:	45a6      	cmp	lr, r4
 8000356:	d968      	bls.n	800042a <__udivmoddi4+0x2aa>
 8000358:	3b02      	subs	r3, #2
 800035a:	4464      	add	r4, ip
 800035c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8000360:	fba0 9302 	umull	r9, r3, r0, r2
 8000364:	eba4 040e 	sub.w	r4, r4, lr
 8000368:	429c      	cmp	r4, r3
 800036a:	46c8      	mov	r8, r9
 800036c:	469e      	mov	lr, r3
 800036e:	d354      	bcc.n	800041a <__udivmoddi4+0x29a>
 8000370:	d051      	beq.n	8000416 <__udivmoddi4+0x296>
 8000372:	2e00      	cmp	r6, #0
 8000374:	d067      	beq.n	8000446 <__udivmoddi4+0x2c6>
 8000376:	ebb5 0308 	subs.w	r3, r5, r8
 800037a:	eb64 040e 	sbc.w	r4, r4, lr
 800037e:	40cb      	lsrs	r3, r1
 8000380:	fa04 f707 	lsl.w	r7, r4, r7
 8000384:	431f      	orrs	r7, r3
 8000386:	40cc      	lsrs	r4, r1
 8000388:	e9c6 7400 	strd	r7, r4, [r6]
 800038c:	2100      	movs	r1, #0
 800038e:	e74a      	b.n	8000226 <__udivmoddi4+0xa6>
 8000390:	fa02 fc03 	lsl.w	ip, r2, r3
 8000394:	f1c3 0020 	rsb	r0, r3, #32
 8000398:	40c1      	lsrs	r1, r0
 800039a:	409d      	lsls	r5, r3
 800039c:	fa24 f000 	lsr.w	r0, r4, r0
 80003a0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a4:	4328      	orrs	r0, r5
 80003a6:	fbb1 f5f7 	udiv	r5, r1, r7
 80003aa:	fb07 1115 	mls	r1, r7, r5, r1
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	0c02      	lsrs	r2, r0, #16
 80003b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80003b8:	fb05 f10e 	mul.w	r1, r5, lr
 80003bc:	4291      	cmp	r1, r2
 80003be:	fa04 f403 	lsl.w	r4, r4, r3
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x256>
 80003c4:	eb1c 0202 	adds.w	r2, ip, r2
 80003c8:	f105 38ff 	add.w	r8, r5, #4294967295
 80003cc:	d22f      	bcs.n	800042e <__udivmoddi4+0x2ae>
 80003ce:	4291      	cmp	r1, r2
 80003d0:	d92d      	bls.n	800042e <__udivmoddi4+0x2ae>
 80003d2:	3d02      	subs	r5, #2
 80003d4:	4462      	add	r2, ip
 80003d6:	1a52      	subs	r2, r2, r1
 80003d8:	fbb2 f1f7 	udiv	r1, r2, r7
 80003dc:	fb07 2211 	mls	r2, r7, r1, r2
 80003e0:	b280      	uxth	r0, r0
 80003e2:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 80003e6:	fb01 f20e 	mul.w	r2, r1, lr
 80003ea:	4282      	cmp	r2, r0
 80003ec:	d908      	bls.n	8000400 <__udivmoddi4+0x280>
 80003ee:	eb1c 0000 	adds.w	r0, ip, r0
 80003f2:	f101 38ff 	add.w	r8, r1, #4294967295
 80003f6:	d216      	bcs.n	8000426 <__udivmoddi4+0x2a6>
 80003f8:	4282      	cmp	r2, r0
 80003fa:	d914      	bls.n	8000426 <__udivmoddi4+0x2a6>
 80003fc:	3902      	subs	r1, #2
 80003fe:	4460      	add	r0, ip
 8000400:	1a80      	subs	r0, r0, r2
 8000402:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000406:	e73a      	b.n	800027e <__udivmoddi4+0xfe>
 8000408:	4631      	mov	r1, r6
 800040a:	4630      	mov	r0, r6
 800040c:	e70b      	b.n	8000226 <__udivmoddi4+0xa6>
 800040e:	4671      	mov	r1, lr
 8000410:	e6e9      	b.n	80001e6 <__udivmoddi4+0x66>
 8000412:	4610      	mov	r0, r2
 8000414:	e6fe      	b.n	8000214 <__udivmoddi4+0x94>
 8000416:	454d      	cmp	r5, r9
 8000418:	d2ab      	bcs.n	8000372 <__udivmoddi4+0x1f2>
 800041a:	ebb9 0802 	subs.w	r8, r9, r2
 800041e:	eb63 0e0c 	sbc.w	lr, r3, ip
 8000422:	3801      	subs	r0, #1
 8000424:	e7a5      	b.n	8000372 <__udivmoddi4+0x1f2>
 8000426:	4641      	mov	r1, r8
 8000428:	e7ea      	b.n	8000400 <__udivmoddi4+0x280>
 800042a:	4603      	mov	r3, r0
 800042c:	e796      	b.n	800035c <__udivmoddi4+0x1dc>
 800042e:	4645      	mov	r5, r8
 8000430:	e7d1      	b.n	80003d6 <__udivmoddi4+0x256>
 8000432:	46d0      	mov	r8, sl
 8000434:	e77d      	b.n	8000332 <__udivmoddi4+0x1b2>
 8000436:	4464      	add	r4, ip
 8000438:	3802      	subs	r0, #2
 800043a:	e749      	b.n	80002d0 <__udivmoddi4+0x150>
 800043c:	3d02      	subs	r5, #2
 800043e:	4462      	add	r2, ip
 8000440:	e731      	b.n	80002a6 <__udivmoddi4+0x126>
 8000442:	4608      	mov	r0, r1
 8000444:	e70a      	b.n	800025c <__udivmoddi4+0xdc>
 8000446:	4631      	mov	r1, r6
 8000448:	e6ed      	b.n	8000226 <__udivmoddi4+0xa6>
 800044a:	bf00      	nop

0800044c <__aeabi_idiv0>:
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop

08000450 <BL_u32ReadAddressData>:
#define Debug
//**************************Include***************************//
#include "BL_Program.h"
#include "SX1278_if.h"
//**************************Include***************************//
static uint32_t BL_u32ReadAddressData(uint32_t address){
 8000450:	b480      	push	{r7}
 8000452:	b085      	sub	sp, #20
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
	uint32_t Local_u32AddressData = *((volatile uint32_t*)(address));
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	60fb      	str	r3, [r7, #12]
	return Local_u32AddressData;
 800045e:	68fb      	ldr	r3, [r7, #12]
}
 8000460:	4618      	mov	r0, r3
 8000462:	3714      	adds	r7, #20
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr
	...

0800046c <BL_voidBootLoader_Init>:
//**************************Function Define***************************//
void BL_voidBootLoader_Init(void)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
	// Read Branching Request Update Flag.
	uint32_t Local_u32Flag = BL_u32ReadAddressData(FLAG_STATUS_BOOTLOADER);
 8000472:	480a      	ldr	r0, [pc, #40]	; (800049c <BL_voidBootLoader_Init+0x30>)
 8000474:	f7ff ffec 	bl	8000450 <BL_u32ReadAddressData>
 8000478:	6078      	str	r0, [r7, #4]
	if(Local_u32Flag == BL_BRANCHING_FLAG_RESET)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000480:	d102      	bne.n	8000488 <BL_voidBootLoader_Init+0x1c>
	{
		// Check images existence, status (and CRC).
		BL_voidCheckActiveRegion();
 8000482:	f000 f80d 	bl	80004a0 <BL_voidCheckActiveRegion>
	}
	else
	{
		// Do nothing
	}
}
 8000486:	e004      	b.n	8000492 <BL_voidBootLoader_Init+0x26>
	else if(Local_u32Flag == BL_BRANCHING_FLAG_SET)
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	2b00      	cmp	r3, #0
 800048c:	d101      	bne.n	8000492 <BL_voidBootLoader_Init+0x26>
	    BL_voidJumpToBootloader();
 800048e:	f000 f887 	bl	80005a0 <BL_voidJumpToBootloader>
}
 8000492:	bf00      	nop
 8000494:	3708      	adds	r7, #8
 8000496:	46bd      	mov	sp, r7
 8000498:	bd80      	pop	{r7, pc}
 800049a:	bf00      	nop
 800049c:	0801fc00 	.word	0x0801fc00

080004a0 <BL_voidCheckActiveRegion>:

void BL_voidCheckActiveRegion(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b082      	sub	sp, #8
 80004a4:	af00      	add	r7, sp, #0
    // Read Images Status To Determine Which Image Will Be Excuted.
	uint32_t Local_u32ActiveImageStatus = BL_u32ReadAddressData(FLAG_STATUS_ACTIVE_REGION_ADDRESS);
 80004a6:	4818      	ldr	r0, [pc, #96]	; (8000508 <BL_voidCheckActiveRegion+0x68>)
 80004a8:	f7ff ffd2 	bl	8000450 <BL_u32ReadAddressData>
 80004ac:	6078      	str	r0, [r7, #4]
	//uint32_t Local_u32ReceivedCRC       = BL_u32ReadAddressData(FLAG_STATUS_CRC_ACTIVE_REGION_ADDRESS);
	uint32_t Local_u32BackupStatus      = BL_INITIALIZE_EITH_CORRUPTED;
 80004ae:	f06f 030c 	mvn.w	r3, #12
 80004b2:	603b      	str	r3, [r7, #0]

    // if
    if(Local_u32ActiveImageStatus == BR_IMAGE_IS_ACTIVE)
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	f113 0f0f 	cmn.w	r3, #15
 80004ba:	d102      	bne.n	80004c2 <BL_voidCheckActiveRegion+0x22>
	{
		BL_voidJumpToActiveRegion();
 80004bc:	f000 f846 	bl	800054c <BL_voidJumpToActiveRegion>
	}
    else
    {
        // Do nothing
    }
}
 80004c0:	e01d      	b.n	80004fe <BL_voidCheckActiveRegion+0x5e>
    else if(Local_u32ActiveImageStatus == BR_IMAGE_IS_CORRUPTED || Local_u32ActiveImageStatus == BR_IMAGE_IS_NOT_EXISTING)
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	f113 0f0c 	cmn.w	r3, #12
 80004c8:	d003      	beq.n	80004d2 <BL_voidCheckActiveRegion+0x32>
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004d0:	d115      	bne.n	80004fe <BL_voidCheckActiveRegion+0x5e>
    	Local_u32BackupStatus    = BL_32CheckBackupRegion();
 80004d2:	f000 f81b 	bl	800050c <BL_32CheckBackupRegion>
 80004d6:	6038      	str	r0, [r7, #0]
		if(Local_u32BackupStatus == BR_IMAGE_IS_CORRECT)
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	f113 0f0e 	cmn.w	r3, #14
 80004de:	d104      	bne.n	80004ea <BL_voidCheckActiveRegion+0x4a>
			BL_voidCopyImageToActiveRegion();
 80004e0:	f000 f866 	bl	80005b0 <BL_voidCopyImageToActiveRegion>
			BL_voidJumpToActiveRegion();
 80004e4:	f000 f832 	bl	800054c <BL_voidJumpToActiveRegion>
}
 80004e8:	e009      	b.n	80004fe <BL_voidCheckActiveRegion+0x5e>
		else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 80004ea:	683b      	ldr	r3, [r7, #0]
 80004ec:	f113 0f0c 	cmn.w	r3, #12
 80004f0:	d003      	beq.n	80004fa <BL_voidCheckActiveRegion+0x5a>
 80004f2:	683b      	ldr	r3, [r7, #0]
 80004f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004f8:	d101      	bne.n	80004fe <BL_voidCheckActiveRegion+0x5e>
			BL_voidSetBranchingFlagAndMakeSWR();
 80004fa:	f000 f959 	bl	80007b0 <BL_voidSetBranchingFlagAndMakeSWR>
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	0801fc14 	.word	0x0801fc14

0800050c <BL_32CheckBackupRegion>:

uint32_t BL_32CheckBackupRegion(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
	uint32_t Local_u32BackupStatus =BL_u32ReadAddressData(FLAG_STATUS_BACKUP_REGION_ADDRESS);
 8000512:	480d      	ldr	r0, [pc, #52]	; (8000548 <BL_32CheckBackupRegion+0x3c>)
 8000514:	f7ff ff9c 	bl	8000450 <BL_u32ReadAddressData>
 8000518:	6078      	str	r0, [r7, #4]
	// if exist Backup image
	if(Local_u32BackupStatus == BR_IMAGE_IS_BACKUP)
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	f113 0f0d 	cmn.w	r3, #13
 8000520:	d102      	bne.n	8000528 <BL_32CheckBackupRegion+0x1c>
	{
		return BR_IMAGE_IS_CORRECT;
 8000522:	f06f 030d 	mvn.w	r3, #13
 8000526:	e00b      	b.n	8000540 <BL_32CheckBackupRegion+0x34>
	}
	else if(Local_u32BackupStatus == BR_IMAGE_IS_CORRUPTED || Local_u32BackupStatus == BR_IMAGE_IS_NOT_EXISTING)
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	f113 0f0c 	cmn.w	r3, #12
 800052e:	d003      	beq.n	8000538 <BL_32CheckBackupRegion+0x2c>
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000536:	d102      	bne.n	800053e <BL_32CheckBackupRegion+0x32>
	{
		return BR_IMAGE_IS_CORRUPTED;
 8000538:	f06f 030b 	mvn.w	r3, #11
 800053c:	e000      	b.n	8000540 <BL_32CheckBackupRegion+0x34>
	}
	else
	{
		//Do nothing here
	}
	return Local_u32BackupStatus;
 800053e:	687b      	ldr	r3, [r7, #4]
}
 8000540:	4618      	mov	r0, r3
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	0801fc34 	.word	0x0801fc34

0800054c <BL_voidJumpToActiveRegion>:

void BL_voidJumpToActiveRegion(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
	//MX_GPIO_Deinit();
	SysTick->CTRL = 0x0; //Disables SysTick timer and its related interrupt
 8000552:	4b0e      	ldr	r3, [pc, #56]	; (800058c <BL_voidJumpToActiveRegion+0x40>)
 8000554:	2200      	movs	r2, #0
 8000556:	601a      	str	r2, [r3, #0]
	HAL_DeInit();
 8000558:	f001 fa38 	bl	80019cc <HAL_DeInit>
	RCC->CIR = 0x00000000; //Disable all interrupts related to clock
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <BL_voidJumpToActiveRegion+0x44>)
 800055e:	2200      	movs	r2, #0
 8000560:	609a      	str	r2, [r3, #8]

	Application_t AddressToCall = 0 ;
 8000562:	2300      	movs	r3, #0
 8000564:	607b      	str	r3, [r7, #4]
	AddressToCall = *(Application_t*)(ACTIVE_IMAGE + 4); // Point to Reset Handler
 8000566:	4b0b      	ldr	r3, [pc, #44]	; (8000594 <BL_voidJumpToActiveRegion+0x48>)
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	607b      	str	r3, [r7, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800056c:	f3bf 8f5f 	dmb	sy
}
 8000570:	bf00      	nop

	__DMB(); //ARM says to use a DMB instruction before relocating VTOR *
	SCB->VTOR = ACTIVE_IMAGE; //We relocate vector table to the sector 1
 8000572:	4b09      	ldr	r3, [pc, #36]	; (8000598 <BL_voidJumpToActiveRegion+0x4c>)
 8000574:	4a09      	ldr	r2, [pc, #36]	; (800059c <BL_voidJumpToActiveRegion+0x50>)
 8000576:	609a      	str	r2, [r3, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000578:	f3bf 8f4f 	dsb	sy
}
 800057c:	bf00      	nop
	__DSB(); //ARM says to use a DSB instruction just after 	relocating VTOR */

	AddressToCall();
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4798      	blx	r3
}
 8000582:	bf00      	nop
 8000584:	3708      	adds	r7, #8
 8000586:	46bd      	mov	sp, r7
 8000588:	bd80      	pop	{r7, pc}
 800058a:	bf00      	nop
 800058c:	e000e010 	.word	0xe000e010
 8000590:	40021000 	.word	0x40021000
 8000594:	08005004 	.word	0x08005004
 8000598:	e000ed00 	.word	0xe000ed00
 800059c:	08005000 	.word	0x08005000

080005a0 <BL_voidJumpToBootloader>:

void BL_voidJumpToBootloader(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
	//@TODO: In develop
	BL_voidUpdateHeaders();
 80005a4:	f000 f910 	bl	80007c8 <BL_voidUpdateHeaders>
	BL_voidReceiveUpdate();
 80005a8:	f000 f94c 	bl	8000844 <BL_voidReceiveUpdate>

}
 80005ac:	bf00      	nop
 80005ae:	bd80      	pop	{r7, pc}

080005b0 <BL_voidCopyImageToActiveRegion>:

void BL_voidCopyImageToActiveRegion(void)
{
 80005b0:	b5b0      	push	{r4, r5, r7, lr}
 80005b2:	b08a      	sub	sp, #40	; 0x28
 80005b4:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	uint32_t Local_u32BackupDataAddress = BL_INITIALIZE_WITH_ZERO;
 80005b6:	2300      	movs	r3, #0
 80005b8:	623b      	str	r3, [r7, #32]
	uint32_t Local_u32ActiveDataAddress = BL_INITIALIZE_WITH_ZERO;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61fb      	str	r3, [r7, #28]
	uint32_t Local_u32BackUpDataWord 	= BL_INITIALIZE_WITH_ZERO;
 80005be:	2300      	movs	r3, #0
 80005c0:	61bb      	str	r3, [r7, #24]
	uint32_t Local_u32BackupSizeInWord 	= BL_u32ReadAddressData(FLAG_STATUS_SIZE_BACKUP_REGION_ADDRESS);
 80005c2:	482b      	ldr	r0, [pc, #172]	; (8000670 <BL_voidCopyImageToActiveRegion+0xc0>)
 80005c4:	f7ff ff44 	bl	8000450 <BL_u32ReadAddressData>
 80005c8:	6178      	str	r0, [r7, #20]
	Local_u32BackupSizeInWord = Local_u32BackupSizeInWord / 4;
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	089b      	lsrs	r3, r3, #2
 80005ce:	617b      	str	r3, [r7, #20]
	// Erase the Active region.
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 80005d0:	2300      	movs	r3, #0
 80005d2:	607b      	str	r3, [r7, #4]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 80005d4:	2301      	movs	r3, #1
 80005d6:	60bb      	str	r3, [r7, #8]
	Local_eraseInfo.PageAddress = ACTIVE_IMAGE;
 80005d8:	4b26      	ldr	r3, [pc, #152]	; (8000674 <BL_voidCopyImageToActiveRegion+0xc4>)
 80005da:	60fb      	str	r3, [r7, #12]
	Local_eraseInfo.NbPages =	FLASH_BANK_NUMOFPAGE;
 80005dc:	2316      	movs	r3, #22
 80005de:	613b      	str	r3, [r7, #16]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 80005e0:	f001 fbd6 	bl	8001d90 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 80005e4:	463a      	mov	r2, r7
 80005e6:	1d3b      	adds	r3, r7, #4
 80005e8:	4611      	mov	r1, r2
 80005ea:	4618      	mov	r0, r3
 80005ec:	f001 fcb8 	bl	8001f60 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 80005f0:	f001 fbf4 	bl	8001ddc <HAL_FLASH_Lock>

	//Copy data from backup to active region.
	HAL_FLASH_Unlock();
 80005f4:	f001 fbcc 	bl	8001d90 <HAL_FLASH_Unlock>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32BackupSizeInWord ; Local_uint32Count++)
 80005f8:	2300      	movs	r3, #0
 80005fa:	627b      	str	r3, [r7, #36]	; 0x24
 80005fc:	e01d      	b.n	800063a <BL_voidCopyImageToActiveRegion+0x8a>
	{
		Local_u32ActiveDataAddress = (ACTIVE_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 80005fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000600:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000604:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	61fb      	str	r3, [r7, #28]
		Local_u32BackupDataAddress = (BACKUP_IMAGE + (WORD_SIZE_IN_BYTE * Local_uint32Count));
 800060c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800060e:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8000612:	f503 5328 	add.w	r3, r3, #10752	; 0x2a00
 8000616:	009b      	lsls	r3, r3, #2
 8000618:	623b      	str	r3, [r7, #32]
		Local_u32BackUpDataWord    = *((volatile uint32_t*)(Local_u32BackupDataAddress));
 800061a:	6a3b      	ldr	r3, [r7, #32]
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	61bb      	str	r3, [r7, #24]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32ActiveDataAddress, Local_u32BackUpDataWord);
 8000620:	69bb      	ldr	r3, [r7, #24]
 8000622:	2200      	movs	r2, #0
 8000624:	461c      	mov	r4, r3
 8000626:	4615      	mov	r5, r2
 8000628:	4622      	mov	r2, r4
 800062a:	462b      	mov	r3, r5
 800062c:	69f9      	ldr	r1, [r7, #28]
 800062e:	2002      	movs	r0, #2
 8000630:	f001 fb3e 	bl	8001cb0 <HAL_FLASH_Program>
	for(uint32_t Local_uint32Count = 0 ; Local_uint32Count  < Local_u32BackupSizeInWord ; Local_uint32Count++)
 8000634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000636:	3301      	adds	r3, #1
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
 800063a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	429a      	cmp	r2, r3
 8000640:	d3dd      	bcc.n	80005fe <BL_voidCopyImageToActiveRegion+0x4e>
	}
	HAL_FLASH_Lock();
 8000642:	f001 fbcb 	bl	8001ddc <HAL_FLASH_Lock>

	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS , Local_u32BackupSizeInWord*4);
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	009b      	lsls	r3, r3, #2
 800064a:	4619      	mov	r1, r3
 800064c:	480a      	ldr	r0, [pc, #40]	; (8000678 <BL_voidCopyImageToActiveRegion+0xc8>)
 800064e:	f000 f819 	bl	8000684 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE );
 8000652:	f06f 010e 	mvn.w	r1, #14
 8000656:	4809      	ldr	r0, [pc, #36]	; (800067c <BL_voidCopyImageToActiveRegion+0xcc>)
 8000658:	f000 f814 	bl	8000684 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BACKUP_REGION_ADDRESS , BR_SET_IMAGE_BACKUP);
 800065c:	f06f 010c 	mvn.w	r1, #12
 8000660:	4807      	ldr	r0, [pc, #28]	; (8000680 <BL_voidCopyImageToActiveRegion+0xd0>)
 8000662:	f000 f80f 	bl	8000684 <BL_voidEraseRestoreHeaderPage>
}
 8000666:	bf00      	nop
 8000668:	3728      	adds	r7, #40	; 0x28
 800066a:	46bd      	mov	sp, r7
 800066c:	bdb0      	pop	{r4, r5, r7, pc}
 800066e:	bf00      	nop
 8000670:	0801fc38 	.word	0x0801fc38
 8000674:	08005000 	.word	0x08005000
 8000678:	0801fc18 	.word	0x0801fc18
 800067c:	0801fc14 	.word	0x0801fc14
 8000680:	0801fc34 	.word	0x0801fc34

08000684 <BL_voidEraseRestoreHeaderPage>:
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BACKUP_REGION_ADDRESS , BR_SET_IMAGE_BACKUP);
}

void BL_voidEraseRestoreHeaderPage(uint32_t Copy_u32Address, uint32_t Copy_u32NewData)
{
 8000684:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000688:	b0b2      	sub	sp, #200	; 0xc8
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
 800068e:	6039      	str	r1, [r7, #0]
	uint32_t Local_u32AddressArray	[NUMBER_OF_FLAGS];
	uint32_t Local_u32DataArray		[NUMBER_OF_FLAGS];
	uint16_t Local_u16DataIndex        = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
	uint16_t Local_u16DataCounter      = 0;
 8000696:	2300      	movs	r3, #0
 8000698:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
	uint32_t Local_u32AddressCounter   = 0;
 800069c:	2300      	movs	r3, #0
 800069e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	//Copy all flag to array before erase
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 80006a2:	4b41      	ldr	r3, [pc, #260]	; (80007a8 <BL_voidEraseRestoreHeaderPage+0x124>)
 80006a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80006a8:	e031      	b.n	800070e <BL_voidEraseRestoreHeaderPage+0x8a>
	{
		if( (Local_u32AddressCounter != Copy_u32Address) & (*((volatile uint32_t*)(Local_u32AddressCounter)) != ERASED_VALUE))
 80006aa:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	429a      	cmp	r2, r3
 80006b2:	bf14      	ite	ne
 80006b4:	2301      	movne	r3, #1
 80006b6:	2300      	moveq	r3, #0
 80006b8:	b2da      	uxtb	r2, r3
 80006ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006c4:	bf14      	ite	ne
 80006c6:	2301      	movne	r3, #1
 80006c8:	2300      	moveq	r3, #0
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	4013      	ands	r3, r2
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d017      	beq.n	8000704 <BL_voidEraseRestoreHeaderPage+0x80>
		{
			Local_u32AddressArray[Local_u16DataIndex] = Local_u32AddressCounter;
 80006d4:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	33c8      	adds	r3, #200	; 0xc8
 80006dc:	443b      	add	r3, r7
 80006de:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80006e2:	f843 2c58 	str.w	r2, [r3, #-88]
			Local_u32DataArray[Local_u16DataIndex] = *((volatile uint32_t*)(Local_u32AddressCounter));
 80006e6:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80006ea:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80006ee:	6812      	ldr	r2, [r2, #0]
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	33c8      	adds	r3, #200	; 0xc8
 80006f4:	443b      	add	r3, r7
 80006f6:	f843 2ca8 	str.w	r2, [r3, #-168]
			Local_u16DataIndex++ ;
 80006fa:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 80006fe:	3301      	adds	r3, #1
 8000700:	f8a7 30c6 	strh.w	r3, [r7, #198]	; 0xc6
		}
		Local_u32AddressCounter = Local_u32AddressCounter + WORD_SIZE_IN_BYTE;
 8000704:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000708:	3304      	adds	r3, #4
 800070a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	for( Local_u32AddressCounter = START_OF_FLAG_REGION ;Local_u32AddressCounter < END_OF_FLAG_REGION;)
 800070e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000712:	4a26      	ldr	r2, [pc, #152]	; (80007ac <BL_voidEraseRestoreHeaderPage+0x128>)
 8000714:	4293      	cmp	r3, r2
 8000716:	d9c8      	bls.n	80006aa <BL_voidEraseRestoreHeaderPage+0x26>
	}

	// Erase the Flag region.
	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 8000718:	2300      	movs	r3, #0
 800071a:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 800071c:	2301      	movs	r3, #1
 800071e:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.PageAddress = FLAG_IMAGE;
 8000720:	4b21      	ldr	r3, [pc, #132]	; (80007a8 <BL_voidEraseRestoreHeaderPage+0x124>)
 8000722:	61bb      	str	r3, [r7, #24]
	Local_eraseInfo.NbPages = 1;
 8000724:	2301      	movs	r3, #1
 8000726:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 8000728:	f001 fb32 	bl	8001d90 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 800072c:	f107 020c 	add.w	r2, r7, #12
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	4611      	mov	r1, r2
 8000736:	4618      	mov	r0, r3
 8000738:	f001 fc12 	bl	8001f60 <HAL_FLASHEx_Erase>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 800073c:	2300      	movs	r3, #0
 800073e:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 8000742:	e01a      	b.n	800077a <BL_voidEraseRestoreHeaderPage+0xf6>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Local_u32AddressArray[Local_u16DataCounter], Local_u32DataArray[Local_u16DataCounter]);
 8000744:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000748:	009b      	lsls	r3, r3, #2
 800074a:	33c8      	adds	r3, #200	; 0xc8
 800074c:	443b      	add	r3, r7
 800074e:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8000752:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000756:	009b      	lsls	r3, r3, #2
 8000758:	33c8      	adds	r3, #200	; 0xc8
 800075a:	443b      	add	r3, r7
 800075c:	f853 3ca8 	ldr.w	r3, [r3, #-168]
 8000760:	2200      	movs	r2, #0
 8000762:	4698      	mov	r8, r3
 8000764:	4691      	mov	r9, r2
 8000766:	4642      	mov	r2, r8
 8000768:	464b      	mov	r3, r9
 800076a:	2002      	movs	r0, #2
 800076c:	f001 faa0 	bl	8001cb0 <HAL_FLASH_Program>
	for (Local_u16DataCounter = 0 ; Local_u16DataCounter < Local_u16DataIndex ; Local_u16DataCounter++ )
 8000770:	f8b7 30c4 	ldrh.w	r3, [r7, #196]	; 0xc4
 8000774:	3301      	adds	r3, #1
 8000776:	f8a7 30c4 	strh.w	r3, [r7, #196]	; 0xc4
 800077a:	f8b7 20c4 	ldrh.w	r2, [r7, #196]	; 0xc4
 800077e:	f8b7 30c6 	ldrh.w	r3, [r7, #198]	; 0xc6
 8000782:	429a      	cmp	r2, r3
 8000784:	d3de      	bcc.n	8000744 <BL_voidEraseRestoreHeaderPage+0xc0>
	}
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,Copy_u32Address, Copy_u32NewData); //Replace new data to flash
 8000786:	683b      	ldr	r3, [r7, #0]
 8000788:	2200      	movs	r2, #0
 800078a:	461c      	mov	r4, r3
 800078c:	4615      	mov	r5, r2
 800078e:	4622      	mov	r2, r4
 8000790:	462b      	mov	r3, r5
 8000792:	6879      	ldr	r1, [r7, #4]
 8000794:	2002      	movs	r0, #2
 8000796:	f001 fa8b 	bl	8001cb0 <HAL_FLASH_Program>
	HAL_FLASH_Lock();  //Locks again the flash memory
 800079a:	f001 fb1f 	bl	8001ddc <HAL_FLASH_Lock>
}
 800079e:	bf00      	nop
 80007a0:	37c8      	adds	r7, #200	; 0xc8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80007a8:	0801fc00 	.word	0x0801fc00
 80007ac:	0801fc4f 	.word	0x0801fc4f

080007b0 <BL_voidSetBranchingFlagAndMakeSWR>:

void BL_voidSetBranchingFlagAndMakeSWR(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	// Set Branching Flag To Receive New Code.
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER, BL_SET_BRANCHING_FLAG);
 80007b4:	2100      	movs	r1, #0
 80007b6:	4803      	ldr	r0, [pc, #12]	; (80007c4 <BL_voidSetBranchingFlagAndMakeSWR+0x14>)
 80007b8:	f7ff ff64 	bl	8000684 <BL_voidEraseRestoreHeaderPage>
	// Make Software Reset.
	BL_voidMakeSoftWareReset();
 80007bc:	f000 fa10 	bl	8000be0 <BL_voidMakeSoftWareReset>
}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	0801fc00 	.word	0x0801fc00

080007c8 <BL_voidUpdateHeaders>:

void BL_voidUpdateHeaders(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af02      	add	r7, sp, #8
	uint32_t Local_u32ActiveRegionStatus       = BL_INITIALIZE_WITH_ZERO;
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
	uint32_t Local_u32ImageSizeInBytes         = BL_INITIALIZE_WITH_ZERO;
 80007d2:	2300      	movs	r3, #0
 80007d4:	603b      	str	r3, [r7, #0]

	Local_u32ActiveRegionStatus = BL_u32ReadAddressData(FLAG_STATUS_ACTIVE_REGION_ADDRESS);
 80007d6:	4816      	ldr	r0, [pc, #88]	; (8000830 <BL_voidUpdateHeaders+0x68>)
 80007d8:	f7ff fe3a 	bl	8000450 <BL_u32ReadAddressData>
 80007dc:	6078      	str	r0, [r7, #4]
	//Structure LoRa Transmit
	LORA_IF_Stransmit_Request(&SX1278, (uint8_t*) buffer_MOSI , ADDR_NODE_1, MCU_ENTER_FLASHMODE);
 80007de:	2302      	movs	r3, #2
 80007e0:	2201      	movs	r2, #1
 80007e2:	4914      	ldr	r1, [pc, #80]	; (8000834 <BL_voidUpdateHeaders+0x6c>)
 80007e4:	4814      	ldr	r0, [pc, #80]	; (8000838 <BL_voidUpdateHeaders+0x70>)
 80007e6:	f000 fe8b 	bl	8001500 <LORA_IF_Stransmit_Request>
	/*Wait For Flashing Request Form GW*/
	while( LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16)!= GW_PROVIDE_HEADER ){
 80007ea:	e005      	b.n	80007f8 <BL_voidUpdateHeaders+0x30>
		LORA_IF_Stransmit_Request(&SX1278,(uint8_t*) buffer_MOSI, ADDR_NODE_1, MCU_ENTER_FLASHMODE);
 80007ec:	2302      	movs	r3, #2
 80007ee:	2201      	movs	r2, #1
 80007f0:	4910      	ldr	r1, [pc, #64]	; (8000834 <BL_voidUpdateHeaders+0x6c>)
 80007f2:	4811      	ldr	r0, [pc, #68]	; (8000838 <BL_voidUpdateHeaders+0x70>)
 80007f4:	f000 fe84 	bl	8001500 <LORA_IF_Stransmit_Request>
	while( LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16)!= GW_PROVIDE_HEADER ){
 80007f8:	4b10      	ldr	r3, [pc, #64]	; (800083c <BL_voidUpdateHeaders+0x74>)
 80007fa:	781a      	ldrb	r2, [r3, #0]
 80007fc:	2310      	movs	r3, #16
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000804:	490e      	ldr	r1, [pc, #56]	; (8000840 <BL_voidUpdateHeaders+0x78>)
 8000806:	480c      	ldr	r0, [pc, #48]	; (8000838 <BL_voidUpdateHeaders+0x70>)
 8000808:	f000 fe51 	bl	80014ae <LORA_IF_GetData_Frame>
 800080c:	4603      	mov	r3, r0
 800080e:	2b30      	cmp	r3, #48	; 0x30
 8000810:	d1ec      	bne.n	80007ec <BL_voidUpdateHeaders+0x24>
	}
	/*Response Goto Programming and Send Update Request */
	buffer_MISO[0] = NULL_DATA ;
 8000812:	4b0b      	ldr	r3, [pc, #44]	; (8000840 <BL_voidUpdateHeaders+0x78>)
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
	/*Get the size code */
	while(buffer_MISO[0] != ADDR_MASTER ){
		LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16);
 8000818:	4b08      	ldr	r3, [pc, #32]	; (800083c <BL_voidUpdateHeaders+0x74>)
 800081a:	781a      	ldrb	r2, [r3, #0]
 800081c:	2310      	movs	r3, #16
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000824:	4906      	ldr	r1, [pc, #24]	; (8000840 <BL_voidUpdateHeaders+0x78>)
 8000826:	4804      	ldr	r0, [pc, #16]	; (8000838 <BL_voidUpdateHeaders+0x70>)
 8000828:	f000 fe41 	bl	80014ae <LORA_IF_GetData_Frame>
 800082c:	e7f4      	b.n	8000818 <BL_voidUpdateHeaders+0x50>
 800082e:	bf00      	nop
 8000830:	0801fc14 	.word	0x0801fc14
 8000834:	2000025c 	.word	0x2000025c
 8000838:	200000c0 	.word	0x200000c0
 800083c:	200002de 	.word	0x200002de
 8000840:	200001d8 	.word	0x200001d8

08000844 <BL_voidReceiveUpdate>:
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS,BR_SET_IMAGE_CORRUPTED);
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS,Local_u32ImageSizeInBytes);
}

void BL_voidReceiveUpdate(void)
{
 8000844:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8000848:	b092      	sub	sp, #72	; 0x48
 800084a:	af02      	add	r7, sp, #8
	uint8_t  Local_u8DataArray[8]              					  = {BL_INITIALIZE_WITH_ZERO};
 800084c:	2300      	movs	r3, #0
 800084e:	623b      	str	r3, [r7, #32]
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t Local_u32HighByteDataReceive  						  = BL_INITIALIZE_WITH_ZERO;
 8000854:	2300      	movs	r3, #0
 8000856:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t Local_u32LowByteDataReceive  						  = BL_INITIALIZE_WITH_ZERO;
 8000858:	2300      	movs	r3, #0
 800085a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t Local_u32InactiveImageAddressCounter                 = ACTIVE_IMAGE_START_ADDRESS;
 800085c:	4bd0      	ldr	r3, [pc, #832]	; (8000ba0 <BL_voidReceiveUpdate+0x35c>)
 800085e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t Local_u32SizeOfCode 								  = BL_u32ReadAddressData(FLAG_STATUS_SIZE_ACTIVE_REGION_ADDRESS);
 8000860:	48d0      	ldr	r0, [pc, #832]	; (8000ba4 <BL_voidReceiveUpdate+0x360>)
 8000862:	f7ff fdf5 	bl	8000450 <BL_u32ReadAddressData>
 8000866:	63b8      	str	r0, [r7, #56]	; 0x38

	FLASH_EraseInitTypeDef Local_eraseInfo;
	uint32_t Local_u32PageError;
	// Erase the Active region.
	Local_eraseInfo.TypeErase = FLASH_TYPEERASE_PAGES;
 8000868:	2300      	movs	r3, #0
 800086a:	613b      	str	r3, [r7, #16]
	Local_eraseInfo.Banks = FLASH_BANK_1;
 800086c:	2301      	movs	r3, #1
 800086e:	617b      	str	r3, [r7, #20]
	Local_eraseInfo.PageAddress = ACTIVE_IMAGE;
 8000870:	4bcb      	ldr	r3, [pc, #812]	; (8000ba0 <BL_voidReceiveUpdate+0x35c>)
 8000872:	61bb      	str	r3, [r7, #24]
	Local_eraseInfo.NbPages =	FLASH_BANK_NUMOFPAGE;
 8000874:	2316      	movs	r3, #22
 8000876:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock(); //Unlocks the flash memory
 8000878:	f001 fa8a 	bl	8001d90 <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&Local_eraseInfo, &Local_u32PageError); //Deletes given sectors
 800087c:	f107 020c 	add.w	r2, r7, #12
 8000880:	f107 0310 	add.w	r3, r7, #16
 8000884:	4611      	mov	r1, r2
 8000886:	4618      	mov	r0, r3
 8000888:	f001 fb6a 	bl	8001f60 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();  //Locks again the flash memory
 800088c:	f001 faa6 	bl	8001ddc <HAL_FLASH_Lock>
	LORA_IF_Stransmit_Request(&SX1278,(uint8_t*) buffer_MOSI,  ADDR_NODE_1, MCU_RECEIVED_SIZE_CODE);
 8000890:	2331      	movs	r3, #49	; 0x31
 8000892:	2201      	movs	r2, #1
 8000894:	49c4      	ldr	r1, [pc, #784]	; (8000ba8 <BL_voidReceiveUpdate+0x364>)
 8000896:	48c5      	ldr	r0, [pc, #788]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 8000898:	f000 fe32 	bl	8001500 <LORA_IF_Stransmit_Request>
	//Structure CAN Transmit
	while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16)!= GW_FLASH_COMMAND){
 800089c:	e005      	b.n	80008aa <BL_voidReceiveUpdate+0x66>
		LORA_IF_Stransmit_Request(&SX1278,(uint8_t*) buffer_MOSI ,  ADDR_NODE_1, MCU_RECEIVED_SIZE_CODE);
 800089e:	2331      	movs	r3, #49	; 0x31
 80008a0:	2201      	movs	r2, #1
 80008a2:	49c1      	ldr	r1, [pc, #772]	; (8000ba8 <BL_voidReceiveUpdate+0x364>)
 80008a4:	48c1      	ldr	r0, [pc, #772]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 80008a6:	f000 fe2b 	bl	8001500 <LORA_IF_Stransmit_Request>
	while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16)!= GW_FLASH_COMMAND){
 80008aa:	4bc1      	ldr	r3, [pc, #772]	; (8000bb0 <BL_voidReceiveUpdate+0x36c>)
 80008ac:	781a      	ldrb	r2, [r3, #0]
 80008ae:	2310      	movs	r3, #16
 80008b0:	9300      	str	r3, [sp, #0]
 80008b2:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008b6:	49bf      	ldr	r1, [pc, #764]	; (8000bb4 <BL_voidReceiveUpdate+0x370>)
 80008b8:	48bc      	ldr	r0, [pc, #752]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 80008ba:	f000 fdf8 	bl	80014ae <LORA_IF_GetData_Frame>
 80008be:	4603      	mov	r3, r0
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d1ec      	bne.n	800089e <BL_voidReceiveUpdate+0x5a>
	}
	//Loop to receive code update
	while(Local_u32SizeOfCode || LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) == GW_ACKNOWLEDGE_FINISHING_SENDING_CODE)
 80008c4:	e13e      	b.n	8000b44 <BL_voidReceiveUpdate+0x300>
	{

		while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) == 0 ){
				LORA_IF_Stransmit_Request(&SX1278,(uint8_t*) buffer_MOSI,  ADDR_NODE_1, MCU_REQUEST_PACKET);
 80008c6:	2332      	movs	r3, #50	; 0x32
 80008c8:	2201      	movs	r2, #1
 80008ca:	49b7      	ldr	r1, [pc, #732]	; (8000ba8 <BL_voidReceiveUpdate+0x364>)
 80008cc:	48b7      	ldr	r0, [pc, #732]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 80008ce:	f000 fe17 	bl	8001500 <LORA_IF_Stransmit_Request>
		while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) == 0 ){
 80008d2:	4bb7      	ldr	r3, [pc, #732]	; (8000bb0 <BL_voidReceiveUpdate+0x36c>)
 80008d4:	781a      	ldrb	r2, [r3, #0]
 80008d6:	2310      	movs	r3, #16
 80008d8:	9300      	str	r3, [sp, #0]
 80008da:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80008de:	49b5      	ldr	r1, [pc, #724]	; (8000bb4 <BL_voidReceiveUpdate+0x370>)
 80008e0:	48b2      	ldr	r0, [pc, #712]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 80008e2:	f000 fde4 	bl	80014ae <LORA_IF_GetData_Frame>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d0ec      	beq.n	80008c6 <BL_voidReceiveUpdate+0x82>
		}
		if (Local_u32SizeOfCode > 128){
 80008ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80008ee:	2b80      	cmp	r3, #128	; 0x80
 80008f0:	f240 808d 	bls.w	8000a0e <BL_voidReceiveUpdate+0x1ca>
			for(uint8_t i = 0 ; i < 16 ; i++){
 80008f4:	2300      	movs	r3, #0
 80008f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80008fa:	e082      	b.n	8000a02 <BL_voidReceiveUpdate+0x1be>
				uint8_t bit_shift = (7*i+1);
 80008fc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000900:	461a      	mov	r2, r3
 8000902:	00d2      	lsls	r2, r2, #3
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	b2db      	uxtb	r3, r3
 8000908:	3301      	adds	r3, #1
 800090a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
				Local_u32HighByteDataReceive = (Local_u8DataArray[8+bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[7+bit_shift] << SHIFT_16_BIT)
 800090e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000912:	3308      	adds	r3, #8
 8000914:	3338      	adds	r3, #56	; 0x38
 8000916:	f107 0208 	add.w	r2, r7, #8
 800091a:	4413      	add	r3, r2
 800091c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000920:	061a      	lsls	r2, r3, #24
 8000922:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000926:	3307      	adds	r3, #7
 8000928:	3338      	adds	r3, #56	; 0x38
 800092a:	f107 0108 	add.w	r1, r7, #8
 800092e:	440b      	add	r3, r1
 8000930:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000934:	041b      	lsls	r3, r3, #16
 8000936:	431a      	orrs	r2, r3
											| (Local_u8DataArray[6+ bit_shift] << SHIFT_8_BIT) | (Local_u8DataArray[5+bit_shift] << SHIFT_0_BIT) ;
 8000938:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800093c:	3306      	adds	r3, #6
 800093e:	3338      	adds	r3, #56	; 0x38
 8000940:	f107 0108 	add.w	r1, r7, #8
 8000944:	440b      	add	r3, r1
 8000946:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800094a:	021b      	lsls	r3, r3, #8
 800094c:	4313      	orrs	r3, r2
 800094e:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8000952:	3205      	adds	r2, #5
 8000954:	3238      	adds	r2, #56	; 0x38
 8000956:	f107 0108 	add.w	r1, r7, #8
 800095a:	440a      	add	r2, r1
 800095c:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 8000960:	4313      	orrs	r3, r2
				Local_u32HighByteDataReceive = (Local_u8DataArray[8+bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[7+bit_shift] << SHIFT_16_BIT)
 8000962:	633b      	str	r3, [r7, #48]	; 0x30
			    Local_u32LowByteDataReceive  = (Local_u8DataArray[4 + bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[3 + bit_shift] << SHIFT_16_BIT)
 8000964:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000968:	3304      	adds	r3, #4
 800096a:	3338      	adds	r3, #56	; 0x38
 800096c:	f107 0208 	add.w	r2, r7, #8
 8000970:	4413      	add	r3, r2
 8000972:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000976:	061a      	lsls	r2, r3, #24
 8000978:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800097c:	3303      	adds	r3, #3
 800097e:	3338      	adds	r3, #56	; 0x38
 8000980:	f107 0108 	add.w	r1, r7, #8
 8000984:	440b      	add	r3, r1
 8000986:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800098a:	041b      	lsls	r3, r3, #16
 800098c:	431a      	orrs	r2, r3
											| (Local_u8DataArray[2 + bit_shift] << SHIFT_8_BIT) | (Local_u8DataArray[1+bit_shift] << SHIFT_0_BIT) ;
 800098e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000992:	3302      	adds	r3, #2
 8000994:	3338      	adds	r3, #56	; 0x38
 8000996:	f107 0108 	add.w	r1, r7, #8
 800099a:	440b      	add	r3, r1
 800099c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80009a0:	021b      	lsls	r3, r3, #8
 80009a2:	4313      	orrs	r3, r2
 80009a4:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 80009a8:	3201      	adds	r2, #1
 80009aa:	3238      	adds	r2, #56	; 0x38
 80009ac:	f107 0108 	add.w	r1, r7, #8
 80009b0:	440a      	add	r2, r1
 80009b2:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 80009b6:	4313      	orrs	r3, r2
			    Local_u32LowByteDataReceive  = (Local_u8DataArray[4 + bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[3 + bit_shift] << SHIFT_16_BIT)
 80009b8:	62fb      	str	r3, [r7, #44]	; 0x2c

				HAL_FLASH_Unlock(); //Unlocks the flash memory
 80009ba:	f001 f9e9 	bl	8001d90 <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 80009be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009c0:	2200      	movs	r2, #0
 80009c2:	461c      	mov	r4, r3
 80009c4:	4615      	mov	r5, r2
 80009c6:	4622      	mov	r2, r4
 80009c8:	462b      	mov	r3, r5
 80009ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80009cc:	2002      	movs	r0, #2
 80009ce:	f001 f96f 	bl	8001cb0 <HAL_FLASH_Program>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 80009d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009d4:	1d19      	adds	r1, r3, #4
 80009d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009d8:	2200      	movs	r2, #0
 80009da:	4698      	mov	r8, r3
 80009dc:	4691      	mov	r9, r2
 80009de:	4642      	mov	r2, r8
 80009e0:	464b      	mov	r3, r9
 80009e2:	2002      	movs	r0, #2
 80009e4:	f001 f964 	bl	8001cb0 <HAL_FLASH_Program>
				HAL_FLASH_Lock();  //Locks again the flash memory
 80009e8:	f001 f9f8 	bl	8001ddc <HAL_FLASH_Lock>

				Local_u32InactiveImageAddressCounter += 8;
 80009ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80009ee:	3308      	adds	r3, #8
 80009f0:	63fb      	str	r3, [r7, #60]	; 0x3c
				Local_u32SizeOfCode -= 8;
 80009f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80009f4:	3b08      	subs	r3, #8
 80009f6:	63bb      	str	r3, [r7, #56]	; 0x38
			for(uint8_t i = 0 ; i < 16 ; i++){
 80009f8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80009fc:	3301      	adds	r3, #1
 80009fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000a02:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000a06:	2b0f      	cmp	r3, #15
 8000a08:	f67f af78 	bls.w	80008fc <BL_voidReceiveUpdate+0xb8>
 8000a0c:	e08d      	b.n	8000b2a <BL_voidReceiveUpdate+0x2e6>
			}
		}
		else{
			for(uint8_t i = 0 ; i < 16 ; i++){
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000a14:	e07a      	b.n	8000b0c <BL_voidReceiveUpdate+0x2c8>
				uint8_t bit_shift = (7*i+1);
 8000a16:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000a1a:	461a      	mov	r2, r3
 8000a1c:	00d2      	lsls	r2, r2, #3
 8000a1e:	1ad3      	subs	r3, r2, r3
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	3301      	adds	r3, #1
 8000a24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				Local_u32HighByteDataReceive = (Local_u8DataArray[8+bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[6+bit_shift] << SHIFT_16_BIT)
 8000a28:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000a2c:	3308      	adds	r3, #8
 8000a2e:	3338      	adds	r3, #56	; 0x38
 8000a30:	f107 0208 	add.w	r2, r7, #8
 8000a34:	4413      	add	r3, r2
 8000a36:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000a3a:	061a      	lsls	r2, r3, #24
 8000a3c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000a40:	3306      	adds	r3, #6
 8000a42:	3338      	adds	r3, #56	; 0x38
 8000a44:	f107 0108 	add.w	r1, r7, #8
 8000a48:	440b      	add	r3, r1
 8000a4a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000a4e:	041b      	lsls	r3, r3, #16
 8000a50:	431a      	orrs	r2, r3
											| (Local_u8DataArray[6+bit_shift] << SHIFT_8_BIT) | (Local_u8DataArray[5+bit_shift] << SHIFT_0_BIT) ;
 8000a52:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000a56:	3306      	adds	r3, #6
 8000a58:	3338      	adds	r3, #56	; 0x38
 8000a5a:	f107 0108 	add.w	r1, r7, #8
 8000a5e:	440b      	add	r3, r1
 8000a60:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000a64:	021b      	lsls	r3, r3, #8
 8000a66:	4313      	orrs	r3, r2
 8000a68:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000a6c:	3205      	adds	r2, #5
 8000a6e:	3238      	adds	r2, #56	; 0x38
 8000a70:	f107 0108 	add.w	r1, r7, #8
 8000a74:	440a      	add	r2, r1
 8000a76:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 8000a7a:	4313      	orrs	r3, r2
				Local_u32HighByteDataReceive = (Local_u8DataArray[8+bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[6+bit_shift] << SHIFT_16_BIT)
 8000a7c:	633b      	str	r3, [r7, #48]	; 0x30
				Local_u32LowByteDataReceive  = (Local_u8DataArray[4+bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[3+bit_shift] << SHIFT_16_BIT)
 8000a7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000a82:	3304      	adds	r3, #4
 8000a84:	3338      	adds	r3, #56	; 0x38
 8000a86:	f107 0208 	add.w	r2, r7, #8
 8000a8a:	4413      	add	r3, r2
 8000a8c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000a90:	061a      	lsls	r2, r3, #24
 8000a92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000a96:	3303      	adds	r3, #3
 8000a98:	3338      	adds	r3, #56	; 0x38
 8000a9a:	f107 0108 	add.w	r1, r7, #8
 8000a9e:	440b      	add	r3, r1
 8000aa0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000aa4:	041b      	lsls	r3, r3, #16
 8000aa6:	431a      	orrs	r2, r3
											| (Local_u8DataArray[2+bit_shift] << SHIFT_8_BIT) | (Local_u8DataArray[1+bit_shift] << SHIFT_0_BIT) ;
 8000aa8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000aac:	3302      	adds	r3, #2
 8000aae:	3338      	adds	r3, #56	; 0x38
 8000ab0:	f107 0108 	add.w	r1, r7, #8
 8000ab4:	440b      	add	r3, r1
 8000ab6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000aba:	021b      	lsls	r3, r3, #8
 8000abc:	4313      	orrs	r3, r2
 8000abe:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8000ac2:	3201      	adds	r2, #1
 8000ac4:	3238      	adds	r2, #56	; 0x38
 8000ac6:	f107 0108 	add.w	r1, r7, #8
 8000aca:	440a      	add	r2, r1
 8000acc:	f812 2c20 	ldrb.w	r2, [r2, #-32]
 8000ad0:	4313      	orrs	r3, r2
				Local_u32LowByteDataReceive  = (Local_u8DataArray[4+bit_shift] << SHIFT_24_BIT) | (Local_u8DataArray[3+bit_shift] << SHIFT_16_BIT)
 8000ad2:	62fb      	str	r3, [r7, #44]	; 0x2c

				HAL_FLASH_Unlock(); //Unlocks the flash memory
 8000ad4:	f001 f95c 	bl	8001d90 <HAL_FLASH_Unlock>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter, Local_u32LowByteDataReceive);
 8000ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ada:	2200      	movs	r2, #0
 8000adc:	469a      	mov	sl, r3
 8000ade:	4693      	mov	fp, r2
 8000ae0:	4652      	mov	r2, sl
 8000ae2:	465b      	mov	r3, fp
 8000ae4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8000ae6:	2002      	movs	r0, #2
 8000ae8:	f001 f8e2 	bl	8001cb0 <HAL_FLASH_Program>
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, Local_u32InactiveImageAddressCounter + 4, Local_u32HighByteDataReceive);
 8000aec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000aee:	1d19      	adds	r1, r3, #4
 8000af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000af2:	2200      	movs	r2, #0
 8000af4:	603b      	str	r3, [r7, #0]
 8000af6:	607a      	str	r2, [r7, #4]
 8000af8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000afc:	2002      	movs	r0, #2
 8000afe:	f001 f8d7 	bl	8001cb0 <HAL_FLASH_Program>
			for(uint8_t i = 0 ; i < 16 ; i++){
 8000b02:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000b06:	3301      	adds	r3, #1
 8000b08:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000b0c:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000b10:	2b0f      	cmp	r3, #15
 8000b12:	d980      	bls.n	8000a16 <BL_voidReceiveUpdate+0x1d2>

			}
			HAL_FLASH_Lock();  //Locks again the flash memory
 8000b14:	f001 f962 	bl	8001ddc <HAL_FLASH_Lock>

			Local_u32SizeOfCode -= Local_u32SizeOfCode ;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	63bb      	str	r3, [r7, #56]	; 0x38
		}
		/* Send To notify GW Send the next packet*/
		while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) == 0){
 8000b1c:	e005      	b.n	8000b2a <BL_voidReceiveUpdate+0x2e6>
			LORA_IF_Stransmit_Request(&SX1278, (uint8_t*) buffer_MOSI , ADDR_NODE_1, MCU_WRITE_SUCCESS);
 8000b1e:	2338      	movs	r3, #56	; 0x38
 8000b20:	2201      	movs	r2, #1
 8000b22:	4921      	ldr	r1, [pc, #132]	; (8000ba8 <BL_voidReceiveUpdate+0x364>)
 8000b24:	4821      	ldr	r0, [pc, #132]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 8000b26:	f000 fceb 	bl	8001500 <LORA_IF_Stransmit_Request>
		while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) == 0){
 8000b2a:	4b21      	ldr	r3, [pc, #132]	; (8000bb0 <BL_voidReceiveUpdate+0x36c>)
 8000b2c:	781a      	ldrb	r2, [r3, #0]
 8000b2e:	2310      	movs	r3, #16
 8000b30:	9300      	str	r3, [sp, #0]
 8000b32:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b36:	491f      	ldr	r1, [pc, #124]	; (8000bb4 <BL_voidReceiveUpdate+0x370>)
 8000b38:	481c      	ldr	r0, [pc, #112]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 8000b3a:	f000 fcb8 	bl	80014ae <LORA_IF_GetData_Frame>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	2b00      	cmp	r3, #0
 8000b42:	d0ec      	beq.n	8000b1e <BL_voidReceiveUpdate+0x2da>
	while(Local_u32SizeOfCode || LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) == GW_ACKNOWLEDGE_FINISHING_SENDING_CODE)
 8000b44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	f47f aec3 	bne.w	80008d2 <BL_voidReceiveUpdate+0x8e>
 8000b4c:	4b18      	ldr	r3, [pc, #96]	; (8000bb0 <BL_voidReceiveUpdate+0x36c>)
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	2310      	movs	r3, #16
 8000b52:	9300      	str	r3, [sp, #0]
 8000b54:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b58:	4916      	ldr	r1, [pc, #88]	; (8000bb4 <BL_voidReceiveUpdate+0x370>)
 8000b5a:	4814      	ldr	r0, [pc, #80]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 8000b5c:	f000 fca7 	bl	80014ae <LORA_IF_GetData_Frame>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b38      	cmp	r3, #56	; 0x38
 8000b64:	f43f aeb5 	beq.w	80008d2 <BL_voidReceiveUpdate+0x8e>
		}
	}
	// Wait for finish code of GW
	while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) != GW_ACKNOWLEDGE_FINISHING_SENDING_CODE ){
 8000b68:	e005      	b.n	8000b76 <BL_voidReceiveUpdate+0x332>
		LORA_IF_Stransmit_Request(&SX1278,(uint8_t*) buffer_MOSI,  ADDR_NODE_1, MCU_REQUEST_PACKET);
 8000b6a:	2332      	movs	r3, #50	; 0x32
 8000b6c:	2201      	movs	r2, #1
 8000b6e:	490e      	ldr	r1, [pc, #56]	; (8000ba8 <BL_voidReceiveUpdate+0x364>)
 8000b70:	480e      	ldr	r0, [pc, #56]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 8000b72:	f000 fcc5 	bl	8001500 <LORA_IF_Stransmit_Request>
	while(LORA_IF_GetData_Frame(&SX1278, (uint8_t*) buffer_MISO, ret, 2000, 16) != GW_ACKNOWLEDGE_FINISHING_SENDING_CODE ){
 8000b76:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <BL_voidReceiveUpdate+0x36c>)
 8000b78:	781a      	ldrb	r2, [r3, #0]
 8000b7a:	2310      	movs	r3, #16
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b82:	490c      	ldr	r1, [pc, #48]	; (8000bb4 <BL_voidReceiveUpdate+0x370>)
 8000b84:	4809      	ldr	r0, [pc, #36]	; (8000bac <BL_voidReceiveUpdate+0x368>)
 8000b86:	f000 fc92 	bl	80014ae <LORA_IF_GetData_Frame>
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	2b38      	cmp	r3, #56	; 0x38
 8000b8e:	d1ec      	bne.n	8000b6a <BL_voidReceiveUpdate+0x326>
	}
		BL_voidFinishBootLoader();
 8000b90:	f000 f812 	bl	8000bb8 <BL_voidFinishBootLoader>
}
 8000b94:	bf00      	nop
 8000b96:	3740      	adds	r7, #64	; 0x40
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000b9e:	bf00      	nop
 8000ba0:	08005000 	.word	0x08005000
 8000ba4:	0801fc18 	.word	0x0801fc18
 8000ba8:	2000025c 	.word	0x2000025c
 8000bac:	200000c0 	.word	0x200000c0
 8000bb0:	200002de 	.word	0x200002de
 8000bb4:	200001d8 	.word	0x200001d8

08000bb8 <BL_voidFinishBootLoader>:

void BL_voidFinishBootLoader(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_ACTIVE_REGION_ADDRESS , BR_SET_IMAGE_ACTIVE);
 8000bbc:	f06f 010e 	mvn.w	r1, #14
 8000bc0:	4805      	ldr	r0, [pc, #20]	; (8000bd8 <BL_voidFinishBootLoader+0x20>)
 8000bc2:	f7ff fd5f 	bl	8000684 <BL_voidEraseRestoreHeaderPage>
	BL_voidEraseRestoreHeaderPage(FLAG_STATUS_BOOTLOADER , BL_RESET_BRANCHING_FLAG);
 8000bc6:	f04f 31ff 	mov.w	r1, #4294967295
 8000bca:	4804      	ldr	r0, [pc, #16]	; (8000bdc <BL_voidFinishBootLoader+0x24>)
 8000bcc:	f7ff fd5a 	bl	8000684 <BL_voidEraseRestoreHeaderPage>
	BL_voidMakeSoftWareReset();
 8000bd0:	f000 f806 	bl	8000be0 <BL_voidMakeSoftWareReset>
}
 8000bd4:	bf00      	nop
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	0801fc14 	.word	0x0801fc14
 8000bdc:	0801fc00 	.word	0x0801fc00

08000be0 <BL_voidMakeSoftWareReset>:

void BL_voidMakeSoftWareReset(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
#ifdef Debug
	__HAL_DBGMCU_FREEZE_IWDG();
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <BL_voidMakeSoftWareReset+0x38>)
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	4a0b      	ldr	r2, [pc, #44]	; (8000c18 <BL_voidMakeSoftWareReset+0x38>)
 8000bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bee:	6053      	str	r3, [r2, #4]
#endif

	hiwdg.Instance = IWDG;
 8000bf0:	4b0a      	ldr	r3, [pc, #40]	; (8000c1c <BL_voidMakeSoftWareReset+0x3c>)
 8000bf2:	4a0b      	ldr	r2, [pc, #44]	; (8000c20 <BL_voidMakeSoftWareReset+0x40>)
 8000bf4:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 8000bf6:	4b09      	ldr	r3, [pc, #36]	; (8000c1c <BL_voidMakeSoftWareReset+0x3c>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Reload = 9;
 8000bfc:	4b07      	ldr	r3, [pc, #28]	; (8000c1c <BL_voidMakeSoftWareReset+0x3c>)
 8000bfe:	2209      	movs	r2, #9
 8000c00:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000c02:	4806      	ldr	r0, [pc, #24]	; (8000c1c <BL_voidMakeSoftWareReset+0x3c>)
 8000c04:	f001 fc07 	bl	8002416 <HAL_IWDG_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <BL_voidMakeSoftWareReset+0x32>
	{
		Error_Handler();
 8000c0e:	f000 fdf1 	bl	80017f4 <Error_Handler>
	}
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	e0042000 	.word	0xe0042000
 8000c1c:	2000003c 	.word	0x2000003c
 8000c20:	40003000 	.word	0x40003000

08000c24 <SX1278_SPIRead>:
 * https://github.com/realspinner/SX1278_LoRa
 */
#include "SX1278.h"
#include <string.h>

uint8_t SX1278_SPIRead(SX1278_t *module, uint8_t addr) {
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b084      	sub	sp, #16
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
 8000c2c:	460b      	mov	r3, r1
 8000c2e:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	78fa      	ldrb	r2, [r7, #3]
 8000c36:	4611      	mov	r1, r2
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f000 fbd0 	bl	80013de <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4618      	mov	r0, r3
 8000c44:	f000 fbeb 	bl	800141e <SX1278_hw_SPIReadByte>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2101      	movs	r1, #1
 8000c52:	4618      	mov	r0, r3
 8000c54:	f000 fb88 	bl	8001368 <SX1278_hw_SetNSS>
	return tmp;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t *module, uint8_t addr, uint8_t cmd) {
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b082      	sub	sp, #8
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	70fb      	strb	r3, [r7, #3]
 8000c6e:	4613      	mov	r3, r2
 8000c70:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2100      	movs	r1, #0
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f000 fb75 	bl	8001368 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	78fb      	ldrb	r3, [r7, #3]
 8000c84:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	4610      	mov	r0, r2
 8000c8e:	f000 fba6 	bl	80013de <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	78ba      	ldrb	r2, [r7, #2]
 8000c98:	4611      	mov	r1, r2
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 fb9f 	bl	80013de <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	f000 fb5e 	bl	8001368 <SX1278_hw_SetNSS>
}
 8000cac:	bf00      	nop
 8000cae:	3708      	adds	r7, #8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <SX1278_SPIBurstRead>:

void SX1278_SPIBurstRead(SX1278_t *module, uint8_t addr, uint8_t *rxBuf,
		uint8_t length) {
 8000cb4:	b590      	push	{r4, r7, lr}
 8000cb6:	b087      	sub	sp, #28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	607a      	str	r2, [r7, #4]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	72fb      	strb	r3, [r7, #11]
 8000cc4:	4613      	mov	r3, r2
 8000cc6:	72bb      	strb	r3, [r7, #10]
	uint8_t i;
	if (length <= 1) {
 8000cc8:	7abb      	ldrb	r3, [r7, #10]
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d927      	bls.n	8000d1e <SX1278_SPIBurstRead+0x6a>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f000 fb47 	bl	8001368 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr);
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	7afa      	ldrb	r2, [r7, #11]
 8000ce0:	4611      	mov	r1, r2
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 fb7b 	bl	80013de <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000ce8:	2300      	movs	r3, #0
 8000cea:	75fb      	strb	r3, [r7, #23]
 8000cec:	e00c      	b.n	8000d08 <SX1278_SPIBurstRead+0x54>
			*(rxBuf + i) = SX1278_hw_SPIReadByte(module->hw);
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	6819      	ldr	r1, [r3, #0]
 8000cf2:	7dfb      	ldrb	r3, [r7, #23]
 8000cf4:	687a      	ldr	r2, [r7, #4]
 8000cf6:	18d4      	adds	r4, r2, r3
 8000cf8:	4608      	mov	r0, r1
 8000cfa:	f000 fb90 	bl	800141e <SX1278_hw_SPIReadByte>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	7023      	strb	r3, [r4, #0]
		for (i = 0; i < length; i++) {
 8000d02:	7dfb      	ldrb	r3, [r7, #23]
 8000d04:	3301      	adds	r3, #1
 8000d06:	75fb      	strb	r3, [r7, #23]
 8000d08:	7dfa      	ldrb	r2, [r7, #23]
 8000d0a:	7abb      	ldrb	r3, [r7, #10]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d3ee      	bcc.n	8000cee <SX1278_SPIBurstRead+0x3a>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2101      	movs	r1, #1
 8000d16:	4618      	mov	r0, r3
 8000d18:	f000 fb26 	bl	8001368 <SX1278_hw_SetNSS>
 8000d1c:	e000      	b.n	8000d20 <SX1278_SPIBurstRead+0x6c>
		return;
 8000d1e:	bf00      	nop
	}
}
 8000d20:	371c      	adds	r7, #28
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd90      	pop	{r4, r7, pc}

08000d26 <SX1278_SPIBurstWrite>:

void SX1278_SPIBurstWrite(SX1278_t *module, uint8_t addr, uint8_t *txBuf,
		uint8_t length) {
 8000d26:	b580      	push	{r7, lr}
 8000d28:	b086      	sub	sp, #24
 8000d2a:	af00      	add	r7, sp, #0
 8000d2c:	60f8      	str	r0, [r7, #12]
 8000d2e:	607a      	str	r2, [r7, #4]
 8000d30:	461a      	mov	r2, r3
 8000d32:	460b      	mov	r3, r1
 8000d34:	72fb      	strb	r3, [r7, #11]
 8000d36:	4613      	mov	r3, r2
 8000d38:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 8000d3a:	7abb      	ldrb	r3, [r7, #10]
 8000d3c:	2b01      	cmp	r3, #1
 8000d3e:	d929      	bls.n	8000d94 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2100      	movs	r1, #0
 8000d46:	4618      	mov	r0, r3
 8000d48:	f000 fb0e 	bl	8001368 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	7afb      	ldrb	r3, [r7, #11]
 8000d52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d56:	b2db      	uxtb	r3, r3
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4610      	mov	r0, r2
 8000d5c:	f000 fb3f 	bl	80013de <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000d60:	2300      	movs	r3, #0
 8000d62:	75fb      	strb	r3, [r7, #23]
 8000d64:	e00b      	b.n	8000d7e <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	6818      	ldr	r0, [r3, #0]
 8000d6a:	7dfb      	ldrb	r3, [r7, #23]
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	4413      	add	r3, r2
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	4619      	mov	r1, r3
 8000d74:	f000 fb33 	bl	80013de <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 8000d78:	7dfb      	ldrb	r3, [r7, #23]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	75fb      	strb	r3, [r7, #23]
 8000d7e:	7dfa      	ldrb	r2, [r7, #23]
 8000d80:	7abb      	ldrb	r3, [r7, #10]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d3ef      	bcc.n	8000d66 <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	2101      	movs	r1, #1
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f000 faeb 	bl	8001368 <SX1278_hw_SetNSS>
 8000d92:	e000      	b.n	8000d96 <SX1278_SPIBurstWrite+0x70>
		return;
 8000d94:	bf00      	nop
	}
}
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <SX1278_config>:

void SX1278_config(SX1278_t *module) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f000 f90d 	bl	8000fc4 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000daa:	200f      	movs	r0, #15
 8000dac:	f000 fb5d 	bl	800146a <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f000 f917 	bl	8000fe4 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	uint64_t freq = ((uint64_t) module->frequency << 19) / 32000000;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000dbc:	f04f 0000 	mov.w	r0, #0
 8000dc0:	f04f 0100 	mov.w	r1, #0
 8000dc4:	04d9      	lsls	r1, r3, #19
 8000dc6:	ea41 3152 	orr.w	r1, r1, r2, lsr #13
 8000dca:	04d0      	lsls	r0, r2, #19
 8000dcc:	4a6f      	ldr	r2, [pc, #444]	; (8000f8c <SX1278_config+0x1f0>)
 8000dce:	f04f 0300 	mov.w	r3, #0
 8000dd2:	f7ff f9bd 	bl	8000150 <__aeabi_uldivmod>
 8000dd6:	4602      	mov	r2, r0
 8000dd8:	460b      	mov	r3, r1
 8000dda:	e9c7 2304 	strd	r2, r3, [r7, #16]
	uint8_t freq_reg[3];
	freq_reg[0] = (uint8_t) (freq >> 16);
 8000dde:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000de2:	f04f 0200 	mov.w	r2, #0
 8000de6:	f04f 0300 	mov.w	r3, #0
 8000dea:	0c02      	lsrs	r2, r0, #16
 8000dec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000df0:	0c0b      	lsrs	r3, r1, #16
 8000df2:	b2d3      	uxtb	r3, r2
 8000df4:	733b      	strb	r3, [r7, #12]
	freq_reg[1] = (uint8_t) (freq >> 8);
 8000df6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000dfa:	f04f 0200 	mov.w	r2, #0
 8000dfe:	f04f 0300 	mov.w	r3, #0
 8000e02:	0a02      	lsrs	r2, r0, #8
 8000e04:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000e08:	0a0b      	lsrs	r3, r1, #8
 8000e0a:	b2d3      	uxtb	r3, r2
 8000e0c:	737b      	strb	r3, [r7, #13]
	freq_reg[2] = (uint8_t) (freq >> 0);
 8000e0e:	7c3b      	ldrb	r3, [r7, #16]
 8000e10:	73bb      	strb	r3, [r7, #14]
	SX1278_SPIBurstWrite(module, LR_RegFrMsb, (uint8_t*) freq_reg, 3); //setting  frequency parameter
 8000e12:	f107 020c 	add.w	r2, r7, #12
 8000e16:	2303      	movs	r3, #3
 8000e18:	2106      	movs	r1, #6
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ff83 	bl	8000d26 <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, RegSyncWord, 0x34);
 8000e20:	2234      	movs	r2, #52	; 0x34
 8000e22:	2139      	movs	r1, #57	; 0x39
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff ff1c 	bl	8000c62 <SX1278_SPIWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, SX1278_Power[module->power]); //Setting output power parameter
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	7c1b      	ldrb	r3, [r3, #16]
 8000e2e:	461a      	mov	r2, r3
 8000e30:	4b57      	ldr	r3, [pc, #348]	; (8000f90 <SX1278_config+0x1f4>)
 8000e32:	5c9b      	ldrb	r3, [r3, r2]
 8000e34:	461a      	mov	r2, r3
 8000e36:	2109      	movs	r1, #9
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f7ff ff12 	bl	8000c62 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000e3e:	220b      	movs	r2, #11
 8000e40:	210b      	movs	r1, #11
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f7ff ff0d 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000e48:	2223      	movs	r2, #35	; 0x23
 8000e4a:	210c      	movs	r1, #12
 8000e4c:	6878      	ldr	r0, [r7, #4]
 8000e4e:	f7ff ff08 	bl	8000c62 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[module->LoRa_SF] == 6) {	//SFactor=6
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	7c5b      	ldrb	r3, [r3, #17]
 8000e56:	461a      	mov	r2, r3
 8000e58:	4b4e      	ldr	r3, [pc, #312]	; (8000f94 <SX1278_config+0x1f8>)
 8000e5a:	5c9b      	ldrb	r3, [r3, r2]
 8000e5c:	2b06      	cmp	r3, #6
 8000e5e:	d147      	bne.n	8000ef0 <SX1278_config+0x154>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	7c9b      	ldrb	r3, [r3, #18]
 8000e64:	461a      	mov	r2, r3
 8000e66:	4b4c      	ldr	r3, [pc, #304]	; (8000f98 <SX1278_config+0x1fc>)
 8000e68:	5c9b      	ldrb	r3, [r3, r2]
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	7cdb      	ldrb	r3, [r3, #19]
 8000e72:	4619      	mov	r1, r3
 8000e74:	4b49      	ldr	r3, [pc, #292]	; (8000f9c <SX1278_config+0x200>)
 8000e76:	5c5b      	ldrb	r3, [r3, r1]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	4413      	add	r3, r2
 8000e7e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000e80:	3301      	adds	r3, #1
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	461a      	mov	r2, r3
 8000e86:	211d      	movs	r1, #29
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff feea 	bl	8000c62 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	7c5b      	ldrb	r3, [r3, #17]
 8000e92:	461a      	mov	r2, r3
 8000e94:	4b3f      	ldr	r3, [pc, #252]	; (8000f94 <SX1278_config+0x1f8>)
 8000e96:	5c9b      	ldrb	r3, [r3, r2]
 8000e98:	011b      	lsls	r3, r3, #4
 8000e9a:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x03));
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	7d1b      	ldrb	r3, [r3, #20]
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	4b3f      	ldr	r3, [pc, #252]	; (8000fa0 <SX1278_config+0x204>)
 8000ea4:	5c5b      	ldrb	r3, [r3, r1]
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	4413      	add	r3, r2
 8000eac:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000eae:	3303      	adds	r3, #3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	211e      	movs	r1, #30
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff fed3 	bl	8000c62 <SX1278_SPIWrite>

		tmp = SX1278_SPIRead(module, 0x31);
 8000ebc:	2131      	movs	r1, #49	; 0x31
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff feb0 	bl	8000c24 <SX1278_SPIRead>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	f023 0307 	bic.w	r3, r3, #7
 8000ece:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 8000ed0:	7bfb      	ldrb	r3, [r7, #15]
 8000ed2:	f043 0305 	orr.w	r3, r3, #5
 8000ed6:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
 8000eda:	461a      	mov	r2, r3
 8000edc:	2131      	movs	r1, #49	; 0x31
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f7ff febf 	bl	8000c62 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 8000ee4:	220c      	movs	r2, #12
 8000ee6:	2137      	movs	r1, #55	; 0x37
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f7ff feba 	bl	8000c62 <SX1278_SPIWrite>
 8000eee:	e029      	b.n	8000f44 <SX1278_config+0x1a8>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[module->LoRa_BW] << 4)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	7c9b      	ldrb	r3, [r3, #18]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b28      	ldr	r3, [pc, #160]	; (8000f98 <SX1278_config+0x1fc>)
 8000ef8:	5c9b      	ldrb	r3, [r3, r2]
 8000efa:	011b      	lsls	r3, r3, #4
 8000efc:	b2da      	uxtb	r2, r3
						+ (SX1278_CodingRate[module->LoRa_CR] << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	7cdb      	ldrb	r3, [r3, #19]
 8000f02:	4619      	mov	r1, r3
 8000f04:	4b25      	ldr	r3, [pc, #148]	; (8000f9c <SX1278_config+0x200>)
 8000f06:	5c5b      	ldrb	r3, [r3, r1]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000f0c:	4413      	add	r3, r2
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	461a      	mov	r2, r3
 8000f12:	211d      	movs	r1, #29
 8000f14:	6878      	ldr	r0, [r7, #4]
 8000f16:	f7ff fea4 	bl	8000c62 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[module->LoRa_SF] << 4)
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	7c5b      	ldrb	r3, [r3, #17]
 8000f1e:	461a      	mov	r2, r3
 8000f20:	4b1c      	ldr	r3, [pc, #112]	; (8000f94 <SX1278_config+0x1f8>)
 8000f22:	5c9b      	ldrb	r3, [r3, r2]
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	b2da      	uxtb	r2, r3
						+ (SX1278_CRC_Sum[module->LoRa_CRC_sum] << 2) + 0x00)); //SFactor &  LNA gain set by the internal AGC loop
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	7d1b      	ldrb	r3, [r3, #20]
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4b1c      	ldr	r3, [pc, #112]	; (8000fa0 <SX1278_config+0x204>)
 8000f30:	5c5b      	ldrb	r3, [r3, r1]
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000f36:	4413      	add	r3, r2
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	211e      	movs	r1, #30
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff fe8f 	bl	8000c62 <SX1278_SPIWrite>
	}

	SX1278_SPIWrite(module, LR_RegModemConfig3, 0x04);
 8000f44:	2204      	movs	r2, #4
 8000f46:	2126      	movs	r1, #38	; 0x26
 8000f48:	6878      	ldr	r0, [r7, #4]
 8000f4a:	f7ff fe8a 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0x08); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 8000f4e:	2208      	movs	r2, #8
 8000f50:	211f      	movs	r1, #31
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff fe85 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2120      	movs	r1, #32
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f7ff fe80 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 8); //RegPreambleLsb 8+4=12byte Preamble
 8000f62:	2208      	movs	r2, #8
 8000f64:	2121      	movs	r1, #33	; 0x21
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff fe7b 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2141      	movs	r1, #65	; 0x41
 8000f70:	6878      	ldr	r0, [r7, #4]
 8000f72:	f7ff fe76 	bl	8000c62 <SX1278_SPIWrite>
	module->readBytes = 0;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	SX1278_standby(module); //Entry standby mode
 8000f7e:	6878      	ldr	r0, [r7, #4]
 8000f80:	f000 f810 	bl	8000fa4 <SX1278_standby>
}
 8000f84:	bf00      	nop
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	01e84800 	.word	0x01e84800
 8000f90:	08003538 	.word	0x08003538
 8000f94:	0800353c 	.word	0x0800353c
 8000f98:	08003544 	.word	0x08003544
 8000f9c:	08003550 	.word	0x08003550
 8000fa0:	08003554 	.word	0x08003554

08000fa4 <SX1278_standby>:

void SX1278_standby(SX1278_t *module) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000fac:	2209      	movs	r2, #9
 8000fae:	2101      	movs	r1, #1
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f7ff fe56 	bl	8000c62 <SX1278_SPIWrite>
	module->status = STANDBY;
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2201      	movs	r2, #1
 8000fba:	759a      	strb	r2, [r3, #22]
}
 8000fbc:	bf00      	nop
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <SX1278_sleep>:

void SX1278_sleep(SX1278_t *module) {
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000fcc:	2208      	movs	r2, #8
 8000fce:	2101      	movs	r1, #1
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff fe46 	bl	8000c62 <SX1278_SPIWrite>
	module->status = SLEEP;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	759a      	strb	r2, [r3, #22]
}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t *module) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000fec:	2288      	movs	r2, #136	; 0x88
 8000fee:	2101      	movs	r1, #1
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fe36 	bl	8000c62 <SX1278_SPIWrite>
}
 8000ff6:	bf00      	nop
 8000ff8:	3708      	adds	r7, #8
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}

08000ffe <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t *module) {
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b082      	sub	sp, #8
 8001002:	af00      	add	r7, sp, #0
 8001004:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8001006:	22ff      	movs	r2, #255	; 0xff
 8001008:	2112      	movs	r1, #18
 800100a:	6878      	ldr	r0, [r7, #4]
 800100c:	f7ff fe29 	bl	8000c62 <SX1278_SPIWrite>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	460b      	mov	r3, r1
 8001022:	607a      	str	r2, [r7, #4]
 8001024:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	7afa      	ldrb	r2, [r7, #11]
 800102a:	755a      	strb	r2, [r3, #21]

	SX1278_config(module);		//Setting base parameter
 800102c:	68f8      	ldr	r0, [r7, #12]
 800102e:	f7ff feb5 	bl	8000d9c <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8001032:	2284      	movs	r2, #132	; 0x84
 8001034:	214d      	movs	r1, #77	; 0x4d
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f7ff fe13 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 800103c:	22ff      	movs	r2, #255	; 0xff
 800103e:	2124      	movs	r1, #36	; 0x24
 8001040:	68f8      	ldr	r0, [r7, #12]
 8001042:	f7ff fe0e 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8001046:	2201      	movs	r2, #1
 8001048:	2140      	movs	r1, #64	; 0x40
 800104a:	68f8      	ldr	r0, [r7, #12]
 800104c:	f7ff fe09 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8001050:	223f      	movs	r2, #63	; 0x3f
 8001052:	2111      	movs	r1, #17
 8001054:	68f8      	ldr	r0, [r7, #12]
 8001056:	f7ff fe04 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f7ff ffcf 	bl	8000ffe <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8001060:	7afb      	ldrb	r3, [r7, #11]
 8001062:	461a      	mov	r2, r3
 8001064:	2122      	movs	r1, #34	; 0x22
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f7ff fdfb 	bl	8000c62 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 800106c:	210f      	movs	r1, #15
 800106e:	68f8      	ldr	r0, [r7, #12]
 8001070:	f7ff fdd8 	bl	8000c24 <SX1278_SPIRead>
 8001074:	4603      	mov	r3, r0
 8001076:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8001078:	7dfb      	ldrb	r3, [r7, #23]
 800107a:	461a      	mov	r2, r3
 800107c:	210d      	movs	r1, #13
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f7ff fdef 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8001084:	228d      	movs	r2, #141	; 0x8d
 8001086:	2101      	movs	r1, #1
 8001088:	68f8      	ldr	r0, [r7, #12]
 800108a:	f7ff fdea 	bl	8000c62 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2200      	movs	r2, #0
 8001092:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8001096:	2118      	movs	r1, #24
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f7ff fdc3 	bl	8000c24 <SX1278_SPIRead>
 800109e:	4603      	mov	r3, r0
 80010a0:	f003 0304 	and.w	r3, r3, #4
 80010a4:	2b04      	cmp	r3, #4
 80010a6:	d104      	bne.n	80010b2 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	2203      	movs	r2, #3
 80010ac:	759a      	strb	r2, [r3, #22]
			return 1;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e013      	b.n	80010da <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3b01      	subs	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d109      	bne.n	80010d2 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f000 f967 	bl	8001396 <SX1278_hw_Reset>
			SX1278_config(module);
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f7ff fe67 	bl	8000d9c <SX1278_config>
			return 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	e003      	b.n	80010da <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 80010d2:	2001      	movs	r0, #1
 80010d4:	f000 f9c9 	bl	800146a <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 80010d8:	e7dd      	b.n	8001096 <SX1278_LoRaEntryRx+0x7e>
	}
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3718      	adds	r7, #24
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <SX1278_LoRaRxPacket>:

uint8_t SX1278_LoRaRxPacket(SX1278_t *module) {
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b084      	sub	sp, #16
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
	unsigned char addr;
	unsigned char packet_size;

	if (SX1278_hw_GetDIO0(module->hw)) {
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f9c6 	bl	8001480 <SX1278_hw_GetDIO0>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d030      	beq.n	800115c <SX1278_LoRaRxPacket+0x7a>
		memset(module->rxBuffer, 0x00, SX1278_MAX_PACKET);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	3317      	adds	r3, #23
 80010fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001102:	2100      	movs	r1, #0
 8001104:	4618      	mov	r0, r3
 8001106:	f002 f9d1 	bl	80034ac <memset>

		addr = SX1278_SPIRead(module, LR_RegFifoRxCurrentaddr); //last packet addr
 800110a:	2110      	movs	r1, #16
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff fd89 	bl	8000c24 <SX1278_SPIRead>
 8001112:	4603      	mov	r3, r0
 8001114:	73bb      	strb	r3, [r7, #14]
		SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr -> FiFoAddrPtr
 8001116:	7bbb      	ldrb	r3, [r7, #14]
 8001118:	461a      	mov	r2, r3
 800111a:	210d      	movs	r1, #13
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff fda0 	bl	8000c62 <SX1278_SPIWrite>

		if (module->LoRa_SF == SX1278_LORA_SF_6) { //When SpreadFactor is six,will used Implicit Header mode(Excluding internal packet length)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	7c5b      	ldrb	r3, [r3, #17]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d103      	bne.n	8001132 <SX1278_LoRaRxPacket+0x50>
			packet_size = module->packetLength;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	7d5b      	ldrb	r3, [r3, #21]
 800112e:	73fb      	strb	r3, [r7, #15]
 8001130:	e005      	b.n	800113e <SX1278_LoRaRxPacket+0x5c>
		} else {
			packet_size = SX1278_SPIRead(module, LR_RegRxNbBytes); //Number for received bytes
 8001132:	2113      	movs	r1, #19
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff fd75 	bl	8000c24 <SX1278_SPIRead>
 800113a:	4603      	mov	r3, r0
 800113c:	73fb      	strb	r3, [r7, #15]
		}

		SX1278_SPIBurstRead(module, 0x00, module->rxBuffer, packet_size);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f103 0217 	add.w	r2, r3, #23
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	2100      	movs	r1, #0
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff fdb3 	bl	8000cb4 <SX1278_SPIBurstRead>
		module->readBytes = packet_size;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	7bfa      	ldrb	r2, [r7, #15]
 8001152:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
		SX1278_clearLoRaIrq(module);
 8001156:	6878      	ldr	r0, [r7, #4]
 8001158:	f7ff ff51 	bl	8000ffe <SX1278_clearLoRaIrq>
	}
	return module->readBytes;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
}
 8001162:	4618      	mov	r0, r3
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <SX1278_LoRaEntryTx>:

int SX1278_LoRaEntryTx(SX1278_t *module, uint8_t length, uint32_t timeout) {
 800116a:	b580      	push	{r7, lr}
 800116c:	b086      	sub	sp, #24
 800116e:	af00      	add	r7, sp, #0
 8001170:	60f8      	str	r0, [r7, #12]
 8001172:	460b      	mov	r3, r1
 8001174:	607a      	str	r2, [r7, #4]
 8001176:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;
	uint8_t temp;

	module->packetLength = length;
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	7afa      	ldrb	r2, [r7, #11]
 800117c:	755a      	strb	r2, [r3, #21]

	SX1278_config(module); //setting base parameter
 800117e:	68f8      	ldr	r0, [r7, #12]
 8001180:	f7ff fe0c 	bl	8000d9c <SX1278_config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x87);	//Tx for 20dBm
 8001184:	2287      	movs	r2, #135	; 0x87
 8001186:	214d      	movs	r1, #77	; 0x4d
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f7ff fd6a 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0x00); //RegHopPeriod NO FHSS
 800118e:	2200      	movs	r2, #0
 8001190:	2124      	movs	r1, #36	; 0x24
 8001192:	68f8      	ldr	r0, [r7, #12]
 8001194:	f7ff fd65 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41); //DIO0=01, DIO1=00,DIO2=00, DIO3=01
 8001198:	2241      	movs	r2, #65	; 0x41
 800119a:	2140      	movs	r1, #64	; 0x40
 800119c:	68f8      	ldr	r0, [r7, #12]
 800119e:	f7ff fd60 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 80011a2:	68f8      	ldr	r0, [r7, #12]
 80011a4:	f7ff ff2b 	bl	8000ffe <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0xF7); //Open TxDone interrupt
 80011a8:	22f7      	movs	r2, #247	; 0xf7
 80011aa:	2111      	movs	r1, #17
 80011ac:	68f8      	ldr	r0, [r7, #12]
 80011ae:	f7ff fd58 	bl	8000c62 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length); //RegPayloadLength 21byte
 80011b2:	7afb      	ldrb	r3, [r7, #11]
 80011b4:	461a      	mov	r2, r3
 80011b6:	2122      	movs	r1, #34	; 0x22
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f7ff fd52 	bl	8000c62 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoTxBaseAddr); //RegFiFoTxBaseAddr
 80011be:	210e      	movs	r1, #14
 80011c0:	68f8      	ldr	r0, [r7, #12]
 80011c2:	f7ff fd2f 	bl	8000c24 <SX1278_SPIRead>
 80011c6:	4603      	mov	r3, r0
 80011c8:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RegFifoAddrPtr
 80011ca:	7dfb      	ldrb	r3, [r7, #23]
 80011cc:	461a      	mov	r2, r3
 80011ce:	210d      	movs	r1, #13
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f7ff fd46 	bl	8000c62 <SX1278_SPIWrite>

	while (1) {
		temp = SX1278_SPIRead(module, LR_RegPayloadLength);
 80011d6:	2122      	movs	r1, #34	; 0x22
 80011d8:	68f8      	ldr	r0, [r7, #12]
 80011da:	f7ff fd23 	bl	8000c24 <SX1278_SPIRead>
 80011de:	4603      	mov	r3, r0
 80011e0:	75bb      	strb	r3, [r7, #22]
		if (temp == length) {
 80011e2:	7dba      	ldrb	r2, [r7, #22]
 80011e4:	7afb      	ldrb	r3, [r7, #11]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d104      	bne.n	80011f4 <SX1278_LoRaEntryTx+0x8a>
			module->status = TX;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	2202      	movs	r2, #2
 80011ee:	759a      	strb	r2, [r3, #22]
			return 1;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e00e      	b.n	8001212 <SX1278_LoRaEntryTx+0xa8>
		}

		if (--timeout == 0) {
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	3b01      	subs	r3, #1
 80011f8:	607b      	str	r3, [r7, #4]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d1ea      	bne.n	80011d6 <SX1278_LoRaEntryTx+0x6c>
			SX1278_hw_Reset(module->hw);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f000 f8c6 	bl	8001396 <SX1278_hw_Reset>
			SX1278_config(module);
 800120a:	68f8      	ldr	r0, [r7, #12]
 800120c:	f7ff fdc6 	bl	8000d9c <SX1278_config>
			return 0;
 8001210:	2300      	movs	r3, #0
		}
	}
}
 8001212:	4618      	mov	r0, r3
 8001214:	3718      	adds	r7, #24
 8001216:	46bd      	mov	sp, r7
 8001218:	bd80      	pop	{r7, pc}

0800121a <SX1278_LoRaTxPacket>:

int SX1278_LoRaTxPacket(SX1278_t *module, uint8_t *txBuffer, uint8_t length,
		uint32_t timeout) {
 800121a:	b580      	push	{r7, lr}
 800121c:	b084      	sub	sp, #16
 800121e:	af00      	add	r7, sp, #0
 8001220:	60f8      	str	r0, [r7, #12]
 8001222:	60b9      	str	r1, [r7, #8]
 8001224:	603b      	str	r3, [r7, #0]
 8001226:	4613      	mov	r3, r2
 8001228:	71fb      	strb	r3, [r7, #7]
	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	2100      	movs	r1, #0
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	f7ff fd78 	bl	8000d26 <SX1278_SPIBurstWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8b);	//Tx Mode
 8001236:	228b      	movs	r2, #139	; 0x8b
 8001238:	2101      	movs	r1, #1
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff fd11 	bl	8000c62 <SX1278_SPIWrite>
	while (1) {
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f000 f91b 	bl	8001480 <SX1278_hw_GetDIO0>
 800124a:	4603      	mov	r3, r0
 800124c:	2b00      	cmp	r3, #0
 800124e:	d00b      	beq.n	8001268 <SX1278_LoRaTxPacket+0x4e>
			SX1278_SPIRead(module, LR_RegIrqFlags);
 8001250:	2112      	movs	r1, #18
 8001252:	68f8      	ldr	r0, [r7, #12]
 8001254:	f7ff fce6 	bl	8000c24 <SX1278_SPIRead>
			SX1278_clearLoRaIrq(module); //Clear irq
 8001258:	68f8      	ldr	r0, [r7, #12]
 800125a:	f7ff fed0 	bl	8000ffe <SX1278_clearLoRaIrq>
			SX1278_standby(module); //Entry Standby mode
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f7ff fea0 	bl	8000fa4 <SX1278_standby>
			return 1;
 8001264:	2301      	movs	r3, #1
 8001266:	e013      	b.n	8001290 <SX1278_LoRaTxPacket+0x76>
		}

		if (--timeout == 0) {
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	3b01      	subs	r3, #1
 800126c:	603b      	str	r3, [r7, #0]
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d109      	bne.n	8001288 <SX1278_LoRaTxPacket+0x6e>
			SX1278_hw_Reset(module->hw);
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	4618      	mov	r0, r3
 800127a:	f000 f88c 	bl	8001396 <SX1278_hw_Reset>
			SX1278_config(module);
 800127e:	68f8      	ldr	r0, [r7, #12]
 8001280:	f7ff fd8c 	bl	8000d9c <SX1278_config>
			return 0;
 8001284:	2300      	movs	r3, #0
 8001286:	e003      	b.n	8001290 <SX1278_LoRaTxPacket+0x76>
		}
		SX1278_hw_DelayMs(1);
 8001288:	2001      	movs	r0, #1
 800128a:	f000 f8ee 	bl	800146a <SX1278_hw_DelayMs>
		if (SX1278_hw_GetDIO0(module->hw)) { //if(Get_NIRQ()) //Packet send over
 800128e:	e7d7      	b.n	8001240 <SX1278_LoRaTxPacket+0x26>
	}
}
 8001290:	4618      	mov	r0, r3
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <SX1278_init>:

void SX1278_init(SX1278_t *module, uint64_t frequency, uint8_t power,
		uint8_t LoRa_SF, uint8_t LoRa_BW, uint8_t LoRa_CR,
		uint8_t LoRa_CRC_sum, uint8_t packetLength) {
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	60f8      	str	r0, [r7, #12]
 80012a0:	e9c7 2300 	strd	r2, r3, [r7]
	SX1278_hw_init(module->hw);
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f000 f848 	bl	800133e <SX1278_hw_init>
	module->frequency = frequency;
 80012ae:	68f9      	ldr	r1, [r7, #12]
 80012b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80012b4:	e9c1 2302 	strd	r2, r3, [r1, #8]
	module->power = power;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	7e3a      	ldrb	r2, [r7, #24]
 80012bc:	741a      	strb	r2, [r3, #16]
	module->LoRa_SF = LoRa_SF;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	7f3a      	ldrb	r2, [r7, #28]
 80012c2:	745a      	strb	r2, [r3, #17]
	module->LoRa_BW = LoRa_BW;
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012ca:	749a      	strb	r2, [r3, #18]
	module->LoRa_CR = LoRa_CR;
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80012d2:	74da      	strb	r2, [r3, #19]
	module->LoRa_CRC_sum = LoRa_CRC_sum;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80012da:	751a      	strb	r2, [r3, #20]
	module->packetLength = packetLength;
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80012e2:	755a      	strb	r2, [r3, #21]
	SX1278_config(module);
 80012e4:	68f8      	ldr	r0, [r7, #12]
 80012e6:	f7ff fd59 	bl	8000d9c <SX1278_config>
}
 80012ea:	bf00      	nop
 80012ec:	3710      	adds	r7, #16
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <SX1278_read>:

uint8_t SX1278_available(SX1278_t *module) {
	return SX1278_LoRaRxPacket(module);
}

uint8_t SX1278_read(SX1278_t *module, uint8_t *rxBuf, uint8_t length) {
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b084      	sub	sp, #16
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	60f8      	str	r0, [r7, #12]
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	4613      	mov	r3, r2
 80012fe:	71fb      	strb	r3, [r7, #7]
	if (length != module->readBytes)
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8001306:	79fa      	ldrb	r2, [r7, #7]
 8001308:	429a      	cmp	r2, r3
 800130a:	d003      	beq.n	8001314 <SX1278_read+0x22>
		length = module->readBytes;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f893 3117 	ldrb.w	r3, [r3, #279]	; 0x117
 8001312:	71fb      	strb	r3, [r7, #7]
	memcpy(rxBuf, module->rxBuffer, length);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	3317      	adds	r3, #23
 8001318:	79fa      	ldrb	r2, [r7, #7]
 800131a:	4619      	mov	r1, r3
 800131c:	68b8      	ldr	r0, [r7, #8]
 800131e:	f002 f8f1 	bl	8003504 <memcpy>
	rxBuf[length] = '\0';
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	68ba      	ldr	r2, [r7, #8]
 8001326:	4413      	add	r3, r2
 8001328:	2200      	movs	r2, #0
 800132a:	701a      	strb	r2, [r3, #0]
	module->readBytes = 0;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	2200      	movs	r2, #0
 8001330:	f883 2117 	strb.w	r2, [r3, #279]	; 0x117
	return length;
 8001334:	79fb      	ldrb	r3, [r7, #7]
}
 8001336:	4618      	mov	r0, r3
 8001338:	3710      	adds	r7, #16
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}

0800133e <SX1278_hw_init>:
#include "SX1278_hw.h"
#include <string.h>
#include "main.h"


__weak void SX1278_hw_init(SX1278_hw_t *hw) {
 800133e:	b580      	push	{r7, lr}
 8001340:	b082      	sub	sp, #8
 8001342:	af00      	add	r7, sp, #0
 8001344:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8001346:	2101      	movs	r1, #1
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 f80d 	bl	8001368 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	6858      	ldr	r0, [r3, #4]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	b29b      	uxth	r3, r3
 8001358:	2201      	movs	r2, #1
 800135a:	4619      	mov	r1, r3
 800135c:	f001 f843 	bl	80023e6 <HAL_GPIO_WritePin>
}
 8001360:	bf00      	nop
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}

08001368 <SX1278_hw_SetNSS>:

__weak void SX1278_hw_SetNSS(SX1278_hw_t *hw, int value) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6958      	ldr	r0, [r3, #20]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	691b      	ldr	r3, [r3, #16]
 800137a:	b299      	uxth	r1, r3
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	bf0c      	ite	eq
 8001382:	2301      	moveq	r3, #1
 8001384:	2300      	movne	r3, #0
 8001386:	b2db      	uxtb	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	f001 f82c 	bl	80023e6 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 800138e:	bf00      	nop
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <SX1278_hw_Reset>:

__weak void SX1278_hw_Reset(SX1278_hw_t *hw) {
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 800139e:	2101      	movs	r1, #1
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f7ff ffe1 	bl	8001368 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	6858      	ldr	r0, [r3, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	b29b      	uxth	r3, r3
 80013b0:	2200      	movs	r2, #0
 80013b2:	4619      	mov	r1, r3
 80013b4:	f001 f817 	bl	80023e6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 80013b8:	2001      	movs	r0, #1
 80013ba:	f000 f856 	bl	800146a <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6858      	ldr	r0, [r3, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	b29b      	uxth	r3, r3
 80013c8:	2201      	movs	r2, #1
 80013ca:	4619      	mov	r1, r3
 80013cc:	f001 f80b 	bl	80023e6 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 80013d0:	2064      	movs	r0, #100	; 0x64
 80013d2:	f000 f84a 	bl	800146a <SX1278_hw_DelayMs>
}
 80013d6:	bf00      	nop
 80013d8:	3708      	adds	r7, #8
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <SX1278_hw_SPICommand>:

__weak void SX1278_hw_SPICommand(SX1278_hw_t *hw, uint8_t cmd) {
 80013de:	b580      	push	{r7, lr}
 80013e0:	b082      	sub	sp, #8
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	460b      	mov	r3, r1
 80013e8:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 80013ea:	2100      	movs	r1, #0
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff ffbb 	bl	8001368 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6998      	ldr	r0, [r3, #24]
 80013f6:	1cf9      	adds	r1, r7, #3
 80013f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013fc:	2201      	movs	r2, #1
 80013fe:	f001 fcaf 	bl	8002d60 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 8001402:	bf00      	nop
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	4618      	mov	r0, r3
 800140a:	f001 ff9c 	bl	8003346 <HAL_SPI_GetState>
 800140e:	4603      	mov	r3, r0
 8001410:	2b01      	cmp	r3, #1
 8001412:	d1f7      	bne.n	8001404 <SX1278_hw_SPICommand+0x26>
		;
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <SX1278_hw_SPIReadByte>:

__weak uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t *hw) {
 800141e:	b580      	push	{r7, lr}
 8001420:	b086      	sub	sp, #24
 8001422:	af02      	add	r7, sp, #8
 8001424:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8001426:	2300      	movs	r3, #0
 8001428:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 800142a:	2300      	movs	r3, #0
 800142c:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 800142e:	2100      	movs	r1, #0
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f7ff ff99 	bl	8001368 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6998      	ldr	r0, [r3, #24]
 800143a:	f107 020e 	add.w	r2, r7, #14
 800143e:	f107 010f 	add.w	r1, r7, #15
 8001442:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001446:	9300      	str	r3, [sp, #0]
 8001448:	2301      	movs	r3, #1
 800144a:	f001 fdcc 	bl	8002fe6 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800144e:	bf00      	nop
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	699b      	ldr	r3, [r3, #24]
 8001454:	4618      	mov	r0, r3
 8001456:	f001 ff76 	bl	8003346 <HAL_SPI_GetState>
 800145a:	4603      	mov	r3, r0
 800145c:	2b01      	cmp	r3, #1
 800145e:	d1f7      	bne.n	8001450 <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 8001460:	7bbb      	ldrb	r3, [r7, #14]
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <SX1278_hw_DelayMs>:

__weak void SX1278_hw_DelayMs(uint32_t msec) {
 800146a:	b580      	push	{r7, lr}
 800146c:	b082      	sub	sp, #8
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f000 fb14 	bl	8001aa0 <HAL_Delay>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}

08001480 <SX1278_hw_GetDIO0>:

__weak int SX1278_hw_GetDIO0(SX1278_hw_t *hw) {
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
	return (HAL_GPIO_ReadPin(hw->dio0.port, hw->dio0.pin) == GPIO_PIN_SET);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	68da      	ldr	r2, [r3, #12]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	b29b      	uxth	r3, r3
 8001492:	4619      	mov	r1, r3
 8001494:	4610      	mov	r0, r2
 8001496:	f000 ff8f 	bl	80023b8 <HAL_GPIO_ReadPin>
 800149a:	4603      	mov	r3, r0
 800149c:	2b01      	cmp	r3, #1
 800149e:	bf0c      	ite	eq
 80014a0:	2301      	moveq	r3, #1
 80014a2:	2300      	movne	r3, #0
 80014a4:	b2db      	uxtb	r3, r3
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <LORA_IF_GetData_Frame>:
#include "SX1278_if.h"
#include "SX1278.h"

char buffer_req[16] = "";
#define ADDR_MASTER  0x123
uint8_t LORA_IF_GetData_Frame(SX1278_t *module , uint8_t* buffer , uint8_t ret , uint32_t timeout , uint8_t length ){
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b084      	sub	sp, #16
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	60f8      	str	r0, [r7, #12]
 80014b6:	60b9      	str	r1, [r7, #8]
 80014b8:	603b      	str	r3, [r7, #0]
 80014ba:	4613      	mov	r3, r2
 80014bc:	71fb      	strb	r3, [r7, #7]
    ret = SX1278_LoRaEntryRx(module, length, timeout);
 80014be:	7e3b      	ldrb	r3, [r7, #24]
 80014c0:	683a      	ldr	r2, [r7, #0]
 80014c2:	4619      	mov	r1, r3
 80014c4:	68f8      	ldr	r0, [r7, #12]
 80014c6:	f7ff fda7 	bl	8001018 <SX1278_LoRaEntryRx>
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(100);
 80014ce:	2064      	movs	r0, #100	; 0x64
 80014d0:	f000 fae6 	bl	8001aa0 <HAL_Delay>
	ret = SX1278_LoRaRxPacket(module);
 80014d4:	68f8      	ldr	r0, [r7, #12]
 80014d6:	f7ff fe04 	bl	80010e2 <SX1278_LoRaRxPacket>
 80014da:	4603      	mov	r3, r0
 80014dc:	71fb      	strb	r3, [r7, #7]
	if ( ret > 0 ) {
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d007      	beq.n	80014f4 <LORA_IF_GetData_Frame+0x46>
		ret = SX1278_read(module, (uint8_t*) buffer, ret);
 80014e4:	79fb      	ldrb	r3, [r7, #7]
 80014e6:	461a      	mov	r2, r3
 80014e8:	68b9      	ldr	r1, [r7, #8]
 80014ea:	68f8      	ldr	r0, [r7, #12]
 80014ec:	f7ff ff01 	bl	80012f2 <SX1278_read>
 80014f0:	4603      	mov	r3, r0
 80014f2:	71fb      	strb	r3, [r7, #7]
		if(buffer[0] == ADDR_MASTER)
			return buffer[1];
	}
    return 0;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <LORA_IF_Stransmit_Request>:
//LoRa_Return_t LORA_IF_Stransmit_Data_Frame(SX1278_t *module , uint8_t* buffer , uint8_t ret , uint32_t timeout , uint8_t length ){
//    ret = SX1278_LoRaEntryTx(module, length , timeout);
//	ret = SX1278_LoRaTxPacket(module, (uint8_t*) buffer, length, timeout);
//	return LORA_OKE;
//}
LoRa_Return_t LORA_IF_Stransmit_Request(SX1278_t *module , uint8_t *buffer, uint8_t addr ,uint8_t ACK_req){
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	4611      	mov	r1, r2
 800150c:	461a      	mov	r2, r3
 800150e:	460b      	mov	r3, r1
 8001510:	71fb      	strb	r3, [r7, #7]
 8001512:	4613      	mov	r3, r2
 8001514:	71bb      	strb	r3, [r7, #6]
	buffer_req[0] = addr;
 8001516:	4a12      	ldr	r2, [pc, #72]	; (8001560 <LORA_IF_Stransmit_Request+0x60>)
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	7013      	strb	r3, [r2, #0]
	buffer_req[1] = ACK_req;
 800151c:	4a10      	ldr	r2, [pc, #64]	; (8001560 <LORA_IF_Stransmit_Request+0x60>)
 800151e:	79bb      	ldrb	r3, [r7, #6]
 8001520:	7053      	strb	r3, [r2, #1]
	while(1){
	 ret = SX1278_LoRaEntryTx(module, 16  , 2000);
 8001522:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001526:	2110      	movs	r1, #16
 8001528:	68f8      	ldr	r0, [r7, #12]
 800152a:	f7ff fe1e 	bl	800116a <SX1278_LoRaEntryTx>
 800152e:	4603      	mov	r3, r0
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <LORA_IF_Stransmit_Request+0x64>)
 8001534:	701a      	strb	r2, [r3, #0]
	 ret = SX1278_LoRaTxPacket(module, (uint8_t*) buffer, 16, 2000);
 8001536:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800153a:	2210      	movs	r2, #16
 800153c:	68b9      	ldr	r1, [r7, #8]
 800153e:	68f8      	ldr	r0, [r7, #12]
 8001540:	f7ff fe6b 	bl	800121a <SX1278_LoRaTxPacket>
 8001544:	4603      	mov	r3, r0
 8001546:	b2da      	uxtb	r2, r3
 8001548:	4b06      	ldr	r3, [pc, #24]	; (8001564 <LORA_IF_Stransmit_Request+0x64>)
 800154a:	701a      	strb	r2, [r3, #0]
	 if(ret){
 800154c:	4b05      	ldr	r3, [pc, #20]	; (8001564 <LORA_IF_Stransmit_Request+0x64>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d0e6      	beq.n	8001522 <LORA_IF_Stransmit_Request+0x22>
		return LORA_OKE;
 8001554:	2300      	movs	r3, #0
	 }


	}
	return LORA_ERROR;
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	2000002c 	.word	0x2000002c
 8001564:	200002de 	.word	0x200002de

08001568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800156e:	f000 fa17 	bl	80019a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001572:	f000 f83f 	bl	80015f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001576:	f000 f8bb 	bl	80016f0 <MX_GPIO_Init>
  //MX_IWDG_Init();
  MX_SPI1_Init();
 800157a:	f000 f883 	bl	8001684 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //initialize LoRa module
  SX1278_hw.dio0.port = DIO0_GPIO_Port;
 800157e:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <main+0x78>)
 8001580:	4a18      	ldr	r2, [pc, #96]	; (80015e4 <main+0x7c>)
 8001582:	60da      	str	r2, [r3, #12]
  SX1278_hw.dio0.pin = DIO0_Pin;
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <main+0x78>)
 8001586:	2201      	movs	r2, #1
 8001588:	609a      	str	r2, [r3, #8]
  SX1278_hw.nss.port = NSS_GPIO_Port;
 800158a:	4b15      	ldr	r3, [pc, #84]	; (80015e0 <main+0x78>)
 800158c:	4a16      	ldr	r2, [pc, #88]	; (80015e8 <main+0x80>)
 800158e:	615a      	str	r2, [r3, #20]
  SX1278_hw.nss.pin = NSS_Pin;
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <main+0x78>)
 8001592:	2210      	movs	r2, #16
 8001594:	611a      	str	r2, [r3, #16]
  SX1278_hw.reset.port = RESET_GPIO_Port;
 8001596:	4b12      	ldr	r3, [pc, #72]	; (80015e0 <main+0x78>)
 8001598:	4a12      	ldr	r2, [pc, #72]	; (80015e4 <main+0x7c>)
 800159a:	605a      	str	r2, [r3, #4]
  SX1278_hw.reset.pin = RESET_Pin;
 800159c:	4b10      	ldr	r3, [pc, #64]	; (80015e0 <main+0x78>)
 800159e:	2202      	movs	r2, #2
 80015a0:	601a      	str	r2, [r3, #0]
  SX1278_hw.spi = &hspi1;
 80015a2:	4b0f      	ldr	r3, [pc, #60]	; (80015e0 <main+0x78>)
 80015a4:	4a11      	ldr	r2, [pc, #68]	; (80015ec <main+0x84>)
 80015a6:	619a      	str	r2, [r3, #24]
  SX1278.hw = &SX1278_hw;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <main+0x88>)
 80015aa:	4a0d      	ldr	r2, [pc, #52]	; (80015e0 <main+0x78>)
 80015ac:	601a      	str	r2, [r3, #0]
  SX1278_init(&SX1278, 434000000, SX1278_POWER_17DBM, SX1278_LORA_SF_7,
 80015ae:	2380      	movs	r3, #128	; 0x80
 80015b0:	9305      	str	r3, [sp, #20]
 80015b2:	2300      	movs	r3, #0
 80015b4:	9304      	str	r3, [sp, #16]
 80015b6:	2303      	movs	r3, #3
 80015b8:	9303      	str	r3, [sp, #12]
 80015ba:	2309      	movs	r3, #9
 80015bc:	9302      	str	r3, [sp, #8]
 80015be:	2301      	movs	r3, #1
 80015c0:	9301      	str	r3, [sp, #4]
 80015c2:	2301      	movs	r3, #1
 80015c4:	9300      	str	r3, [sp, #0]
 80015c6:	a304      	add	r3, pc, #16	; (adr r3, 80015d8 <main+0x70>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	4808      	ldr	r0, [pc, #32]	; (80015f0 <main+0x88>)
 80015ce:	f7ff fe63 	bl	8001298 <SX1278_init>
  SX1278_LORA_BW_500KHZ, SX1278_LORA_CR_4_8, SX1278_LORA_CRC_EN, 128);

  BL_voidBootLoader_Init();
 80015d2:	f7fe ff4b 	bl	800046c <BL_voidBootLoader_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80015d6:	e7fe      	b.n	80015d6 <main+0x6e>
 80015d8:	19de5080 	.word	0x19de5080
 80015dc:	00000000 	.word	0x00000000
 80015e0:	200000a0 	.word	0x200000a0
 80015e4:	40010c00 	.word	0x40010c00
 80015e8:	40010800 	.word	0x40010800
 80015ec:	20000048 	.word	0x20000048
 80015f0:	200000c0 	.word	0x200000c0

080015f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b090      	sub	sp, #64	; 0x40
 80015f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015fa:	f107 0318 	add.w	r3, r7, #24
 80015fe:	2228      	movs	r2, #40	; 0x28
 8001600:	2100      	movs	r1, #0
 8001602:	4618      	mov	r0, r3
 8001604:	f001 ff52 	bl	80034ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001616:	2309      	movs	r3, #9
 8001618:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800161a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800161e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001620:	2300      	movs	r3, #0
 8001622:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001624:	2301      	movs	r3, #1
 8001626:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001628:	2301      	movs	r3, #1
 800162a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800162c:	2302      	movs	r3, #2
 800162e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001634:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001636:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800163a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800163c:	f107 0318 	add.w	r3, r7, #24
 8001640:	4618      	mov	r0, r3
 8001642:	f000 ff2b 	bl	800249c <HAL_RCC_OscConfig>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800164c:	f000 f8d2 	bl	80017f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001650:	230f      	movs	r3, #15
 8001652:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001654:	2302      	movs	r3, #2
 8001656:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800165c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001660:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	2102      	movs	r1, #2
 800166a:	4618      	mov	r0, r3
 800166c:	f001 f998 	bl	80029a0 <HAL_RCC_ClockConfig>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8001676:	f000 f8bd 	bl	80017f4 <Error_Handler>
  }
}
 800167a:	bf00      	nop
 800167c:	3740      	adds	r7, #64	; 0x40
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}
	...

08001684 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001688:	4b17      	ldr	r3, [pc, #92]	; (80016e8 <MX_SPI1_Init+0x64>)
 800168a:	4a18      	ldr	r2, [pc, #96]	; (80016ec <MX_SPI1_Init+0x68>)
 800168c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <MX_SPI1_Init+0x64>)
 8001690:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001694:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001696:	4b14      	ldr	r3, [pc, #80]	; (80016e8 <MX_SPI1_Init+0x64>)
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <MX_SPI1_Init+0x64>)
 800169e:	2200      	movs	r2, #0
 80016a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016a2:	4b11      	ldr	r3, [pc, #68]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016a8:	4b0f      	ldr	r3, [pc, #60]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016ae:	4b0e      	ldr	r3, [pc, #56]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80016b6:	4b0c      	ldr	r3, [pc, #48]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016b8:	2210      	movs	r2, #16
 80016ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016bc:	4b0a      	ldr	r3, [pc, #40]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016be:	2200      	movs	r2, #0
 80016c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016c2:	4b09      	ldr	r3, [pc, #36]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016c8:	4b07      	ldr	r3, [pc, #28]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80016ce:	4b06      	ldr	r3, [pc, #24]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016d0:	220a      	movs	r2, #10
 80016d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016d4:	4804      	ldr	r0, [pc, #16]	; (80016e8 <MX_SPI1_Init+0x64>)
 80016d6:	f001 fabf 	bl	8002c58 <HAL_SPI_Init>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016e0:	f000 f888 	bl	80017f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016e4:	bf00      	nop
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	20000048 	.word	0x20000048
 80016ec:	40013000 	.word	0x40013000

080016f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	2200      	movs	r2, #0
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	605a      	str	r2, [r3, #4]
 8001700:	609a      	str	r2, [r3, #8]
 8001702:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001704:	4b37      	ldr	r3, [pc, #220]	; (80017e4 <MX_GPIO_Init+0xf4>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	4a36      	ldr	r2, [pc, #216]	; (80017e4 <MX_GPIO_Init+0xf4>)
 800170a:	f043 0310 	orr.w	r3, r3, #16
 800170e:	6193      	str	r3, [r2, #24]
 8001710:	4b34      	ldr	r3, [pc, #208]	; (80017e4 <MX_GPIO_Init+0xf4>)
 8001712:	699b      	ldr	r3, [r3, #24]
 8001714:	f003 0310 	and.w	r3, r3, #16
 8001718:	60fb      	str	r3, [r7, #12]
 800171a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800171c:	4b31      	ldr	r3, [pc, #196]	; (80017e4 <MX_GPIO_Init+0xf4>)
 800171e:	699b      	ldr	r3, [r3, #24]
 8001720:	4a30      	ldr	r2, [pc, #192]	; (80017e4 <MX_GPIO_Init+0xf4>)
 8001722:	f043 0320 	orr.w	r3, r3, #32
 8001726:	6193      	str	r3, [r2, #24]
 8001728:	4b2e      	ldr	r3, [pc, #184]	; (80017e4 <MX_GPIO_Init+0xf4>)
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	f003 0320 	and.w	r3, r3, #32
 8001730:	60bb      	str	r3, [r7, #8]
 8001732:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001734:	4b2b      	ldr	r3, [pc, #172]	; (80017e4 <MX_GPIO_Init+0xf4>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a2a      	ldr	r2, [pc, #168]	; (80017e4 <MX_GPIO_Init+0xf4>)
 800173a:	f043 0304 	orr.w	r3, r3, #4
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b28      	ldr	r3, [pc, #160]	; (80017e4 <MX_GPIO_Init+0xf4>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f003 0304 	and.w	r3, r3, #4
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800174c:	4b25      	ldr	r3, [pc, #148]	; (80017e4 <MX_GPIO_Init+0xf4>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a24      	ldr	r2, [pc, #144]	; (80017e4 <MX_GPIO_Init+0xf4>)
 8001752:	f043 0308 	orr.w	r3, r3, #8
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	4b22      	ldr	r3, [pc, #136]	; (80017e4 <MX_GPIO_Init+0xf4>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f003 0308 	and.w	r3, r3, #8
 8001760:	603b      	str	r3, [r7, #0]
 8001762:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800176a:	481f      	ldr	r0, [pc, #124]	; (80017e8 <MX_GPIO_Init+0xf8>)
 800176c:	f000 fe3b 	bl	80023e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET);
 8001770:	2200      	movs	r2, #0
 8001772:	2110      	movs	r1, #16
 8001774:	481d      	ldr	r0, [pc, #116]	; (80017ec <MX_GPIO_Init+0xfc>)
 8001776:	f000 fe36 	bl	80023e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIO0_Pin|RESET_Pin|MODE_Pin, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	2107      	movs	r1, #7
 800177e:	481c      	ldr	r0, [pc, #112]	; (80017f0 <MX_GPIO_Init+0x100>)
 8001780:	f000 fe31 	bl	80023e6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001784:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001788:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178a:	2301      	movs	r3, #1
 800178c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001792:	2302      	movs	r3, #2
 8001794:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001796:	f107 0310 	add.w	r3, r7, #16
 800179a:	4619      	mov	r1, r3
 800179c:	4812      	ldr	r0, [pc, #72]	; (80017e8 <MX_GPIO_Init+0xf8>)
 800179e:	f000 fc87 	bl	80020b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 80017a2:	2310      	movs	r3, #16
 80017a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017aa:	2300      	movs	r3, #0
 80017ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ae:	2302      	movs	r3, #2
 80017b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 80017b2:	f107 0310 	add.w	r3, r7, #16
 80017b6:	4619      	mov	r1, r3
 80017b8:	480c      	ldr	r0, [pc, #48]	; (80017ec <MX_GPIO_Init+0xfc>)
 80017ba:	f000 fc79 	bl	80020b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIO0_Pin RESET_Pin MODE_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin|RESET_Pin|MODE_Pin;
 80017be:	2307      	movs	r3, #7
 80017c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c2:	2301      	movs	r3, #1
 80017c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2302      	movs	r3, #2
 80017cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017ce:	f107 0310 	add.w	r3, r7, #16
 80017d2:	4619      	mov	r1, r3
 80017d4:	4806      	ldr	r0, [pc, #24]	; (80017f0 <MX_GPIO_Init+0x100>)
 80017d6:	f000 fc6b 	bl	80020b0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80017da:	bf00      	nop
 80017dc:	3720      	adds	r7, #32
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40021000 	.word	0x40021000
 80017e8:	40011000 	.word	0x40011000
 80017ec:	40010800 	.word	0x40010800
 80017f0:	40010c00 	.word	0x40010c00

080017f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80017f8:	b672      	cpsid	i
}
 80017fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017fc:	e7fe      	b.n	80017fc <Error_Handler+0x8>
	...

08001800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001800:	b480      	push	{r7}
 8001802:	b085      	sub	sp, #20
 8001804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001806:	4b15      	ldr	r3, [pc, #84]	; (800185c <HAL_MspInit+0x5c>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	4a14      	ldr	r2, [pc, #80]	; (800185c <HAL_MspInit+0x5c>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6193      	str	r3, [r2, #24]
 8001812:	4b12      	ldr	r3, [pc, #72]	; (800185c <HAL_MspInit+0x5c>)
 8001814:	699b      	ldr	r3, [r3, #24]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4b0f      	ldr	r3, [pc, #60]	; (800185c <HAL_MspInit+0x5c>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a0e      	ldr	r2, [pc, #56]	; (800185c <HAL_MspInit+0x5c>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001828:	61d3      	str	r3, [r2, #28]
 800182a:	4b0c      	ldr	r3, [pc, #48]	; (800185c <HAL_MspInit+0x5c>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001836:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <HAL_MspInit+0x60>)
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4a04      	ldr	r2, [pc, #16]	; (8001860 <HAL_MspInit+0x60>)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001852:	bf00      	nop
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr
 800185c:	40021000 	.word	0x40021000
 8001860:	40010000 	.word	0x40010000

08001864 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b088      	sub	sp, #32
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800186c:	f107 0310 	add.w	r3, r7, #16
 8001870:	2200      	movs	r2, #0
 8001872:	601a      	str	r2, [r3, #0]
 8001874:	605a      	str	r2, [r3, #4]
 8001876:	609a      	str	r2, [r3, #8]
 8001878:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	4a1b      	ldr	r2, [pc, #108]	; (80018ec <HAL_SPI_MspInit+0x88>)
 8001880:	4293      	cmp	r3, r2
 8001882:	d12f      	bne.n	80018e4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <HAL_SPI_MspInit+0x8c>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	4a19      	ldr	r2, [pc, #100]	; (80018f0 <HAL_SPI_MspInit+0x8c>)
 800188a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800188e:	6193      	str	r3, [r2, #24]
 8001890:	4b17      	ldr	r3, [pc, #92]	; (80018f0 <HAL_SPI_MspInit+0x8c>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001898:	60fb      	str	r3, [r7, #12]
 800189a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800189c:	4b14      	ldr	r3, [pc, #80]	; (80018f0 <HAL_SPI_MspInit+0x8c>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	4a13      	ldr	r2, [pc, #76]	; (80018f0 <HAL_SPI_MspInit+0x8c>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6193      	str	r3, [r2, #24]
 80018a8:	4b11      	ldr	r3, [pc, #68]	; (80018f0 <HAL_SPI_MspInit+0x8c>)
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	f003 0304 	and.w	r3, r3, #4
 80018b0:	60bb      	str	r3, [r7, #8]
 80018b2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80018b4:	23a0      	movs	r3, #160	; 0xa0
 80018b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018b8:	2302      	movs	r3, #2
 80018ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018bc:	2303      	movs	r3, #3
 80018be:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c0:	f107 0310 	add.w	r3, r7, #16
 80018c4:	4619      	mov	r1, r3
 80018c6:	480b      	ldr	r0, [pc, #44]	; (80018f4 <HAL_SPI_MspInit+0x90>)
 80018c8:	f000 fbf2 	bl	80020b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80018cc:	2340      	movs	r3, #64	; 0x40
 80018ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d0:	2300      	movs	r3, #0
 80018d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d8:	f107 0310 	add.w	r3, r7, #16
 80018dc:	4619      	mov	r1, r3
 80018de:	4805      	ldr	r0, [pc, #20]	; (80018f4 <HAL_SPI_MspInit+0x90>)
 80018e0:	f000 fbe6 	bl	80020b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018e4:	bf00      	nop
 80018e6:	3720      	adds	r7, #32
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40013000 	.word	0x40013000
 80018f0:	40021000 	.word	0x40021000
 80018f4:	40010800 	.word	0x40010800

080018f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018fc:	e7fe      	b.n	80018fc <NMI_Handler+0x4>

080018fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001902:	e7fe      	b.n	8001902 <HardFault_Handler+0x4>

08001904 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001908:	e7fe      	b.n	8001908 <MemManage_Handler+0x4>

0800190a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800190a:	b480      	push	{r7}
 800190c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800190e:	e7fe      	b.n	800190e <BusFault_Handler+0x4>

08001910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001914:	e7fe      	b.n	8001914 <UsageFault_Handler+0x4>

08001916 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800191a:	bf00      	nop
 800191c:	46bd      	mov	sp, r7
 800191e:	bc80      	pop	{r7}
 8001920:	4770      	bx	lr

08001922 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001926:	bf00      	nop
 8001928:	46bd      	mov	sp, r7
 800192a:	bc80      	pop	{r7}
 800192c:	4770      	bx	lr

0800192e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr

0800193a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800193e:	f000 f893 	bl	8001a68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	bd80      	pop	{r7, pc}

08001946 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001946:	b480      	push	{r7}
 8001948:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800194a:	bf00      	nop
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr
	...

08001954 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001954:	f7ff fff7 	bl	8001946 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001958:	480b      	ldr	r0, [pc, #44]	; (8001988 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800195a:	490c      	ldr	r1, [pc, #48]	; (800198c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800195c:	4a0c      	ldr	r2, [pc, #48]	; (8001990 <LoopFillZerobss+0x16>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001960:	e002      	b.n	8001968 <LoopCopyDataInit>

08001962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001966:	3304      	adds	r3, #4

08001968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800196a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800196c:	d3f9      	bcc.n	8001962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800196e:	4a09      	ldr	r2, [pc, #36]	; (8001994 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001970:	4c09      	ldr	r4, [pc, #36]	; (8001998 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001974:	e001      	b.n	800197a <LoopFillZerobss>

08001976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001978:	3204      	adds	r2, #4

0800197a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800197a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800197c:	d3fb      	bcc.n	8001976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800197e:	f001 fd9d 	bl	80034bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001982:	f7ff fdf1 	bl	8001568 <main>
  bx lr
 8001986:	4770      	bx	lr
  ldr r0, =_sdata
 8001988:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800198c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001990:	0800358c 	.word	0x0800358c
  ldr r2, =_sbss
 8001994:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001998:	20000308 	.word	0x20000308

0800199c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800199c:	e7fe      	b.n	800199c <ADC1_2_IRQHandler>
	...

080019a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <HAL_Init+0x28>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4a07      	ldr	r2, [pc, #28]	; (80019c8 <HAL_Init+0x28>)
 80019aa:	f043 0310 	orr.w	r3, r3, #16
 80019ae:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b0:	2003      	movs	r0, #3
 80019b2:	f000 f949 	bl	8001c48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019b6:	200f      	movs	r0, #15
 80019b8:	f000 f826 	bl	8001a08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019bc:	f7ff ff20 	bl	8001800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	40022000 	.word	0x40022000

080019cc <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80019d0:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <HAL_DeInit+0x2c>)
 80019d2:	f04f 32ff 	mov.w	r2, #4294967295
 80019d6:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 80019d8:	4b07      	ldr	r3, [pc, #28]	; (80019f8 <HAL_DeInit+0x2c>)
 80019da:	2200      	movs	r2, #0
 80019dc:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_DeInit+0x2c>)
 80019e0:	f04f 32ff 	mov.w	r2, #4294967295
 80019e4:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 80019e6:	4b04      	ldr	r3, [pc, #16]	; (80019f8 <HAL_DeInit+0x2c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 80019ec:	f000 f806 	bl	80019fc <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40021000 	.word	0x40021000

080019fc <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_InitTick+0x54>)
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <HAL_InitTick+0x58>)
 8001a16:	781b      	ldrb	r3, [r3, #0]
 8001a18:	4619      	mov	r1, r3
 8001a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 f935 	bl	8001c96 <HAL_SYSTICK_Config>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e00e      	b.n	8001a54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b0f      	cmp	r3, #15
 8001a3a:	d80a      	bhi.n	8001a52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	6879      	ldr	r1, [r7, #4]
 8001a40:	f04f 30ff 	mov.w	r0, #4294967295
 8001a44:	f000 f90b 	bl	8001c5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a48:	4a06      	ldr	r2, [pc, #24]	; (8001a64 <HAL_InitTick+0x5c>)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	e000      	b.n	8001a54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	20000000 	.word	0x20000000
 8001a60:	20000008 	.word	0x20000008
 8001a64:	20000004 	.word	0x20000004

08001a68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a6c:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <HAL_IncTick+0x1c>)
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	461a      	mov	r2, r3
 8001a72:	4b05      	ldr	r3, [pc, #20]	; (8001a88 <HAL_IncTick+0x20>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4413      	add	r3, r2
 8001a78:	4a03      	ldr	r2, [pc, #12]	; (8001a88 <HAL_IncTick+0x20>)
 8001a7a:	6013      	str	r3, [r2, #0]
}
 8001a7c:	bf00      	nop
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bc80      	pop	{r7}
 8001a82:	4770      	bx	lr
 8001a84:	20000008 	.word	0x20000008
 8001a88:	200002e0 	.word	0x200002e0

08001a8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a90:	4b02      	ldr	r3, [pc, #8]	; (8001a9c <HAL_GetTick+0x10>)
 8001a92:	681b      	ldr	r3, [r3, #0]
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	200002e0 	.word	0x200002e0

08001aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa8:	f7ff fff0 	bl	8001a8c <HAL_GetTick>
 8001aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab8:	d005      	beq.n	8001ac6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aba:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <HAL_Delay+0x44>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ac6:	bf00      	nop
 8001ac8:	f7ff ffe0 	bl	8001a8c <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d8f7      	bhi.n	8001ac8 <HAL_Delay+0x28>
  {
  }
}
 8001ad8:	bf00      	nop
 8001ada:	bf00      	nop
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	20000008 	.word	0x20000008

08001ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f003 0307 	and.w	r3, r3, #7
 8001af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001af8:	4b0c      	ldr	r3, [pc, #48]	; (8001b2c <__NVIC_SetPriorityGrouping+0x44>)
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001afe:	68ba      	ldr	r2, [r7, #8]
 8001b00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b04:	4013      	ands	r3, r2
 8001b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b1a:	4a04      	ldr	r2, [pc, #16]	; (8001b2c <__NVIC_SetPriorityGrouping+0x44>)
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	60d3      	str	r3, [r2, #12]
}
 8001b20:	bf00      	nop
 8001b22:	3714      	adds	r7, #20
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr
 8001b2a:	bf00      	nop
 8001b2c:	e000ed00 	.word	0xe000ed00

08001b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b34:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <__NVIC_GetPriorityGrouping+0x18>)
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	0a1b      	lsrs	r3, r3, #8
 8001b3a:	f003 0307 	and.w	r3, r3, #7
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	6039      	str	r1, [r7, #0]
 8001b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	db0a      	blt.n	8001b76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	b2da      	uxtb	r2, r3
 8001b64:	490c      	ldr	r1, [pc, #48]	; (8001b98 <__NVIC_SetPriority+0x4c>)
 8001b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6a:	0112      	lsls	r2, r2, #4
 8001b6c:	b2d2      	uxtb	r2, r2
 8001b6e:	440b      	add	r3, r1
 8001b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b74:	e00a      	b.n	8001b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	4908      	ldr	r1, [pc, #32]	; (8001b9c <__NVIC_SetPriority+0x50>)
 8001b7c:	79fb      	ldrb	r3, [r7, #7]
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	3b04      	subs	r3, #4
 8001b84:	0112      	lsls	r2, r2, #4
 8001b86:	b2d2      	uxtb	r2, r2
 8001b88:	440b      	add	r3, r1
 8001b8a:	761a      	strb	r2, [r3, #24]
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bc80      	pop	{r7}
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	e000e100 	.word	0xe000e100
 8001b9c:	e000ed00 	.word	0xe000ed00

08001ba0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b089      	sub	sp, #36	; 0x24
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	60f8      	str	r0, [r7, #12]
 8001ba8:	60b9      	str	r1, [r7, #8]
 8001baa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f003 0307 	and.w	r3, r3, #7
 8001bb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f1c3 0307 	rsb	r3, r3, #7
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	bf28      	it	cs
 8001bbe:	2304      	movcs	r3, #4
 8001bc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	3304      	adds	r3, #4
 8001bc6:	2b06      	cmp	r3, #6
 8001bc8:	d902      	bls.n	8001bd0 <NVIC_EncodePriority+0x30>
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3b03      	subs	r3, #3
 8001bce:	e000      	b.n	8001bd2 <NVIC_EncodePriority+0x32>
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	43da      	mvns	r2, r3
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	401a      	ands	r2, r3
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001be8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf2:	43d9      	mvns	r1, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bf8:	4313      	orrs	r3, r2
         );
}
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	3724      	adds	r7, #36	; 0x24
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3b01      	subs	r3, #1
 8001c10:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c14:	d301      	bcc.n	8001c1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c16:	2301      	movs	r3, #1
 8001c18:	e00f      	b.n	8001c3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <SysTick_Config+0x40>)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	3b01      	subs	r3, #1
 8001c20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c22:	210f      	movs	r1, #15
 8001c24:	f04f 30ff 	mov.w	r0, #4294967295
 8001c28:	f7ff ff90 	bl	8001b4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c2c:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <SysTick_Config+0x40>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c32:	4b04      	ldr	r3, [pc, #16]	; (8001c44 <SysTick_Config+0x40>)
 8001c34:	2207      	movs	r2, #7
 8001c36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c38:	2300      	movs	r3, #0
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	e000e010 	.word	0xe000e010

08001c48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7ff ff49 	bl	8001ae8 <__NVIC_SetPriorityGrouping>
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b086      	sub	sp, #24
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c70:	f7ff ff5e 	bl	8001b30 <__NVIC_GetPriorityGrouping>
 8001c74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	68b9      	ldr	r1, [r7, #8]
 8001c7a:	6978      	ldr	r0, [r7, #20]
 8001c7c:	f7ff ff90 	bl	8001ba0 <NVIC_EncodePriority>
 8001c80:	4602      	mov	r2, r0
 8001c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff5f 	bl	8001b4c <__NVIC_SetPriority>
}
 8001c8e:	bf00      	nop
 8001c90:	3718      	adds	r7, #24
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ffb0 	bl	8001c04 <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001cb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cb2:	b087      	sub	sp, #28
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	60f8      	str	r0, [r7, #12]
 8001cb8:	60b9      	str	r1, [r7, #8]
 8001cba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001cca:	4b2f      	ldr	r3, [pc, #188]	; (8001d88 <HAL_FLASH_Program+0xd8>)
 8001ccc:	7e1b      	ldrb	r3, [r3, #24]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d101      	bne.n	8001cd6 <HAL_FLASH_Program+0x26>
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	e054      	b.n	8001d80 <HAL_FLASH_Program+0xd0>
 8001cd6:	4b2c      	ldr	r3, [pc, #176]	; (8001d88 <HAL_FLASH_Program+0xd8>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001cdc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001ce0:	f000 f8a8 	bl	8001e34 <FLASH_WaitForLastOperation>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001ce8:	7dfb      	ldrb	r3, [r7, #23]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d144      	bne.n	8001d78 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d102      	bne.n	8001cfa <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	757b      	strb	r3, [r7, #21]
 8001cf8:	e007      	b.n	8001d0a <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d102      	bne.n	8001d06 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001d00:	2302      	movs	r3, #2
 8001d02:	757b      	strb	r3, [r7, #21]
 8001d04:	e001      	b.n	8001d0a <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001d06:	2304      	movs	r3, #4
 8001d08:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	75bb      	strb	r3, [r7, #22]
 8001d0e:	e02d      	b.n	8001d6c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001d10:	7dbb      	ldrb	r3, [r7, #22]
 8001d12:	005a      	lsls	r2, r3, #1
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	eb02 0c03 	add.w	ip, r2, r3
 8001d1a:	7dbb      	ldrb	r3, [r7, #22]
 8001d1c:	0119      	lsls	r1, r3, #4
 8001d1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001d22:	f1c1 0620 	rsb	r6, r1, #32
 8001d26:	f1a1 0020 	sub.w	r0, r1, #32
 8001d2a:	fa22 f401 	lsr.w	r4, r2, r1
 8001d2e:	fa03 f606 	lsl.w	r6, r3, r6
 8001d32:	4334      	orrs	r4, r6
 8001d34:	fa23 f000 	lsr.w	r0, r3, r0
 8001d38:	4304      	orrs	r4, r0
 8001d3a:	fa23 f501 	lsr.w	r5, r3, r1
 8001d3e:	b2a3      	uxth	r3, r4
 8001d40:	4619      	mov	r1, r3
 8001d42:	4660      	mov	r0, ip
 8001d44:	f000 f85a 	bl	8001dfc <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001d48:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d4c:	f000 f872 	bl	8001e34 <FLASH_WaitForLastOperation>
 8001d50:	4603      	mov	r3, r0
 8001d52:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001d54:	4b0d      	ldr	r3, [pc, #52]	; (8001d8c <HAL_FLASH_Program+0xdc>)
 8001d56:	691b      	ldr	r3, [r3, #16]
 8001d58:	4a0c      	ldr	r2, [pc, #48]	; (8001d8c <HAL_FLASH_Program+0xdc>)
 8001d5a:	f023 0301 	bic.w	r3, r3, #1
 8001d5e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001d60:	7dfb      	ldrb	r3, [r7, #23]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d107      	bne.n	8001d76 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001d66:	7dbb      	ldrb	r3, [r7, #22]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	75bb      	strb	r3, [r7, #22]
 8001d6c:	7dba      	ldrb	r2, [r7, #22]
 8001d6e:	7d7b      	ldrb	r3, [r7, #21]
 8001d70:	429a      	cmp	r2, r3
 8001d72:	d3cd      	bcc.n	8001d10 <HAL_FLASH_Program+0x60>
 8001d74:	e000      	b.n	8001d78 <HAL_FLASH_Program+0xc8>
      {
        break;
 8001d76:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d78:	4b03      	ldr	r3, [pc, #12]	; (8001d88 <HAL_FLASH_Program+0xd8>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	761a      	strb	r2, [r3, #24]

  return status;
 8001d7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	371c      	adds	r7, #28
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d88:	200002e8 	.word	0x200002e8
 8001d8c:	40022000 	.word	0x40022000

08001d90 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001d96:	2300      	movs	r3, #0
 8001d98:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <HAL_FLASH_Unlock+0x40>)
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d00d      	beq.n	8001dc2 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001da6:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <HAL_FLASH_Unlock+0x40>)
 8001da8:	4a0a      	ldr	r2, [pc, #40]	; (8001dd4 <HAL_FLASH_Unlock+0x44>)
 8001daa:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001dac:	4b08      	ldr	r3, [pc, #32]	; (8001dd0 <HAL_FLASH_Unlock+0x40>)
 8001dae:	4a0a      	ldr	r2, [pc, #40]	; (8001dd8 <HAL_FLASH_Unlock+0x48>)
 8001db0:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <HAL_FLASH_Unlock+0x40>)
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bc80      	pop	{r7}
 8001dcc:	4770      	bx	lr
 8001dce:	bf00      	nop
 8001dd0:	40022000 	.word	0x40022000
 8001dd4:	45670123 	.word	0x45670123
 8001dd8:	cdef89ab 	.word	0xcdef89ab

08001ddc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001de0:	4b05      	ldr	r3, [pc, #20]	; (8001df8 <HAL_FLASH_Lock+0x1c>)
 8001de2:	691b      	ldr	r3, [r3, #16]
 8001de4:	4a04      	ldr	r2, [pc, #16]	; (8001df8 <HAL_FLASH_Lock+0x1c>)
 8001de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dea:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	40022000 	.word	0x40022000

08001dfc <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	460b      	mov	r3, r1
 8001e06:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <FLASH_Program_HalfWord+0x30>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001e0e:	4b08      	ldr	r3, [pc, #32]	; (8001e30 <FLASH_Program_HalfWord+0x34>)
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	4a07      	ldr	r2, [pc, #28]	; (8001e30 <FLASH_Program_HalfWord+0x34>)
 8001e14:	f043 0301 	orr.w	r3, r3, #1
 8001e18:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	887a      	ldrh	r2, [r7, #2]
 8001e1e:	801a      	strh	r2, [r3, #0]
}
 8001e20:	bf00      	nop
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	200002e8 	.word	0x200002e8
 8001e30:	40022000 	.word	0x40022000

08001e34 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001e3c:	f7ff fe26 	bl	8001a8c <HAL_GetTick>
 8001e40:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001e42:	e010      	b.n	8001e66 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e4a:	d00c      	beq.n	8001e66 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d007      	beq.n	8001e62 <FLASH_WaitForLastOperation+0x2e>
 8001e52:	f7ff fe1b 	bl	8001a8c <HAL_GetTick>
 8001e56:	4602      	mov	r2, r0
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	1ad3      	subs	r3, r2, r3
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d201      	bcs.n	8001e66 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001e62:	2303      	movs	r3, #3
 8001e64:	e025      	b.n	8001eb2 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001e66:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <FLASH_WaitForLastOperation+0x88>)
 8001e68:	68db      	ldr	r3, [r3, #12]
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d1e8      	bne.n	8001e44 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <FLASH_WaitForLastOperation+0x88>)
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	f003 0320 	and.w	r3, r3, #32
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d002      	beq.n	8001e84 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <FLASH_WaitForLastOperation+0x88>)
 8001e80:	2220      	movs	r2, #32
 8001e82:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001e84:	4b0d      	ldr	r3, [pc, #52]	; (8001ebc <FLASH_WaitForLastOperation+0x88>)
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0310 	and.w	r3, r3, #16
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10b      	bne.n	8001ea8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001e90:	4b0a      	ldr	r3, [pc, #40]	; (8001ebc <FLASH_WaitForLastOperation+0x88>)
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d105      	bne.n	8001ea8 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <FLASH_WaitForLastOperation+0x88>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d003      	beq.n	8001eb0 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001ea8:	f000 f80a 	bl	8001ec0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001eb0:	2300      	movs	r3, #0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3710      	adds	r7, #16
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40022000 	.word	0x40022000

08001ec0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001eca:	4b23      	ldr	r3, [pc, #140]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d009      	beq.n	8001eea <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001ed6:	4b21      	ldr	r3, [pc, #132]	; (8001f5c <FLASH_SetErrorCode+0x9c>)
 8001ed8:	69db      	ldr	r3, [r3, #28]
 8001eda:	f043 0302 	orr.w	r3, r3, #2
 8001ede:	4a1f      	ldr	r2, [pc, #124]	; (8001f5c <FLASH_SetErrorCode+0x9c>)
 8001ee0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f043 0310 	orr.w	r3, r3, #16
 8001ee8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001eea:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	f003 0304 	and.w	r3, r3, #4
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d009      	beq.n	8001f0a <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001ef6:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <FLASH_SetErrorCode+0x9c>)
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f043 0301 	orr.w	r3, r3, #1
 8001efe:	4a17      	ldr	r2, [pc, #92]	; (8001f5c <FLASH_SetErrorCode+0x9c>)
 8001f00:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f043 0304 	orr.w	r3, r3, #4
 8001f08:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001f0a:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001f0c:	69db      	ldr	r3, [r3, #28]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001f16:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <FLASH_SetErrorCode+0x9c>)
 8001f18:	69db      	ldr	r3, [r3, #28]
 8001f1a:	f043 0304 	orr.w	r3, r3, #4
 8001f1e:	4a0f      	ldr	r2, [pc, #60]	; (8001f5c <FLASH_SetErrorCode+0x9c>)
 8001f20:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001f22:	4b0d      	ldr	r3, [pc, #52]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001f24:	69db      	ldr	r3, [r3, #28]
 8001f26:	4a0c      	ldr	r2, [pc, #48]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001f28:	f023 0301 	bic.w	r3, r3, #1
 8001f2c:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f240 1201 	movw	r2, #257	; 0x101
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d106      	bne.n	8001f46 <FLASH_SetErrorCode+0x86>
 8001f38:	4b07      	ldr	r3, [pc, #28]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001f3a:	69db      	ldr	r3, [r3, #28]
 8001f3c:	4a06      	ldr	r2, [pc, #24]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001f3e:	f023 0301 	bic.w	r3, r3, #1
 8001f42:	61d3      	str	r3, [r2, #28]
}  
 8001f44:	e002      	b.n	8001f4c <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001f46:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <FLASH_SetErrorCode+0x98>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	60d3      	str	r3, [r2, #12]
}  
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bc80      	pop	{r7}
 8001f54:	4770      	bx	lr
 8001f56:	bf00      	nop
 8001f58:	40022000 	.word	0x40022000
 8001f5c:	200002e8 	.word	0x200002e8

08001f60 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
 8001f68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001f72:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <HAL_FLASHEx_Erase+0xd0>)
 8001f74:	7e1b      	ldrb	r3, [r3, #24]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d101      	bne.n	8001f7e <HAL_FLASHEx_Erase+0x1e>
 8001f7a:	2302      	movs	r3, #2
 8001f7c:	e053      	b.n	8002026 <HAL_FLASHEx_Erase+0xc6>
 8001f7e:	4b2c      	ldr	r3, [pc, #176]	; (8002030 <HAL_FLASHEx_Erase+0xd0>)
 8001f80:	2201      	movs	r2, #1
 8001f82:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d116      	bne.n	8001fba <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001f8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001f90:	f7ff ff50 	bl	8001e34 <FLASH_WaitForLastOperation>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d141      	bne.n	800201e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001f9a:	2001      	movs	r0, #1
 8001f9c:	f000 f84c 	bl	8002038 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fa0:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001fa4:	f7ff ff46 	bl	8001e34 <FLASH_WaitForLastOperation>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001fac:	4b21      	ldr	r3, [pc, #132]	; (8002034 <HAL_FLASHEx_Erase+0xd4>)
 8001fae:	691b      	ldr	r3, [r3, #16]
 8001fb0:	4a20      	ldr	r2, [pc, #128]	; (8002034 <HAL_FLASHEx_Erase+0xd4>)
 8001fb2:	f023 0304 	bic.w	r3, r3, #4
 8001fb6:	6113      	str	r3, [r2, #16]
 8001fb8:	e031      	b.n	800201e <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001fba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001fbe:	f7ff ff39 	bl	8001e34 <FLASH_WaitForLastOperation>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d12a      	bne.n	800201e <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	f04f 32ff 	mov.w	r2, #4294967295
 8001fce:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	e019      	b.n	800200c <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001fd8:	68b8      	ldr	r0, [r7, #8]
 8001fda:	f000 f849 	bl	8002070 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fde:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001fe2:	f7ff ff27 	bl	8001e34 <FLASH_WaitForLastOperation>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001fea:	4b12      	ldr	r3, [pc, #72]	; (8002034 <HAL_FLASHEx_Erase+0xd4>)
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	4a11      	ldr	r2, [pc, #68]	; (8002034 <HAL_FLASHEx_Erase+0xd4>)
 8001ff0:	f023 0302 	bic.w	r3, r3, #2
 8001ff4:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d003      	beq.n	8002004 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	601a      	str	r2, [r3, #0]
            break;
 8002002:	e00c      	b.n	800201e <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800200a:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	029a      	lsls	r2, r3, #10
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	4413      	add	r3, r2
 8002018:	68ba      	ldr	r2, [r7, #8]
 800201a:	429a      	cmp	r2, r3
 800201c:	d3dc      	bcc.n	8001fd8 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800201e:	4b04      	ldr	r3, [pc, #16]	; (8002030 <HAL_FLASHEx_Erase+0xd0>)
 8002020:	2200      	movs	r2, #0
 8002022:	761a      	strb	r2, [r3, #24]

  return status;
 8002024:	7bfb      	ldrb	r3, [r7, #15]
}
 8002026:	4618      	mov	r0, r3
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	200002e8 	.word	0x200002e8
 8002034:	40022000 	.word	0x40022000

08002038 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002040:	4b09      	ldr	r3, [pc, #36]	; (8002068 <FLASH_MassErase+0x30>)
 8002042:	2200      	movs	r2, #0
 8002044:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002046:	4b09      	ldr	r3, [pc, #36]	; (800206c <FLASH_MassErase+0x34>)
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	4a08      	ldr	r2, [pc, #32]	; (800206c <FLASH_MassErase+0x34>)
 800204c:	f043 0304 	orr.w	r3, r3, #4
 8002050:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002052:	4b06      	ldr	r3, [pc, #24]	; (800206c <FLASH_MassErase+0x34>)
 8002054:	691b      	ldr	r3, [r3, #16]
 8002056:	4a05      	ldr	r2, [pc, #20]	; (800206c <FLASH_MassErase+0x34>)
 8002058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800205c:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	bc80      	pop	{r7}
 8002066:	4770      	bx	lr
 8002068:	200002e8 	.word	0x200002e8
 800206c:	40022000 	.word	0x40022000

08002070 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002078:	4b0b      	ldr	r3, [pc, #44]	; (80020a8 <FLASH_PageErase+0x38>)
 800207a:	2200      	movs	r2, #0
 800207c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 800207e:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <FLASH_PageErase+0x3c>)
 8002080:	691b      	ldr	r3, [r3, #16]
 8002082:	4a0a      	ldr	r2, [pc, #40]	; (80020ac <FLASH_PageErase+0x3c>)
 8002084:	f043 0302 	orr.w	r3, r3, #2
 8002088:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800208a:	4a08      	ldr	r2, [pc, #32]	; (80020ac <FLASH_PageErase+0x3c>)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002090:	4b06      	ldr	r3, [pc, #24]	; (80020ac <FLASH_PageErase+0x3c>)
 8002092:	691b      	ldr	r3, [r3, #16]
 8002094:	4a05      	ldr	r2, [pc, #20]	; (80020ac <FLASH_PageErase+0x3c>)
 8002096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800209a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bc80      	pop	{r7}
 80020a4:	4770      	bx	lr
 80020a6:	bf00      	nop
 80020a8:	200002e8 	.word	0x200002e8
 80020ac:	40022000 	.word	0x40022000

080020b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b0:	b480      	push	{r7}
 80020b2:	b08b      	sub	sp, #44	; 0x2c
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ba:	2300      	movs	r3, #0
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020be:	2300      	movs	r3, #0
 80020c0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c2:	e169      	b.n	8002398 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020c4:	2201      	movs	r2, #1
 80020c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c8:	fa02 f303 	lsl.w	r3, r2, r3
 80020cc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020d8:	69ba      	ldr	r2, [r7, #24]
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	429a      	cmp	r2, r3
 80020de:	f040 8158 	bne.w	8002392 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	4a9a      	ldr	r2, [pc, #616]	; (8002350 <HAL_GPIO_Init+0x2a0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d05e      	beq.n	80021aa <HAL_GPIO_Init+0xfa>
 80020ec:	4a98      	ldr	r2, [pc, #608]	; (8002350 <HAL_GPIO_Init+0x2a0>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d875      	bhi.n	80021de <HAL_GPIO_Init+0x12e>
 80020f2:	4a98      	ldr	r2, [pc, #608]	; (8002354 <HAL_GPIO_Init+0x2a4>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d058      	beq.n	80021aa <HAL_GPIO_Init+0xfa>
 80020f8:	4a96      	ldr	r2, [pc, #600]	; (8002354 <HAL_GPIO_Init+0x2a4>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d86f      	bhi.n	80021de <HAL_GPIO_Init+0x12e>
 80020fe:	4a96      	ldr	r2, [pc, #600]	; (8002358 <HAL_GPIO_Init+0x2a8>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d052      	beq.n	80021aa <HAL_GPIO_Init+0xfa>
 8002104:	4a94      	ldr	r2, [pc, #592]	; (8002358 <HAL_GPIO_Init+0x2a8>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d869      	bhi.n	80021de <HAL_GPIO_Init+0x12e>
 800210a:	4a94      	ldr	r2, [pc, #592]	; (800235c <HAL_GPIO_Init+0x2ac>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d04c      	beq.n	80021aa <HAL_GPIO_Init+0xfa>
 8002110:	4a92      	ldr	r2, [pc, #584]	; (800235c <HAL_GPIO_Init+0x2ac>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d863      	bhi.n	80021de <HAL_GPIO_Init+0x12e>
 8002116:	4a92      	ldr	r2, [pc, #584]	; (8002360 <HAL_GPIO_Init+0x2b0>)
 8002118:	4293      	cmp	r3, r2
 800211a:	d046      	beq.n	80021aa <HAL_GPIO_Init+0xfa>
 800211c:	4a90      	ldr	r2, [pc, #576]	; (8002360 <HAL_GPIO_Init+0x2b0>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d85d      	bhi.n	80021de <HAL_GPIO_Init+0x12e>
 8002122:	2b12      	cmp	r3, #18
 8002124:	d82a      	bhi.n	800217c <HAL_GPIO_Init+0xcc>
 8002126:	2b12      	cmp	r3, #18
 8002128:	d859      	bhi.n	80021de <HAL_GPIO_Init+0x12e>
 800212a:	a201      	add	r2, pc, #4	; (adr r2, 8002130 <HAL_GPIO_Init+0x80>)
 800212c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002130:	080021ab 	.word	0x080021ab
 8002134:	08002185 	.word	0x08002185
 8002138:	08002197 	.word	0x08002197
 800213c:	080021d9 	.word	0x080021d9
 8002140:	080021df 	.word	0x080021df
 8002144:	080021df 	.word	0x080021df
 8002148:	080021df 	.word	0x080021df
 800214c:	080021df 	.word	0x080021df
 8002150:	080021df 	.word	0x080021df
 8002154:	080021df 	.word	0x080021df
 8002158:	080021df 	.word	0x080021df
 800215c:	080021df 	.word	0x080021df
 8002160:	080021df 	.word	0x080021df
 8002164:	080021df 	.word	0x080021df
 8002168:	080021df 	.word	0x080021df
 800216c:	080021df 	.word	0x080021df
 8002170:	080021df 	.word	0x080021df
 8002174:	0800218d 	.word	0x0800218d
 8002178:	080021a1 	.word	0x080021a1
 800217c:	4a79      	ldr	r2, [pc, #484]	; (8002364 <HAL_GPIO_Init+0x2b4>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d013      	beq.n	80021aa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002182:	e02c      	b.n	80021de <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	623b      	str	r3, [r7, #32]
          break;
 800218a:	e029      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	3304      	adds	r3, #4
 8002192:	623b      	str	r3, [r7, #32]
          break;
 8002194:	e024      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	3308      	adds	r3, #8
 800219c:	623b      	str	r3, [r7, #32]
          break;
 800219e:	e01f      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	330c      	adds	r3, #12
 80021a6:	623b      	str	r3, [r7, #32]
          break;
 80021a8:	e01a      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d102      	bne.n	80021b8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80021b2:	2304      	movs	r3, #4
 80021b4:	623b      	str	r3, [r7, #32]
          break;
 80021b6:	e013      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d105      	bne.n	80021cc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021c0:	2308      	movs	r3, #8
 80021c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	69fa      	ldr	r2, [r7, #28]
 80021c8:	611a      	str	r2, [r3, #16]
          break;
 80021ca:	e009      	b.n	80021e0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021cc:	2308      	movs	r3, #8
 80021ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	69fa      	ldr	r2, [r7, #28]
 80021d4:	615a      	str	r2, [r3, #20]
          break;
 80021d6:	e003      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021d8:	2300      	movs	r3, #0
 80021da:	623b      	str	r3, [r7, #32]
          break;
 80021dc:	e000      	b.n	80021e0 <HAL_GPIO_Init+0x130>
          break;
 80021de:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	2bff      	cmp	r3, #255	; 0xff
 80021e4:	d801      	bhi.n	80021ea <HAL_GPIO_Init+0x13a>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	e001      	b.n	80021ee <HAL_GPIO_Init+0x13e>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3304      	adds	r3, #4
 80021ee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	2bff      	cmp	r3, #255	; 0xff
 80021f4:	d802      	bhi.n	80021fc <HAL_GPIO_Init+0x14c>
 80021f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	e002      	b.n	8002202 <HAL_GPIO_Init+0x152>
 80021fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021fe:	3b08      	subs	r3, #8
 8002200:	009b      	lsls	r3, r3, #2
 8002202:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	210f      	movs	r1, #15
 800220a:	693b      	ldr	r3, [r7, #16]
 800220c:	fa01 f303 	lsl.w	r3, r1, r3
 8002210:	43db      	mvns	r3, r3
 8002212:	401a      	ands	r2, r3
 8002214:	6a39      	ldr	r1, [r7, #32]
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	431a      	orrs	r2, r3
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222a:	2b00      	cmp	r3, #0
 800222c:	f000 80b1 	beq.w	8002392 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002230:	4b4d      	ldr	r3, [pc, #308]	; (8002368 <HAL_GPIO_Init+0x2b8>)
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	4a4c      	ldr	r2, [pc, #304]	; (8002368 <HAL_GPIO_Init+0x2b8>)
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	6193      	str	r3, [r2, #24]
 800223c:	4b4a      	ldr	r3, [pc, #296]	; (8002368 <HAL_GPIO_Init+0x2b8>)
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002248:	4a48      	ldr	r2, [pc, #288]	; (800236c <HAL_GPIO_Init+0x2bc>)
 800224a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224c:	089b      	lsrs	r3, r3, #2
 800224e:	3302      	adds	r3, #2
 8002250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002254:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002258:	f003 0303 	and.w	r3, r3, #3
 800225c:	009b      	lsls	r3, r3, #2
 800225e:	220f      	movs	r2, #15
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	43db      	mvns	r3, r3
 8002266:	68fa      	ldr	r2, [r7, #12]
 8002268:	4013      	ands	r3, r2
 800226a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a40      	ldr	r2, [pc, #256]	; (8002370 <HAL_GPIO_Init+0x2c0>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d013      	beq.n	800229c <HAL_GPIO_Init+0x1ec>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	4a3f      	ldr	r2, [pc, #252]	; (8002374 <HAL_GPIO_Init+0x2c4>)
 8002278:	4293      	cmp	r3, r2
 800227a:	d00d      	beq.n	8002298 <HAL_GPIO_Init+0x1e8>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	4a3e      	ldr	r2, [pc, #248]	; (8002378 <HAL_GPIO_Init+0x2c8>)
 8002280:	4293      	cmp	r3, r2
 8002282:	d007      	beq.n	8002294 <HAL_GPIO_Init+0x1e4>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	4a3d      	ldr	r2, [pc, #244]	; (800237c <HAL_GPIO_Init+0x2cc>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d101      	bne.n	8002290 <HAL_GPIO_Init+0x1e0>
 800228c:	2303      	movs	r3, #3
 800228e:	e006      	b.n	800229e <HAL_GPIO_Init+0x1ee>
 8002290:	2304      	movs	r3, #4
 8002292:	e004      	b.n	800229e <HAL_GPIO_Init+0x1ee>
 8002294:	2302      	movs	r3, #2
 8002296:	e002      	b.n	800229e <HAL_GPIO_Init+0x1ee>
 8002298:	2301      	movs	r3, #1
 800229a:	e000      	b.n	800229e <HAL_GPIO_Init+0x1ee>
 800229c:	2300      	movs	r3, #0
 800229e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022a0:	f002 0203 	and.w	r2, r2, #3
 80022a4:	0092      	lsls	r2, r2, #2
 80022a6:	4093      	lsls	r3, r2
 80022a8:	68fa      	ldr	r2, [r7, #12]
 80022aa:	4313      	orrs	r3, r2
 80022ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80022ae:	492f      	ldr	r1, [pc, #188]	; (800236c <HAL_GPIO_Init+0x2bc>)
 80022b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b2:	089b      	lsrs	r3, r3, #2
 80022b4:	3302      	adds	r3, #2
 80022b6:	68fa      	ldr	r2, [r7, #12]
 80022b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d006      	beq.n	80022d6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022c8:	4b2d      	ldr	r3, [pc, #180]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	492c      	ldr	r1, [pc, #176]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 80022ce:	69bb      	ldr	r3, [r7, #24]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	608b      	str	r3, [r1, #8]
 80022d4:	e006      	b.n	80022e4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022d6:	4b2a      	ldr	r3, [pc, #168]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	43db      	mvns	r3, r3
 80022de:	4928      	ldr	r1, [pc, #160]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 80022e0:	4013      	ands	r3, r2
 80022e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d006      	beq.n	80022fe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022f0:	4b23      	ldr	r3, [pc, #140]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 80022f2:	68da      	ldr	r2, [r3, #12]
 80022f4:	4922      	ldr	r1, [pc, #136]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	60cb      	str	r3, [r1, #12]
 80022fc:	e006      	b.n	800230c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022fe:	4b20      	ldr	r3, [pc, #128]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 8002300:	68da      	ldr	r2, [r3, #12]
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	43db      	mvns	r3, r3
 8002306:	491e      	ldr	r1, [pc, #120]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 8002308:	4013      	ands	r3, r2
 800230a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002314:	2b00      	cmp	r3, #0
 8002316:	d006      	beq.n	8002326 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002318:	4b19      	ldr	r3, [pc, #100]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	4918      	ldr	r1, [pc, #96]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	4313      	orrs	r3, r2
 8002322:	604b      	str	r3, [r1, #4]
 8002324:	e006      	b.n	8002334 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002326:	4b16      	ldr	r3, [pc, #88]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	69bb      	ldr	r3, [r7, #24]
 800232c:	43db      	mvns	r3, r3
 800232e:	4914      	ldr	r1, [pc, #80]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 8002330:	4013      	ands	r3, r2
 8002332:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800233c:	2b00      	cmp	r3, #0
 800233e:	d021      	beq.n	8002384 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002340:	4b0f      	ldr	r3, [pc, #60]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	490e      	ldr	r1, [pc, #56]	; (8002380 <HAL_GPIO_Init+0x2d0>)
 8002346:	69bb      	ldr	r3, [r7, #24]
 8002348:	4313      	orrs	r3, r2
 800234a:	600b      	str	r3, [r1, #0]
 800234c:	e021      	b.n	8002392 <HAL_GPIO_Init+0x2e2>
 800234e:	bf00      	nop
 8002350:	10320000 	.word	0x10320000
 8002354:	10310000 	.word	0x10310000
 8002358:	10220000 	.word	0x10220000
 800235c:	10210000 	.word	0x10210000
 8002360:	10120000 	.word	0x10120000
 8002364:	10110000 	.word	0x10110000
 8002368:	40021000 	.word	0x40021000
 800236c:	40010000 	.word	0x40010000
 8002370:	40010800 	.word	0x40010800
 8002374:	40010c00 	.word	0x40010c00
 8002378:	40011000 	.word	0x40011000
 800237c:	40011400 	.word	0x40011400
 8002380:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002384:	4b0b      	ldr	r3, [pc, #44]	; (80023b4 <HAL_GPIO_Init+0x304>)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	43db      	mvns	r3, r3
 800238c:	4909      	ldr	r1, [pc, #36]	; (80023b4 <HAL_GPIO_Init+0x304>)
 800238e:	4013      	ands	r3, r2
 8002390:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	3301      	adds	r3, #1
 8002396:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239e:	fa22 f303 	lsr.w	r3, r2, r3
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f47f ae8e 	bne.w	80020c4 <HAL_GPIO_Init+0x14>
  }
}
 80023a8:	bf00      	nop
 80023aa:	bf00      	nop
 80023ac:	372c      	adds	r7, #44	; 0x2c
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	40010400 	.word	0x40010400

080023b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	460b      	mov	r3, r1
 80023c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689a      	ldr	r2, [r3, #8]
 80023c8:	887b      	ldrh	r3, [r7, #2]
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023d0:	2301      	movs	r3, #1
 80023d2:	73fb      	strb	r3, [r7, #15]
 80023d4:	e001      	b.n	80023da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023d6:	2300      	movs	r3, #0
 80023d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023da:	7bfb      	ldrb	r3, [r7, #15]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3714      	adds	r7, #20
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bc80      	pop	{r7}
 80023e4:	4770      	bx	lr

080023e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023e6:	b480      	push	{r7}
 80023e8:	b083      	sub	sp, #12
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	6078      	str	r0, [r7, #4]
 80023ee:	460b      	mov	r3, r1
 80023f0:	807b      	strh	r3, [r7, #2]
 80023f2:	4613      	mov	r3, r2
 80023f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023f6:	787b      	ldrb	r3, [r7, #1]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d003      	beq.n	8002404 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023fc:	887a      	ldrh	r2, [r7, #2]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002402:	e003      	b.n	800240c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002404:	887b      	ldrh	r3, [r7, #2]
 8002406:	041a      	lsls	r2, r3, #16
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	611a      	str	r2, [r3, #16]
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	bc80      	pop	{r7}
 8002414:	4770      	bx	lr

08002416 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b084      	sub	sp, #16
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d101      	bne.n	8002428 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002424:	2301      	movs	r3, #1
 8002426:	e034      	b.n	8002492 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8002430:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f245 5255 	movw	r2, #21845	; 0x5555
 800243a:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	6852      	ldr	r2, [r2, #4]
 8002444:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	687a      	ldr	r2, [r7, #4]
 800244c:	6892      	ldr	r2, [r2, #8]
 800244e:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002450:	f7ff fb1c 	bl	8001a8c <HAL_GetTick>
 8002454:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002456:	e00f      	b.n	8002478 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002458:	f7ff fb18 	bl	8001a8c <HAL_GetTick>
 800245c:	4602      	mov	r2, r0
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	1ad3      	subs	r3, r2, r3
 8002462:	2b27      	cmp	r3, #39	; 0x27
 8002464:	d908      	bls.n	8002478 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68db      	ldr	r3, [r3, #12]
 800246c:	f003 0303 	and.w	r3, r3, #3
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e00c      	b.n	8002492 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	68db      	ldr	r3, [r3, #12]
 800247e:	f003 0303 	and.w	r3, r3, #3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d1e8      	bne.n	8002458 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800248e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
	...

0800249c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e272      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 8087 	beq.w	80025ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024bc:	4b92      	ldr	r3, [pc, #584]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 030c 	and.w	r3, r3, #12
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d00c      	beq.n	80024e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024c8:	4b8f      	ldr	r3, [pc, #572]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 030c 	and.w	r3, r3, #12
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d112      	bne.n	80024fa <HAL_RCC_OscConfig+0x5e>
 80024d4:	4b8c      	ldr	r3, [pc, #560]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024e0:	d10b      	bne.n	80024fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e2:	4b89      	ldr	r3, [pc, #548]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d06c      	beq.n	80025c8 <HAL_RCC_OscConfig+0x12c>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d168      	bne.n	80025c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e24c      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x76>
 8002504:	4b80      	ldr	r3, [pc, #512]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a7f      	ldr	r2, [pc, #508]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800250a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800250e:	6013      	str	r3, [r2, #0]
 8002510:	e02e      	b.n	8002570 <HAL_RCC_OscConfig+0xd4>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10c      	bne.n	8002534 <HAL_RCC_OscConfig+0x98>
 800251a:	4b7b      	ldr	r3, [pc, #492]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a7a      	ldr	r2, [pc, #488]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	4b78      	ldr	r3, [pc, #480]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a77      	ldr	r2, [pc, #476]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800252c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	e01d      	b.n	8002570 <HAL_RCC_OscConfig+0xd4>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0xbc>
 800253e:	4b72      	ldr	r3, [pc, #456]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a71      	ldr	r2, [pc, #452]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	4b6f      	ldr	r3, [pc, #444]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a6e      	ldr	r2, [pc, #440]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e00b      	b.n	8002570 <HAL_RCC_OscConfig+0xd4>
 8002558:	4b6b      	ldr	r3, [pc, #428]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a6a      	ldr	r2, [pc, #424]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800255e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b68      	ldr	r3, [pc, #416]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a67      	ldr	r2, [pc, #412]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800256a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800256e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d013      	beq.n	80025a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7ff fa88 	bl	8001a8c <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7ff fa84 	bl	8001a8c <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	; 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e200      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002592:	4b5d      	ldr	r3, [pc, #372]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0xe4>
 800259e:	e014      	b.n	80025ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7ff fa74 	bl	8001a8c <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7ff fa70 	bl	8001a8c <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	; 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e1ec      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ba:	4b53      	ldr	r3, [pc, #332]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x10c>
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d063      	beq.n	800269e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025d6:	4b4c      	ldr	r3, [pc, #304]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00b      	beq.n	80025fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025e2:	4b49      	ldr	r3, [pc, #292]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f003 030c 	and.w	r3, r3, #12
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d11c      	bne.n	8002628 <HAL_RCC_OscConfig+0x18c>
 80025ee:	4b46      	ldr	r3, [pc, #280]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d116      	bne.n	8002628 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fa:	4b43      	ldr	r3, [pc, #268]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_RCC_OscConfig+0x176>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d001      	beq.n	8002612 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e1c0      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002612:	4b3d      	ldr	r3, [pc, #244]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4939      	ldr	r1, [pc, #228]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002622:	4313      	orrs	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002626:	e03a      	b.n	800269e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d020      	beq.n	8002672 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002630:	4b36      	ldr	r3, [pc, #216]	; (800270c <HAL_RCC_OscConfig+0x270>)
 8002632:	2201      	movs	r2, #1
 8002634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002636:	f7ff fa29 	bl	8001a8c <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263e:	f7ff fa25 	bl	8001a8c <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e1a1      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002650:	4b2d      	ldr	r3, [pc, #180]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	4b2a      	ldr	r3, [pc, #168]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	4927      	ldr	r1, [pc, #156]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 800266c:	4313      	orrs	r3, r2
 800266e:	600b      	str	r3, [r1, #0]
 8002670:	e015      	b.n	800269e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002672:	4b26      	ldr	r3, [pc, #152]	; (800270c <HAL_RCC_OscConfig+0x270>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7ff fa08 	bl	8001a8c <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002680:	f7ff fa04 	bl	8001a8c <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e180      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002692:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d03a      	beq.n	8002720 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d019      	beq.n	80026e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026b2:	4b17      	ldr	r3, [pc, #92]	; (8002710 <HAL_RCC_OscConfig+0x274>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b8:	f7ff f9e8 	bl	8001a8c <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c0:	f7ff f9e4 	bl	8001a8c <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e160      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d2:	4b0d      	ldr	r3, [pc, #52]	; (8002708 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026de:	2001      	movs	r0, #1
 80026e0:	f000 fa9c 	bl	8002c1c <RCC_Delay>
 80026e4:	e01c      	b.n	8002720 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e6:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <HAL_RCC_OscConfig+0x274>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ec:	f7ff f9ce 	bl	8001a8c <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f2:	e00f      	b.n	8002714 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f4:	f7ff f9ca 	bl	8001a8c <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d908      	bls.n	8002714 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e146      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
 8002706:	bf00      	nop
 8002708:	40021000 	.word	0x40021000
 800270c:	42420000 	.word	0x42420000
 8002710:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002714:	4b92      	ldr	r3, [pc, #584]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1e9      	bne.n	80026f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 80a6 	beq.w	800287a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002732:	4b8b      	ldr	r3, [pc, #556]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	69db      	ldr	r3, [r3, #28]
 8002736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10d      	bne.n	800275a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800273e:	4b88      	ldr	r3, [pc, #544]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	4a87      	ldr	r2, [pc, #540]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002748:	61d3      	str	r3, [r2, #28]
 800274a:	4b85      	ldr	r3, [pc, #532]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002752:	60bb      	str	r3, [r7, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002756:	2301      	movs	r3, #1
 8002758:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275a:	4b82      	ldr	r3, [pc, #520]	; (8002964 <HAL_RCC_OscConfig+0x4c8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002762:	2b00      	cmp	r3, #0
 8002764:	d118      	bne.n	8002798 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002766:	4b7f      	ldr	r3, [pc, #508]	; (8002964 <HAL_RCC_OscConfig+0x4c8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a7e      	ldr	r2, [pc, #504]	; (8002964 <HAL_RCC_OscConfig+0x4c8>)
 800276c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002772:	f7ff f98b 	bl	8001a8c <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800277a:	f7ff f987 	bl	8001a8c <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b64      	cmp	r3, #100	; 0x64
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e103      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800278c:	4b75      	ldr	r3, [pc, #468]	; (8002964 <HAL_RCC_OscConfig+0x4c8>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0f0      	beq.n	800277a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d106      	bne.n	80027ae <HAL_RCC_OscConfig+0x312>
 80027a0:	4b6f      	ldr	r3, [pc, #444]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	4a6e      	ldr	r2, [pc, #440]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	6213      	str	r3, [r2, #32]
 80027ac:	e02d      	b.n	800280a <HAL_RCC_OscConfig+0x36e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10c      	bne.n	80027d0 <HAL_RCC_OscConfig+0x334>
 80027b6:	4b6a      	ldr	r3, [pc, #424]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	4a69      	ldr	r2, [pc, #420]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	f023 0301 	bic.w	r3, r3, #1
 80027c0:	6213      	str	r3, [r2, #32]
 80027c2:	4b67      	ldr	r3, [pc, #412]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	4a66      	ldr	r2, [pc, #408]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027c8:	f023 0304 	bic.w	r3, r3, #4
 80027cc:	6213      	str	r3, [r2, #32]
 80027ce:	e01c      	b.n	800280a <HAL_RCC_OscConfig+0x36e>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	d10c      	bne.n	80027f2 <HAL_RCC_OscConfig+0x356>
 80027d8:	4b61      	ldr	r3, [pc, #388]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	4a60      	ldr	r2, [pc, #384]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027de:	f043 0304 	orr.w	r3, r3, #4
 80027e2:	6213      	str	r3, [r2, #32]
 80027e4:	4b5e      	ldr	r3, [pc, #376]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	4a5d      	ldr	r2, [pc, #372]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6213      	str	r3, [r2, #32]
 80027f0:	e00b      	b.n	800280a <HAL_RCC_OscConfig+0x36e>
 80027f2:	4b5b      	ldr	r3, [pc, #364]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4a5a      	ldr	r2, [pc, #360]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	6213      	str	r3, [r2, #32]
 80027fe:	4b58      	ldr	r3, [pc, #352]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a57      	ldr	r2, [pc, #348]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002804:	f023 0304 	bic.w	r3, r3, #4
 8002808:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d015      	beq.n	800283e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7ff f93b 	bl	8001a8c <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002818:	e00a      	b.n	8002830 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281a:	f7ff f937 	bl	8001a8c <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	f241 3288 	movw	r2, #5000	; 0x1388
 8002828:	4293      	cmp	r3, r2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e0b1      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002830:	4b4b      	ldr	r3, [pc, #300]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0ee      	beq.n	800281a <HAL_RCC_OscConfig+0x37e>
 800283c:	e014      	b.n	8002868 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283e:	f7ff f925 	bl	8001a8c <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002844:	e00a      	b.n	800285c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002846:	f7ff f921 	bl	8001a8c <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	f241 3288 	movw	r2, #5000	; 0x1388
 8002854:	4293      	cmp	r3, r2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e09b      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800285c:	4b40      	ldr	r3, [pc, #256]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1ee      	bne.n	8002846 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002868:	7dfb      	ldrb	r3, [r7, #23]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d105      	bne.n	800287a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800286e:	4b3c      	ldr	r3, [pc, #240]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4a3b      	ldr	r2, [pc, #236]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002878:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	2b00      	cmp	r3, #0
 8002880:	f000 8087 	beq.w	8002992 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002884:	4b36      	ldr	r3, [pc, #216]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 030c 	and.w	r3, r3, #12
 800288c:	2b08      	cmp	r3, #8
 800288e:	d061      	beq.n	8002954 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	2b02      	cmp	r3, #2
 8002896:	d146      	bne.n	8002926 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002898:	4b33      	ldr	r3, [pc, #204]	; (8002968 <HAL_RCC_OscConfig+0x4cc>)
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289e:	f7ff f8f5 	bl	8001a8c <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a6:	f7ff f8f1 	bl	8001a8c <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e06d      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028b8:	4b29      	ldr	r3, [pc, #164]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1f0      	bne.n	80028a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028cc:	d108      	bne.n	80028e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028ce:	4b24      	ldr	r3, [pc, #144]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	4921      	ldr	r1, [pc, #132]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028e0:	4b1f      	ldr	r3, [pc, #124]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a19      	ldr	r1, [r3, #32]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f0:	430b      	orrs	r3, r1
 80028f2:	491b      	ldr	r1, [pc, #108]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028f8:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <HAL_RCC_OscConfig+0x4cc>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fe:	f7ff f8c5 	bl	8001a8c <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002906:	f7ff f8c1 	bl	8001a8c <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e03d      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002918:	4b11      	ldr	r3, [pc, #68]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0f0      	beq.n	8002906 <HAL_RCC_OscConfig+0x46a>
 8002924:	e035      	b.n	8002992 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002926:	4b10      	ldr	r3, [pc, #64]	; (8002968 <HAL_RCC_OscConfig+0x4cc>)
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292c:	f7ff f8ae 	bl	8001a8c <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002934:	f7ff f8aa 	bl	8001a8c <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e026      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002946:	4b06      	ldr	r3, [pc, #24]	; (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f0      	bne.n	8002934 <HAL_RCC_OscConfig+0x498>
 8002952:	e01e      	b.n	8002992 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d107      	bne.n	800296c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e019      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
 8002960:	40021000 	.word	0x40021000
 8002964:	40007000 	.word	0x40007000
 8002968:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800296c:	4b0b      	ldr	r3, [pc, #44]	; (800299c <HAL_RCC_OscConfig+0x500>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	429a      	cmp	r2, r3
 800297e:	d106      	bne.n	800298e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298a:	429a      	cmp	r2, r3
 800298c:	d001      	beq.n	8002992 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000

080029a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e0d0      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029b4:	4b6a      	ldr	r3, [pc, #424]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d910      	bls.n	80029e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c2:	4b67      	ldr	r3, [pc, #412]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 0207 	bic.w	r2, r3, #7
 80029ca:	4965      	ldr	r1, [pc, #404]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d2:	4b63      	ldr	r3, [pc, #396]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d001      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e0b8      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d020      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d005      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029fc:	4b59      	ldr	r3, [pc, #356]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4a58      	ldr	r2, [pc, #352]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a14:	4b53      	ldr	r3, [pc, #332]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a52      	ldr	r2, [pc, #328]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a20:	4b50      	ldr	r3, [pc, #320]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	494d      	ldr	r1, [pc, #308]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d040      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d107      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a46:	4b47      	ldr	r3, [pc, #284]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d115      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e07f      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d107      	bne.n	8002a6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a5e:	4b41      	ldr	r3, [pc, #260]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d109      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e073      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e06b      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a7e:	4b39      	ldr	r3, [pc, #228]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f023 0203 	bic.w	r2, r3, #3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	4936      	ldr	r1, [pc, #216]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a90:	f7fe fffc 	bl	8001a8c <HAL_GetTick>
 8002a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a96:	e00a      	b.n	8002aae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a98:	f7fe fff8 	bl	8001a8c <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e053      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aae:	4b2d      	ldr	r3, [pc, #180]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 020c 	and.w	r2, r3, #12
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d1eb      	bne.n	8002a98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ac0:	4b27      	ldr	r3, [pc, #156]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d210      	bcs.n	8002af0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ace:	4b24      	ldr	r3, [pc, #144]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 0207 	bic.w	r2, r3, #7
 8002ad6:	4922      	ldr	r1, [pc, #136]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ade:	4b20      	ldr	r3, [pc, #128]	; (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e032      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002afc:	4b19      	ldr	r3, [pc, #100]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	4916      	ldr	r1, [pc, #88]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d009      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b1a:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	490e      	ldr	r1, [pc, #56]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b2e:	f000 f821 	bl	8002b74 <HAL_RCC_GetSysClockFreq>
 8002b32:	4602      	mov	r2, r0
 8002b34:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	490a      	ldr	r1, [pc, #40]	; (8002b68 <HAL_RCC_ClockConfig+0x1c8>)
 8002b40:	5ccb      	ldrb	r3, [r1, r3]
 8002b42:	fa22 f303 	lsr.w	r3, r2, r3
 8002b46:	4a09      	ldr	r2, [pc, #36]	; (8002b6c <HAL_RCC_ClockConfig+0x1cc>)
 8002b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b4a:	4b09      	ldr	r3, [pc, #36]	; (8002b70 <HAL_RCC_ClockConfig+0x1d0>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fe ff5a 	bl	8001a08 <HAL_InitTick>

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40022000 	.word	0x40022000
 8002b64:	40021000 	.word	0x40021000
 8002b68:	08003558 	.word	0x08003558
 8002b6c:	20000000 	.word	0x20000000
 8002b70:	20000004 	.word	0x20000004

08002b74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b087      	sub	sp, #28
 8002b78:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60fb      	str	r3, [r7, #12]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
 8002b86:	2300      	movs	r3, #0
 8002b88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b8e:	4b1e      	ldr	r3, [pc, #120]	; (8002c08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d002      	beq.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x30>
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d003      	beq.n	8002baa <HAL_RCC_GetSysClockFreq+0x36>
 8002ba2:	e027      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ba4:	4b19      	ldr	r3, [pc, #100]	; (8002c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ba6:	613b      	str	r3, [r7, #16]
      break;
 8002ba8:	e027      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	0c9b      	lsrs	r3, r3, #18
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	4a17      	ldr	r2, [pc, #92]	; (8002c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002bb4:	5cd3      	ldrb	r3, [r2, r3]
 8002bb6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d010      	beq.n	8002be4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bc2:	4b11      	ldr	r3, [pc, #68]	; (8002c08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	0c5b      	lsrs	r3, r3, #17
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	4a11      	ldr	r2, [pc, #68]	; (8002c14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002bce:	5cd3      	ldrb	r3, [r2, r3]
 8002bd0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a0d      	ldr	r2, [pc, #52]	; (8002c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002bd6:	fb03 f202 	mul.w	r2, r3, r2
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	617b      	str	r3, [r7, #20]
 8002be2:	e004      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a0c      	ldr	r2, [pc, #48]	; (8002c18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002be8:	fb02 f303 	mul.w	r3, r2, r3
 8002bec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	613b      	str	r3, [r7, #16]
      break;
 8002bf2:	e002      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bf4:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002bf6:	613b      	str	r3, [r7, #16]
      break;
 8002bf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bfa:	693b      	ldr	r3, [r7, #16]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	371c      	adds	r7, #28
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bc80      	pop	{r7}
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	08003568 	.word	0x08003568
 8002c14:	08003578 	.word	0x08003578
 8002c18:	003d0900 	.word	0x003d0900

08002c1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c24:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <RCC_Delay+0x34>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <RCC_Delay+0x38>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	0a5b      	lsrs	r3, r3, #9
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	fb02 f303 	mul.w	r3, r2, r3
 8002c36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c38:	bf00      	nop
  }
  while (Delay --);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	1e5a      	subs	r2, r3, #1
 8002c3e:	60fa      	str	r2, [r7, #12]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d1f9      	bne.n	8002c38 <RCC_Delay+0x1c>
}
 8002c44:	bf00      	nop
 8002c46:	bf00      	nop
 8002c48:	3714      	adds	r7, #20
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bc80      	pop	{r7}
 8002c4e:	4770      	bx	lr
 8002c50:	20000000 	.word	0x20000000
 8002c54:	10624dd3 	.word	0x10624dd3

08002c58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e076      	b.n	8002d58 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d108      	bne.n	8002c84 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c7a:	d009      	beq.n	8002c90 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	61da      	str	r2, [r3, #28]
 8002c82:	e005      	b.n	8002c90 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2200      	movs	r2, #0
 8002c94:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d106      	bne.n	8002cb0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7fe fdda 	bl	8001864 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2202      	movs	r2, #2
 8002cb4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002cd8:	431a      	orrs	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	431a      	orrs	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	431a      	orrs	r2, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002d0a:	431a      	orrs	r2, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a1b      	ldr	r3, [r3, #32]
 8002d10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d14:	ea42 0103 	orr.w	r1, r2, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	0c1a      	lsrs	r2, r3, #16
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f002 0204 	and.w	r2, r2, #4
 8002d36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	69da      	ldr	r2, [r3, #28]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2201      	movs	r2, #1
 8002d52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3708      	adds	r7, #8
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b088      	sub	sp, #32
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	60f8      	str	r0, [r7, #12]
 8002d68:	60b9      	str	r1, [r7, #8]
 8002d6a:	603b      	str	r3, [r7, #0]
 8002d6c:	4613      	mov	r3, r2
 8002d6e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002d70:	2300      	movs	r3, #0
 8002d72:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d101      	bne.n	8002d82 <HAL_SPI_Transmit+0x22>
 8002d7e:	2302      	movs	r3, #2
 8002d80:	e12d      	b.n	8002fde <HAL_SPI_Transmit+0x27e>
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002d8a:	f7fe fe7f 	bl	8001a8c <HAL_GetTick>
 8002d8e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d002      	beq.n	8002da6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002da0:	2302      	movs	r3, #2
 8002da2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002da4:	e116      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d002      	beq.n	8002db2 <HAL_SPI_Transmit+0x52>
 8002dac:	88fb      	ldrh	r3, [r7, #6]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d102      	bne.n	8002db8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002db6:	e10d      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2203      	movs	r2, #3
 8002dbc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	68ba      	ldr	r2, [r7, #8]
 8002dca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	88fa      	ldrh	r2, [r7, #6]
 8002dd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	88fa      	ldrh	r2, [r7, #6]
 8002dd6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	2200      	movs	r2, #0
 8002ddc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	2200      	movs	r2, #0
 8002de2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2200      	movs	r2, #0
 8002de8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2200      	movs	r2, #0
 8002dee:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2200      	movs	r2, #0
 8002df4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002dfe:	d10f      	bne.n	8002e20 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e0e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e1e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e2a:	2b40      	cmp	r3, #64	; 0x40
 8002e2c:	d007      	beq.n	8002e3e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e3c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002e46:	d14f      	bne.n	8002ee8 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <HAL_SPI_Transmit+0xf6>
 8002e50:	8afb      	ldrh	r3, [r7, #22]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d142      	bne.n	8002edc <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	881a      	ldrh	r2, [r3, #0]
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	1c9a      	adds	r2, r3, #2
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002e7a:	e02f      	b.n	8002edc <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 0302 	and.w	r3, r3, #2
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d112      	bne.n	8002eb0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e8e:	881a      	ldrh	r2, [r3, #0]
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9a:	1c9a      	adds	r2, r3, #2
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	b29a      	uxth	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	86da      	strh	r2, [r3, #54]	; 0x36
 8002eae:	e015      	b.n	8002edc <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002eb0:	f7fe fdec 	bl	8001a8c <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	69bb      	ldr	r3, [r7, #24]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	683a      	ldr	r2, [r7, #0]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d803      	bhi.n	8002ec8 <HAL_SPI_Transmit+0x168>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ec6:	d102      	bne.n	8002ece <HAL_SPI_Transmit+0x16e>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d106      	bne.n	8002edc <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002eda:	e07b      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002ee0:	b29b      	uxth	r3, r3
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1ca      	bne.n	8002e7c <HAL_SPI_Transmit+0x11c>
 8002ee6:	e050      	b.n	8002f8a <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d002      	beq.n	8002ef6 <HAL_SPI_Transmit+0x196>
 8002ef0:	8afb      	ldrh	r3, [r7, #22]
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d144      	bne.n	8002f80 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	330c      	adds	r3, #12
 8002f00:	7812      	ldrb	r2, [r2, #0]
 8002f02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f08:	1c5a      	adds	r2, r3, #1
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002f1c:	e030      	b.n	8002f80 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d113      	bne.n	8002f54 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	330c      	adds	r3, #12
 8002f36:	7812      	ldrb	r2, [r2, #0]
 8002f38:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3e:	1c5a      	adds	r2, r3, #1
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f48:	b29b      	uxth	r3, r3
 8002f4a:	3b01      	subs	r3, #1
 8002f4c:	b29a      	uxth	r2, r3
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	86da      	strh	r2, [r3, #54]	; 0x36
 8002f52:	e015      	b.n	8002f80 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002f54:	f7fe fd9a 	bl	8001a8c <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	683a      	ldr	r2, [r7, #0]
 8002f60:	429a      	cmp	r2, r3
 8002f62:	d803      	bhi.n	8002f6c <HAL_SPI_Transmit+0x20c>
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f6a:	d102      	bne.n	8002f72 <HAL_SPI_Transmit+0x212>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d106      	bne.n	8002f80 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002f72:	2303      	movs	r3, #3
 8002f74:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002f7e:	e029      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002f84:	b29b      	uxth	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1c9      	bne.n	8002f1e <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	6839      	ldr	r1, [r7, #0]
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 fa6e 	bl	8003470 <SPI_EndRxTxTransaction>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d002      	beq.n	8002fa0 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10a      	bne.n	8002fbe <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fa8:	2300      	movs	r3, #0
 8002faa:	613b      	str	r3, [r7, #16]
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	613b      	str	r3, [r7, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	613b      	str	r3, [r7, #16]
 8002fbc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d002      	beq.n	8002fcc <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002fc6:	2301      	movs	r3, #1
 8002fc8:	77fb      	strb	r3, [r7, #31]
 8002fca:	e003      	b.n	8002fd4 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002fdc:	7ffb      	ldrb	r3, [r7, #31]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3720      	adds	r7, #32
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b08c      	sub	sp, #48	; 0x30
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
 8002ff2:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003004:	2b01      	cmp	r3, #1
 8003006:	d101      	bne.n	800300c <HAL_SPI_TransmitReceive+0x26>
 8003008:	2302      	movs	r3, #2
 800300a:	e198      	b.n	800333e <HAL_SPI_TransmitReceive+0x358>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003014:	f7fe fd3a 	bl	8001a8c <HAL_GetTick>
 8003018:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003020:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800302a:	887b      	ldrh	r3, [r7, #2]
 800302c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800302e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003032:	2b01      	cmp	r3, #1
 8003034:	d00f      	beq.n	8003056 <HAL_SPI_TransmitReceive+0x70>
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800303c:	d107      	bne.n	800304e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <HAL_SPI_TransmitReceive+0x68>
 8003046:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800304a:	2b04      	cmp	r3, #4
 800304c:	d003      	beq.n	8003056 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800304e:	2302      	movs	r3, #2
 8003050:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003054:	e16d      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d005      	beq.n	8003068 <HAL_SPI_TransmitReceive+0x82>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_SPI_TransmitReceive+0x82>
 8003062:	887b      	ldrh	r3, [r7, #2]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d103      	bne.n	8003070 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003068:	2301      	movs	r3, #1
 800306a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800306e:	e160      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b04      	cmp	r3, #4
 800307a:	d003      	beq.n	8003084 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2205      	movs	r2, #5
 8003080:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2200      	movs	r2, #0
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	687a      	ldr	r2, [r7, #4]
 800308e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	887a      	ldrh	r2, [r7, #2]
 8003094:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	887a      	ldrh	r2, [r7, #2]
 800309a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	887a      	ldrh	r2, [r7, #2]
 80030a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	887a      	ldrh	r2, [r7, #2]
 80030ac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c4:	2b40      	cmp	r3, #64	; 0x40
 80030c6:	d007      	beq.n	80030d8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030e0:	d17c      	bne.n	80031dc <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <HAL_SPI_TransmitReceive+0x10a>
 80030ea:	8b7b      	ldrh	r3, [r7, #26]
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d16a      	bne.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f4:	881a      	ldrh	r2, [r3, #0]
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003100:	1c9a      	adds	r2, r3, #2
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003114:	e057      	b.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 0302 	and.w	r3, r3, #2
 8003120:	2b02      	cmp	r3, #2
 8003122:	d11b      	bne.n	800315c <HAL_SPI_TransmitReceive+0x176>
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003128:	b29b      	uxth	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d016      	beq.n	800315c <HAL_SPI_TransmitReceive+0x176>
 800312e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003130:	2b01      	cmp	r3, #1
 8003132:	d113      	bne.n	800315c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	881a      	ldrh	r2, [r3, #0]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003144:	1c9a      	adds	r2, r3, #2
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800314e:	b29b      	uxth	r3, r3
 8003150:	3b01      	subs	r3, #1
 8003152:	b29a      	uxth	r2, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003158:	2300      	movs	r3, #0
 800315a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	f003 0301 	and.w	r3, r3, #1
 8003166:	2b01      	cmp	r3, #1
 8003168:	d119      	bne.n	800319e <HAL_SPI_TransmitReceive+0x1b8>
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800316e:	b29b      	uxth	r3, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	d014      	beq.n	800319e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	68da      	ldr	r2, [r3, #12]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800317e:	b292      	uxth	r2, r2
 8003180:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003186:	1c9a      	adds	r2, r3, #2
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003190:	b29b      	uxth	r3, r3
 8003192:	3b01      	subs	r3, #1
 8003194:	b29a      	uxth	r2, r3
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800319a:	2301      	movs	r3, #1
 800319c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800319e:	f7fe fc75 	bl	8001a8c <HAL_GetTick>
 80031a2:	4602      	mov	r2, r0
 80031a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a6:	1ad3      	subs	r3, r2, r3
 80031a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80031aa:	429a      	cmp	r2, r3
 80031ac:	d80b      	bhi.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
 80031ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b4:	d007      	beq.n	80031c6 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80031c4:	e0b5      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1a2      	bne.n	8003116 <HAL_SPI_TransmitReceive+0x130>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d19d      	bne.n	8003116 <HAL_SPI_TransmitReceive+0x130>
 80031da:	e080      	b.n	80032de <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d002      	beq.n	80031ea <HAL_SPI_TransmitReceive+0x204>
 80031e4:	8b7b      	ldrh	r3, [r7, #26]
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d16f      	bne.n	80032ca <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	330c      	adds	r3, #12
 80031f4:	7812      	ldrb	r2, [r2, #0]
 80031f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fc:	1c5a      	adds	r2, r3, #1
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003206:	b29b      	uxth	r3, r3
 8003208:	3b01      	subs	r3, #1
 800320a:	b29a      	uxth	r2, r3
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003210:	e05b      	b.n	80032ca <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b02      	cmp	r3, #2
 800321e:	d11c      	bne.n	800325a <HAL_SPI_TransmitReceive+0x274>
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d017      	beq.n	800325a <HAL_SPI_TransmitReceive+0x274>
 800322a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800322c:	2b01      	cmp	r3, #1
 800322e:	d114      	bne.n	800325a <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	330c      	adds	r3, #12
 800323a:	7812      	ldrb	r2, [r2, #0]
 800323c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d119      	bne.n	800329c <HAL_SPI_TransmitReceive+0x2b6>
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800326c:	b29b      	uxth	r3, r3
 800326e:	2b00      	cmp	r3, #0
 8003270:	d014      	beq.n	800329c <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68da      	ldr	r2, [r3, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327c:	b2d2      	uxtb	r2, r2
 800327e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003284:	1c5a      	adds	r2, r3, #1
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800328e:	b29b      	uxth	r3, r3
 8003290:	3b01      	subs	r3, #1
 8003292:	b29a      	uxth	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003298:	2301      	movs	r3, #1
 800329a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800329c:	f7fe fbf6 	bl	8001a8c <HAL_GetTick>
 80032a0:	4602      	mov	r2, r0
 80032a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a4:	1ad3      	subs	r3, r2, r3
 80032a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d803      	bhi.n	80032b4 <HAL_SPI_TransmitReceive+0x2ce>
 80032ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b2:	d102      	bne.n	80032ba <HAL_SPI_TransmitReceive+0x2d4>
 80032b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d107      	bne.n	80032ca <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 80032c8:	e033      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d19e      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x22c>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d199      	bne.n	8003212 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80032de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032e0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 f8c4 	bl	8003470 <SPI_EndRxTxTransaction>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d006      	beq.n	80032fc <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80032fa:	e01a      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d10a      	bne.n	800331a <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	617b      	str	r3, [r7, #20]
 8003318:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003328:	e003      	b.n	8003332 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2201      	movs	r2, #1
 800332e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800333a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800333e:	4618      	mov	r0, r3
 8003340:	3730      	adds	r7, #48	; 0x30
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003346:	b480      	push	{r7}
 8003348:	b083      	sub	sp, #12
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003354:	b2db      	uxtb	r3, r3
}
 8003356:	4618      	mov	r0, r3
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr

08003360 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	603b      	str	r3, [r7, #0]
 800336c:	4613      	mov	r3, r2
 800336e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003370:	f7fe fb8c 	bl	8001a8c <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003378:	1a9b      	subs	r3, r3, r2
 800337a:	683a      	ldr	r2, [r7, #0]
 800337c:	4413      	add	r3, r2
 800337e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003380:	f7fe fb84 	bl	8001a8c <HAL_GetTick>
 8003384:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003386:	4b39      	ldr	r3, [pc, #228]	; (800346c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	015b      	lsls	r3, r3, #5
 800338c:	0d1b      	lsrs	r3, r3, #20
 800338e:	69fa      	ldr	r2, [r7, #28]
 8003390:	fb02 f303 	mul.w	r3, r2, r3
 8003394:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003396:	e054      	b.n	8003442 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339e:	d050      	beq.n	8003442 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80033a0:	f7fe fb74 	bl	8001a8c <HAL_GetTick>
 80033a4:	4602      	mov	r2, r0
 80033a6:	69bb      	ldr	r3, [r7, #24]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	69fa      	ldr	r2, [r7, #28]
 80033ac:	429a      	cmp	r2, r3
 80033ae:	d902      	bls.n	80033b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d13d      	bne.n	8003432 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80033ce:	d111      	bne.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	689b      	ldr	r3, [r3, #8]
 80033d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80033d8:	d004      	beq.n	80033e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	689b      	ldr	r3, [r3, #8]
 80033de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033e2:	d107      	bne.n	80033f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80033f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033fc:	d10f      	bne.n	800341e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800341c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	2201      	movs	r2, #1
 8003422:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e017      	b.n	8003462 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	2b00      	cmp	r3, #0
 8003436:	d101      	bne.n	800343c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	3b01      	subs	r3, #1
 8003440:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4013      	ands	r3, r2
 800344c:	68ba      	ldr	r2, [r7, #8]
 800344e:	429a      	cmp	r2, r3
 8003450:	bf0c      	ite	eq
 8003452:	2301      	moveq	r3, #1
 8003454:	2300      	movne	r3, #0
 8003456:	b2db      	uxtb	r3, r3
 8003458:	461a      	mov	r2, r3
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	429a      	cmp	r2, r3
 800345e:	d19b      	bne.n	8003398 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3720      	adds	r7, #32
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000000 	.word	0x20000000

08003470 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	b086      	sub	sp, #24
 8003474:	af02      	add	r7, sp, #8
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2200      	movs	r2, #0
 8003484:	2180      	movs	r1, #128	; 0x80
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f7ff ff6a 	bl	8003360 <SPI_WaitFlagStateUntilTimeout>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003496:	f043 0220 	orr.w	r2, r3, #32
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800349e:	2303      	movs	r3, #3
 80034a0:	e000      	b.n	80034a4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <memset>:
 80034ac:	4603      	mov	r3, r0
 80034ae:	4402      	add	r2, r0
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d100      	bne.n	80034b6 <memset+0xa>
 80034b4:	4770      	bx	lr
 80034b6:	f803 1b01 	strb.w	r1, [r3], #1
 80034ba:	e7f9      	b.n	80034b0 <memset+0x4>

080034bc <__libc_init_array>:
 80034bc:	b570      	push	{r4, r5, r6, lr}
 80034be:	2600      	movs	r6, #0
 80034c0:	4d0c      	ldr	r5, [pc, #48]	; (80034f4 <__libc_init_array+0x38>)
 80034c2:	4c0d      	ldr	r4, [pc, #52]	; (80034f8 <__libc_init_array+0x3c>)
 80034c4:	1b64      	subs	r4, r4, r5
 80034c6:	10a4      	asrs	r4, r4, #2
 80034c8:	42a6      	cmp	r6, r4
 80034ca:	d109      	bne.n	80034e0 <__libc_init_array+0x24>
 80034cc:	f000 f828 	bl	8003520 <_init>
 80034d0:	2600      	movs	r6, #0
 80034d2:	4d0a      	ldr	r5, [pc, #40]	; (80034fc <__libc_init_array+0x40>)
 80034d4:	4c0a      	ldr	r4, [pc, #40]	; (8003500 <__libc_init_array+0x44>)
 80034d6:	1b64      	subs	r4, r4, r5
 80034d8:	10a4      	asrs	r4, r4, #2
 80034da:	42a6      	cmp	r6, r4
 80034dc:	d105      	bne.n	80034ea <__libc_init_array+0x2e>
 80034de:	bd70      	pop	{r4, r5, r6, pc}
 80034e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80034e4:	4798      	blx	r3
 80034e6:	3601      	adds	r6, #1
 80034e8:	e7ee      	b.n	80034c8 <__libc_init_array+0xc>
 80034ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80034ee:	4798      	blx	r3
 80034f0:	3601      	adds	r6, #1
 80034f2:	e7f2      	b.n	80034da <__libc_init_array+0x1e>
 80034f4:	08003584 	.word	0x08003584
 80034f8:	08003584 	.word	0x08003584
 80034fc:	08003584 	.word	0x08003584
 8003500:	08003588 	.word	0x08003588

08003504 <memcpy>:
 8003504:	440a      	add	r2, r1
 8003506:	4291      	cmp	r1, r2
 8003508:	f100 33ff 	add.w	r3, r0, #4294967295
 800350c:	d100      	bne.n	8003510 <memcpy+0xc>
 800350e:	4770      	bx	lr
 8003510:	b510      	push	{r4, lr}
 8003512:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003516:	4291      	cmp	r1, r2
 8003518:	f803 4f01 	strb.w	r4, [r3, #1]!
 800351c:	d1f9      	bne.n	8003512 <memcpy+0xe>
 800351e:	bd10      	pop	{r4, pc}

08003520 <_init>:
 8003520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003522:	bf00      	nop
 8003524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003526:	bc08      	pop	{r3}
 8003528:	469e      	mov	lr, r3
 800352a:	4770      	bx	lr

0800352c <_fini>:
 800352c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800352e:	bf00      	nop
 8003530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003532:	bc08      	pop	{r3}
 8003534:	469e      	mov	lr, r3
 8003536:	4770      	bx	lr
