/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* J1_1 */
#define J1_1__0__INTTYPE CYREG_PICU12_INTTYPE3
#define J1_1__0__MASK 0x08u
#define J1_1__0__PC CYREG_PRT12_PC3
#define J1_1__0__PORT 12u
#define J1_1__0__SHIFT 3u
#define J1_1__AG CYREG_PRT12_AG
#define J1_1__BIE CYREG_PRT12_BIE
#define J1_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define J1_1__BYP CYREG_PRT12_BYP
#define J1_1__DM0 CYREG_PRT12_DM0
#define J1_1__DM1 CYREG_PRT12_DM1
#define J1_1__DM2 CYREG_PRT12_DM2
#define J1_1__DR CYREG_PRT12_DR
#define J1_1__INP_DIS CYREG_PRT12_INP_DIS
#define J1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define J1_1__MASK 0x08u
#define J1_1__PORT 12u
#define J1_1__PRT CYREG_PRT12_PRT
#define J1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define J1_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define J1_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define J1_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define J1_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define J1_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define J1_1__PS CYREG_PRT12_PS
#define J1_1__SHIFT 3u
#define J1_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define J1_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define J1_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define J1_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define J1_1__SLW CYREG_PRT12_SLW

/* J1_2 */
#define J1_2__0__INTTYPE CYREG_PICU12_INTTYPE4
#define J1_2__0__MASK 0x10u
#define J1_2__0__PC CYREG_PRT12_PC4
#define J1_2__0__PORT 12u
#define J1_2__0__SHIFT 4u
#define J1_2__AG CYREG_PRT12_AG
#define J1_2__BIE CYREG_PRT12_BIE
#define J1_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define J1_2__BYP CYREG_PRT12_BYP
#define J1_2__DM0 CYREG_PRT12_DM0
#define J1_2__DM1 CYREG_PRT12_DM1
#define J1_2__DM2 CYREG_PRT12_DM2
#define J1_2__DR CYREG_PRT12_DR
#define J1_2__INP_DIS CYREG_PRT12_INP_DIS
#define J1_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define J1_2__MASK 0x10u
#define J1_2__PORT 12u
#define J1_2__PRT CYREG_PRT12_PRT
#define J1_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define J1_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define J1_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define J1_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define J1_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define J1_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define J1_2__PS CYREG_PRT12_PS
#define J1_2__SHIFT 4u
#define J1_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define J1_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define J1_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define J1_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define J1_2__SLW CYREG_PRT12_SLW
#define J1_2_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define J1_2_Reg_Sync_ctrl_reg__0__POS 0
#define J1_2_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define J1_2_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define J1_2_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define J1_2_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define J1_2_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define J1_2_Reg_Sync_ctrl_reg__MASK 0x01u
#define J1_2_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define J1_2_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define J1_2_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* J3_1 */
#define J3_1__0__INTTYPE CYREG_PICU12_INTTYPE5
#define J3_1__0__MASK 0x20u
#define J3_1__0__PC CYREG_PRT12_PC5
#define J3_1__0__PORT 12u
#define J3_1__0__SHIFT 5u
#define J3_1__AG CYREG_PRT12_AG
#define J3_1__BIE CYREG_PRT12_BIE
#define J3_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define J3_1__BYP CYREG_PRT12_BYP
#define J3_1__DM0 CYREG_PRT12_DM0
#define J3_1__DM1 CYREG_PRT12_DM1
#define J3_1__DM2 CYREG_PRT12_DM2
#define J3_1__DR CYREG_PRT12_DR
#define J3_1__INP_DIS CYREG_PRT12_INP_DIS
#define J3_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define J3_1__MASK 0x20u
#define J3_1__PORT 12u
#define J3_1__PRT CYREG_PRT12_PRT
#define J3_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define J3_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define J3_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define J3_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define J3_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define J3_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define J3_1__PS CYREG_PRT12_PS
#define J3_1__SHIFT 5u
#define J3_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define J3_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define J3_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define J3_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define J3_1__SLW CYREG_PRT12_SLW

/* R3_2 */
#define R3_2__0__INTTYPE CYREG_PICU0_INTTYPE4
#define R3_2__0__MASK 0x10u
#define R3_2__0__PC CYREG_PRT0_PC4
#define R3_2__0__PORT 0u
#define R3_2__0__SHIFT 4u
#define R3_2__AG CYREG_PRT0_AG
#define R3_2__AMUX CYREG_PRT0_AMUX
#define R3_2__BIE CYREG_PRT0_BIE
#define R3_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define R3_2__BYP CYREG_PRT0_BYP
#define R3_2__CTL CYREG_PRT0_CTL
#define R3_2__DM0 CYREG_PRT0_DM0
#define R3_2__DM1 CYREG_PRT0_DM1
#define R3_2__DM2 CYREG_PRT0_DM2
#define R3_2__DR CYREG_PRT0_DR
#define R3_2__INP_DIS CYREG_PRT0_INP_DIS
#define R3_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define R3_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define R3_2__LCD_EN CYREG_PRT0_LCD_EN
#define R3_2__MASK 0x10u
#define R3_2__PORT 0u
#define R3_2__PRT CYREG_PRT0_PRT
#define R3_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define R3_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define R3_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define R3_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define R3_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define R3_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define R3_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define R3_2__PS CYREG_PRT0_PS
#define R3_2__SHIFT 4u
#define R3_2__SLW CYREG_PRT0_SLW
#define R3_2_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define R3_2_Reg_Sync_ctrl_reg__0__POS 0
#define R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define R3_2_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define R3_2_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define R3_2_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define R3_2_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define R3_2_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define R3_2_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define R3_2_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define R3_2_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define R3_2_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define R3_2_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define R3_2_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define R3_2_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define R3_2_Reg_Sync_ctrl_reg__MASK 0x01u
#define R3_2_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define R3_2_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define R3_2_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* RX_1 */
#define RX_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define RX_1__0__MASK 0x02u
#define RX_1__0__PC CYREG_PRT3_PC1
#define RX_1__0__PORT 3u
#define RX_1__0__SHIFT 1u
#define RX_1__AG CYREG_PRT3_AG
#define RX_1__AMUX CYREG_PRT3_AMUX
#define RX_1__BIE CYREG_PRT3_BIE
#define RX_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define RX_1__BYP CYREG_PRT3_BYP
#define RX_1__CTL CYREG_PRT3_CTL
#define RX_1__DM0 CYREG_PRT3_DM0
#define RX_1__DM1 CYREG_PRT3_DM1
#define RX_1__DM2 CYREG_PRT3_DM2
#define RX_1__DR CYREG_PRT3_DR
#define RX_1__INP_DIS CYREG_PRT3_INP_DIS
#define RX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RX_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RX_1__LCD_EN CYREG_PRT3_LCD_EN
#define RX_1__MASK 0x02u
#define RX_1__PORT 3u
#define RX_1__PRT CYREG_PRT3_PRT
#define RX_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RX_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RX_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RX_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RX_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RX_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RX_1__PS CYREG_PRT3_PS
#define RX_1__SHIFT 1u
#define RX_1__SLW CYREG_PRT3_SLW

/* S1_1 */
#define S1_1__0__INTTYPE CYREG_PICU0_INTTYPE5
#define S1_1__0__MASK 0x20u
#define S1_1__0__PC CYREG_PRT0_PC5
#define S1_1__0__PORT 0u
#define S1_1__0__SHIFT 5u
#define S1_1__AG CYREG_PRT0_AG
#define S1_1__AMUX CYREG_PRT0_AMUX
#define S1_1__BIE CYREG_PRT0_BIE
#define S1_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define S1_1__BYP CYREG_PRT0_BYP
#define S1_1__CTL CYREG_PRT0_CTL
#define S1_1__DM0 CYREG_PRT0_DM0
#define S1_1__DM1 CYREG_PRT0_DM1
#define S1_1__DM2 CYREG_PRT0_DM2
#define S1_1__DR CYREG_PRT0_DR
#define S1_1__INP_DIS CYREG_PRT0_INP_DIS
#define S1_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define S1_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define S1_1__LCD_EN CYREG_PRT0_LCD_EN
#define S1_1__MASK 0x20u
#define S1_1__PORT 0u
#define S1_1__PRT CYREG_PRT0_PRT
#define S1_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define S1_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define S1_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define S1_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define S1_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define S1_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define S1_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define S1_1__PS CYREG_PRT0_PS
#define S1_1__SHIFT 5u
#define S1_1__SLW CYREG_PRT0_SLW

/* TX_1 */
#define TX_1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define TX_1__0__MASK 0x02u
#define TX_1__0__PC CYREG_PRT0_PC1
#define TX_1__0__PORT 0u
#define TX_1__0__SHIFT 1u
#define TX_1__AG CYREG_PRT0_AG
#define TX_1__AMUX CYREG_PRT0_AMUX
#define TX_1__BIE CYREG_PRT0_BIE
#define TX_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define TX_1__BYP CYREG_PRT0_BYP
#define TX_1__CTL CYREG_PRT0_CTL
#define TX_1__DM0 CYREG_PRT0_DM0
#define TX_1__DM1 CYREG_PRT0_DM1
#define TX_1__DM2 CYREG_PRT0_DM2
#define TX_1__DR CYREG_PRT0_DR
#define TX_1__INP_DIS CYREG_PRT0_INP_DIS
#define TX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TX_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TX_1__LCD_EN CYREG_PRT0_LCD_EN
#define TX_1__MASK 0x02u
#define TX_1__PORT 0u
#define TX_1__PRT CYREG_PRT0_PRT
#define TX_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TX_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TX_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TX_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TX_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TX_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TX_1__PS CYREG_PRT0_PS
#define TX_1__SHIFT 1u
#define TX_1__SLW CYREG_PRT0_SLW

/* TX_2 */
#define TX_2__0__INTTYPE CYREG_PICU0_INTTYPE0
#define TX_2__0__MASK 0x01u
#define TX_2__0__PC CYREG_PRT0_PC0
#define TX_2__0__PORT 0u
#define TX_2__0__SHIFT 0u
#define TX_2__AG CYREG_PRT0_AG
#define TX_2__AMUX CYREG_PRT0_AMUX
#define TX_2__BIE CYREG_PRT0_BIE
#define TX_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define TX_2__BYP CYREG_PRT0_BYP
#define TX_2__CTL CYREG_PRT0_CTL
#define TX_2__DM0 CYREG_PRT0_DM0
#define TX_2__DM1 CYREG_PRT0_DM1
#define TX_2__DM2 CYREG_PRT0_DM2
#define TX_2__DR CYREG_PRT0_DR
#define TX_2__INP_DIS CYREG_PRT0_INP_DIS
#define TX_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TX_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TX_2__LCD_EN CYREG_PRT0_LCD_EN
#define TX_2__MASK 0x01u
#define TX_2__PORT 0u
#define TX_2__PRT CYREG_PRT0_PRT
#define TX_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TX_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TX_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TX_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TX_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TX_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TX_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TX_2__PS CYREG_PRT0_PS
#define TX_2__SHIFT 0u
#define TX_2__SLW CYREG_PRT0_SLW

/* PGA_1 */
#define PGA_1_SC__BST CYREG_SC3_BST
#define PGA_1_SC__CLK CYREG_SC3_CLK
#define PGA_1_SC__CMPINV CYREG_SC_CMPINV
#define PGA_1_SC__CMPINV_MASK 0x08u
#define PGA_1_SC__CPTR CYREG_SC_CPTR
#define PGA_1_SC__CPTR_MASK 0x08u
#define PGA_1_SC__CR0 CYREG_SC3_CR0
#define PGA_1_SC__CR1 CYREG_SC3_CR1
#define PGA_1_SC__CR2 CYREG_SC3_CR2
#define PGA_1_SC__MSK CYREG_SC_MSK
#define PGA_1_SC__MSK_MASK 0x08u
#define PGA_1_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_1_SC__PM_ACT_MSK 0x08u
#define PGA_1_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_1_SC__PM_STBY_MSK 0x08u
#define PGA_1_SC__SR CYREG_SC_SR
#define PGA_1_SC__SR_MASK 0x08u
#define PGA_1_SC__SW0 CYREG_SC3_SW0
#define PGA_1_SC__SW10 CYREG_SC3_SW10
#define PGA_1_SC__SW2 CYREG_SC3_SW2
#define PGA_1_SC__SW3 CYREG_SC3_SW3
#define PGA_1_SC__SW4 CYREG_SC3_SW4
#define PGA_1_SC__SW6 CYREG_SC3_SW6
#define PGA_1_SC__SW7 CYREG_SC3_SW7
#define PGA_1_SC__SW8 CYREG_SC3_SW8
#define PGA_1_SC__WRK1 CYREG_SC_WRK1
#define PGA_1_SC__WRK1_MASK 0x08u

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x20000u
#define isr_1__INTC_NUMBER 17u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x01u
#define isr_2__INTC_NUMBER 0u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Comp_1 */
#define Comp_1_ctComp__CLK CYREG_CMP3_CLK
#define Comp_1_ctComp__CMP_MASK 0x08u
#define Comp_1_ctComp__CMP_NUMBER 3u
#define Comp_1_ctComp__CR CYREG_CMP3_CR
#define Comp_1_ctComp__LUT__CR CYREG_LUT3_CR
#define Comp_1_ctComp__LUT__MSK CYREG_LUT_MSK
#define Comp_1_ctComp__LUT__MSK_MASK 0x08u
#define Comp_1_ctComp__LUT__MSK_SHIFT 3u
#define Comp_1_ctComp__LUT__MX CYREG_LUT3_MX
#define Comp_1_ctComp__LUT__SR CYREG_LUT_SR
#define Comp_1_ctComp__LUT__SR_MASK 0x08u
#define Comp_1_ctComp__LUT__SR_SHIFT 3u
#define Comp_1_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define Comp_1_ctComp__PM_ACT_MSK 0x08u
#define Comp_1_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define Comp_1_ctComp__PM_STBY_MSK 0x08u
#define Comp_1_ctComp__SW0 CYREG_CMP3_SW0
#define Comp_1_ctComp__SW2 CYREG_CMP3_SW2
#define Comp_1_ctComp__SW3 CYREG_CMP3_SW3
#define Comp_1_ctComp__SW4 CYREG_CMP3_SW4
#define Comp_1_ctComp__SW6 CYREG_CMP3_SW6
#define Comp_1_ctComp__TR0 CYREG_CMP3_TR0
#define Comp_1_ctComp__TR1 CYREG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define Comp_1_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define Comp_1_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define Comp_1_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define Comp_1_ctComp__WRK CYREG_CMP_WRK
#define Comp_1_ctComp__WRK_MASK 0x08u
#define Comp_1_ctComp__WRK_SHIFT 3u

/* Digit_0 */
#define Digit_0__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Digit_0__0__MASK 0x80u
#define Digit_0__0__PC CYREG_PRT1_PC7
#define Digit_0__0__PORT 1u
#define Digit_0__0__SHIFT 7u
#define Digit_0__AG CYREG_PRT1_AG
#define Digit_0__AMUX CYREG_PRT1_AMUX
#define Digit_0__BIE CYREG_PRT1_BIE
#define Digit_0__BIT_MASK CYREG_PRT1_BIT_MASK
#define Digit_0__BYP CYREG_PRT1_BYP
#define Digit_0__CTL CYREG_PRT1_CTL
#define Digit_0__DM0 CYREG_PRT1_DM0
#define Digit_0__DM1 CYREG_PRT1_DM1
#define Digit_0__DM2 CYREG_PRT1_DM2
#define Digit_0__DR CYREG_PRT1_DR
#define Digit_0__INP_DIS CYREG_PRT1_INP_DIS
#define Digit_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Digit_0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Digit_0__LCD_EN CYREG_PRT1_LCD_EN
#define Digit_0__MASK 0x80u
#define Digit_0__PORT 1u
#define Digit_0__PRT CYREG_PRT1_PRT
#define Digit_0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Digit_0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Digit_0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Digit_0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Digit_0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Digit_0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Digit_0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Digit_0__PS CYREG_PRT1_PS
#define Digit_0__SHIFT 7u
#define Digit_0__SLW CYREG_PRT1_SLW

/* Digit_1 */
#define Digit_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Digit_1__0__MASK 0x40u
#define Digit_1__0__PC CYREG_PRT1_PC6
#define Digit_1__0__PORT 1u
#define Digit_1__0__SHIFT 6u
#define Digit_1__AG CYREG_PRT1_AG
#define Digit_1__AMUX CYREG_PRT1_AMUX
#define Digit_1__BIE CYREG_PRT1_BIE
#define Digit_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Digit_1__BYP CYREG_PRT1_BYP
#define Digit_1__CTL CYREG_PRT1_CTL
#define Digit_1__DM0 CYREG_PRT1_DM0
#define Digit_1__DM1 CYREG_PRT1_DM1
#define Digit_1__DM2 CYREG_PRT1_DM2
#define Digit_1__DR CYREG_PRT1_DR
#define Digit_1__INP_DIS CYREG_PRT1_INP_DIS
#define Digit_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Digit_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Digit_1__LCD_EN CYREG_PRT1_LCD_EN
#define Digit_1__MASK 0x40u
#define Digit_1__PORT 1u
#define Digit_1__PRT CYREG_PRT1_PRT
#define Digit_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Digit_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Digit_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Digit_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Digit_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Digit_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Digit_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Digit_1__PS CYREG_PRT1_PS
#define Digit_1__SHIFT 6u
#define Digit_1__SLW CYREG_PRT1_SLW

/* Digit_2 */
#define Digit_2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define Digit_2__0__MASK 0x20u
#define Digit_2__0__PC CYREG_PRT1_PC5
#define Digit_2__0__PORT 1u
#define Digit_2__0__SHIFT 5u
#define Digit_2__AG CYREG_PRT1_AG
#define Digit_2__AMUX CYREG_PRT1_AMUX
#define Digit_2__BIE CYREG_PRT1_BIE
#define Digit_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define Digit_2__BYP CYREG_PRT1_BYP
#define Digit_2__CTL CYREG_PRT1_CTL
#define Digit_2__DM0 CYREG_PRT1_DM0
#define Digit_2__DM1 CYREG_PRT1_DM1
#define Digit_2__DM2 CYREG_PRT1_DM2
#define Digit_2__DR CYREG_PRT1_DR
#define Digit_2__INP_DIS CYREG_PRT1_INP_DIS
#define Digit_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Digit_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Digit_2__LCD_EN CYREG_PRT1_LCD_EN
#define Digit_2__MASK 0x20u
#define Digit_2__PORT 1u
#define Digit_2__PRT CYREG_PRT1_PRT
#define Digit_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Digit_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Digit_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Digit_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Digit_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Digit_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Digit_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Digit_2__PS CYREG_PRT1_PS
#define Digit_2__SHIFT 5u
#define Digit_2__SLW CYREG_PRT1_SLW

/* Digit_3 */
#define Digit_3__0__INTTYPE CYREG_PICU1_INTTYPE4
#define Digit_3__0__MASK 0x10u
#define Digit_3__0__PC CYREG_PRT1_PC4
#define Digit_3__0__PORT 1u
#define Digit_3__0__SHIFT 4u
#define Digit_3__AG CYREG_PRT1_AG
#define Digit_3__AMUX CYREG_PRT1_AMUX
#define Digit_3__BIE CYREG_PRT1_BIE
#define Digit_3__BIT_MASK CYREG_PRT1_BIT_MASK
#define Digit_3__BYP CYREG_PRT1_BYP
#define Digit_3__CTL CYREG_PRT1_CTL
#define Digit_3__DM0 CYREG_PRT1_DM0
#define Digit_3__DM1 CYREG_PRT1_DM1
#define Digit_3__DM2 CYREG_PRT1_DM2
#define Digit_3__DR CYREG_PRT1_DR
#define Digit_3__INP_DIS CYREG_PRT1_INP_DIS
#define Digit_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Digit_3__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Digit_3__LCD_EN CYREG_PRT1_LCD_EN
#define Digit_3__MASK 0x10u
#define Digit_3__PORT 1u
#define Digit_3__PRT CYREG_PRT1_PRT
#define Digit_3__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Digit_3__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Digit_3__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Digit_3__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Digit_3__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Digit_3__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Digit_3__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Digit_3__PS CYREG_PRT1_PS
#define Digit_3__SHIFT 4u
#define Digit_3__SLW CYREG_PRT1_SLW

/* VDAC8_1 */
#define VDAC8_1_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC8_1_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC8_1_viDAC8__D CYREG_DAC1_D
#define VDAC8_1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_1_viDAC8__PM_ACT_MSK 0x02u
#define VDAC8_1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_1_viDAC8__PM_STBY_MSK 0x02u
#define VDAC8_1_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC8_1_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC8_1_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC8_1_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC8_1_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC8_1_viDAC8__TR CYREG_DAC1_TR
#define VDAC8_1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC8_1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC8_1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC8_1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC8_1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC8_1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC8_1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC8_1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC8_1_viDAC8__TST CYREG_DAC1_TST

/* Digit_Reg */
#define Digit_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Digit_Reg_Sync_ctrl_reg__0__POS 0
#define Digit_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Digit_Reg_Sync_ctrl_reg__1__POS 1
#define Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Digit_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Digit_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define Digit_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define Digit_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define Digit_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Digit_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define Digit_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define Digit_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Digit_Reg_Sync_ctrl_reg__2__POS 2
#define Digit_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Digit_Reg_Sync_ctrl_reg__3__POS 3
#define Digit_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Digit_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define Digit_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define Digit_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define Digit_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define Digit_Reg_Sync_ctrl_reg__MASK 0x0Fu
#define Digit_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Digit_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define Digit_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK

/* RX_Tie_High */
#define RX_Tie_High__0__INTTYPE CYREG_PICU3_INTTYPE0
#define RX_Tie_High__0__MASK 0x01u
#define RX_Tie_High__0__PC CYREG_PRT3_PC0
#define RX_Tie_High__0__PORT 3u
#define RX_Tie_High__0__SHIFT 0u
#define RX_Tie_High__AG CYREG_PRT3_AG
#define RX_Tie_High__AMUX CYREG_PRT3_AMUX
#define RX_Tie_High__BIE CYREG_PRT3_BIE
#define RX_Tie_High__BIT_MASK CYREG_PRT3_BIT_MASK
#define RX_Tie_High__BYP CYREG_PRT3_BYP
#define RX_Tie_High__CTL CYREG_PRT3_CTL
#define RX_Tie_High__DM0 CYREG_PRT3_DM0
#define RX_Tie_High__DM1 CYREG_PRT3_DM1
#define RX_Tie_High__DM2 CYREG_PRT3_DM2
#define RX_Tie_High__DR CYREG_PRT3_DR
#define RX_Tie_High__INP_DIS CYREG_PRT3_INP_DIS
#define RX_Tie_High__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define RX_Tie_High__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define RX_Tie_High__LCD_EN CYREG_PRT3_LCD_EN
#define RX_Tie_High__MASK 0x01u
#define RX_Tie_High__PORT 3u
#define RX_Tie_High__PRT CYREG_PRT3_PRT
#define RX_Tie_High__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define RX_Tie_High__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define RX_Tie_High__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define RX_Tie_High__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define RX_Tie_High__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define RX_Tie_High__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define RX_Tie_High__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define RX_Tie_High__PS CYREG_PRT3_PS
#define RX_Tie_High__SHIFT 0u
#define RX_Tie_High__SLW CYREG_PRT3_SLW

/* Vssa_Buffer */
#define Vssa_Buffer_ABuf__CR CYREG_OPAMP3_CR
#define Vssa_Buffer_ABuf__MX CYREG_OPAMP3_MX
#define Vssa_Buffer_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Vssa_Buffer_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Vssa_Buffer_ABuf__PM_ACT_MSK 0x08u
#define Vssa_Buffer_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Vssa_Buffer_ABuf__PM_STBY_MSK 0x08u
#define Vssa_Buffer_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Vssa_Buffer_ABuf__SW CYREG_OPAMP3_SW
#define Vssa_Buffer_ABuf__TR0 CYREG_OPAMP3_TR0
#define Vssa_Buffer_ABuf__TR1 CYREG_OPAMP3_TR1

/* Flight_Timer */
#define Flight_Timer_Clock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Flight_Timer_Clock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Flight_Timer_Clock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Flight_Timer_Clock__CFG2_SRC_SEL_MASK 0x07u
#define Flight_Timer_Clock__INDEX 0x00u
#define Flight_Timer_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Flight_Timer_Clock__PM_ACT_MSK 0x01u
#define Flight_Timer_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Flight_Timer_Clock__PM_STBY_MSK 0x01u
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__0__POS 0
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__MASK 0x01u
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Flight_Timer_Reset_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK
#define Flight_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Flight_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Flight_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Flight_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Flight_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Flight_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Flight_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Flight_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Flight_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Flight_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Flight_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Flight_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Flight_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Flight_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Flight_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Flight_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* Decimal_place */
#define Decimal_place__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Decimal_place__0__MASK 0x80u
#define Decimal_place__0__PC CYREG_PRT2_PC7
#define Decimal_place__0__PORT 2u
#define Decimal_place__0__SHIFT 7u
#define Decimal_place__AG CYREG_PRT2_AG
#define Decimal_place__AMUX CYREG_PRT2_AMUX
#define Decimal_place__BIE CYREG_PRT2_BIE
#define Decimal_place__BIT_MASK CYREG_PRT2_BIT_MASK
#define Decimal_place__BYP CYREG_PRT2_BYP
#define Decimal_place__CTL CYREG_PRT2_CTL
#define Decimal_place__DM0 CYREG_PRT2_DM0
#define Decimal_place__DM1 CYREG_PRT2_DM1
#define Decimal_place__DM2 CYREG_PRT2_DM2
#define Decimal_place__DR CYREG_PRT2_DR
#define Decimal_place__INP_DIS CYREG_PRT2_INP_DIS
#define Decimal_place__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Decimal_place__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Decimal_place__LCD_EN CYREG_PRT2_LCD_EN
#define Decimal_place__MASK 0x80u
#define Decimal_place__PORT 2u
#define Decimal_place__PRT CYREG_PRT2_PRT
#define Decimal_place__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Decimal_place__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Decimal_place__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Decimal_place__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Decimal_place__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Decimal_place__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Decimal_place__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Decimal_place__PS CYREG_PRT2_PS
#define Decimal_place__SHIFT 7u
#define Decimal_place__SLW CYREG_PRT2_SLW

/* Seven_Segment */
#define Seven_Segment__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Seven_Segment__0__MASK 0x01u
#define Seven_Segment__0__PC CYREG_PRT2_PC0
#define Seven_Segment__0__PORT 2u
#define Seven_Segment__0__SHIFT 0u
#define Seven_Segment__1__INTTYPE CYREG_PICU2_INTTYPE1
#define Seven_Segment__1__MASK 0x02u
#define Seven_Segment__1__PC CYREG_PRT2_PC1
#define Seven_Segment__1__PORT 2u
#define Seven_Segment__1__SHIFT 1u
#define Seven_Segment__2__INTTYPE CYREG_PICU2_INTTYPE2
#define Seven_Segment__2__MASK 0x04u
#define Seven_Segment__2__PC CYREG_PRT2_PC2
#define Seven_Segment__2__PORT 2u
#define Seven_Segment__2__SHIFT 2u
#define Seven_Segment__3__INTTYPE CYREG_PICU2_INTTYPE3
#define Seven_Segment__3__MASK 0x08u
#define Seven_Segment__3__PC CYREG_PRT2_PC3
#define Seven_Segment__3__PORT 2u
#define Seven_Segment__3__SHIFT 3u
#define Seven_Segment__4__INTTYPE CYREG_PICU2_INTTYPE4
#define Seven_Segment__4__MASK 0x10u
#define Seven_Segment__4__PC CYREG_PRT2_PC4
#define Seven_Segment__4__PORT 2u
#define Seven_Segment__4__SHIFT 4u
#define Seven_Segment__5__INTTYPE CYREG_PICU2_INTTYPE5
#define Seven_Segment__5__MASK 0x20u
#define Seven_Segment__5__PC CYREG_PRT2_PC5
#define Seven_Segment__5__PORT 2u
#define Seven_Segment__5__SHIFT 5u
#define Seven_Segment__6__INTTYPE CYREG_PICU2_INTTYPE6
#define Seven_Segment__6__MASK 0x40u
#define Seven_Segment__6__PC CYREG_PRT2_PC6
#define Seven_Segment__6__PORT 2u
#define Seven_Segment__6__SHIFT 6u
#define Seven_Segment__AG CYREG_PRT2_AG
#define Seven_Segment__AMUX CYREG_PRT2_AMUX
#define Seven_Segment__BIE CYREG_PRT2_BIE
#define Seven_Segment__BIT_MASK CYREG_PRT2_BIT_MASK
#define Seven_Segment__BYP CYREG_PRT2_BYP
#define Seven_Segment__CTL CYREG_PRT2_CTL
#define Seven_Segment__DM0 CYREG_PRT2_DM0
#define Seven_Segment__DM1 CYREG_PRT2_DM1
#define Seven_Segment__DM2 CYREG_PRT2_DM2
#define Seven_Segment__DR CYREG_PRT2_DR
#define Seven_Segment__INP_DIS CYREG_PRT2_INP_DIS
#define Seven_Segment__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Seven_Segment__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Seven_Segment__LCD_EN CYREG_PRT2_LCD_EN
#define Seven_Segment__MASK 0x7Fu
#define Seven_Segment__PORT 2u
#define Seven_Segment__PRT CYREG_PRT2_PRT
#define Seven_Segment__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Seven_Segment__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Seven_Segment__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Seven_Segment__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Seven_Segment__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Seven_Segment__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Seven_Segment__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Seven_Segment__PS CYREG_PRT2_PS
#define Seven_Segment__SHIFT 0u
#define Seven_Segment__SLW CYREG_PRT2_SLW
#define Seven_Segment_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Seven_Segment_Reg_Sync_ctrl_reg__0__POS 0
#define Seven_Segment_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Seven_Segment_Reg_Sync_ctrl_reg__1__POS 1
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define Seven_Segment_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define Seven_Segment_Reg_Sync_ctrl_reg__2__MASK 0x04u
#define Seven_Segment_Reg_Sync_ctrl_reg__2__POS 2
#define Seven_Segment_Reg_Sync_ctrl_reg__3__MASK 0x08u
#define Seven_Segment_Reg_Sync_ctrl_reg__3__POS 3
#define Seven_Segment_Reg_Sync_ctrl_reg__4__MASK 0x10u
#define Seven_Segment_Reg_Sync_ctrl_reg__4__POS 4
#define Seven_Segment_Reg_Sync_ctrl_reg__5__MASK 0x20u
#define Seven_Segment_Reg_Sync_ctrl_reg__5__POS 5
#define Seven_Segment_Reg_Sync_ctrl_reg__6__MASK 0x40u
#define Seven_Segment_Reg_Sync_ctrl_reg__6__POS 6
#define Seven_Segment_Reg_Sync_ctrl_reg__7__MASK 0x80u
#define Seven_Segment_Reg_Sync_ctrl_reg__7__POS 7
#define Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB07_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB07_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define Seven_Segment_Reg_Sync_ctrl_reg__MASK 0xFFu
#define Seven_Segment_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Seven_Segment_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define Seven_Segment_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB07_MSK

/* Button_Tie_High */
#define Button_Tie_High_Sync_ctrl_reg__0__MASK 0x01u
#define Button_Tie_High_Sync_ctrl_reg__0__POS 0
#define Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Button_Tie_High_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Button_Tie_High_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Button_Tie_High_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Button_Tie_High_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Button_Tie_High_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Button_Tie_High_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Button_Tie_High_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Button_Tie_High_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Button_Tie_High_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Button_Tie_High_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Button_Tie_High_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB10_CTL
#define Button_Tie_High_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Button_Tie_High_Sync_ctrl_reg__MASK 0x01u
#define Button_Tie_High_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Button_Tie_High_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Button_Tie_High_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB10_MSK

/* Ultrasonic_Drive */
#define Ultrasonic_Drive__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Ultrasonic_Drive__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Ultrasonic_Drive__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Ultrasonic_Drive__CFG2_SRC_SEL_MASK 0x07u
#define Ultrasonic_Drive__INDEX 0x01u
#define Ultrasonic_Drive__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Ultrasonic_Drive__PM_ACT_MSK 0x02u
#define Ultrasonic_Drive__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Ultrasonic_Drive__PM_STBY_MSK 0x02u

/* Ultrasonic_Set_Reg */
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__0__POS 0
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB07_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__MASK 0x01u
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Ultrasonic_Set_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB07_MSK

/* Five_Millisec_Timer */
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Five_Millisec_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Five_Millisec_Timer_TimerUDB_sT32_timerdp_u3__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Ultrasonic_Pulse_Counter */
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define Ultrasonic_Pulse_Counter_Counter7__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define Ultrasonic_Pulse_Counter_Counter7__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Ultrasonic_Pulse_Counter_Counter7__CONTROL_REG CYREG_B1_UDB06_CTL
#define Ultrasonic_Pulse_Counter_Counter7__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define Ultrasonic_Pulse_Counter_Counter7__COUNT_REG CYREG_B1_UDB06_CTL
#define Ultrasonic_Pulse_Counter_Counter7__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define Ultrasonic_Pulse_Counter_Counter7__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Ultrasonic_Pulse_Counter_Counter7__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Ultrasonic_Pulse_Counter_Counter7__PERIOD_REG CYREG_B1_UDB06_MSK
#define Ultrasonic_Pulse_Counter_Counter7_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Ultrasonic_Pulse_Counter_Counter7_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define Ultrasonic_Pulse_Counter_Counter7_ST__MASK_REG CYREG_B1_UDB06_MSK
#define Ultrasonic_Pulse_Counter_Counter7_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Ultrasonic_Pulse_Counter_Counter7_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define Ultrasonic_Pulse_Counter_Counter7_ST__STATUS_REG CYREG_B1_UDB06_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Ultrasonic Distance Meter"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00020001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU3_INTTYPE7
#define Dedicated_Output__MASK 0x80u
#define Dedicated_Output__PC CYREG_PRT3_PC7
#define Dedicated_Output__PORT 3u
#define Dedicated_Output__SHIFT 7u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
