# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Simple_VGA_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_4/Quartus_prj/ipcore_dir {E:/FPGA/Lab_4/Quartus_prj/ipcore_dir/pll_ip.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:08:48 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_4/Quartus_prj/ipcore_dir" E:/FPGA/Lab_4/Quartus_prj/ipcore_dir/pll_ip.v 
# -- Compiling module pll_ip
# 
# Top level modules:
# 	pll_ip
# End time: 15:08:48 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_4/RTL {E:/FPGA/Lab_4/RTL/vga_pic.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:08:48 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_4/RTL" E:/FPGA/Lab_4/RTL/vga_pic.v 
# -- Compiling module vga_pic
# 
# Top level modules:
# 	vga_pic
# End time: 15:08:48 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_4/RTL {E:/FPGA/Lab_4/RTL/vga_ctrl.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:08:48 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_4/RTL" E:/FPGA/Lab_4/RTL/vga_ctrl.v 
# -- Compiling module vga_ctrl
# 
# Top level modules:
# 	vga_ctrl
# End time: 15:08:48 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_4/RTL {E:/FPGA/Lab_4/RTL/vga_char.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:08:48 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_4/RTL" E:/FPGA/Lab_4/RTL/vga_char.v 
# -- Compiling module vga_char
# 
# Top level modules:
# 	vga_char
# End time: 15:08:49 on Nov 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_4/Quartus_prj/db {E:/FPGA/Lab_4/Quartus_prj/db/pll_ip_altpll.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:08:49 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_4/Quartus_prj/db" E:/FPGA/Lab_4/Quartus_prj/db/pll_ip_altpll.v 
# -- Compiling module pll_ip_altpll
# 
# Top level modules:
# 	pll_ip_altpll
# End time: 15:08:49 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/Lab_4/Quartus_prj/../Sim {E:/FPGA/Lab_4/Quartus_prj/../Sim/tb_vga_char.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 15:08:49 on Nov 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/Lab_4/Quartus_prj/../Sim" E:/FPGA/Lab_4/Quartus_prj/../Sim/tb_vga_char.v 
# -- Compiling module tb_vga_char
# 
# Top level modules:
# 	tb_vga_char
# End time: 15:08:49 on Nov 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_vga_char
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_vga_char 
# Start time: 15:08:49 on Nov 27,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_vga_char(fast)
# Loading work.vga_char(fast)
# Loading work.pll_ip(fast)
# Loading altera_mf_ver.altpll(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading altera_mf_ver.MF_cycloneiii_pll(fast)
# Loading altera_mf_ver.cda_m_cntr(fast)
# Loading altera_mf_ver.cda_n_cntr(fast)
# Loading altera_mf_ver.cda_scale_cntr(fast)
# Loading altera_mf_ver.pll_iobuf(fast)
# Loading work.vga_ctrl(fast)
# Loading work.vga_pic(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL was reset
# Time: 0  Instance: tb_vga_char.vga_char_inst.pll_ip_inst.altpll_component.cycloneiii_pll.pll3
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 280000  Instance: tb_vga_char.vga_char_inst.pll_ip_inst.altpll_component.cycloneiii_pll.pll3
# Causality operation skipped due to absence of debug database file
# Break key hit
# Simulation stop requested.
# End time: 18:09:29 on Nov 27,2024, Elapsed time: 3:00:40
# Errors: 0, Warnings: 1
