ALPERT, C. J., Hu, T. C., HUANG, J. H., AND KAHNG, A.B. 1993. A direct combination of the Prim and Dijkstra constructions for improved performance-driven routing. In Proceedings of the IEEE International Symposium on Circuits and Systems, (Chicago, IL, May), 1869- 1872.
Kenneth D. Boese , Andrew B. Kahng , Gabriel Robins, High-performance routing trees with identified critical sinks, Proceedings of the 30th international Design Automation Conference, p.182-187, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164662]
CHAN, H. 1995. Private communication.
Chung-Ping Chen , Yao-Wen Chang , D. F. Wong, Fast performance-driven optimization for buffered clock trees based on Lagrangian relaxation, Proceedings of the 33rd annual Design Automation Conference, p.405-408, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240596]
Chung-Ping Chen , Yao-Ping Chen , D. F. Wong, Optimal wire-sizing formula under the Elmore delay model, Proceedings of the 33rd annual Design Automation Conference, p.487-490, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240611]
Jason Cong , Lei He, Optimal wiresizing for interconnects with multiple sources, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.568-574, November 05-09, 1995, San Jose, California, USA
CONG, J. AND HE, L. 1995b. Optimal wiresizing for interconnects with multiple sources. UCLA Computer Science, Tech. Rep. 95-00031, Aug.
CONG, J. AND HE, L. 1995c. Simultaneous transistor and interconnect sizing based on the general dominance property. UCLA Computer Science, Tech. Rep. 95-00046 (Dec.).
Jason Cong , Lei He, An efficient approach to simultaneous transistor and interconnect sizing, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.181-186, November 10-14, 1996, San Jose, California, USA
Jason Cong , Cheng-Kok Koh, Simultaneous driver and wire sizing for performance and power optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.408-425, Dec. 1994[doi>10.1109/92.335010]
Jason Cong , Kwok-Shing Leung, Optimal wiresizing under the distributed Elmore delay model, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.634-639, November 07-11, 1993, Santa Clara, California, USA
J. J. Cong , Kwok-Shing Leung, Optimal wiresizing under Elmore delay model, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.3, p.321-336, November 2006[doi>10.1109/43.365123]
CONG, g. AND MADDEN, P.H. 1995. Performance-driven routing with multiple sources. In Proceedings of the IEEE International Symposium on Circuits and Systems. (Seattle, WA, April), 203-206.
CONG, J., KAHNG, A. B., ROBINS, G., SARRAFZADEH, M., AND WONG, C.K. 1992. Provably good performance-driven global routing. IEEE Trans. CAD 11, 6 (June), 739-752.
Jason Cong , Kwok-Shing Leung , Dian Zhou, Performance-driven interconnect design based on distributed RC delay model, Proceedings of the 30th international Design Automation Conference, p.606-611, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165065]
ELMORE, W. C. 1948. The transient response of damped linear network with particular regard to wideband amplifier. J. Appl. Phys. 19, 55-63.
FISHBURN, g. P. AND DUNLOP, A.E. 1985. TILOS: A posynomial programming approach to transistor sizing. In Proceedings of the IEEE International Conference on Computer-Aided Design, (San Jose, CA, Nov.) 326-328.
VAN GINNEKEN, L. P. P. P. 1990. Buffer placement in distributed RC-tree networks for minimal Elmore delay. In Proceedings of the International Symposium on Circuits and Systems (New Orleans, LA, May), 865-868.
HODES, T. D., MCCOY, B. A., AND ROBINS, G. 1994. Dynamically-wiresized Elmore-based routing constructions. In Proceedings of the International Symposium on Circuits and Systems (London, England, May), 463-466.
Xianlong Hong , Tianxiong Xue , Ernest S. Kuh , Chung-Kuan Cheng , Jin Huang, Performance-driven Steiner tree algorithm for global routing, Proceedings of the 30th international Design Automation Conference, p.177-181, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164658]
KAHNG, A. B. AND ROBINS, G. 1992. A new class ofiterative Steiner tree heuristics with good performance. In Proceedings of the IEEE International Conference on Computer-Aided Design (San Jose, CA, Nov.), 893-902.
John Lillis , Chung-Kuan Cheng , Ting-Ting Y. Lin, Optimal wire sizing and buffer insertion for low power and a generalized delay model, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.138-143, November 05-09, 1995, San Jose, California, USA
John Lillis , Chung-Kuan Cheng , Ting-Ting Y. Lin , Ching-Yen Ho, New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing, Proceedings of the 33rd annual Design Automation Conference, p.395-400, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240594]
McCoY, B. A. AND ROBINS, G. 1994. Non-tree routing. In Proceedings of the International European Design and Test Conference Symposium on Circuits and Systems (Paris, Feb.), 430-434.
MCNC DESIGNERS' MANUAL. North Carolina Microelectronic Center.
Noel Menezes , Ross Baldick , Lawrence T. Pileggi, A sequential quadratic programming approach to concurrent gate and wire sizing, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.144-151, November 05-09, 1995, San Jose, California, USA
Noel Menezes , Satyamurthy Pullela , Florentin Dartu , Lawrence T. Pillage, RC interconnect synthesisâ€”a moment fitting approach, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.418-425, November 06-10, 1994, San Jose, California, USA
Takumi Okamoto , Jason Cong, Buffered Steiner tree construction with wire sizing for interconnect layout optimization, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.44-49, November 10-14, 1996, San Jose, California, USA
RUBINSTEIN, J., PENFIELD, P., AND HOROWITZ, M.A. 1983. Signal delay in RC tree networks. IEEE Trans. CAD 2, 3, 202-211.
SANCHETI, P. K. AND SAPATNEKAR, S.S. 1994. Interconnect design using convex optimization. In Proceedings of the IEEE Custom Integrated Circuits Conference, (San Diego, CA, May) 549-552.
Sachin S. Sapatnekar, RC interconnect optimization under the Elmore delay model, Proceedings of the 31st annual Design Automation Conference, p.387-391, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196430]
Tianxiong Xue , Ernest S. Kuh, Post routing performance optimization via multi-link insertion and non-uniform wiresizing, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.575-580, November 05-09, 1995, San Jose, California, USA
Tianxiong Xue , Ernest S. Kuh , Qinjian Yu, A Sensitivity-Based Wiresizing Approach to Interconnect Optimization of Lossy Transmission Line Topologies, Proceedings of the 1996 IEEE Multi-Chip Module Conference (MCMC '96), p.117, February 06-07, 1996
