

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Thu Sep  1 13:26:59 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        nw_HLS
* Solution:       nw_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.574 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_row  |      129|      129|         1|          1|          1|   129|       yes|
        |- init_col  |      129|      129|         1|          1|          1|   129|       yes|
        |- fill_out  |    49920|    49920|       390|          -|          -|   128|        no|
        | + fill_in  |      386|      386|         6|          3|          1|   128|       yes|
        |- trace     |        ?|        ?|         3|          1|          1|     ?|       yes|
        |- pad_a     |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- pad_b     |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    944|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       88|    -|     516|    460|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    495|    -|
|Register         |        -|    -|     712|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       88|    0|    1228|   1899|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       31|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+-------------+---------+----+-----+-----+-----+
    |    Instance   |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------+-------------+---------+----+-----+-----+-----+
    |BUS_A_s_axi_U  |BUS_A_s_axi  |       88|   0|  516|  460|    0|
    +---------------+-------------+---------+----+-----+-----+-----+
    |Total          |             |       88|   0|  516|  460|    0|
    +---------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_473_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln34_fu_501_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln35_fu_525_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln39_1_fu_547_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln39_fu_794_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln40_fu_747_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln41_fu_664_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln50_fu_679_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln51_fu_698_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln56_1_fu_742_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln56_fu_773_p2       |         +|   0|  0|  20|          15|          15|
    |add_ln75_1_fu_844_p2     |         +|   0|  0|  15|          15|          15|
    |add_ln75_fu_850_p2       |         +|   0|  0|  15|          15|          15|
    |add_ln77_fu_861_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln94_fu_918_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln97_fu_935_p2       |         +|   0|  0|  39|          32|           1|
    |empty_33_fu_589_p2       |         +|   0|  0|  20|          15|          15|
    |empty_34_fu_600_p2       |         +|   0|  0|  15|           8|           2|
    |empty_36_fu_627_p2       |         +|   0|  0|  17|          14|          14|
    |grp_fu_453_p2            |         +|   0|  0|  39|          32|           2|
    |grp_fu_463_p2            |         +|   0|  0|  39|          32|           2|
    |left_fu_730_p2           |         +|   0|  0|  39|          32|           2|
    |tmp_fu_579_p2            |         +|   0|  0|  14|           9|           8|
    |up_fu_724_p2             |         +|   0|  0|  39|          32|           2|
    |up_left_fu_719_p2        |         +|   0|  0|  39|          32|          32|
    |sub_ln32_fu_490_p2       |         -|   0|  0|  15|           1|           8|
    |sub_ln35_fu_536_p2       |         -|   0|  0|  15|           1|           8|
    |ap_condition_400         |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_479_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln34_fu_507_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln39_fu_553_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln40_fu_658_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln41_fu_693_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln54_1_fu_758_p2    |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln54_fu_736_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln57_fu_784_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln59_fu_789_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln73_1_fu_812_p2    |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln73_fu_806_p2      |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln94_1_fu_907_p2    |      icmp|   0|  0|  18|          32|           9|
    |icmp_ln94_fu_901_p2      |      icmp|   0|  0|  15|          24|           1|
    |icmp_ln97_fu_924_p2      |      icmp|   0|  0|  18|          32|           9|
    |or_ln73_fu_818_p2        |        or|   0|  0|   2|           1|           1|
    |max_fu_763_p3            |    select|   0|  0|  32|           1|          32|
    |select_ln50_fu_712_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln54_fu_753_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 944|         812|         465|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |M_address0                                |  37|          7|   15|        105|
    |M_d0                                      |  20|          4|   32|        128|
    |SEQA_address0                             |  20|          4|    7|         28|
    |SEQB_address0                             |  20|          4|    7|         28|
    |a_idx_1_fu_124                            |   9|          2|   32|         64|
    |a_idx_2_reg_396                           |   9|          2|    8|         16|
    |a_idx_reg_351                             |   9|          2|    8|         16|
    |a_str_idx_1_reg_435                       |   9|          2|   32|         64|
    |alignedA_address0                         |  25|          5|    8|         40|
    |alignedA_d0                               |  20|          4|    8|         32|
    |alignedB_address0                         |  25|          5|    8|         40|
    |alignedB_d0                               |  20|          4|    8|         32|
    |ap_NS_fsm                                 |  87|         18|    1|         18|
    |ap_enable_reg_pp2_iter1                   |  14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                   |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                   |  14|          3|    1|          3|
    |ap_phi_mux_a_idx_2_phi_fu_400_p4          |   9|          2|    8|         16|
    |ap_phi_mux_b_str_idx_2_phi_fu_427_p4      |   9|          2|   64|        128|
    |ap_phi_mux_store_forwarded_phi_fu_411_p4  |   9|          2|   32|         64|
    |ap_sig_allocacmp_a_idx_4                  |   9|          2|   32|         64|
    |ap_sig_allocacmp_b_idx_4                  |   9|          2|   32|         64|
    |b_idx_1_reg_384                           |   9|          2|    8|         16|
    |b_idx_2_fu_120                            |   9|          2|   32|         64|
    |b_idx_reg_362                             |   9|          2|    8|         16|
    |b_str_idx_2_reg_417                       |   9|          2|   64|        128|
    |b_str_idx_reg_444                         |   9|          2|   32|         64|
    |indvar_reg_373                            |   9|          2|    8|         16|
    |ptr_address0                              |  20|          4|   15|         60|
    |ptr_d0                                    |  20|          4|    8|         32|
    |store_forwarded_reg_408                   |   9|          2|   32|         64|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 495|        103|  552|       1415|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |M_load_1_reg_1040                 |  32|   0|   32|          0|
    |SEQB_load_reg_1011                |   8|   0|    8|          0|
    |a_idx_1_fu_124                    |  32|   0|   32|          0|
    |a_idx_2_reg_396                   |   8|   0|    8|          0|
    |a_idx_4_reg_1110                  |  32|   0|   32|          0|
    |a_idx_reg_351                     |   8|   0|    8|          0|
    |a_str_idx_1_reg_435               |  32|   0|   32|          0|
    |add_ln39_1_reg_957                |   8|   0|    8|          0|
    |add_ln40_reg_1078                 |   8|   0|    8|          0|
    |add_ln56_1_reg_1073               |   9|   0|    9|          0|
    |add_ln77_reg_1124                 |  64|   0|   64|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2           |   1|   0|    1|          0|
    |b_idx_1_reg_384                   |   8|   0|    8|          0|
    |b_idx_2_fu_120                    |  32|   0|   32|          0|
    |b_idx_4_reg_1105                  |  32|   0|   32|          0|
    |b_idx_reg_362                     |   8|   0|    8|          0|
    |b_str_idx_2_reg_417               |  64|   0|   64|          0|
    |b_str_idx_reg_444                 |  32|   0|   32|          0|
    |empty_36_reg_966                  |  14|   0|   14|          0|
    |icmp_ln40_reg_1021                |   1|   0|    1|          0|
    |icmp_ln40_reg_1021_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln41_reg_1035                |   1|   0|    1|          0|
    |icmp_ln54_reg_1068                |   1|   0|    1|          0|
    |indvar_reg_373                    |   8|   0|    8|          0|
    |left_reg_1062                     |  32|   0|   32|          0|
    |max_reg_1083                      |  32|   0|   32|          0|
    |or_ln73_reg_1115                  |   1|   0|    1|          0|
    |or_ln73_reg_1115_pp3_iter1_reg    |   1|   0|    1|          0|
    |p_cast4_reg_1000                  |  14|   0|   15|          1|
    |p_shl1_reg_1006                   |   8|   0|   15|          7|
    |ptr_load_reg_1129                 |   8|   0|    8|          0|
    |store_forwarded_reg_408           |  32|   0|   32|          0|
    |trunc_ln29_reg_1153               |  32|   0|   32|          0|
    |up_left_reg_1050                  |  32|   0|   32|          0|
    |up_reg_1056                       |  32|   0|   32|          0|
    |zext_ln39_reg_995                 |   8|   0|    9|          1|
    |zext_ln56_1_reg_1089              |  15|   0|   64|         49|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 712|   0|  770|         58|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS_A_AWVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_AWADDR   |   in|   18|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WVALID   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WREADY   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WDATA    |   in|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_WSTRB    |   in|    4|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARVALID  |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARREADY  |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_ARADDR   |   in|   18|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RDATA    |  out|   32|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_RRESP    |  out|    2|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BVALID   |  out|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BREADY   |   in|    1|       s_axi|         BUS_A|         array|
|s_axi_BUS_A_BRESP    |  out|    2|       s_axi|         BUS_A|         array|
|ap_clk               |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 3, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 3, D = 6, States = { 8 9 10 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
  Pipeline-4 : II = 1, D = 1, States = { 19 }
  Pipeline-5 : II = 1, D = 1, States = { 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 6 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 22 19 
19 --> 20 19 
20 --> 21 
21 --> 22 21 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %SEQA, i32 666, i32 17, i32 1"   --->   Operation 25 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %SEQA"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_24 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %SEQB, i32 666, i32 17, i32 1"   --->   Operation 29 'specmemcore' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQB, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %SEQB"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_25 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %alignedA, i32 666, i32 17, i32 1"   --->   Operation 33 'specmemcore' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedA"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %alignedB, i32 666, i32 17, i32 1"   --->   Operation 37 'specmemcore' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedB"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %M, i32 666, i32 17, i32 1"   --->   Operation 41 'specmemcore' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_28 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %ptr, i32 666, i32 17, i32 1"   --->   Operation 45 'specmemcore' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ptr"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [../CCode/nw.c:31]   --->   Operation 49 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%a_idx = phi i8 %add_ln31, void %.split10, i8 0, void" [../CCode/nw.c:32]   --->   Operation 50 'phi' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %a_idx, i8 1" [../CCode/nw.c:31]   --->   Operation 51 'add' 'add_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp_eq  i8 %a_idx, i8 129" [../CCode/nw.c:31]   --->   Operation 53 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 54 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split10, void %.preheader2.preheader" [../CCode/nw.c:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln32_cast = zext i8 %a_idx" [../CCode/nw.c:32]   --->   Operation 56 'zext' 'trunc_ln32_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../CCode/nw.c:28]   --->   Operation 57 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.91ns)   --->   "%sub_ln32 = sub i8 0, i8 %a_idx" [../CCode/nw.c:32]   --->   Operation 58 'sub' 'sub_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i8 %sub_ln32" [../CCode/nw.c:32]   --->   Operation 59 'sext' 'sext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %trunc_ln32_cast" [../CCode/nw.c:32]   --->   Operation 60 'getelementptr' 'M_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %sext_ln32, i15 %M_addr" [../CCode/nw.c:32]   --->   Operation 61 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%b_idx = phi i8 %add_ln34, void %.split8, i8 0, void %.preheader2.preheader" [../CCode/nw.c:35]   --->   Operation 64 'phi' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln34 = add i8 %b_idx, i8 1" [../CCode/nw.c:34]   --->   Operation 65 'add' 'add_ln34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp_eq  i8 %b_idx, i8 129" [../CCode/nw.c:34]   --->   Operation 67 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 68 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split8, void %.preheader1.preheader" [../CCode/nw.c:34]   --->   Operation 69 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln35_cast = zext i8 %b_idx" [../CCode/nw.c:35]   --->   Operation 70 'zext' 'trunc_ln35_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../CCode/nw.c:28]   --->   Operation 71 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b_idx, i7 0" [../CCode/nw.c:35]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.94ns)   --->   "%add_ln35 = add i15 %shl_ln, i15 %trunc_ln35_cast" [../CCode/nw.c:35]   --->   Operation 73 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i15 %add_ln35" [../CCode/nw.c:35]   --->   Operation 74 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%sub_ln35 = sub i8 0, i8 %b_idx" [../CCode/nw.c:35]   --->   Operation 75 'sub' 'sub_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i8 %sub_ln35" [../CCode/nw.c:35]   --->   Operation 76 'sext' 'sext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln35" [../CCode/nw.c:35]   --->   Operation 77 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %sext_ln35, i15 %M_addr_1" [../CCode/nw.c:35]   --->   Operation 78 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln39 = br void %.preheader1" [../CCode/nw.c:39]   --->   Operation 80 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%indvar = phi i8 %add_ln39_1, void, i8 0, void %.preheader1.preheader" [../CCode/nw.c:39]   --->   Operation 81 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%b_idx_1 = phi i8 %add_ln39, void, i8 1, void %.preheader1.preheader" [../CCode/nw.c:39]   --->   Operation 82 'phi' 'b_idx_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln39_1 = add i8 %indvar, i8 1" [../CCode/nw.c:39]   --->   Operation 83 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln39 = icmp_eq  i8 %b_idx_1, i8 129" [../CCode/nw.c:39]   --->   Operation 84 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 85 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split6, void %.preheader.preheader" [../CCode/nw.c:39]   --->   Operation 86 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %indvar" [../CCode/nw.c:39]   --->   Operation 87 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_32 = trunc i8 %indvar" [../CCode/nw.c:39]   --->   Operation 88 'trunc' 'empty_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_32, i7 0" [../CCode/nw.c:39]   --->   Operation 89 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i14 %p_shl3" [../CCode/nw.c:39]   --->   Operation 90 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.82ns)   --->   "%tmp = add i9 %zext_ln39_1, i9 129" [../CCode/nw.c:39]   --->   Operation 91 'add' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp" [../CCode/nw.c:39]   --->   Operation 92 'zext' 'tmp_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.81ns)   --->   "%empty_33 = add i15 %tmp_cast, i15 %p_shl3_cast" [../CCode/nw.c:39]   --->   Operation 93 'add' 'empty_33' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast7 = zext i15 %empty_33" [../CCode/nw.c:39]   --->   Operation 94 'zext' 'p_cast7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.91ns)   --->   "%empty_34 = add i8 %b_idx_1, i8 255" [../CCode/nw.c:39]   --->   Operation 95 'add' 'empty_34' <Predicate = (!icmp_ln39)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_34" [../CCode/nw.c:39]   --->   Operation 96 'zext' 'p_cast8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_34" [../CCode/nw.c:39]   --->   Operation 97 'zext' 'p_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %empty_34" [../CCode/nw.c:39]   --->   Operation 98 'trunc' 'empty_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_35, i7 0" [../CCode/nw.c:39]   --->   Operation 99 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.81ns)   --->   "%empty_36 = add i14 %p_shl2, i14 %p_cast" [../CCode/nw.c:39]   --->   Operation 100 'add' 'empty_36' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i8 %SEQB, i64 0, i64 %p_cast8" [../CCode/nw.c:39]   --->   Operation 101 'getelementptr' 'SEQB_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [../CCode/nw.c:39]   --->   Operation 102 'load' 'SEQB_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %p_cast7" [../CCode/nw.c:39]   --->   Operation 103 'getelementptr' 'M_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%M_load = load i15 %M_addr_2" [../CCode/nw.c:39]   --->   Operation 104 'load' 'M_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%b_idx_2 = alloca i32 1"   --->   Operation 105 'alloca' 'b_idx_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%a_idx_1 = alloca i32 1"   --->   Operation 106 'alloca' 'a_idx_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 128, i32 %a_idx_1"   --->   Operation 107 'store' 'store_ln0' <Predicate = (icmp_ln39)> <Delay = 1.70>
ST_6 : Operation 108 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 128, i32 %b_idx_2"   --->   Operation 108 'store' 'store_ln0' <Predicate = (icmp_ln39)> <Delay = 1.70>
ST_6 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %b_idx_1" [../CCode/nw.c:39]   --->   Operation 110 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../CCode/nw.c:28]   --->   Operation 111 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast4 = zext i14 %empty_36" [../CCode/nw.c:39]   --->   Operation 112 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b_idx_1, i7 0" [../CCode/nw.c:39]   --->   Operation 113 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [../CCode/nw.c:39]   --->   Operation 114 'load' 'SEQB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 115 [1/2] (3.25ns)   --->   "%M_load = load i15 %M_addr_2" [../CCode/nw.c:39]   --->   Operation 115 'load' 'M_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_7 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [../CCode/nw.c:40]   --->   Operation 116 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%a_idx_2 = phi i8 1, void %.split6, i8 %add_ln40, void" [../CCode/nw.c:40]   --->   Operation 117 'phi' 'a_idx_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln40 = icmp_eq  i8 %a_idx_2, i8 129" [../CCode/nw.c:40]   --->   Operation 118 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split4, void" [../CCode/nw.c:40]   --->   Operation 119 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln41 = add i8 %a_idx_2, i8 255" [../CCode/nw.c:41]   --->   Operation 120 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %add_ln41" [../CCode/nw.c:41]   --->   Operation 121 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i8 %add_ln41" [../CCode/nw.c:41]   --->   Operation 122 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%SEQA_addr = getelementptr i8 %SEQA, i64 0, i64 %zext_ln41" [../CCode/nw.c:41]   --->   Operation 123 'getelementptr' 'SEQA_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [../CCode/nw.c:41]   --->   Operation 124 'load' 'SEQA_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_8 : Operation 125 [1/1] (1.81ns)   --->   "%add_ln50 = add i15 %zext_ln41_1, i15 %p_cast4" [../CCode/nw.c:50]   --->   Operation 125 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i15 %add_ln50" [../CCode/nw.c:50]   --->   Operation 126 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln50" [../CCode/nw.c:50]   --->   Operation 127 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%M_load_1 = load i15 %M_addr_3" [../CCode/nw.c:50]   --->   Operation 128 'load' 'M_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%a_idx_2_cast = zext i8 %a_idx_2" [../CCode/nw.c:40]   --->   Operation 129 'zext' 'a_idx_2_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 130 [1/2] (3.25ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [../CCode/nw.c:41]   --->   Operation 130 'load' 'SEQA_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_9 : Operation 131 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_eq  i8 %SEQA_load, i8 %SEQB_load" [../CCode/nw.c:41]   --->   Operation 131 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%M_load_1 = load i15 %M_addr_3" [../CCode/nw.c:50]   --->   Operation 132 'load' 'M_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_9 : Operation 133 [1/1] (1.81ns)   --->   "%add_ln51 = add i15 %a_idx_2_cast, i15 %p_cast4" [../CCode/nw.c:51]   --->   Operation 133 'add' 'add_ln51' <Predicate = (!icmp_ln40)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %add_ln51" [../CCode/nw.c:51]   --->   Operation 134 'zext' 'zext_ln51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln51" [../CCode/nw.c:51]   --->   Operation 135 'getelementptr' 'M_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (3.25ns)   --->   "%M_load_2 = load i15 %M_addr_4" [../CCode/nw.c:51]   --->   Operation 136 'load' 'M_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>

State 10 <SV = 9> <Delay = 8.27>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%store_forwarded = phi i32 %M_load, void %.split6, i32 %max, void"   --->   Operation 137 'phi' 'store_forwarded' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 139 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%a_idx_2_cast6 = zext i8 %a_idx_2" [../CCode/nw.c:40]   --->   Operation 140 'zext' 'a_idx_2_cast6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node up_left)   --->   "%select_ln50 = select i1 %icmp_ln41, i32 1, i32 4294967295" [../CCode/nw.c:50]   --->   Operation 141 'select' 'select_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (2.55ns) (out node of the LUT)   --->   "%up_left = add i32 %M_load_1, i32 %select_ln50" [../CCode/nw.c:50]   --->   Operation 142 'add' 'up_left' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/2] (3.25ns)   --->   "%M_load_2 = load i15 %M_addr_4" [../CCode/nw.c:51]   --->   Operation 143 'load' 'M_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_10 : Operation 144 [1/1] (2.55ns)   --->   "%up = add i32 %M_load_2, i32 4294967295" [../CCode/nw.c:51]   --->   Operation 144 'add' 'up' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (2.55ns)   --->   "%left = add i32 %store_forwarded, i32 4294967295" [../CCode/nw.c:52]   --->   Operation 145 'add' 'left' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %up, i32 %left" [../CCode/nw.c:54]   --->   Operation 146 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln56_1 = add i9 %zext_ln39, i9 %a_idx_2_cast6" [../CCode/nw.c:56]   --->   Operation 147 'add' 'add_ln56_1' <Predicate = (!icmp_ln40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln40 = add i8 %a_idx_2, i8 1" [../CCode/nw.c:40]   --->   Operation 148 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 150 [1/1] (0.69ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i32 %up, i32 %left" [../CCode/nw.c:54]   --->   Operation 150 'select' 'select_ln54' <Predicate = (!icmp_ln40)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln54_1 = icmp_sgt  i32 %up_left, i32 %select_ln54" [../CCode/nw.c:54]   --->   Operation 151 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.69ns)   --->   "%max = select i1 %icmp_ln54_1, i32 %up_left, i32 %select_ln54" [../CCode/nw.c:54]   --->   Operation 152 'select' 'max' <Predicate = (!icmp_ln40)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %add_ln56_1" [../CCode/nw.c:56]   --->   Operation 153 'zext' 'zext_ln56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.94ns)   --->   "%add_ln56 = add i15 %zext_ln56, i15 %p_shl1" [../CCode/nw.c:56]   --->   Operation 154 'add' 'add_ln56' <Predicate = (!icmp_ln40)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i15 %add_ln56" [../CCode/nw.c:56]   --->   Operation 155 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp_eq  i32 %max, i32 %left" [../CCode/nw.c:57]   --->   Operation 156 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void, void" [../CCode/nw.c:57]   --->   Operation 157 'br' 'br_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %max, i32 %up" [../CCode/nw.c:59]   --->   Operation 158 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%ptr_addr_2 = getelementptr i8 %ptr, i64 0, i64 %zext_ln56_1" [../CCode/nw.c:60]   --->   Operation 159 'getelementptr' 'ptr_addr_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void, void" [../CCode/nw.c:59]   --->   Operation 160 'br' 'br_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln62 = store i8 92, i15 %ptr_addr_2" [../CCode/nw.c:62]   --->   Operation 161 'store' 'store_ln62' <Predicate = (!icmp_ln57 & !icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln57 & !icmp_ln59)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln60 = store i8 94, i15 %ptr_addr_2" [../CCode/nw.c:60]   --->   Operation 163 'store' 'store_ln60' <Predicate = (!icmp_ln57 & icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [../CCode/nw.c:61]   --->   Operation 164 'br' 'br_ln61' <Predicate = (!icmp_ln57 & icmp_ln59)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%ptr_addr_1 = getelementptr i8 %ptr, i64 0, i64 %zext_ln56_1" [../CCode/nw.c:58]   --->   Operation 165 'getelementptr' 'ptr_addr_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln58 = store i8 60, i15 %ptr_addr_1" [../CCode/nw.c:58]   --->   Operation 166 'store' 'store_ln58' <Predicate = (icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [../CCode/nw.c:59]   --->   Operation 167 'br' 'br_ln59' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../CCode/nw.c:28]   --->   Operation 168 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%M_addr_5 = getelementptr i32 %M, i64 0, i64 %zext_ln56_1" [../CCode/nw.c:56]   --->   Operation 169 'getelementptr' 'M_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %max, i15 %M_addr_5" [../CCode/nw.c:56]   --->   Operation 170 'store' 'store_ln56' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>

State 14 <SV = 10> <Delay = 1.91>
ST_14 : Operation 171 [1/1] (1.91ns)   --->   "%add_ln39 = add i8 %b_idx_1, i8 1" [../CCode/nw.c:39]   --->   Operation 171 'add' 'add_ln39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 7.12>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%b_idx_4 = load i32 %b_idx_2" [../CCode/nw.c:74]   --->   Operation 173 'load' 'b_idx_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%a_idx_4 = load i32 %a_idx_1"   --->   Operation 174 'load' 'a_idx_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_sgt  i32 %a_idx_4, i32 0" [../CCode/nw.c:73]   --->   Operation 175 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln73_1 = icmp_sgt  i32 %b_idx_4, i32 0" [../CCode/nw.c:73]   --->   Operation 176 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.97ns)   --->   "%or_ln73 = or i1 %icmp_ln73, i1 %icmp_ln73_1" [../CCode/nw.c:73]   --->   Operation 177 'or' 'or_ln73' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73, void, void" [../CCode/nw.c:73]   --->   Operation 178 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %a_idx_4"   --->   Operation 179 'trunc' 'empty_38' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %b_idx_4" [../CCode/nw.c:74]   --->   Operation 180 'trunc' 'empty_39' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %b_idx_4" [../CCode/nw.c:74]   --->   Operation 181 'trunc' 'trunc_ln74' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln74, i7 0" [../CCode/nw.c:74]   --->   Operation 182 'bitconcatenate' 'shl_ln1' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_1 = add i15 %empty_39, i15 %empty_38" [../CCode/nw.c:75]   --->   Operation 183 'add' 'add_ln75_1' <Predicate = (or_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 184 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln75 = add i15 %add_ln75_1, i15 %shl_ln1" [../CCode/nw.c:75]   --->   Operation 184 'add' 'add_ln75' <Predicate = (or_ln73)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i15 %add_ln75" [../CCode/nw.c:75]   --->   Operation 185 'zext' 'zext_ln75' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i8 %ptr, i64 0, i64 %zext_ln75" [../CCode/nw.c:75]   --->   Operation 186 'getelementptr' 'ptr_addr' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 187 [2/2] (3.25ns)   --->   "%ptr_load = load i15 %ptr_addr" [../CCode/nw.c:75]   --->   Operation 187 'load' 'ptr_load' <Predicate = (or_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.preheader" [../CCode/nw.c:73]   --->   Operation 188 'br' 'br_ln73' <Predicate = (or_ln73)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 5.80>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%b_str_idx_2 = phi i64 %add_ln77, void, i64 0, void %.preheader.preheader" [../CCode/nw.c:77]   --->   Operation 189 'phi' 'b_str_idx_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (3.52ns)   --->   "%add_ln77 = add i64 %b_str_idx_2, i64 1" [../CCode/nw.c:77]   --->   Operation 190 'add' 'add_ln77' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 191 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../CCode/nw.c:74]   --->   Operation 192 'specloopname' 'specloopname_ln74' <Predicate = (or_ln73)> <Delay = 0.00>
ST_16 : Operation 193 [1/2] (3.25ns)   --->   "%ptr_load = load i15 %ptr_addr" [../CCode/nw.c:75]   --->   Operation 193 'load' 'ptr_load' <Predicate = (or_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_16 : Operation 194 [1/1] (1.13ns)   --->   "%switch_ln75 = switch i8 %ptr_load, void, i8 92, void, i8 60, void" [../CCode/nw.c:75]   --->   Operation 194 'switch' 'switch_ln75' <Predicate = (or_ln73)> <Delay = 1.13>
ST_16 : Operation 195 [1/1] (2.55ns)   --->   "%a_idx_7 = add i32 %a_idx_4, i32 4294967295" [../CCode/nw.c:82]   --->   Operation 195 'add' 'a_idx_7' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %a_idx_7" [../CCode/nw.c:82]   --->   Operation 196 'zext' 'zext_ln82' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%SEQA_addr_2 = getelementptr i8 %SEQA, i64 0, i64 %zext_ln82" [../CCode/nw.c:82]   --->   Operation 197 'getelementptr' 'SEQA_addr_2' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 0.00>
ST_16 : Operation 198 [2/2] (3.25ns)   --->   "%SEQA_load_2 = load i7 %SEQA_addr_2" [../CCode/nw.c:82]   --->   Operation 198 'load' 'SEQA_load_2' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 199 [1/1] (1.70ns)   --->   "%store_ln85 = store i32 %a_idx_7, i32 %a_idx_1" [../CCode/nw.c:85]   --->   Operation 199 'store' 'store_ln85' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 1.70>
ST_16 : Operation 200 [1/1] (2.55ns)   --->   "%a_idx_6 = add i32 %a_idx_4, i32 4294967295" [../CCode/nw.c:76]   --->   Operation 200 'add' 'a_idx_6' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %a_idx_6" [../CCode/nw.c:76]   --->   Operation 201 'zext' 'zext_ln76' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%SEQA_addr_1 = getelementptr i8 %SEQA, i64 0, i64 %zext_ln76" [../CCode/nw.c:76]   --->   Operation 202 'getelementptr' 'SEQA_addr_1' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 203 [2/2] (3.25ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [../CCode/nw.c:76]   --->   Operation 203 'load' 'SEQA_load_1' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 204 [1/1] (2.55ns)   --->   "%b_idx_7 = add i32 %b_idx_4, i32 4294967295" [../CCode/nw.c:77]   --->   Operation 204 'add' 'b_idx_7' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i32 %b_idx_7" [../CCode/nw.c:77]   --->   Operation 205 'zext' 'zext_ln77' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%SEQB_addr_2 = getelementptr i8 %SEQB, i64 0, i64 %zext_ln77" [../CCode/nw.c:77]   --->   Operation 206 'getelementptr' 'SEQB_addr_2' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 207 [2/2] (3.25ns)   --->   "%SEQB_load_2 = load i7 %SEQB_addr_2" [../CCode/nw.c:77]   --->   Operation 207 'load' 'SEQB_load_2' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 208 [1/1] (1.70ns)   --->   "%store_ln80 = store i32 %a_idx_6, i32 %a_idx_1" [../CCode/nw.c:80]   --->   Operation 208 'store' 'store_ln80' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 1.70>
ST_16 : Operation 209 [1/1] (1.70ns)   --->   "%store_ln80 = store i32 %b_idx_7, i32 %b_idx_2" [../CCode/nw.c:80]   --->   Operation 209 'store' 'store_ln80' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 1.70>
ST_16 : Operation 210 [1/1] (2.55ns)   --->   "%b_idx_6 = add i32 %b_idx_4, i32 4294967295" [../CCode/nw.c:88]   --->   Operation 210 'add' 'b_idx_6' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i32 %b_idx_6" [../CCode/nw.c:88]   --->   Operation 211 'zext' 'zext_ln88' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i8 %SEQB, i64 0, i64 %zext_ln88" [../CCode/nw.c:88]   --->   Operation 212 'getelementptr' 'SEQB_addr_1' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_16 : Operation 213 [2/2] (3.25ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [../CCode/nw.c:88]   --->   Operation 213 'load' 'SEQB_load_1' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 214 [1/1] (1.70ns)   --->   "%store_ln88 = store i32 %b_idx_6, i32 %b_idx_2" [../CCode/nw.c:88]   --->   Operation 214 'store' 'store_ln88' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 1.70>

State 17 <SV = 8> <Delay = 6.50>
ST_17 : Operation 215 [1/2] (3.25ns)   --->   "%SEQA_load_2 = load i7 %SEQA_addr_2" [../CCode/nw.c:82]   --->   Operation 215 'load' 'SEQA_load_2' <Predicate = (ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%alignedA_addr_2 = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:82]   --->   Operation 216 'getelementptr' 'alignedA_addr_2' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 %SEQA_load_2, i8 %alignedA_addr_2" [../CCode/nw.c:82]   --->   Operation 217 'store' 'store_ln82' <Predicate = (ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%alignedB_addr_2 = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:83]   --->   Operation 218 'getelementptr' 'alignedB_addr_2' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln83 = store i8 45, i8 %alignedB_addr_2" [../CCode/nw.c:83]   --->   Operation 219 'store' 'store_ln83' <Predicate = (ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln85 = br void" [../CCode/nw.c:85]   --->   Operation 220 'br' 'br_ln85' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_17 : Operation 221 [1/2] (3.25ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [../CCode/nw.c:76]   --->   Operation 221 'load' 'SEQA_load_1' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%alignedA_addr_1 = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:76]   --->   Operation 222 'getelementptr' 'alignedA_addr_1' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln76 = store i8 %SEQA_load_1, i8 %alignedA_addr_1" [../CCode/nw.c:76]   --->   Operation 223 'store' 'store_ln76' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 224 [1/2] (3.25ns)   --->   "%SEQB_load_2 = load i7 %SEQB_addr_2" [../CCode/nw.c:77]   --->   Operation 224 'load' 'SEQB_load_2' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%alignedB_addr_1 = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:77]   --->   Operation 225 'getelementptr' 'alignedB_addr_1' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln77 = store i8 %SEQB_load_2, i8 %alignedB_addr_1" [../CCode/nw.c:77]   --->   Operation 226 'store' 'store_ln77' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln80 = br void" [../CCode/nw.c:80]   --->   Operation 227 'br' 'br_ln80' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:87]   --->   Operation 228 'getelementptr' 'alignedA_addr' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln87 = store i8 45, i8 %alignedA_addr" [../CCode/nw.c:87]   --->   Operation 229 'store' 'store_ln87' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 230 [1/2] (3.25ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [../CCode/nw.c:88]   --->   Operation 230 'load' 'SEQB_load_1' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:88]   --->   Operation 231 'getelementptr' 'alignedB_addr' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln88 = store i8 %SEQB_load_1, i8 %alignedB_addr" [../CCode/nw.c:88]   --->   Operation 232 'store' 'store_ln88' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 2.45>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %b_str_idx_2" [../CCode/nw.c:29]   --->   Operation 234 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i64.i32.i32, i64 %b_str_idx_2, i32 8, i32 31" [../CCode/nw.c:94]   --->   Operation 235 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (2.45ns)   --->   "%icmp_ln94 = icmp_slt  i24 %tmp_1, i24 1" [../CCode/nw.c:94]   --->   Operation 236 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %._crit_edge, void %.lr.ph6.preheader" [../CCode/nw.c:94]   --->   Operation 237 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 238 'br' 'br_ln0' <Predicate = (icmp_ln94)> <Delay = 1.58>

State 19 <SV = 9> <Delay = 5.72>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%a_str_idx_1 = phi i32 %add_ln94, void %.split2, i32 %trunc_ln29, void %.lr.ph6.preheader" [../CCode/nw.c:94]   --->   Operation 239 'phi' 'a_str_idx_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 240 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln94_1 = icmp_eq  i32 %a_str_idx_1, i32 256" [../CCode/nw.c:94]   --->   Operation 241 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94_1, void %.split2, void %.lr.ph.preheader" [../CCode/nw.c:94]   --->   Operation 242 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%a_str_idx_1_cast = zext i32 %a_str_idx_1" [../CCode/nw.c:94]   --->   Operation 243 'zext' 'a_str_idx_1_cast' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../CCode/nw.c:29]   --->   Operation 244 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%alignedA_addr_3 = getelementptr i8 %alignedA, i64 0, i64 %a_str_idx_1_cast" [../CCode/nw.c:95]   --->   Operation 245 'getelementptr' 'alignedA_addr_3' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln95 = store i8 95, i8 %alignedA_addr_3" [../CCode/nw.c:95]   --->   Operation 246 'store' 'store_ln95' <Predicate = (!icmp_ln94_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 247 [1/1] (2.55ns)   --->   "%add_ln94 = add i32 %a_str_idx_1, i32 1" [../CCode/nw.c:94]   --->   Operation 247 'add' 'add_ln94' <Predicate = (!icmp_ln94_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 1.58>
ST_20 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 21 <SV = 11> <Delay = 5.72>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%b_str_idx = phi i32 %add_ln97, void %.split, i32 %trunc_ln29, void %.lr.ph.preheader" [../CCode/nw.c:97]   --->   Operation 250 'phi' 'b_str_idx' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i32 %b_str_idx, i32 256" [../CCode/nw.c:97]   --->   Operation 252 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split, void %._crit_edge.loopexit" [../CCode/nw.c:97]   --->   Operation 253 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%b_str_idx_cast = zext i32 %b_str_idx" [../CCode/nw.c:97]   --->   Operation 254 'zext' 'b_str_idx_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode/nw.c:29]   --->   Operation 255 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%alignedB_addr_3 = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_cast" [../CCode/nw.c:98]   --->   Operation 256 'getelementptr' 'alignedB_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln98 = store i8 95, i8 %alignedB_addr_3" [../CCode/nw.c:98]   --->   Operation 257 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 258 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %b_str_idx, i32 1" [../CCode/nw.c:97]   --->   Operation 258 'add' 'add_ln97' <Predicate = (!icmp_ln97)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 22 <SV = 12> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 260 'br' 'br_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [../CCode/nw.c:100]   --->   Operation 261 'ret' 'ret_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SEQA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ SEQB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alignedA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ alignedB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
empty             (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
empty_24          (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
empty_25          (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
empty_26          (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
empty_27          (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
empty_28          (specmemcore      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000000000000000]
specinterface_ln0 (specinterface    ) [ 00000000000000000000000]
br_ln31           (br               ) [ 01100000000000000000000]
a_idx             (phi              ) [ 00100000000000000000000]
add_ln31          (add              ) [ 01100000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln31         (icmp             ) [ 00100000000000000000000]
empty_29          (speclooptripcount) [ 00000000000000000000000]
br_ln31           (br               ) [ 00000000000000000000000]
trunc_ln32_cast   (zext             ) [ 00000000000000000000000]
specloopname_ln28 (specloopname     ) [ 00000000000000000000000]
sub_ln32          (sub              ) [ 00000000000000000000000]
sext_ln32         (sext             ) [ 00000000000000000000000]
M_addr            (getelementptr    ) [ 00000000000000000000000]
store_ln32        (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 01100000000000000000000]
br_ln0            (br               ) [ 00011000000000000000000]
b_idx             (phi              ) [ 00001000000000000000000]
add_ln34          (add              ) [ 00011000000000000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln34         (icmp             ) [ 00001000000000000000000]
empty_30          (speclooptripcount) [ 00000000000000000000000]
br_ln34           (br               ) [ 00000000000000000000000]
trunc_ln35_cast   (zext             ) [ 00000000000000000000000]
specloopname_ln28 (specloopname     ) [ 00000000000000000000000]
shl_ln            (bitconcatenate   ) [ 00000000000000000000000]
add_ln35          (add              ) [ 00000000000000000000000]
zext_ln35         (zext             ) [ 00000000000000000000000]
sub_ln35          (sub              ) [ 00000000000000000000000]
sext_ln35         (sext             ) [ 00000000000000000000000]
M_addr_1          (getelementptr    ) [ 00000000000000000000000]
store_ln35        (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00011000000000000000000]
br_ln39           (br               ) [ 00000111111111100000000]
indvar            (phi              ) [ 00000010000000000000000]
b_idx_1           (phi              ) [ 00000011111111100000000]
add_ln39_1        (add              ) [ 00000111111111100000000]
icmp_ln39         (icmp             ) [ 00000011111111111100000]
empty_31          (speclooptripcount) [ 00000000000000000000000]
br_ln39           (br               ) [ 00000000000000000000000]
zext_ln39_1       (zext             ) [ 00000000000000000000000]
empty_32          (trunc            ) [ 00000000000000000000000]
p_shl3            (bitconcatenate   ) [ 00000000000000000000000]
p_shl3_cast       (zext             ) [ 00000000000000000000000]
tmp               (add              ) [ 00000000000000000000000]
tmp_cast          (zext             ) [ 00000000000000000000000]
empty_33          (add              ) [ 00000000000000000000000]
p_cast7           (zext             ) [ 00000000000000000000000]
empty_34          (add              ) [ 00000000000000000000000]
p_cast8           (zext             ) [ 00000000000000000000000]
p_cast            (zext             ) [ 00000000000000000000000]
empty_35          (trunc            ) [ 00000000000000000000000]
p_shl2            (bitconcatenate   ) [ 00000000000000000000000]
empty_36          (add              ) [ 00000001000000000000000]
SEQB_addr         (getelementptr    ) [ 00000001000000000000000]
M_addr_2          (getelementptr    ) [ 00000001000000000000000]
b_idx_2           (alloca           ) [ 00000011111111111100000]
a_idx_1           (alloca           ) [ 00000011111111111100000]
store_ln0         (store            ) [ 00000000000000000000000]
store_ln0         (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000011111111111100000]
zext_ln39         (zext             ) [ 00000000111111000000000]
specloopname_ln28 (specloopname     ) [ 00000000000000000000000]
p_cast4           (zext             ) [ 00000000111111000000000]
p_shl1            (bitconcatenate   ) [ 00000000111111000000000]
SEQB_load         (load             ) [ 00000000111111000000000]
M_load            (load             ) [ 00000011111111100000000]
br_ln40           (br               ) [ 00000011111111100000000]
a_idx_2           (phi              ) [ 00000000111111000000000]
icmp_ln40         (icmp             ) [ 00000011111111100000000]
br_ln40           (br               ) [ 00000000000000000000000]
add_ln41          (add              ) [ 00000000000000000000000]
zext_ln41         (zext             ) [ 00000000000000000000000]
zext_ln41_1       (zext             ) [ 00000000000000000000000]
SEQA_addr         (getelementptr    ) [ 00000000010000000000000]
add_ln50          (add              ) [ 00000000000000000000000]
zext_ln50         (zext             ) [ 00000000000000000000000]
M_addr_3          (getelementptr    ) [ 00000000010000000000000]
a_idx_2_cast      (zext             ) [ 00000000000000000000000]
SEQA_load         (load             ) [ 00000000000000000000000]
icmp_ln41         (icmp             ) [ 00000000001000000000000]
M_load_1          (load             ) [ 00000000001000000000000]
add_ln51          (add              ) [ 00000000000000000000000]
zext_ln51         (zext             ) [ 00000000000000000000000]
M_addr_4          (getelementptr    ) [ 00000000001000000000000]
store_forwarded   (phi              ) [ 00000000111011000000000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
empty_37          (speclooptripcount) [ 00000000000000000000000]
a_idx_2_cast6     (zext             ) [ 00000000000000000000000]
select_ln50       (select           ) [ 00000000000000000000000]
up_left           (add              ) [ 00000000100100000000000]
M_load_2          (load             ) [ 00000000000000000000000]
up                (add              ) [ 00000000100100000000000]
left              (add              ) [ 00000000100100000000000]
icmp_ln54         (icmp             ) [ 00000000100100000000000]
add_ln56_1        (add              ) [ 00000000100100000000000]
add_ln40          (add              ) [ 00000011111111100000000]
br_ln0            (br               ) [ 00000011111111100000000]
select_ln54       (select           ) [ 00000000000000000000000]
icmp_ln54_1       (icmp             ) [ 00000000000000000000000]
max               (select           ) [ 00000011111011100000000]
zext_ln56         (zext             ) [ 00000000000000000000000]
add_ln56          (add              ) [ 00000000000000000000000]
zext_ln56_1       (zext             ) [ 00000000011011000000000]
icmp_ln57         (icmp             ) [ 00000011111111100000000]
br_ln57           (br               ) [ 00000000000000000000000]
icmp_ln59         (icmp             ) [ 00000011111111100000000]
ptr_addr_2        (getelementptr    ) [ 00000000000000000000000]
br_ln59           (br               ) [ 00000000000000000000000]
store_ln62        (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000]
store_ln60        (store            ) [ 00000000000000000000000]
br_ln61           (br               ) [ 00000000000000000000000]
ptr_addr_1        (getelementptr    ) [ 00000000000000000000000]
store_ln58        (store            ) [ 00000000000000000000000]
br_ln59           (br               ) [ 00000000000000000000000]
specloopname_ln28 (specloopname     ) [ 00000000000000000000000]
M_addr_5          (getelementptr    ) [ 00000000000000000000000]
store_ln56        (store            ) [ 00000000000000000000000]
add_ln39          (add              ) [ 00000111111111100000000]
br_ln0            (br               ) [ 00000111111111100000000]
b_idx_4           (load             ) [ 00000000000000011000000]
a_idx_4           (load             ) [ 00000000000000011000000]
icmp_ln73         (icmp             ) [ 00000000000000000000000]
icmp_ln73_1       (icmp             ) [ 00000000000000000000000]
or_ln73           (or               ) [ 00000000000000011100000]
br_ln73           (br               ) [ 00000000000000000000000]
empty_38          (trunc            ) [ 00000000000000000000000]
empty_39          (trunc            ) [ 00000000000000000000000]
trunc_ln74        (trunc            ) [ 00000000000000000000000]
shl_ln1           (bitconcatenate   ) [ 00000000000000000000000]
add_ln75_1        (add              ) [ 00000000000000000000000]
add_ln75          (add              ) [ 00000000000000000000000]
zext_ln75         (zext             ) [ 00000000000000000000000]
ptr_addr          (getelementptr    ) [ 00000000000000011000000]
br_ln73           (br               ) [ 00000010000000011100000]
b_str_idx_2       (phi              ) [ 00000000000000011110000]
add_ln77          (add              ) [ 00000010000000011100000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
specloopname_ln74 (specloopname     ) [ 00000000000000000000000]
ptr_load          (load             ) [ 00000000000000011100000]
switch_ln75       (switch           ) [ 00000000000000000000000]
a_idx_7           (add              ) [ 00000000000000000000000]
zext_ln82         (zext             ) [ 00000000000000000000000]
SEQA_addr_2       (getelementptr    ) [ 00000000000000010100000]
store_ln85        (store            ) [ 00000000000000000000000]
a_idx_6           (add              ) [ 00000000000000000000000]
zext_ln76         (zext             ) [ 00000000000000000000000]
SEQA_addr_1       (getelementptr    ) [ 00000000000000010100000]
b_idx_7           (add              ) [ 00000000000000000000000]
zext_ln77         (zext             ) [ 00000000000000000000000]
SEQB_addr_2       (getelementptr    ) [ 00000000000000010100000]
store_ln80        (store            ) [ 00000000000000000000000]
store_ln80        (store            ) [ 00000000000000000000000]
b_idx_6           (add              ) [ 00000000000000000000000]
zext_ln88         (zext             ) [ 00000000000000000000000]
SEQB_addr_1       (getelementptr    ) [ 00000000000000010100000]
store_ln88        (store            ) [ 00000000000000000000000]
SEQA_load_2       (load             ) [ 00000000000000000000000]
alignedA_addr_2   (getelementptr    ) [ 00000000000000000000000]
store_ln82        (store            ) [ 00000000000000000000000]
alignedB_addr_2   (getelementptr    ) [ 00000000000000000000000]
store_ln83        (store            ) [ 00000000000000000000000]
br_ln85           (br               ) [ 00000000000000000000000]
SEQA_load_1       (load             ) [ 00000000000000000000000]
alignedA_addr_1   (getelementptr    ) [ 00000000000000000000000]
store_ln76        (store            ) [ 00000000000000000000000]
SEQB_load_2       (load             ) [ 00000000000000000000000]
alignedB_addr_1   (getelementptr    ) [ 00000000000000000000000]
store_ln77        (store            ) [ 00000000000000000000000]
br_ln80           (br               ) [ 00000000000000000000000]
alignedA_addr     (getelementptr    ) [ 00000000000000000000000]
store_ln87        (store            ) [ 00000000000000000000000]
SEQB_load_1       (load             ) [ 00000000000000000000000]
alignedB_addr     (getelementptr    ) [ 00000000000000000000000]
store_ln88        (store            ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000000000000000000]
trunc_ln29        (trunc            ) [ 00000000000000000011110]
tmp_1             (partselect       ) [ 00000000000000000000000]
icmp_ln94         (icmp             ) [ 00000000000000000011111]
br_ln94           (br               ) [ 00000000000000000000000]
br_ln0            (br               ) [ 00000000000000000011000]
a_str_idx_1       (phi              ) [ 00000000000000000001000]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln94_1       (icmp             ) [ 00000000000000000001000]
br_ln94           (br               ) [ 00000000000000000000000]
a_str_idx_1_cast  (zext             ) [ 00000000000000000000000]
specloopname_ln29 (specloopname     ) [ 00000000000000000000000]
alignedA_addr_3   (getelementptr    ) [ 00000000000000000000000]
store_ln95        (store            ) [ 00000000000000000000000]
add_ln94          (add              ) [ 00000000000000000011000]
br_ln0            (br               ) [ 00000000000000000011000]
br_ln0            (br               ) [ 00000000000000000000110]
b_str_idx         (phi              ) [ 00000000000000000000010]
specpipeline_ln0  (specpipeline     ) [ 00000000000000000000000]
icmp_ln97         (icmp             ) [ 00000000000000000000010]
br_ln97           (br               ) [ 00000000000000000000000]
b_str_idx_cast    (zext             ) [ 00000000000000000000000]
specloopname_ln29 (specloopname     ) [ 00000000000000000000000]
alignedB_addr_3   (getelementptr    ) [ 00000000000000000000000]
store_ln98        (store            ) [ 00000000000000000000000]
add_ln97          (add              ) [ 00000000000000000000110]
br_ln0            (br               ) [ 00000000000000000000110]
br_ln0            (br               ) [ 00000000000000000000000]
ret_ln100         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SEQA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQA"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SEQB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQB"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="alignedA">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedA"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alignedB">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedB"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="b_idx_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_idx_2/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="a_idx_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_idx_1/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="M_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="15" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln32/2 store_ln35/4 M_load/6 M_load_1/8 M_load_2/9 store_ln56/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="M_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="15" slack="0"/>
<pin id="145" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_1/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="SEQB_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SEQB_load/6 SEQB_load_2/16 SEQB_load_1/16 "/>
</bind>
</comp>

<comp id="162" class="1004" name="M_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="15" slack="0"/>
<pin id="166" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_2/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="SEQA_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQA_addr/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SEQA_load/8 SEQA_load_2/16 SEQA_load_1/16 "/>
</bind>
</comp>

<comp id="183" class="1004" name="M_addr_3_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="15" slack="0"/>
<pin id="187" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_3/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="M_addr_4_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="15" slack="0"/>
<pin id="195" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_4/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="ptr_addr_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="15" slack="0"/>
<pin id="203" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_addr_2/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln62/11 store_ln60/11 store_ln58/11 ptr_load/15 "/>
</bind>
</comp>

<comp id="214" class="1004" name="ptr_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="15" slack="0"/>
<pin id="218" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_addr_1/11 "/>
</bind>
</comp>

<comp id="223" class="1004" name="M_addr_5_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="15" slack="2"/>
<pin id="227" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_addr_5/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="ptr_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="15" slack="0"/>
<pin id="235" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_addr/15 "/>
</bind>
</comp>

<comp id="239" class="1004" name="SEQA_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="32" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQA_addr_2/16 "/>
</bind>
</comp>

<comp id="247" class="1004" name="SEQA_addr_1_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQA_addr_1/16 "/>
</bind>
</comp>

<comp id="255" class="1004" name="SEQB_addr_2_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr_2/16 "/>
</bind>
</comp>

<comp id="263" class="1004" name="SEQB_addr_1_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr_1/16 "/>
</bind>
</comp>

<comp id="271" class="1004" name="alignedA_addr_2_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="64" slack="1"/>
<pin id="275" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr_2/17 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln82/17 store_ln76/17 store_ln87/17 store_ln95/19 "/>
</bind>
</comp>

<comp id="285" class="1004" name="alignedB_addr_2_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="64" slack="1"/>
<pin id="289" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedB_addr_2/17 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_access_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln83/17 store_ln77/17 store_ln88/17 store_ln98/21 "/>
</bind>
</comp>

<comp id="299" class="1004" name="alignedA_addr_1_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="64" slack="1"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr_1/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="alignedB_addr_1_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="64" slack="1"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedB_addr_1/17 "/>
</bind>
</comp>

<comp id="316" class="1004" name="alignedA_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="64" slack="1"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr/17 "/>
</bind>
</comp>

<comp id="325" class="1004" name="alignedB_addr_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="64" slack="1"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedB_addr/17 "/>
</bind>
</comp>

<comp id="333" class="1004" name="alignedA_addr_3_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedA_addr_3/19 "/>
</bind>
</comp>

<comp id="342" class="1004" name="alignedB_addr_3_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="32" slack="0"/>
<pin id="346" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alignedB_addr_3/21 "/>
</bind>
</comp>

<comp id="351" class="1005" name="a_idx_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="1"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_idx (phireg) "/>
</bind>
</comp>

<comp id="355" class="1004" name="a_idx_phi_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="2" bw="1" slack="1"/>
<pin id="359" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_idx/2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="b_idx_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="1"/>
<pin id="364" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_idx (phireg) "/>
</bind>
</comp>

<comp id="366" class="1004" name="b_idx_phi_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="1" slack="1"/>
<pin id="370" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_idx/4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="indvar_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="indvar_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar/6 "/>
</bind>
</comp>

<comp id="384" class="1005" name="b_idx_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="388" class="1004" name="b_idx_1_phi_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="1"/>
<pin id="390" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="391" dir="0" index="2" bw="1" slack="1"/>
<pin id="392" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_idx_1/6 "/>
</bind>
</comp>

<comp id="396" class="1005" name="a_idx_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_idx_2 (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="a_idx_2_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="8" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_idx_2/8 "/>
</bind>
</comp>

<comp id="408" class="1005" name="store_forwarded_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="store_forwarded (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_forwarded_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="3"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="32" slack="1"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="store_forwarded/10 "/>
</bind>
</comp>

<comp id="417" class="1005" name="b_str_idx_2_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="64" slack="1"/>
<pin id="419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="b_str_idx_2 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="b_str_idx_2_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="1" slack="2"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_str_idx_2/16 "/>
</bind>
</comp>

<comp id="435" class="1005" name="a_str_idx_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="437" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_str_idx_1 (phireg) "/>
</bind>
</comp>

<comp id="438" class="1004" name="a_str_idx_1_phi_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="32" slack="1"/>
<pin id="442" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_str_idx_1/19 "/>
</bind>
</comp>

<comp id="444" class="1005" name="b_str_idx_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="446" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="b_str_idx (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="b_str_idx_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="32" slack="3"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_str_idx/21 "/>
</bind>
</comp>

<comp id="453" class="1004" name="grp_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_idx_7/16 a_idx_6/16 "/>
</bind>
</comp>

<comp id="458" class="1004" name="grp_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="2"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/16 store_ln80/16 "/>
</bind>
</comp>

<comp id="463" class="1004" name="grp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_idx_7/16 b_idx_6/16 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/16 store_ln88/16 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln31_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln31_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="8" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln32_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln32_cast/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln32_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln32_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln34_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln34_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln35_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln35_cast/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="shl_ln_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="15" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln35_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="15" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln35_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="15" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln35_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln35/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln35_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="add_ln39_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/6 "/>
</bind>
</comp>

<comp id="553" class="1004" name="icmp_ln39_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/6 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln39_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="empty_32_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="0"/>
<pin id="565" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_32/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_shl3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="14" slack="0"/>
<pin id="569" dir="0" index="1" bw="7" slack="0"/>
<pin id="570" dir="0" index="2" bw="1" slack="0"/>
<pin id="571" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="p_shl3_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="14" slack="0"/>
<pin id="577" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="0"/>
<pin id="581" dir="0" index="1" bw="9" slack="0"/>
<pin id="582" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_cast_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="9" slack="0"/>
<pin id="587" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="empty_33_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="9" slack="0"/>
<pin id="591" dir="0" index="1" bw="14" slack="0"/>
<pin id="592" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_cast7_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="15" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="empty_34_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_34/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="p_cast8_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/6 "/>
</bind>
</comp>

<comp id="611" class="1004" name="p_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="empty_35_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_35/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="p_shl2_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="0"/>
<pin id="621" dir="0" index="1" bw="7" slack="0"/>
<pin id="622" dir="0" index="2" bw="1" slack="0"/>
<pin id="623" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="627" class="1004" name="empty_36_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="14" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="0"/>
<pin id="630" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_36/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln0_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln0_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="9" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln39_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="8" slack="1"/>
<pin id="645" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="p_cast4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="1"/>
<pin id="649" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="p_shl1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="15" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="1"/>
<pin id="653" dir="0" index="2" bw="1" slack="0"/>
<pin id="654" dir="1" index="3" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/7 "/>
</bind>
</comp>

<comp id="658" class="1004" name="icmp_ln40_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln41_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln41_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln41_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="0"/>
<pin id="677" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln50_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="14" slack="1"/>
<pin id="682" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/8 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln50_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="15" slack="0"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/8 "/>
</bind>
</comp>

<comp id="689" class="1004" name="a_idx_2_cast_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="8" slack="1"/>
<pin id="691" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_idx_2_cast/9 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln41_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="0"/>
<pin id="695" dir="0" index="1" bw="8" slack="2"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/9 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln51_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="14" slack="2"/>
<pin id="701" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln51_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="15" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/9 "/>
</bind>
</comp>

<comp id="708" class="1004" name="a_idx_2_cast6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="2"/>
<pin id="710" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_idx_2_cast6/10 "/>
</bind>
</comp>

<comp id="712" class="1004" name="select_ln50_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="0" index="1" bw="32" slack="0"/>
<pin id="715" dir="0" index="2" bw="32" slack="0"/>
<pin id="716" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/10 "/>
</bind>
</comp>

<comp id="719" class="1004" name="up_left_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up_left/10 "/>
</bind>
</comp>

<comp id="724" class="1004" name="up_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="up/10 "/>
</bind>
</comp>

<comp id="730" class="1004" name="left_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="left/10 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln54_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="0"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/10 "/>
</bind>
</comp>

<comp id="742" class="1004" name="add_ln56_1_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="3"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/10 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln40_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="8" slack="2"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/10 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln54_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="0" index="1" bw="32" slack="1"/>
<pin id="756" dir="0" index="2" bw="32" slack="1"/>
<pin id="757" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln54/11 "/>
</bind>
</comp>

<comp id="758" class="1004" name="icmp_ln54_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="1"/>
<pin id="760" dir="0" index="1" bw="32" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/11 "/>
</bind>
</comp>

<comp id="763" class="1004" name="max_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="0" index="2" bw="32" slack="0"/>
<pin id="767" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max/11 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln56_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="9" slack="1"/>
<pin id="772" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/11 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln56_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="9" slack="0"/>
<pin id="775" dir="0" index="1" bw="15" slack="4"/>
<pin id="776" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/11 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln56_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="15" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/11 "/>
</bind>
</comp>

<comp id="784" class="1004" name="icmp_ln57_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/11 "/>
</bind>
</comp>

<comp id="789" class="1004" name="icmp_ln59_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="1"/>
<pin id="792" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/11 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln39_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="5"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/14 "/>
</bind>
</comp>

<comp id="800" class="1004" name="b_idx_4_load_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_idx_4/15 "/>
</bind>
</comp>

<comp id="803" class="1004" name="a_idx_4_load_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_idx_4/15 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln73_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/15 "/>
</bind>
</comp>

<comp id="812" class="1004" name="icmp_ln73_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73_1/15 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln73_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="1" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln73/15 "/>
</bind>
</comp>

<comp id="824" class="1004" name="empty_38_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/15 "/>
</bind>
</comp>

<comp id="828" class="1004" name="empty_39_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_39/15 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln74_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/15 "/>
</bind>
</comp>

<comp id="836" class="1004" name="shl_ln1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="15" slack="0"/>
<pin id="838" dir="0" index="1" bw="8" slack="0"/>
<pin id="839" dir="0" index="2" bw="1" slack="0"/>
<pin id="840" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/15 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln75_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="15" slack="0"/>
<pin id="846" dir="0" index="1" bw="15" slack="0"/>
<pin id="847" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/15 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln75_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="15" slack="0"/>
<pin id="852" dir="0" index="1" bw="15" slack="0"/>
<pin id="853" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/15 "/>
</bind>
</comp>

<comp id="856" class="1004" name="zext_ln75_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="0"/>
<pin id="858" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/15 "/>
</bind>
</comp>

<comp id="861" class="1004" name="add_ln77_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="64" slack="0"/>
<pin id="863" dir="0" index="1" bw="1" slack="0"/>
<pin id="864" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/16 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln82_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/16 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln76_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="32" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/16 "/>
</bind>
</comp>

<comp id="877" class="1004" name="zext_ln77_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/16 "/>
</bind>
</comp>

<comp id="882" class="1004" name="zext_ln88_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/16 "/>
</bind>
</comp>

<comp id="887" class="1004" name="trunc_ln29_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="64" slack="1"/>
<pin id="889" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/18 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_1_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="24" slack="0"/>
<pin id="893" dir="0" index="1" bw="64" slack="1"/>
<pin id="894" dir="0" index="2" bw="5" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/18 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln94_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="24" slack="0"/>
<pin id="903" dir="0" index="1" bw="24" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/18 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln94_1_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="32" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94_1/19 "/>
</bind>
</comp>

<comp id="913" class="1004" name="a_str_idx_1_cast_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_str_idx_1_cast/19 "/>
</bind>
</comp>

<comp id="918" class="1004" name="add_ln94_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="1" slack="0"/>
<pin id="921" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/19 "/>
</bind>
</comp>

<comp id="924" class="1004" name="icmp_ln97_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln97/21 "/>
</bind>
</comp>

<comp id="930" class="1004" name="b_str_idx_cast_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_str_idx_cast/21 "/>
</bind>
</comp>

<comp id="935" class="1004" name="add_ln97_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="1" slack="0"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/21 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln31_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="0"/>
<pin id="943" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="949" class="1005" name="add_ln34_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="8" slack="0"/>
<pin id="951" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln39_1_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln39_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="966" class="1005" name="empty_36_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="14" slack="1"/>
<pin id="968" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="971" class="1005" name="SEQB_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="1"/>
<pin id="973" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="M_addr_2_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="15" slack="1"/>
<pin id="978" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_2 "/>
</bind>
</comp>

<comp id="981" class="1005" name="b_idx_2_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="b_idx_2 "/>
</bind>
</comp>

<comp id="988" class="1005" name="a_idx_1_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="0"/>
<pin id="990" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_idx_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="zext_ln39_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="9" slack="3"/>
<pin id="997" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="p_cast4_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="15" slack="1"/>
<pin id="1002" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_cast4 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="p_shl1_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="15" slack="4"/>
<pin id="1008" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="p_shl1 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="SEQB_load_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="2"/>
<pin id="1013" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="SEQB_load "/>
</bind>
</comp>

<comp id="1016" class="1005" name="M_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="32" slack="3"/>
<pin id="1018" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="M_load "/>
</bind>
</comp>

<comp id="1021" class="1005" name="icmp_ln40_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="1" slack="1"/>
<pin id="1023" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="SEQA_addr_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="1"/>
<pin id="1027" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQA_addr "/>
</bind>
</comp>

<comp id="1030" class="1005" name="M_addr_3_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="15" slack="1"/>
<pin id="1032" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_3 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="icmp_ln41_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="1" slack="1"/>
<pin id="1037" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="M_load_1_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_load_1 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="M_addr_4_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="15" slack="1"/>
<pin id="1047" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_addr_4 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="up_left_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="up_left "/>
</bind>
</comp>

<comp id="1056" class="1005" name="up_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="32" slack="1"/>
<pin id="1058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="up "/>
</bind>
</comp>

<comp id="1062" class="1005" name="left_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="1"/>
<pin id="1064" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1068" class="1005" name="icmp_ln54_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln54 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="add_ln56_1_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="9" slack="1"/>
<pin id="1075" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln56_1 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="add_ln40_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="1"/>
<pin id="1080" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1083" class="1005" name="max_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="1"/>
<pin id="1085" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="1089" class="1005" name="zext_ln56_1_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="2"/>
<pin id="1091" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln56_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="add_ln39_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="8" slack="1"/>
<pin id="1102" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="b_idx_4_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_idx_4 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="a_idx_4_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_idx_4 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="or_ln73_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln73 "/>
</bind>
</comp>

<comp id="1119" class="1005" name="ptr_addr_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="15" slack="1"/>
<pin id="1121" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ptr_addr "/>
</bind>
</comp>

<comp id="1124" class="1005" name="add_ln77_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="64" slack="0"/>
<pin id="1126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln77 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="ptr_load_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="8" slack="1"/>
<pin id="1131" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="ptr_load "/>
</bind>
</comp>

<comp id="1133" class="1005" name="SEQA_addr_2_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="7" slack="1"/>
<pin id="1135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQA_addr_2 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="SEQA_addr_1_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="7" slack="1"/>
<pin id="1140" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQA_addr_1 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="SEQB_addr_2_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="7" slack="1"/>
<pin id="1145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr_2 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="SEQB_addr_1_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="7" slack="1"/>
<pin id="1150" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr_1 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="trunc_ln29_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="32" slack="1"/>
<pin id="1155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="icmp_ln94_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="add_ln94_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="32" slack="0"/>
<pin id="1168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln94 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="add_ln97_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln97 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="70" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="8" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="70" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="70" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="70" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="8" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="211"><net_src comp="90" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="199" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="92" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="94" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="252"><net_src comp="0" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="255" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="263" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="177" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="284"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="70" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="102" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="285" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="4" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="312"><net_src comp="6" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="156" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="315"><net_src comp="307" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="102" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="324"><net_src comp="316" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="330"><net_src comp="6" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="70" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="338"><net_src comp="4" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="70" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="116" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="341"><net_src comp="333" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="116" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="350"><net_src comp="342" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="351" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="365"><net_src comp="52" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="387"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="395"><net_src comp="388" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="422"><net_src comp="417" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="423"><net_src comp="417" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="424"><net_src comp="417" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="425"><net_src comp="417" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="433"><net_src comp="417" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="355" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="54" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="355" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="355" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="494"><net_src comp="52" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="355" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="505"><net_src comp="366" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="366" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="60" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="366" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="522"><net_src comp="74" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="366" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="76" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="513" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="540"><net_src comp="52" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="366" pin="4"/><net_sink comp="536" pin=1"/></net>

<net id="545"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="551"><net_src comp="377" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="54" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="388" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="60" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="377" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="377" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="76" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="559" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="82" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="575" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="604"><net_src comp="388" pin="4"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="84" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="614"><net_src comp="600" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="600" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="80" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="615" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="76" pin="0"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="619" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="611" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="86" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="86" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="646"><net_src comp="384" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="655"><net_src comp="74" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="384" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="76" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="400" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="60" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="400" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="84" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="678"><net_src comp="664" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="692"><net_src comp="396" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="177" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="702"><net_src comp="689" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="711"><net_src comp="396" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="34" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="718"><net_src comp="38" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="723"><net_src comp="712" pin="3"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="135" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="411" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="38" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="724" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="730" pin="2"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="708" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="751"><net_src comp="396" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="54" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="762"><net_src comp="753" pin="3"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="753" pin="3"/><net_sink comp="763" pin=2"/></net>

<net id="777"><net_src comp="770" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="788"><net_src comp="763" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="763" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="798"><net_src comp="384" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="54" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="810"><net_src comp="803" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="20" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="800" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="20" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="806" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="812" pin="2"/><net_sink comp="818" pin=1"/></net>

<net id="827"><net_src comp="803" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="800" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="800" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="841"><net_src comp="74" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="76" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="848"><net_src comp="828" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="824" pin="1"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="836" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="859"><net_src comp="850" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="865"><net_src comp="427" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="98" pin="0"/><net_sink comp="861" pin=1"/></net>

<net id="870"><net_src comp="453" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="875"><net_src comp="453" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="880"><net_src comp="463" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="885"><net_src comp="463" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="890"><net_src comp="417" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="897"><net_src comp="104" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="417" pin="1"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="106" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="900"><net_src comp="108" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="905"><net_src comp="891" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="110" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="438" pin="4"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="112" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="916"><net_src comp="438" pin="4"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="922"><net_src comp="438" pin="4"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="34" pin="0"/><net_sink comp="918" pin=1"/></net>

<net id="928"><net_src comp="447" pin="4"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="112" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="447" pin="4"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="939"><net_src comp="447" pin="4"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="34" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="473" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="952"><net_src comp="501" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="960"><net_src comp="547" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="965"><net_src comp="553" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="627" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="974"><net_src comp="149" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="979"><net_src comp="162" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="984"><net_src comp="120" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="987"><net_src comp="981" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="991"><net_src comp="124" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="998"><net_src comp="643" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1003"><net_src comp="647" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1009"><net_src comp="650" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1014"><net_src comp="156" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1019"><net_src comp="135" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="1024"><net_src comp="658" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="170" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1033"><net_src comp="183" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1038"><net_src comp="693" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1043"><net_src comp="135" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1048"><net_src comp="191" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="1053"><net_src comp="719" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1059"><net_src comp="724" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1065"><net_src comp="730" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1071"><net_src comp="736" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1076"><net_src comp="742" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1081"><net_src comp="747" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1086"><net_src comp="763" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1088"><net_src comp="1083" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="1092"><net_src comp="778" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="1103"><net_src comp="794" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="1108"><net_src comp="800" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1113"><net_src comp="803" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="1118"><net_src comp="818" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1122"><net_src comp="231" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="1127"><net_src comp="861" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="1132"><net_src comp="206" pin="3"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="239" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1141"><net_src comp="247" pin="3"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1146"><net_src comp="255" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1151"><net_src comp="263" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1156"><net_src comp="887" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="1162"><net_src comp="901" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1169"><net_src comp="918" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1177"><net_src comp="935" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="447" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alignedA | {17 19 }
	Port: alignedB | {17 21 }
	Port: M | {2 4 13 }
	Port: ptr | {11 }
 - Input state : 
	Port: needwun : SEQA | {8 9 16 17 }
	Port: needwun : SEQB | {6 7 16 17 }
	Port: needwun : M | {6 7 8 9 10 }
	Port: needwun : ptr | {15 16 }
  - Chain level:
	State 1
	State 2
		add_ln31 : 1
		icmp_ln31 : 1
		br_ln31 : 2
		trunc_ln32_cast : 1
		sub_ln32 : 1
		sext_ln32 : 2
		M_addr : 2
		store_ln32 : 3
	State 3
	State 4
		add_ln34 : 1
		icmp_ln34 : 1
		br_ln34 : 2
		trunc_ln35_cast : 1
		shl_ln : 1
		add_ln35 : 2
		zext_ln35 : 3
		sub_ln35 : 1
		sext_ln35 : 2
		M_addr_1 : 4
		store_ln35 : 5
	State 5
	State 6
		add_ln39_1 : 1
		icmp_ln39 : 1
		br_ln39 : 2
		zext_ln39_1 : 1
		empty_32 : 1
		p_shl3 : 2
		p_shl3_cast : 3
		tmp : 2
		tmp_cast : 3
		empty_33 : 4
		p_cast7 : 5
		empty_34 : 1
		p_cast8 : 2
		p_cast : 2
		empty_35 : 2
		p_shl2 : 3
		empty_36 : 4
		SEQB_addr : 3
		SEQB_load : 4
		M_addr_2 : 6
		M_load : 7
		store_ln0 : 1
		store_ln0 : 1
	State 7
	State 8
		icmp_ln40 : 1
		br_ln40 : 2
		add_ln41 : 1
		zext_ln41 : 2
		zext_ln41_1 : 2
		SEQA_addr : 3
		SEQA_load : 4
		add_ln50 : 3
		zext_ln50 : 4
		M_addr_3 : 5
		M_load_1 : 6
	State 9
		icmp_ln41 : 1
		add_ln51 : 1
		zext_ln51 : 2
		M_addr_4 : 3
		M_load_2 : 4
	State 10
		up_left : 1
		up : 1
		left : 1
		icmp_ln54 : 2
		add_ln56_1 : 1
	State 11
		icmp_ln54_1 : 1
		max : 2
		add_ln56 : 1
		zext_ln56_1 : 2
		icmp_ln57 : 3
		br_ln57 : 4
		icmp_ln59 : 3
		ptr_addr_2 : 3
		br_ln59 : 4
		store_ln62 : 4
		store_ln60 : 4
		ptr_addr_1 : 3
		store_ln58 : 4
	State 12
	State 13
		store_ln56 : 1
	State 14
	State 15
		icmp_ln73 : 1
		icmp_ln73_1 : 1
		or_ln73 : 2
		br_ln73 : 2
		empty_38 : 1
		empty_39 : 1
		trunc_ln74 : 1
		shl_ln1 : 2
		add_ln75_1 : 2
		add_ln75 : 3
		zext_ln75 : 4
		ptr_addr : 5
		ptr_load : 6
	State 16
		add_ln77 : 1
		switch_ln75 : 1
		zext_ln82 : 1
		SEQA_addr_2 : 2
		SEQA_load_2 : 3
		store_ln85 : 1
		zext_ln76 : 1
		SEQA_addr_1 : 2
		SEQA_load_1 : 3
		zext_ln77 : 1
		SEQB_addr_2 : 2
		SEQB_load_2 : 3
		store_ln80 : 1
		store_ln80 : 1
		zext_ln88 : 1
		SEQB_addr_1 : 2
		SEQB_load_1 : 3
		store_ln88 : 1
	State 17
		store_ln82 : 1
		store_ln83 : 1
		store_ln76 : 1
		store_ln77 : 1
		store_ln87 : 1
		store_ln88 : 1
	State 18
		icmp_ln94 : 1
		br_ln94 : 2
	State 19
		icmp_ln94_1 : 1
		br_ln94 : 2
		a_str_idx_1_cast : 1
		alignedA_addr_3 : 2
		store_ln95 : 3
		add_ln94 : 1
	State 20
	State 21
		icmp_ln97 : 1
		br_ln97 : 2
		b_str_idx_cast : 1
		alignedB_addr_3 : 2
		store_ln98 : 3
		add_ln97 : 1
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_453       |    0    |    39   |
|          |        grp_fu_463       |    0    |    39   |
|          |     add_ln31_fu_473     |    0    |    15   |
|          |     add_ln34_fu_501     |    0    |    15   |
|          |     add_ln35_fu_525     |    0    |    20   |
|          |    add_ln39_1_fu_547    |    0    |    15   |
|          |        tmp_fu_579       |    0    |    14   |
|          |     empty_33_fu_589     |    0    |    17   |
|          |     empty_34_fu_600     |    0    |    15   |
|          |     empty_36_fu_627     |    0    |    17   |
|          |     add_ln41_fu_664     |    0    |    15   |
|          |     add_ln50_fu_679     |    0    |    17   |
|    add   |     add_ln51_fu_698     |    0    |    17   |
|          |      up_left_fu_719     |    0    |    39   |
|          |        up_fu_724        |    0    |    39   |
|          |       left_fu_730       |    0    |    39   |
|          |    add_ln56_1_fu_742    |    0    |    15   |
|          |     add_ln40_fu_747     |    0    |    15   |
|          |     add_ln56_fu_773     |    0    |    20   |
|          |     add_ln39_fu_794     |    0    |    15   |
|          |    add_ln75_1_fu_844    |    0    |    15   |
|          |     add_ln75_fu_850     |    0    |    15   |
|          |     add_ln77_fu_861     |    0    |    71   |
|          |     add_ln94_fu_918     |    0    |    39   |
|          |     add_ln97_fu_935     |    0    |    39   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln31_fu_479    |    0    |    11   |
|          |     icmp_ln34_fu_507    |    0    |    11   |
|          |     icmp_ln39_fu_553    |    0    |    11   |
|          |     icmp_ln40_fu_658    |    0    |    11   |
|          |     icmp_ln41_fu_693    |    0    |    11   |
|          |     icmp_ln54_fu_736    |    0    |    18   |
|   icmp   |    icmp_ln54_1_fu_758   |    0    |    18   |
|          |     icmp_ln57_fu_784    |    0    |    18   |
|          |     icmp_ln59_fu_789    |    0    |    18   |
|          |     icmp_ln73_fu_806    |    0    |    18   |
|          |    icmp_ln73_1_fu_812   |    0    |    18   |
|          |     icmp_ln94_fu_901    |    0    |    15   |
|          |    icmp_ln94_1_fu_907   |    0    |    18   |
|          |     icmp_ln97_fu_924    |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |    select_ln50_fu_712   |    0    |    32   |
|  select  |    select_ln54_fu_753   |    0    |    32   |
|          |        max_fu_763       |    0    |    32   |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln32_fu_490     |    0    |    15   |
|          |     sub_ln35_fu_536     |    0    |    15   |
|----------|-------------------------|---------|---------|
|    or    |      or_ln73_fu_818     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |  trunc_ln32_cast_fu_485 |    0    |    0    |
|          |  trunc_ln35_cast_fu_513 |    0    |    0    |
|          |     zext_ln35_fu_531    |    0    |    0    |
|          |    zext_ln39_1_fu_559   |    0    |    0    |
|          |    p_shl3_cast_fu_575   |    0    |    0    |
|          |     tmp_cast_fu_585     |    0    |    0    |
|          |      p_cast7_fu_595     |    0    |    0    |
|          |      p_cast8_fu_606     |    0    |    0    |
|          |      p_cast_fu_611      |    0    |    0    |
|          |     zext_ln39_fu_643    |    0    |    0    |
|          |      p_cast4_fu_647     |    0    |    0    |
|          |     zext_ln41_fu_670    |    0    |    0    |
|   zext   |    zext_ln41_1_fu_675   |    0    |    0    |
|          |     zext_ln50_fu_684    |    0    |    0    |
|          |   a_idx_2_cast_fu_689   |    0    |    0    |
|          |     zext_ln51_fu_703    |    0    |    0    |
|          |   a_idx_2_cast6_fu_708  |    0    |    0    |
|          |     zext_ln56_fu_770    |    0    |    0    |
|          |    zext_ln56_1_fu_778   |    0    |    0    |
|          |     zext_ln75_fu_856    |    0    |    0    |
|          |     zext_ln82_fu_867    |    0    |    0    |
|          |     zext_ln76_fu_872    |    0    |    0    |
|          |     zext_ln77_fu_877    |    0    |    0    |
|          |     zext_ln88_fu_882    |    0    |    0    |
|          | a_str_idx_1_cast_fu_913 |    0    |    0    |
|          |  b_str_idx_cast_fu_930  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln32_fu_496    |    0    |    0    |
|          |     sext_ln35_fu_542    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      shl_ln_fu_517      |    0    |    0    |
|          |      p_shl3_fu_567      |    0    |    0    |
|bitconcatenate|      p_shl2_fu_619      |    0    |    0    |
|          |      p_shl1_fu_650      |    0    |    0    |
|          |      shl_ln1_fu_836     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     empty_32_fu_563     |    0    |    0    |
|          |     empty_35_fu_615     |    0    |    0    |
|   trunc  |     empty_38_fu_824     |    0    |    0    |
|          |     empty_39_fu_828     |    0    |    0    |
|          |    trunc_ln74_fu_832    |    0    |    0    |
|          |    trunc_ln29_fu_887    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|       tmp_1_fu_891      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   958   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    M_addr_2_reg_976   |   15   |
|   M_addr_3_reg_1030   |   15   |
|   M_addr_4_reg_1045   |   15   |
|   M_load_1_reg_1040   |   32   |
|    M_load_reg_1016    |   32   |
|  SEQA_addr_1_reg_1138 |    7   |
|  SEQA_addr_2_reg_1133 |    7   |
|   SEQA_addr_reg_1025  |    7   |
|  SEQB_addr_1_reg_1148 |    7   |
|  SEQB_addr_2_reg_1143 |    7   |
|   SEQB_addr_reg_971   |    7   |
|   SEQB_load_reg_1011  |    8   |
|    a_idx_1_reg_988    |   32   |
|    a_idx_2_reg_396    |    8   |
|    a_idx_4_reg_1110   |   32   |
|     a_idx_reg_351     |    8   |
|  a_str_idx_1_reg_435  |   32   |
|    add_ln31_reg_941   |    8   |
|    add_ln34_reg_949   |    8   |
|   add_ln39_1_reg_957  |    8   |
|   add_ln39_reg_1100   |    8   |
|   add_ln40_reg_1078   |    8   |
|  add_ln56_1_reg_1073  |    9   |
|   add_ln77_reg_1124   |   64   |
|   add_ln94_reg_1166   |   32   |
|   add_ln97_reg_1174   |   32   |
|    b_idx_1_reg_384    |    8   |
|    b_idx_2_reg_981    |   32   |
|    b_idx_4_reg_1105   |   32   |
|     b_idx_reg_362     |    8   |
|  b_str_idx_2_reg_417  |   64   |
|   b_str_idx_reg_444   |   32   |
|    empty_36_reg_966   |   14   |
|   icmp_ln39_reg_962   |    1   |
|   icmp_ln40_reg_1021  |    1   |
|   icmp_ln41_reg_1035  |    1   |
|   icmp_ln54_reg_1068  |    1   |
|   icmp_ln94_reg_1159  |    1   |
|     indvar_reg_373    |    8   |
|     left_reg_1062     |   32   |
|      max_reg_1083     |   32   |
|    or_ln73_reg_1115   |    1   |
|    p_cast4_reg_1000   |   15   |
|    p_shl1_reg_1006    |   15   |
|   ptr_addr_reg_1119   |   15   |
|   ptr_load_reg_1129   |    8   |
|store_forwarded_reg_408|   32   |
|  trunc_ln29_reg_1153  |   32   |
|    up_left_reg_1050   |   32   |
|      up_reg_1056      |   32   |
|   zext_ln39_reg_995   |    9   |
|  zext_ln56_1_reg_1089 |   64   |
+-----------------------+--------+
|         Total         |   970  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_135  |  p0  |   9  |  15  |   135  ||    48   |
|  grp_access_fu_135  |  p1  |   3  |  32  |   96   ||    14   |
|  grp_access_fu_156  |  p0  |   6  |   7  |   42   ||    31   |
|  grp_access_fu_177  |  p0  |   6  |   7  |   42   ||    31   |
|  grp_access_fu_206  |  p0  |   4  |  15  |   60   ||    20   |
|  grp_access_fu_206  |  p1  |   3  |   8  |   24   |
|  grp_access_fu_278  |  p0  |   4  |   8  |   32   ||    20   |
|  grp_access_fu_278  |  p1  |   3  |   8  |   24   ||    9    |
|  grp_access_fu_292  |  p0  |   4  |   8  |   32   ||    20   |
|  grp_access_fu_292  |  p1  |   3  |   8  |   24   ||    9    |
|   b_idx_1_reg_384   |  p0  |   2  |   8  |   16   ||    9    |
|   a_idx_2_reg_396   |  p0  |   2  |   8  |   16   ||    9    |
| b_str_idx_2_reg_417 |  p0  |   2  |  64  |   128  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   671  || 23.6265 ||   229   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   958  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   23   |    -   |   229  |
|  Register |    -   |   970  |    -   |
+-----------+--------+--------+--------+
|   Total   |   23   |   970  |  1187  |
+-----------+--------+--------+--------+
