Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: vga_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_display"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : vga_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\VGA_control.v" into library work
Parsing module <vga_controller_640_60>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\ipcore_dir\bomb_sprite.v" into library work
Parsing module <bomb_sprite>.
Analyzing Verilog file "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\VGA_display.v" into library work
Parsing module <vga_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_display>.

Elaborating module <bomb_sprite>.
WARNING:HDLCompiler:1499 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\ipcore_dir\bomb_sprite.v" Line 39: Empty module <bomb_sprite> remains a black box.

Elaborating module <vga_controller_640_60>.
WARNING:HDLCompiler:413 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\VGA_display.v" Line 131: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\VGA_display.v" Line 55: Input port dina[7] is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_display>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\VGA_display.v".
        N = 2
        M = 22
    Found 1-bit register for signal <clk_25Mhz>.
    Found 22-bit register for signal <count_tiny>.
    Found 1-bit register for signal <clk_slow>.
    Found 11-bit register for signal <v_top>.
    Found 11-bit register for signal <v_bot>.
    Found 11-bit register for signal <h_lo>.
    Found 11-bit register for signal <h_hi>.
    Found 10-bit register for signal <bomb_address>.
    Found 3-bit register for signal <R>.
    Found 3-bit register for signal <G>.
    Found 2-bit register for signal <B>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_1_o_add_1_OUT> created at line 37.
    Found 22-bit adder for signal <count_tiny[21]_GND_1_o_add_4_OUT> created at line 50.
    Found 11-bit adder for signal <v_top[10]_GND_1_o_add_16_OUT> created at line 95.
    Found 11-bit adder for signal <v_bot[10]_GND_1_o_add_17_OUT> created at line 96.
    Found 11-bit adder for signal <h_hi[10]_GND_1_o_add_21_OUT> created at line 104.
    Found 11-bit adder for signal <h_lo[10]_GND_1_o_add_22_OUT> created at line 105.
    Found 10-bit adder for signal <bomb_address[9]_GND_1_o_add_49_OUT> created at line 131.
    Found 11-bit comparator lessequal for signal <n0007> created at line 76
    Found 11-bit comparator lessequal for signal <n0009> created at line 76
    Found 11-bit comparator lessequal for signal <n0012> created at line 76
    Found 11-bit comparator lessequal for signal <n0015> created at line 76
    Found 11-bit comparator lessequal for signal <n0019> created at line 77
    Found 11-bit comparator lessequal for signal <n0021> created at line 77
    Found 11-bit comparator lessequal for signal <n0024> created at line 77
    Found 11-bit comparator lessequal for signal <n0027> created at line 77
    Found 11-bit comparator greater for signal <v_bot[10]_GND_1_o_LessThan_16_o> created at line 94
    Found 11-bit comparator greater for signal <h_hi[10]_GND_1_o_LessThan_21_o> created at line 103
    Found 10-bit comparator greater for signal <bomb_address[9]_PWR_1_o_LessThan_49_o> created at line 131
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  88 D-type flip-flop(s).
	inferred  11 Comparator(s).
Unit <vga_display> synthesized.

Synthesizing Unit <vga_controller_640_60>.
    Related source file is "C:\Users\Juan Carlos\Documents\Boston University\Spring 2015\Advanced Digital Design with Verilog and FPGA EC551\Project\VGA_Test\VGA_control.v".
        HMAX = 800
        VMAX = 525
        HLINES = 640
        HFP = 648
        HSP = 744
        VLINES = 480
        VFP = 482
        VSP = 484
        SPP = 0
    Found 11-bit register for signal <hcounter>.
    Found 11-bit register for signal <vcounter>.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <blank>.
    Found 11-bit adder for signal <hcounter[10]_GND_3_o_add_4_OUT> created at line 28.
    Found 11-bit adder for signal <vcounter[10]_GND_3_o_add_12_OUT> created at line 36.
    Found 11-bit comparator lessequal for signal <n0014> created at line 43
    Found 11-bit comparator greater for signal <hcounter[10]_GND_3_o_LessThan_20_o> created at line 43
    Found 11-bit comparator lessequal for signal <n0020> created at line 50
    Found 11-bit comparator greater for signal <vcounter[10]_GND_3_o_LessThan_23_o> created at line 50
    Found 11-bit comparator greater for signal <hcounter[10]_GND_3_o_LessThan_24_o> created at line 55
    Found 11-bit comparator greater for signal <vcounter[10]_GND_3_o_LessThan_25_o> created at line 55
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller_640_60> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 11-bit adder                                          : 6
 2-bit adder                                           : 1
 22-bit adder                                          : 1
# Registers                                            : 17
 1-bit register                                        : 5
 10-bit register                                       : 1
 11-bit register                                       : 6
 2-bit register                                        : 2
 22-bit register                                       : 1
 3-bit register                                        : 2
# Comparators                                          : 17
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bomb_sprite.ngc>.
Loading core <bomb_sprite> for timing and area information for instance <bomb>.

Synthesizing (advanced) Unit <vga_controller_640_60>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <vga_controller_640_60> synthesized (advanced).

Synthesizing (advanced) Unit <vga_display>.
The following registers are absorbed into counter <count_tiny>: 1 register on signal <count_tiny>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <bomb_address>: 1 register on signal <bomb_address>.
The following registers are absorbed into accumulator <v_top>: 1 register on signal <v_top>.
The following registers are absorbed into accumulator <v_bot>: 1 register on signal <v_bot>.
Unit <vga_display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 11-bit up counter                                     : 2
 2-bit up counter                                      : 1
 22-bit up counter                                     : 1
# Accumulators                                         : 2
 11-bit up accumulator                                 : 2
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 17
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
 11-bit comparator lessequal                           : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <vga_display>, Counter <count_tiny> <count> are equivalent, XST will keep only <count_tiny>.

Optimizing unit <vga_display> ...

Optimizing unit <vga_controller_640_60> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_display, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 319
#      GND                         : 2
#      INV                         : 6
#      LUT1                        : 50
#      LUT2                        : 17
#      LUT3                        : 8
#      LUT4                        : 51
#      LUT5                        : 25
#      LUT6                        : 34
#      MUXCY                       : 70
#      VCC                         : 2
#      XORCY                       : 54
# FlipFlops/Latches                : 110
#      FD                          : 70
#      FDR                         : 35
#      FDS                         : 5
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             102  out of  18224     0%  
 Number of Slice LUTs:                  191  out of   9112     2%  
    Number used as Logic:               191  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    193
   Number with an unused Flip Flop:      91  out of    193    47%  
   Number with an unused LUT:             2  out of    193     1%  
   Number of fully used LUT-FF pairs:   100  out of    193    51%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    232     5%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                        | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                | BUFGP                                                                                                                        | 42    |
clk_slow                           | BUFG                                                                                                                         | 44    |
bomb/N1                            | NONE(bomb/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)| 1     |
clk_25Mhz                          | BUFG                                                                                                                         | 25    |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.002ns (Maximum Frequency: 249.897MHz)
   Minimum input arrival time before clock: 3.888ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.834ns (frequency: 352.833MHz)
  Total number of paths / destination ports: 350 / 44
-------------------------------------------------------------------------
Delay:               2.834ns (Levels of Logic = 1)
  Source:            bomb_address_9 (FF)
  Destination:       bomb_address_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bomb_address_9 to bomb_address_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.898  bomb_address_9 (bomb_address_9)
     LUT4:I0->O           10   0.203   0.856  bomb_address[9]_PWR_1_o_LessThan_49_o_inv1 (bomb_address[9]_PWR_1_o_LessThan_49_o_inv)
     FDR:R                     0.430          bomb_address_0
    ----------------------------------------
    Total                      2.834ns (1.080ns logic, 1.754ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_slow'
  Clock period: 4.002ns (frequency: 249.897MHz)
  Total number of paths / destination ports: 532 / 65
-------------------------------------------------------------------------
Delay:               4.002ns (Levels of Logic = 3)
  Source:            v_bot_5 (FF)
  Destination:       v_bot_3 (FF)
  Source Clock:      clk_slow rising
  Destination Clock: clk_slow rising

  Data Path: v_bot_5 to v_bot_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.079  v_bot_5 (v_bot_5)
     LUT6:I0->O           14   0.203   0.958  v_bot[10]_GND_1_o_LessThan_16_o_inv1 (v_bot[10]_GND_1_o_LessThan_16_o_inv1)
     LUT3:I2->O            8   0.205   0.803  v_bot[10]_GND_1_o_LessThan_16_o_inv2 (v_bot[10]_GND_1_o_LessThan_16_o_inv)
     LUT5:I4->O            1   0.205   0.000  v_bot_3_glue_set (v_bot_3_glue_set)
     FD:D                      0.102          v_bot_3
    ----------------------------------------
    Total                      4.002ns (1.162ns logic, 2.840ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25Mhz'
  Clock period: 3.901ns (frequency: 256.351MHz)
  Total number of paths / destination ports: 534 / 25
-------------------------------------------------------------------------
Delay:               3.901ns (Levels of Logic = 3)
  Source:            vc/vcounter_2 (FF)
  Destination:       vc/vcounter_0 (FF)
  Source Clock:      clk_25Mhz rising
  Destination Clock: clk_25Mhz rising

  Data Path: vc/vcounter_2 to vc/vcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  vc/vcounter_2 (vc/vcounter_2)
     LUT6:I1->O            1   0.203   0.580  vc/Mcount_vcounter_val1 (vc/Mcount_vcounter_val1)
     LUT6:I5->O           11   0.205   0.987  vc/Mcount_vcounter_val2 (vc/Mcount_vcounter_val2)
     LUT5:I3->O            1   0.203   0.000  vc/vcounter_0_rstpot1 (vc/vcounter_0_rstpot1)
     FD:D                      0.102          vc/vcounter_0
    ----------------------------------------
    Total                      3.901ns (1.160ns logic, 2.741ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              3.888ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       vc/hcounter_0 (FF)
  Destination Clock: clk_25Mhz rising

  Data Path: rst to vc/hcounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.273  rst_IBUF (rst_IBUF)
     LUT6:I0->O           11   0.203   0.883  vc/Mcount_hcounter_val1 (vc/Mcount_hcounter_val)
     LUT2:I1->O            1   0.205   0.000  vc/hcounter_0_rstpot (vc/hcounter_0_rstpot)
     FD:D                      0.102          vc/hcounter_0
    ----------------------------------------
    Total                      3.888ns (1.732ns logic, 2.156ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            R_2 (FF)
  Destination:       R<2> (PAD)
  Source Clock:      clk rising

  Data Path: R_2 to R<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  R_2 (R_2)
     OBUF:I->O                 2.571          R_2_OBUF (R<2>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25Mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            vc/HS (FF)
  Destination:       HS (PAD)
  Source Clock:      clk_25Mhz rising

  Data Path: vc/HS to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  vc/HS (vc/HS)
     OBUF:I->O                 2.571          HS_OBUF (HS)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.834|         |         |         |
clk_25Mhz      |    6.562|         |         |         |
clk_slow       |    6.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_25Mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_25Mhz      |    3.901|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_slow
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.447|         |         |         |
clk_slow       |    4.002|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.10 secs
 
--> 

Total memory usage is 258404 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

