<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p534" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_534{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_534{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_534{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_534{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t5_534{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t6_534{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t7_534{left:69px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_534{left:69px;bottom:769px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#t9_534{left:69px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_534{left:69px;bottom:728px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_534{left:69px;bottom:711px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tc_534{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#td_534{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_534{left:69px;bottom:660px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_534{left:69px;bottom:427px;letter-spacing:-0.1px;}
#tg_534{left:154px;bottom:427px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#th_534{left:69px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_534{left:69px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_534{left:69px;bottom:360px;}
#tk_534{left:95px;bottom:363px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_534{left:95px;bottom:346px;letter-spacing:-0.13px;}
#tm_534{left:69px;bottom:320px;}
#tn_534{left:95px;bottom:323px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#to_534{left:95px;bottom:306px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_534{left:69px;bottom:257px;letter-spacing:-0.09px;}
#tq_534{left:154px;bottom:257px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tr_534{left:69px;bottom:232px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#ts_534{left:69px;bottom:216px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tt_534{left:69px;bottom:191px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#tu_534{left:69px;bottom:165px;}
#tv_534{left:95px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tw_534{left:292px;bottom:168px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tx_534{left:95px;bottom:151px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ty_534{left:95px;bottom:135px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tz_534{left:95px;bottom:118px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t10_534{left:75px;bottom:857px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t11_534{left:176px;bottom:857px;letter-spacing:0.14px;word-spacing:-0.04px;}
#t12_534{left:394px;bottom:839px;letter-spacing:0.13px;word-spacing:0.02px;}
#t13_534{left:246px;bottom:484px;letter-spacing:0.12px;word-spacing:0.02px;}
#t14_534{left:347px;bottom:484px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t15_534{left:304px;bottom:899px;letter-spacing:0.13px;}
#t16_534{left:536px;bottom:941px;letter-spacing:0.13px;}
#t17_534{left:238px;bottom:961px;letter-spacing:0.11px;}
#t18_534{left:667px;bottom:961px;}
#t19_534{left:315px;bottom:939px;letter-spacing:0.11px;}
#t1a_534{left:443px;bottom:961px;letter-spacing:0.11px;}
#t1b_534{left:256px;bottom:597px;letter-spacing:-0.16px;}
#t1c_534{left:662px;bottom:597px;}
#t1d_534{left:341px;bottom:573px;letter-spacing:0.11px;}
#t1e_534{left:510px;bottom:599px;letter-spacing:-0.25px;}
#t1f_534{left:437px;bottom:522px;letter-spacing:-0.01px;word-spacing:-0.07px;}

.s1_534{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_534{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_534{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_534{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_534{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_534{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_534{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_534{font-size:12px;font-family:Arial_3ed;color:#000;}
.s9_534{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts534" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg534Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg534" style="-webkit-user-select: none;"><object width="935" height="1210" data="534/534.svg" type="image/svg+xml" id="pdf534" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_534" class="t s1_534">15-38 </span><span id="t2_534" class="t s1_534">Vol. 3B </span>
<span id="t3_534" class="t s2_534">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_534" class="t s3_534">Following a power-up or reset, the TM_SELECT flag may be cleared. BIOS is required to enable either TM1 or TM2. </span>
<span id="t5_534" class="t s3_534">Operating systems and applications must not disable mechanisms that enable TM1 or TM2. If bit 3 of the IA32_- </span>
<span id="t6_534" class="t s3_534">MISC_ENABLE register is set and TM_SELECT flag of the MSR_THERM2_CTL register is cleared, TM1 is enabled. </span>
<span id="t7_534" class="t s3_534">On processors introduced after the Pentium 4 processor (this includes most Pentium M processors), the method </span>
<span id="t8_534" class="t s3_534">used to enable TM2 is different. TM2 is enable by setting bit 13 of IA32_MISC_ENABLE register to 1. This applies to </span>
<span id="t9_534" class="t s3_534">Intel Core Duo, Core Solo, and Intel Core 2 processor family. </span>
<span id="ta_534" class="t s3_534">The target operating frequency and voltage for the TM2 transition after TM2 is triggered is specified by the value </span>
<span id="tb_534" class="t s3_534">written to MSR_THERM2_CTL, bits 15:0 (Figure 15-26). Following a power-up or reset, BIOS is required to enable </span>
<span id="tc_534" class="t s3_534">at least one of these two thermal monitoring mechanisms. If both TM1 and TM2 are supported, BIOS may choose </span>
<span id="td_534" class="t s3_534">to enable TM2 instead of TM1. Operating systems and applications must not disable the mechanisms that enable </span>
<span id="te_534" class="t s3_534">TM1or TM2; and they must not alter the value in bits 15:0 of the MSR_THERM2_CTL register. </span>
<span id="tf_534" class="t s4_534">15.8.2.4 </span><span id="tg_534" class="t s4_534">Performance State Transitions and Thermal Monitoring </span>
<span id="th_534" class="t s3_534">If the thermal control circuitry (TCC) for thermal monitor (TM1/TM2) is active, writes to the IA32_PERF_CTL will </span>
<span id="ti_534" class="t s3_534">effect a new target operating point as follows: </span>
<span id="tj_534" class="t s5_534">• </span><span id="tk_534" class="t s3_534">If TM1 is enabled and the TCC is engaged, the performance state transition can commence before the TCC is </span>
<span id="tl_534" class="t s3_534">disengaged. </span>
<span id="tm_534" class="t s5_534">• </span><span id="tn_534" class="t s3_534">If TM2 is enabled and the TCC is engaged, the performance state transition specified by a write to the </span>
<span id="to_534" class="t s3_534">IA32_PERF_CTL will commence after the TCC has disengaged. </span>
<span id="tp_534" class="t s4_534">15.8.2.5 </span><span id="tq_534" class="t s4_534">Thermal Status Information </span>
<span id="tr_534" class="t s3_534">The status of the temperature sensor that triggers the thermal monitor (TM1/TM2) is indicated through the thermal </span>
<span id="ts_534" class="t s3_534">status flag and thermal status log flag in the IA32_THERM_STATUS MSR (see Figure 15-27). </span>
<span id="tt_534" class="t s3_534">The functions of these flags are: </span>
<span id="tu_534" class="t s5_534">• </span><span id="tv_534" class="t s6_534">Thermal Status flag, bit 0 </span><span id="tw_534" class="t s3_534">— When set, indicates that the processor core temperature is currently at the trip </span>
<span id="tx_534" class="t s3_534">temperature of the thermal monitor and that the processor power consumption is being reduced via either TM1 </span>
<span id="ty_534" class="t s3_534">or TM2, depending on which is enabled. When clear, the flag indicates that the core temperature is below the </span>
<span id="tz_534" class="t s3_534">thermal monitor trip temperature. This flag is read only. </span>
<span id="t10_534" class="t s7_534">Figure 15-25. </span><span id="t11_534" class="t s7_534">MSR_THERM2_CTL Register On Processors with CPUID Family/Model/Stepping Signature Encoded </span>
<span id="t12_534" class="t s7_534">as 0x69n or 0x6Dn </span>
<span id="t13_534" class="t s7_534">Figure 15-26. </span><span id="t14_534" class="t s7_534">MSR_THERM2_CTL Register for Supporting TM2 </span>
<span id="t15_534" class="t s8_534">TM_SELECT </span>
<span id="t16_534" class="t s8_534">Reserved </span>
<span id="t17_534" class="t s8_534">31 </span><span id="t18_534" class="t s8_534">0 </span>
<span id="t19_534" class="t s8_534">Reserved </span>
<span id="t1a_534" class="t s8_534">16 </span>
<span id="t1b_534" class="t s9_534">63 </span><span id="t1c_534" class="t s9_534">0 </span>
<span id="t1d_534" class="t s8_534">Reserved </span>
<span id="t1e_534" class="t s9_534">15 </span>
<span id="t1f_534" class="t s8_534">TM2 Transition Target </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
