Fitter Status : Successful - Wed Oct 16 22:05:53 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : DedoNoQuartusEGritaria
Top-level Entity Name : Banco_reg
Family : Stratix III
Device : EP3SL50F484C2
Timing Models : Final
Logic utilization : 4 %
    Combinational ALUTs : 741 / 38,000 ( 2 % )
    Memory ALUTs : 0 / 19,000 ( 0 % )
    Dedicated logic registers : 1,024 / 38,000 ( 3 % )
Total registers : 1024
Total pins : 114 / 296 ( 39 % )
Total virtual pins : 0
Total block memory bits : 0 / 1,880,064 ( 0 % )
DSP block 18-bit elements : 0 / 216 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
