# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab 9-10.srcs/sources_1/imports/new/2_Way_3_Bit_Mux.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/AddSubUnit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Decoder_3_to_8.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/3bitAdder.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/3bitAdder.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/InstructionDecoder.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/Multiplexer_8_Way_4bit.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/ProgramCounter_3Bit.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/ProgramROM.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/3bitAdder.srcs/sources_1/imports/new/RCA_4.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/sources_1/imports/new/Reg.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Reg_Bank.vhd" \
"../../../../Lab 9-10.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Lab 9-10.srcs/sources_1/new/NanoProcessor.vhd" \

# Do not sort compile order
nosort
