{
  "design": {
    "design_info": {
      "boundary_crc": "0xEC6EBCF74141C391",
      "device": "xczu9eg-ffvb1156-2-e",
      "gen_directory": "../../Projects/zPulse/zPulse.gen/sources_1/bd/zcu102_zpulse",
      "name": "zcu102_zpulse",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "control_interconnects": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {}
      },
      "bram_interconnects": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_ds": ""
        },
        "m02_couplers": {
          "auto_ds": ""
        },
        "m03_couplers": {
          "auto_ds": ""
        },
        "m04_couplers": {
          "auto_ds": ""
        },
        "m05_couplers": {
          "auto_ds": ""
        },
        "m06_couplers": {
          "auto_ds": ""
        },
        "m07_couplers": {
          "auto_ds": ""
        }
      },
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "proc_sys_reset_1": "",
      "clk_wiz_1": "",
      "tx_channels": {
        "xlconcat_0": "",
        "tx_channel_1": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_0": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_2": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_3": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_4": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_5": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_6": {
          "channel_ctrl_0": "",
          "blk_mem_gen_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": ""
        },
        "tx_channel_7": {
          "channel_ctrl_0": "",
          "axi_bram_ctrl_0": "",
          "BRAM_streamer_data_0": "",
          "blk_mem_gen_0": ""
        },
        "xlconcat_1": ""
      },
      "util_vector_logic_0": "",
      "reset_gpio": ""
    },
    "interface_ports": {
      "CLK_IN_300": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "CLK_IN_300_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "CLK_IN_300_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "clk_out_250": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zcu102_zpulse_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "txusr_in": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zcu102_zpulse_txusr_in",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "tx_data": {
        "direction": "O",
        "left": "511",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "512",
            "value_src": "ip_prop"
          }
        }
      },
      "clk_10_out": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "zcu102_zpulse_clk_wiz_1_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "10000000",
            "value_src": "ip_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "locked_0": {
        "direction": "O"
      },
      "tx_inhibit": {
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "5",
        "xci_name": "zcu102_zpulse_zynq_ultra_ps_e_0_0",
        "xci_path": "ip/zcu102_zpulse_zynq_ultra_ps_e_0_0/zcu102_zpulse_zynq_ultra_ps_e_0_0.xci",
        "inst_hier_path": "zynq_ultra_ps_e_0",
        "parameters": {
          "CAN0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CAN1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "CSU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "DP_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GEM3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "IIC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "NAND_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PJTAG_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PMU_BOARD_INTERFACE": {
            "value": "custom"
          },
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_0_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_0_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_0_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_10_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_10_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_10_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_10_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_11_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_11_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_11_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_11_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_12_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_12_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_12_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_13_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_13_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_13_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_13_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_14_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_14_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_14_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_14_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_15_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_15_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_15_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_15_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_16_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_16_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_16_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_16_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_17_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_17_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_17_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_17_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_18_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_18_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_19_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_19_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_1_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_20_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_20_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_20_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_21_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_21_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_22_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_22_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_23_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_23_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_23_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_24_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_24_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_24_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_25_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_25_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_26_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_26_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_27_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_27_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_27_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_28_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_28_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_29_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_29_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_2_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_2_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_2_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_2_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_30_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_30_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_31_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_31_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_32_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_32_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_32_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_33_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_33_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_33_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_34_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_34_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_34_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_35_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_35_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_35_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_36_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_36_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_36_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_37_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_37_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_37_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_38_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_38_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_38_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_39_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_39_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_39_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_39_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_3_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_3_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_3_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_3_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_40_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_40_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_40_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_40_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_41_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_41_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_41_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_41_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_42_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_42_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_42_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_42_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_43_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_43_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_43_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_44_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_44_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_45_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_45_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_46_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_46_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_46_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_47_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_47_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_47_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_47_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_48_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_48_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_48_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_48_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_49_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_49_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_49_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_49_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_4_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_4_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_50_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_50_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_50_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_50_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_51_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_51_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_51_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_52_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_52_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_53_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_53_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_54_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_54_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_54_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_55_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_55_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_56_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_56_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_56_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_57_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_57_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_57_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_57_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_58_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_58_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_58_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_59_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_59_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_59_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_59_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_5_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_5_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_5_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_60_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_60_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_60_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_60_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_61_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_61_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_61_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_61_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_62_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_62_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_62_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_62_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_63_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_63_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_63_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_63_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_64_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_64_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_64_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_65_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_65_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_65_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_66_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_66_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_66_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_67_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_67_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_67_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_68_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_68_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_68_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_69_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_69_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_69_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_6_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_6_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_6_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_70_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_70_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_71_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_71_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_72_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_72_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_73_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_73_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_74_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_74_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_75_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_75_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_76_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_76_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_77_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_77_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_77_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_77_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_7_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_7_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_7_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_8_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_8_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_8_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_8_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_9_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_9_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_9_PULLUPDOWN": {
            "value": "pullup"
          },
          "PSU_MIO_9_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0",
              "MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#UART 1#UART 1#GPIO0 MIO#GPIO0 MIO#CAN 1#CAN 1#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#PCIE#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD",
              "1#SD 1#SD 1#SD 1#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem",
              "3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#txd#rxd#gpio0[22]#gpio0[23]#phy_tx#phy_rx#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#reset_n#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#sdio1_wp#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD0_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PSU_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU_VALUE_SILVERSION": {
            "value": "3"
          },
          "PSU__ACPU0__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU1__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU2__POWER__ON": {
            "value": "1"
          },
          "PSU__ACPU3__POWER__ON": {
            "value": "1"
          },
          "PSU__ACTUAL__IP": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.560059"
          },
          "PSU__AUX_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__CAN0_LOOP_CAN1__ENABLE": {
            "value": "0"
          },
          "PSU__CAN0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__GRP_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__CAN1__PERIPHERAL__IO": {
            "value": "MIO 24 .. 25"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.880127"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__ACPU__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI0_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI1_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI2_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI3_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI4_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": {
            "value": "2"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": {
            "value": "667"
          },
          "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__AFI5_REF__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__APLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__DIVISOR0": {
            "value": "1"
          },
          "PSU__CRF_APB__APM_CTRL__FREQMHZ": {
            "value": "1"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.997501"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": {
            "value": "25"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.783037"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": {
            "value": "27"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.970032"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": {
            "value": "300"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.940063"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": {
            "value": "-1"
          },
          "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": {
            "value": "NA"
          },
          "PSU__CRF_APB__GTGREF0__ENABLE": {
            "value": "NA"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.280029"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AFI6__ENABLE": {
            "value": "0"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.995003"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": {
            "value": "50"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": {
            "value": "180"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": {
            "value": "SysOsc"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": {
            "value": "6"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": {
            "value": "1000"
          },
          "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.850098"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": {
            "value": "1500"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.950043"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": {
            "value": "3"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.987511"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": {
            "value": "27.138"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.481262"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": {
            "value": "214"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.975021"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.998001"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__CSU__CSU_TAMPER_0__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_10__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_11__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_12__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_1__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_2__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_3__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_4__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_5__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_6__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_7__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_8__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__CSU_TAMPER_9__ENABLE": {
            "value": "0"
          },
          "PSU__CSU__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__AL": {
            "value": "0"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "2"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "4096 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "8 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__ECC_SCRUB": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE": {
            "value": "1"
          },
          "PSU__DDRC__ENABLE_2T_TIMING": {
            "value": "0"
          },
          "PSU__DDRC__ENABLE_DP_SWITCH": {
            "value": "0"
          },
          "PSU__DDRC__EN_2ND_CLK": {
            "value": "0"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__FREQ_MHZ": {
            "value": "1"
          },
          "PSU__DDRC__LPDDR3_DUALRANK_SDP": {
            "value": "0"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__PLL_BYPASS": {
            "value": "0"
          },
          "PSU__DDRC__PWR_DOWN_EN": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__RD_DQS_CENTER": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "15"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VIDEO_BUFFER_SIZE": {
            "value": "0"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR_QOS_ENABLE": {
            "value": "0"
          },
          "PSU__DDR_SW_REFRESH_ENABLED": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DEVICE_TYPE": {
            "value": "EG"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Single Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__ENABLE__DDR__REFRESH__SIGNALS": {
            "value": "0"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__EN_AXI_STATUS_PORTS": {
            "value": "0"
          },
          "PSU__EN_EMIO_TRACE": {
            "value": "0"
          },
          "PSU__EP__IP": {
            "value": "0"
          },
          "PSU__EXPAND__CORESIGHT": {
            "value": "0"
          },
          "PSU__EXPAND__FPD_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__GIC": {
            "value": "0"
          },
          "PSU__EXPAND__LOWER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__EXPAND__UPPER_LPS_SLAVES": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__FPGA_PL1_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL2_ENABLE": {
            "value": "0"
          },
          "PSU__FPGA_PL3_ENABLE": {
            "value": "0"
          },
          "PSU__FP__POWER__ON": {
            "value": "1"
          },
          "PSU__FTM__CTI_IN_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_IN_3": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_0": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_1": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_2": {
            "value": "0"
          },
          "PSU__FTM__CTI_OUT_3": {
            "value": "0"
          },
          "PSU__FTM__GPI": {
            "value": "0"
          },
          "PSU__FTM__GPO": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEN_IPI_0__MASTER": {
            "value": "APU"
          },
          "PSU__GEN_IPI_10__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_1__MASTER": {
            "value": "RPU0"
          },
          "PSU__GEN_IPI_2__MASTER": {
            "value": "RPU1"
          },
          "PSU__GEN_IPI_3__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_4__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_5__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_6__MASTER": {
            "value": "PMU"
          },
          "PSU__GEN_IPI_7__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_8__MASTER": {
            "value": "NONE"
          },
          "PSU__GEN_IPI_9__MASTER": {
            "value": "NONE"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO_WIDTH": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GPU_PP0__POWER__ON": {
            "value": "1"
          },
          "PSU__GPU_PP1__POWER__ON": {
            "value": "1"
          },
          "PSU__GT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__HPM0_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM0_LPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_READ_THREADS": {
            "value": "4"
          },
          "PSU__HPM1_FPD__NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PSU__I2C0_LOOP_I2C1__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__GRP_INT__ENABLE": {
            "value": "0"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.990005"
          },
          "PSU__IRQ_P2F_ADMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AIB_AXI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_AMS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APM_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_COMM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CPUMNT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_CTI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_EXTERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_L2ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_PMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_APU_REGS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ATB_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CAN1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CLKMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_CSUPMU_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DDR_SS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPDMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_DPORT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_EFUSE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_ENT3__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FPD_ATB_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_FP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GDMA_CHAN__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPIO__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_GPU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_I2C1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APB__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LPD_APM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_LP_WDT__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_OCM_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_DMA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_LEGACY__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSC__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PCIE_MSI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_PL_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_QSPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_IPI__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RPU_PERMON__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_ALARM__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_RTC_SECONDS__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SATA__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1_WAKE__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_SDIO1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC0__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC1__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC2__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_TTC3__INT2": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART0__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_UART1__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT0": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_OTG__INT1": {
            "value": "0"
          },
          "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_FPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F_XMPU_LPD__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": {
            "value": "0"
          },
          "PSU__IRQ_P2F__INTF_PPD_CCI__INT": {
            "value": "0"
          },
          "PSU__L2_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__LPDMA0_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA1_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA2_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA3_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA4_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA5_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA6_COHERENCY": {
            "value": "0"
          },
          "PSU__LPDMA7_COHERENCY": {
            "value": "0"
          },
          "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": {
            "value": "APB"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "PSU__NAND__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__NAND__READY_BUSY__ENABLE": {
            "value": "0"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OCM_BANK0__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK1__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK2__POWER__ON": {
            "value": "1"
          },
          "PSU__OCM_BANK3__POWER__ON": {
            "value": "1"
          },
          "PSU__OVERRIDE_HPX_QOS": {
            "value": "0"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PCIE__ACS_VIOLAION": {
            "value": "0"
          },
          "PSU__PCIE__AER_CAPABILITY": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR0_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR1_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__BAR1_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR2_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR3_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR4_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__BAR5_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_BASE": {
            "value": "0x06"
          },
          "PSU__PCIE__CLASS_CODE_INTERFACE": {
            "value": "0x0"
          },
          "PSU__PCIE__CLASS_CODE_SUB": {
            "value": "0x4"
          },
          "PSU__PCIE__CLASS_CODE_VALUE": {
            "value": "0x60400"
          },
          "PSU__PCIE__CRS_SW_VISIBILITY": {
            "value": "1"
          },
          "PSU__PCIE__DEVICE_ID": {
            "value": "0xD021"
          },
          "PSU__PCIE__DEVICE_PORT_TYPE": {
            "value": "Root Port"
          },
          "PSU__PCIE__EROM_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__EROM_VAL": {
            "value": "0x0"
          },
          "PSU__PCIE__INTX_GENERATION": {
            "value": "0"
          },
          "PSU__PCIE__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__LANE0__IO": {
            "value": "GT Lane0"
          },
          "PSU__PCIE__LANE1__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LANE2__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LANE3__ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__LINK_SPEED": {
            "value": "5.0 Gb/s"
          },
          "PSU__PCIE__MAXIMUM_LINK_WIDTH": {
            "value": "x1"
          },
          "PSU__PCIE__MAX_PAYLOAD_SIZE": {
            "value": "256 bytes"
          },
          "PSU__PCIE__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": {
            "value": "0"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": {
            "value": "1"
          },
          "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": {
            "value": "MIO 31"
          },
          "PSU__PCIE__REF_CLK_FREQ": {
            "value": "100"
          },
          "PSU__PCIE__REF_CLK_SEL": {
            "value": "Ref Clk0"
          },
          "PSU__PCIE__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__PCIE__REVISION_ID": {
            "value": "0x0"
          },
          "PSU__PCIE__SUBSYSTEM_ID": {
            "value": "0x7"
          },
          "PSU__PCIE__SUBSYSTEM_VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PCIE__VENDOR_ID": {
            "value": "0x10EE"
          },
          "PSU__PJTAG__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PL__POWER__ON": {
            "value": "1"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "high"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__DDR_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__FPD_SEGMENTS": {
            "value": [
              "SA:0xFD1A0000; SIZE:1280; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD000000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |",
              " SA:0xFD010000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD020000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | ",
              "SA:0xFD030000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD040000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | ",
              "SA:0xFD050000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware |  SA:0xFD610000; SIZE:512; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | ",
              "SA:0xFD5D0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware | SA:0xFD1A0000 ; SIZE:1280; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem"
            ]
          },
          "PSU__PROTECTION__LPD_SEGMENTS": {
            "value": [
              "SA:0xFF980000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF5E0000; SIZE:2560; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFFCC0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFF180000; SIZE:768; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF410000; SIZE:640; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware| SA:0xFFA70000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|",
              "SA:0xFF9A0000; SIZE:64; UNIT:KB; RegionTZ:Secure; WrAllowed:Read/Write; subsystemId:PMU Firmware|SA:0xFF5E0000 ; SIZE:2560; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure",
              "Subsystem|SA:0xFFCC0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem|SA:0xFF180000 ; SIZE:768; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write;",
              "subsystemId:Secure Subsystem|SA:0xFF9A0000 ; SIZE:64; UNIT:KB; RegionTZ:Secure ; WrAllowed:Read/Write; subsystemId:Secure Subsystem"
            ]
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;1|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__MASTERS_TZ": {
            "value": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure"
          },
          "PSU__PROTECTION__OCM_SEGMENTS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__PRESUBSYSTEMS": {
            "value": "NONE"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;1|FPD;PCIE_LOW;E0000000;EFFFFFFF;1|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;1|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;1|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;1|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;1|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;1|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__PROTECTION__SUBSYSTEMS": {
            "value": "PMU Firmware:PMU|Secure Subsystem:"
          },
          "PSU__PSS_ALT_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__PSS_ALT_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.330"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__REPORT__DBGLOG": {
            "value": "0"
          },
          "PSU__RPU_COHERENCY": {
            "value": "0"
          },
          "PSU__RPU__POWER__ON": {
            "value": "1"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__SD0__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD0__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD0__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD0__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD0__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SD0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__CLK_100_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_200_SDR_OTAP_DLY": {
            "value": "0x3"
          },
          "PSU__SD1__CLK_50_DDR_ITAP_DLY": {
            "value": "0x3D"
          },
          "PSU__SD1__CLK_50_DDR_OTAP_DLY": {
            "value": "0x4"
          },
          "PSU__SD1__CLK_50_SDR_ITAP_DLY": {
            "value": "0x15"
          },
          "PSU__SD1__CLK_50_SDR_OTAP_DLY": {
            "value": "0x5"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_WP__IO": {
            "value": "MIO 44"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SPI0_LOOP_SPI1__ENABLE": {
            "value": "0"
          },
          "PSU__SPI0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SPI1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TCM0A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM0B__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1A__POWER__ON": {
            "value": "1"
          },
          "PSU__TCM1B__POWER__ON": {
            "value": "1"
          },
          "PSU__TESTSCAN__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRACE__INTERNAL_WIDTH": {
            "value": "32"
          },
          "PSU__TRACE__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__TRISTATE__INVERTED": {
            "value": "1"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__PERIPHERAL__IO": {
            "value": "NA"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0_LOOP_UART1__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "MIO 20 .. 21"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__ADMA": {
            "value": "0"
          },
          "PSU__USE__APU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__AUDIO": {
            "value": "0"
          },
          "PSU__USE__CLK": {
            "value": "0"
          },
          "PSU__USE__CLK0": {
            "value": "0"
          },
          "PSU__USE__CLK1": {
            "value": "0"
          },
          "PSU__USE__CLK2": {
            "value": "0"
          },
          "PSU__USE__CLK3": {
            "value": "0"
          },
          "PSU__USE__CROSS_TRIGGER": {
            "value": "0"
          },
          "PSU__USE__DDR_INTF_REQUESTED": {
            "value": "0"
          },
          "PSU__USE__DEBUG__TEST": {
            "value": "0"
          },
          "PSU__USE__EVENT_RPU": {
            "value": "0"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__FTM": {
            "value": "0"
          },
          "PSU__USE__GDMA": {
            "value": "0"
          },
          "PSU__USE__IRQ": {
            "value": "0"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__PROC_EVENT_BUS": {
            "value": "0"
          },
          "PSU__USE__RPU_LEGACY_INTERRUPT": {
            "value": "0"
          },
          "PSU__USE__RST0": {
            "value": "0"
          },
          "PSU__USE__RST1": {
            "value": "0"
          },
          "PSU__USE__RST2": {
            "value": "0"
          },
          "PSU__USE__RST3": {
            "value": "0"
          },
          "PSU__USE__RTC": {
            "value": "0"
          },
          "PSU__USE__STM": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACE": {
            "value": "0"
          },
          "PSU__USE__S_AXI_ACP": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP0": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP1": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP3": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP4": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP5": {
            "value": "0"
          },
          "PSU__USE__S_AXI_GP6": {
            "value": "0"
          },
          "PSU__USE__USB3_0_HUB": {
            "value": "0"
          },
          "PSU__USE__USB3_1_HUB": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__ENABLE": {
            "value": "0"
          },
          "PSU__VIDEO_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "QSPI_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SATA_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SD1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SPI1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SUBPRESET1": {
            "value": "Custom"
          },
          "SUBPRESET2": {
            "value": "Custom"
          },
          "SWDT0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "SWDT1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TRACE_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC2_BOARD_INTERFACE": {
            "value": "custom"
          },
          "TTC3_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "UART1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB0_BOARD_INTERFACE": {
            "value": "custom"
          },
          "USB1_BOARD_INTERFACE": {
            "value": "custom"
          },
          "preset": {
            "value": "None"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xA0000000",
              "maximum": "0x0047FFFFFFFF",
              "width": "40"
            }
          },
          "M_AXI_HPM1_FPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0xB0000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "control_interconnects": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/zcu102_zpulse_control_interconnects_0/zcu102_zpulse_control_interconnects_0.xci",
        "inst_hier_path": "control_interconnects",
        "xci_name": "zcu102_zpulse_control_interconnects_0",
        "parameters": {
          "NUM_MI": {
            "value": "9"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "34",
            "xci_name": "zcu102_zpulse_control_interconnects_imp_xbar_0",
            "xci_path": "ip/zcu102_zpulse_control_interconnects_imp_xbar_0/zcu102_zpulse_control_interconnects_imp_xbar_0.xci",
            "inst_hier_path": "control_interconnects/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "9"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI",
                  "M08_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_control_interconnects_imp_auto_ds_0",
                "xci_path": "ip/zcu102_zpulse_control_interconnects_imp_auto_ds_0/zcu102_zpulse_control_interconnects_imp_auto_ds_0.xci",
                "inst_hier_path": "control_interconnects/s00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_control_interconnects_imp_auto_pc_0",
                "xci_path": "ip/zcu102_zpulse_control_interconnects_imp_auto_pc_0/zcu102_zpulse_control_interconnects_imp_auto_pc_0.xci",
                "inst_hier_path": "control_interconnects/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "control_interconnects_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_control_interconnects": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_control_interconnects": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_control_interconnects": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_control_interconnects": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_control_interconnects": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_control_interconnects": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_control_interconnects": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_control_interconnects": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "m08_couplers_to_control_interconnects": {
            "interface_ports": [
              "m08_couplers/M_AXI",
              "M08_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "control_interconnects_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK"
            ]
          },
          "control_interconnects_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN"
            ]
          }
        }
      },
      "bram_interconnects": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/zcu102_zpulse_bram_interconnects_0/zcu102_zpulse_bram_interconnects_0.xci",
        "inst_hier_path": "bram_interconnects",
        "xci_name": "zcu102_zpulse_bram_interconnects_0",
        "parameters": {
          "NUM_MI": {
            "value": "8"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "34",
            "xci_name": "zcu102_zpulse_bram_interconnects_imp_xbar_0",
            "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_xbar_0/zcu102_zpulse_bram_interconnects_imp_xbar_0.xci",
            "inst_hier_path": "bram_interconnects/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI",
                  "M07_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_0",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_0/zcu102_zpulse_bram_interconnects_imp_auto_ds_0.xci",
                "inst_hier_path": "bram_interconnects/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_1",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_1/zcu102_zpulse_bram_interconnects_imp_auto_ds_1.xci",
                "inst_hier_path": "bram_interconnects/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_2",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_2/zcu102_zpulse_bram_interconnects_imp_auto_ds_2.xci",
                "inst_hier_path": "bram_interconnects/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_3",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_3/zcu102_zpulse_bram_interconnects_imp_auto_ds_3.xci",
                "inst_hier_path": "bram_interconnects/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_4",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_4/zcu102_zpulse_bram_interconnects_imp_auto_ds_4.xci",
                "inst_hier_path": "bram_interconnects/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_5",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_5/zcu102_zpulse_bram_interconnects_imp_auto_ds_5.xci",
                "inst_hier_path": "bram_interconnects/m05_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m05_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_6",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_6/zcu102_zpulse_bram_interconnects_imp_auto_ds_6.xci",
                "inst_hier_path": "bram_interconnects/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "ip_revision": "33",
                "xci_name": "zcu102_zpulse_bram_interconnects_imp_auto_ds_7",
                "xci_path": "ip/zcu102_zpulse_bram_interconnects_imp_auto_ds_7/zcu102_zpulse_bram_interconnects_imp_auto_ds_7.xci",
                "inst_hier_path": "bram_interconnects/m07_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "64"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              },
              "m07_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "bram_interconnects_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "m02_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m02_couplers/M_AXI",
              "M02_AXI"
            ]
          },
          "m03_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m03_couplers/M_AXI",
              "M03_AXI"
            ]
          },
          "m04_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m04_couplers/M_AXI",
              "M04_AXI"
            ]
          },
          "m05_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m05_couplers/M_AXI",
              "M05_AXI"
            ]
          },
          "m06_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m06_couplers/M_AXI",
              "M06_AXI"
            ]
          },
          "m07_couplers_to_bram_interconnects": {
            "interface_ports": [
              "m07_couplers/M_AXI",
              "M07_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "bram_interconnects_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK"
            ]
          },
          "bram_interconnects_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "zcu102_zpulse_clk_wiz_0_0",
        "xci_path": "ip/zcu102_zpulse_clk_wiz_0_0/zcu102_zpulse_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "33.330000000000005"
          },
          "CLKOUT1_JITTER": {
            "value": "97.190"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "87.466"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "user_si570_sysclk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "11.875"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "3.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.750"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "zcu102_zpulse_proc_sys_reset_0_0",
        "xci_path": "ip/zcu102_zpulse_proc_sys_reset_0_0/zcu102_zpulse_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "proc_sys_reset_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "16",
        "xci_name": "zcu102_zpulse_proc_sys_reset_1_0",
        "xci_path": "ip/zcu102_zpulse_proc_sys_reset_1_0/zcu102_zpulse_proc_sys_reset_1_0.xci",
        "inst_hier_path": "proc_sys_reset_1",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "15",
        "xci_name": "zcu102_zpulse_clk_wiz_1_0",
        "xci_path": "ip/zcu102_zpulse_clk_wiz_1_0/zcu102_zpulse_clk_wiz_1_0.xci",
        "inst_hier_path": "clk_wiz_1",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "40.0"
          },
          "CLKOUT1_JITTER": {
            "value": "450.501"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "523.418"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "92.375"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "4.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "92.375"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "25"
          },
          "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
            "value": "true"
          },
          "PRIM_IN_FREQ": {
            "value": "250"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "tx_channels": {
        "interface_ports": {
          "S_AXI_CTRL_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_6": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_7": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_CTRL_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_BRAM_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "tx_data": {
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "txusr_in": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "dout_0": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "zcu102_zpulse_xlconcat_0_0",
            "xci_path": "ip/zcu102_zpulse_xlconcat_0_0/zcu102_zpulse_xlconcat_0_0.xci",
            "inst_hier_path": "tx_channels/xlconcat_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              },
              "dout_width": {
                "value": "512"
              }
            }
          },
          "tx_channel_1": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_0",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_0/zcu102_zpulse_channel_ctrl_0_0.xci",
                "inst_hier_path": "tx_channels/tx_channel_1/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_0",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_0/zcu102_zpulse_blk_mem_gen_0_0.xci",
                "inst_hier_path": "tx_channels/tx_channel_1/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_0",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_0/zcu102_zpulse_axi_bram_ctrl_0_0.xci",
                "inst_hier_path": "tx_channels/tx_channel_1/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_0",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_0/zcu102_zpulse_BRAM_streamer_data_0_0.xci",
                "inst_hier_path": "tx_channels/tx_channel_1/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_1_BRAM_DATA": {
                "interface_ports": [
                  "BRAM_streamer_data_0/BRAM_DATA",
                  "blk_mem_gen_0/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_1_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_0": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_1",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_1/zcu102_zpulse_channel_ctrl_0_1.xci",
                "inst_hier_path": "tx_channels/tx_channel_0/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_1",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_1/zcu102_zpulse_blk_mem_gen_0_1.xci",
                "inst_hier_path": "tx_channels/tx_channel_0/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_1",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_1/zcu102_zpulse_axi_bram_ctrl_0_1.xci",
                "inst_hier_path": "tx_channels/tx_channel_0/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_1",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_1/zcu102_zpulse_BRAM_streamer_data_0_1.xci",
                "inst_hier_path": "tx_channels/tx_channel_0/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_0_BRAM_DATA": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTB",
                  "BRAM_streamer_data_0/BRAM_DATA"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_0_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_2": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_2",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_2/zcu102_zpulse_channel_ctrl_0_2.xci",
                "inst_hier_path": "tx_channels/tx_channel_2/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_2",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_2/zcu102_zpulse_blk_mem_gen_0_2.xci",
                "inst_hier_path": "tx_channels/tx_channel_2/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_2",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_2/zcu102_zpulse_axi_bram_ctrl_0_2.xci",
                "inst_hier_path": "tx_channels/tx_channel_2/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_2",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_2/zcu102_zpulse_BRAM_streamer_data_0_2.xci",
                "inst_hier_path": "tx_channels/tx_channel_2/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_0_BRAM_DATA": {
                "interface_ports": [
                  "BRAM_streamer_data_0/BRAM_DATA",
                  "blk_mem_gen_0/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_2_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_3": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_3",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_3/zcu102_zpulse_channel_ctrl_0_3.xci",
                "inst_hier_path": "tx_channels/tx_channel_3/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_3",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_3/zcu102_zpulse_blk_mem_gen_0_3.xci",
                "inst_hier_path": "tx_channels/tx_channel_3/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_3",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_3/zcu102_zpulse_axi_bram_ctrl_0_3.xci",
                "inst_hier_path": "tx_channels/tx_channel_3/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_3",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_3/zcu102_zpulse_BRAM_streamer_data_0_3.xci",
                "inst_hier_path": "tx_channels/tx_channel_3/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_3_BRAM_DATA": {
                "interface_ports": [
                  "BRAM_streamer_data_0/BRAM_DATA",
                  "blk_mem_gen_0/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_3_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "channel_ctrl_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aresetn1_1": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "txusr_in_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_4": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_4",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_4/zcu102_zpulse_channel_ctrl_0_4.xci",
                "inst_hier_path": "tx_channels/tx_channel_4/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_4",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_4/zcu102_zpulse_blk_mem_gen_0_4.xci",
                "inst_hier_path": "tx_channels/tx_channel_4/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_4",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_4/zcu102_zpulse_axi_bram_ctrl_0_4.xci",
                "inst_hier_path": "tx_channels/tx_channel_4/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_4",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_4/zcu102_zpulse_BRAM_streamer_data_0_4.xci",
                "inst_hier_path": "tx_channels/tx_channel_4/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_4_BRAM_DATA": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTB",
                  "BRAM_streamer_data_0/BRAM_DATA"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_4_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_5": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_5",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_5/zcu102_zpulse_channel_ctrl_0_5.xci",
                "inst_hier_path": "tx_channels/tx_channel_5/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_5",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_5/zcu102_zpulse_blk_mem_gen_0_5.xci",
                "inst_hier_path": "tx_channels/tx_channel_5/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_5",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_5/zcu102_zpulse_axi_bram_ctrl_0_5.xci",
                "inst_hier_path": "tx_channels/tx_channel_5/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_5",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_5/zcu102_zpulse_BRAM_streamer_data_0_5.xci",
                "inst_hier_path": "tx_channels/tx_channel_5/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_0_BRAM_DATA": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTB",
                  "BRAM_streamer_data_0/BRAM_DATA"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_5_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_6": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_6",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_6/zcu102_zpulse_channel_ctrl_0_6.xci",
                "inst_hier_path": "tx_channels/tx_channel_6/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_6",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_6/zcu102_zpulse_blk_mem_gen_0_6.xci",
                "inst_hier_path": "tx_channels/tx_channel_6/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_6",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_6/zcu102_zpulse_axi_bram_ctrl_0_6.xci",
                "inst_hier_path": "tx_channels/tx_channel_6/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_6",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_6/zcu102_zpulse_BRAM_streamer_data_0_6.xci",
                "inst_hier_path": "tx_channels/tx_channel_6/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_6_BRAM_DATA": {
                "interface_ports": [
                  "BRAM_streamer_data_0/BRAM_DATA",
                  "blk_mem_gen_0/BRAM_PORTB"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_6_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "tx_channel_7": {
            "interface_ports": {
              "S_AXI_CTRL": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI_BRAM": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "s_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn": {
                "type": "rst",
                "direction": "I"
              },
              "txusr_in": {
                "type": "clk",
                "direction": "I"
              },
              "s_axi_aresetn1": {
                "type": "rst",
                "direction": "I"
              },
              "axis_tdata": {
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "gpio2_io_o": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "channel_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_gpio:2.0",
                "ip_revision": "35",
                "xci_name": "zcu102_zpulse_channel_ctrl_0_7",
                "xci_path": "ip/zcu102_zpulse_channel_ctrl_0_7/zcu102_zpulse_channel_ctrl_0_7.xci",
                "inst_hier_path": "tx_channels/tx_channel_7/channel_ctrl_0",
                "parameters": {
                  "C_ALL_OUTPUTS": {
                    "value": "1"
                  },
                  "C_ALL_OUTPUTS_2": {
                    "value": "1"
                  },
                  "C_DOUT_DEFAULT": {
                    "value": "0x0000FFFF"
                  },
                  "C_GPIO2_WIDTH": {
                    "value": "1"
                  },
                  "C_IS_DUAL": {
                    "value": "1"
                  }
                }
              },
              "axi_bram_ctrl_0": {
                "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                "ip_revision": "11",
                "xci_name": "zcu102_zpulse_axi_bram_ctrl_0_7",
                "xci_path": "ip/zcu102_zpulse_axi_bram_ctrl_0_7/zcu102_zpulse_axi_bram_ctrl_0_7.xci",
                "inst_hier_path": "tx_channels/tx_channel_7/axi_bram_ctrl_0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "64"
                  },
                  "SINGLE_PORT_BRAM": {
                    "value": "1"
                  }
                }
              },
              "BRAM_streamer_data_0": {
                "vlnv": "xilinx.com:module_ref:BRAM_streamer_data:1.0",
                "ip_revision": "1",
                "xci_name": "zcu102_zpulse_BRAM_streamer_data_0_7",
                "xci_path": "ip/zcu102_zpulse_BRAM_streamer_data_0_7/zcu102_zpulse_BRAM_streamer_data_0_7.xci",
                "inst_hier_path": "tx_channels/tx_channel_7/BRAM_streamer_data_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "BRAM_streamer_data",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "BRAM_DATA": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:bram:1.0",
                    "vlnv": "xilinx.com:interface:bram_rtl:1.0",
                    "parameters": {
                      "MASTER_TYPE": {
                        "value": "BRAM_CTRL",
                        "value_src": "constant"
                      },
                      "MEM_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      }
                    },
                    "port_maps": {
                      "EN": {
                        "physical_name": "o_bram_en",
                        "direction": "O"
                      },
                      "DOUT": {
                        "physical_name": "i_bram_din",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "DIN": {
                        "physical_name": "o_bram_dout",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WE": {
                        "physical_name": "o_bram_we",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ADDR": {
                        "physical_name": "o_bram_addr",
                        "direction": "O",
                        "left": "31",
                        "right": "0"
                      },
                      "CLK": {
                        "physical_name": "o_bram_clk",
                        "direction": "O"
                      },
                      "RST": {
                        "physical_name": "o_bram_rst",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "i_addr_limit": {
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "i_axis_clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_RESET": {
                        "value": "i_axis_aresetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "zcu102_zpulse_txusr_in",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "i_axis_aresetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "o_axis_tdata": {
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  }
                }
              },
              "blk_mem_gen_0": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "ip_revision": "9",
                "xci_name": "zcu102_zpulse_blk_mem_gen_0_7",
                "xci_path": "ip/zcu102_zpulse_blk_mem_gen_0_7/zcu102_zpulse_blk_mem_gen_0_7.xci",
                "inst_hier_path": "tx_channels/tx_channel_7/blk_mem_gen_0",
                "parameters": {
                  "Assume_Synchronous_Clk": {
                    "value": "false"
                  },
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Operating_Mode_A": {
                    "value": "WRITE_FIRST"
                  },
                  "Operating_Mode_B": {
                    "value": "WRITE_FIRST"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  }
                }
              }
            },
            "interface_nets": {
              "BRAM_streamer_data_0_BRAM_DATA": {
                "interface_ports": [
                  "blk_mem_gen_0/BRAM_PORTB",
                  "BRAM_streamer_data_0/BRAM_DATA"
                ]
              },
              "axi_bram_ctrl_0_BRAM_PORTA": {
                "interface_ports": [
                  "axi_bram_ctrl_0/BRAM_PORTA",
                  "blk_mem_gen_0/BRAM_PORTA"
                ]
              },
              "bram_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_BRAM",
                  "axi_bram_ctrl_0/S_AXI"
                ]
              },
              "control_interconnects_M00_AXI": {
                "interface_ports": [
                  "S_AXI_CTRL",
                  "channel_ctrl_0/S_AXI"
                ]
              }
            },
            "nets": {
              "BRAM_streamer_data_7_o_axis_tdata": {
                "ports": [
                  "BRAM_streamer_data_0/o_axis_tdata",
                  "axis_tdata"
                ]
              },
              "axi_gpio_0_gpio_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio_io_o",
                  "BRAM_streamer_data_0/i_addr_limit"
                ]
              },
              "channel_ctrl_0_gpio2_io_o": {
                "ports": [
                  "channel_ctrl_0/gpio2_io_o",
                  "gpio2_io_o"
                ]
              },
              "proc_sys_reset_0_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn1",
                  "BRAM_streamer_data_0/i_axis_aresetn"
                ]
              },
              "proc_sys_reset_1_peripheral_aresetn": {
                "ports": [
                  "s_axi_aresetn",
                  "axi_bram_ctrl_0/s_axi_aresetn",
                  "channel_ctrl_0/s_axi_aresetn"
                ]
              },
              "s_axi_aclk_0_1": {
                "ports": [
                  "txusr_in",
                  "BRAM_streamer_data_0/i_axis_clk"
                ]
              },
              "zynq_ultra_ps_e_0_pl_clk0": {
                "ports": [
                  "s_axi_aclk",
                  "axi_bram_ctrl_0/s_axi_aclk",
                  "channel_ctrl_0/s_axi_aclk"
                ]
              }
            }
          },
          "xlconcat_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "ip_revision": "6",
            "xci_name": "zcu102_zpulse_xlconcat_1_0",
            "xci_path": "ip/zcu102_zpulse_xlconcat_1_0/zcu102_zpulse_xlconcat_1_0.xci",
            "inst_hier_path": "tx_channels/xlconcat_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "8"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI10_1": {
            "interface_ports": [
              "S_AXI_CTRL_6",
              "tx_channel_6/S_AXI_CTRL"
            ]
          },
          "S_AXI11_1": {
            "interface_ports": [
              "S_AXI_BRAM_6",
              "tx_channel_6/S_AXI_BRAM"
            ]
          },
          "S_AXI12_1": {
            "interface_ports": [
              "S_AXI_CTRL_7",
              "tx_channel_7/S_AXI_CTRL"
            ]
          },
          "S_AXI13_1": {
            "interface_ports": [
              "S_AXI_BRAM_7",
              "tx_channel_7/S_AXI_BRAM"
            ]
          },
          "S_AXI14_1": {
            "interface_ports": [
              "S_AXI_CTRL_0",
              "tx_channel_0/S_AXI_CTRL"
            ]
          },
          "S_AXI15_1": {
            "interface_ports": [
              "S_AXI_BRAM_0",
              "tx_channel_0/S_AXI_BRAM"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "S_AXI_CTRL_2",
              "tx_channel_2/S_AXI_CTRL"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "S_AXI_BRAM_2",
              "tx_channel_2/S_AXI_BRAM"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "S_AXI_CTRL_3",
              "tx_channel_3/S_AXI_CTRL"
            ]
          },
          "S_AXI5_1": {
            "interface_ports": [
              "S_AXI_BRAM_3",
              "tx_channel_3/S_AXI_BRAM"
            ]
          },
          "S_AXI6_1": {
            "interface_ports": [
              "S_AXI_CTRL_4",
              "tx_channel_4/S_AXI_CTRL"
            ]
          },
          "S_AXI7_1": {
            "interface_ports": [
              "S_AXI_BRAM_4",
              "tx_channel_4/S_AXI_BRAM"
            ]
          },
          "S_AXI8_1": {
            "interface_ports": [
              "S_AXI_CTRL_5",
              "tx_channel_5/S_AXI_CTRL"
            ]
          },
          "S_AXI9_1": {
            "interface_ports": [
              "S_AXI_BRAM_5",
              "tx_channel_5/S_AXI_BRAM"
            ]
          },
          "bram_interconnects_M01_AXI": {
            "interface_ports": [
              "S_AXI_BRAM_1",
              "tx_channel_1/S_AXI_BRAM"
            ]
          },
          "control_interconnects_M01_AXI": {
            "interface_ports": [
              "S_AXI_CTRL_1",
              "tx_channel_1/S_AXI_CTRL"
            ]
          }
        },
        "nets": {
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn1",
              "tx_channel_1/s_axi_aresetn1",
              "tx_channel_0/s_axi_aresetn1",
              "tx_channel_4/s_axi_aresetn1",
              "tx_channel_5/s_axi_aresetn1",
              "tx_channel_6/s_axi_aresetn1",
              "tx_channel_7/s_axi_aresetn1",
              "tx_channel_2/s_axi_aresetn1",
              "tx_channel_3/s_axi_aresetn1"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "tx_channel_1/s_axi_aresetn",
              "tx_channel_0/s_axi_aresetn",
              "tx_channel_4/s_axi_aresetn",
              "tx_channel_5/s_axi_aresetn",
              "tx_channel_6/s_axi_aresetn",
              "tx_channel_7/s_axi_aresetn",
              "tx_channel_3/s_axi_aresetn",
              "tx_channel_2/s_axi_aresetn"
            ]
          },
          "s_axi_aclk_0_1": {
            "ports": [
              "txusr_in",
              "tx_channel_1/txusr_in",
              "tx_channel_4/txusr_in",
              "tx_channel_0/txusr_in",
              "tx_channel_5/txusr_in",
              "tx_channel_6/txusr_in",
              "tx_channel_7/txusr_in",
              "tx_channel_2/txusr_in",
              "tx_channel_3/txusr_in"
            ]
          },
          "tx_channel_0_axis_tdata": {
            "ports": [
              "tx_channel_0/axis_tdata",
              "xlconcat_0/In0"
            ]
          },
          "tx_channel_0_gpio2_io_o": {
            "ports": [
              "tx_channel_0/gpio2_io_o",
              "xlconcat_1/In0"
            ]
          },
          "tx_channel_1_axis_tdata": {
            "ports": [
              "tx_channel_1/axis_tdata",
              "xlconcat_0/In1"
            ]
          },
          "tx_channel_1_gpio2_io_o": {
            "ports": [
              "tx_channel_1/gpio2_io_o",
              "xlconcat_1/In1"
            ]
          },
          "tx_channel_2_axis_tdata": {
            "ports": [
              "tx_channel_2/axis_tdata",
              "xlconcat_0/In2"
            ]
          },
          "tx_channel_2_gpio2_io_o": {
            "ports": [
              "tx_channel_2/gpio2_io_o",
              "xlconcat_1/In2"
            ]
          },
          "tx_channel_3_axis_tdata": {
            "ports": [
              "tx_channel_3/axis_tdata",
              "xlconcat_0/In3"
            ]
          },
          "tx_channel_3_gpio2_io_o": {
            "ports": [
              "tx_channel_3/gpio2_io_o",
              "xlconcat_1/In3"
            ]
          },
          "tx_channel_4_axis_tdata": {
            "ports": [
              "tx_channel_4/axis_tdata",
              "xlconcat_0/In4"
            ]
          },
          "tx_channel_4_gpio2_io_o": {
            "ports": [
              "tx_channel_4/gpio2_io_o",
              "xlconcat_1/In4"
            ]
          },
          "tx_channel_5_axis_tdata": {
            "ports": [
              "tx_channel_5/axis_tdata",
              "xlconcat_0/In5"
            ]
          },
          "tx_channel_5_gpio2_io_o": {
            "ports": [
              "tx_channel_5/gpio2_io_o",
              "xlconcat_1/In5"
            ]
          },
          "tx_channel_6_axis_tdata": {
            "ports": [
              "tx_channel_6/axis_tdata",
              "xlconcat_0/In6"
            ]
          },
          "tx_channel_6_gpio2_io_o": {
            "ports": [
              "tx_channel_6/gpio2_io_o",
              "xlconcat_1/In6"
            ]
          },
          "tx_channel_7_axis_tdata": {
            "ports": [
              "tx_channel_7/axis_tdata",
              "xlconcat_0/In7"
            ]
          },
          "tx_channel_7_gpio2_io_o": {
            "ports": [
              "tx_channel_7/gpio2_io_o",
              "xlconcat_1/In7"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "tx_data"
            ]
          },
          "xlconcat_1_dout": {
            "ports": [
              "xlconcat_1/dout",
              "dout_0"
            ]
          },
          "zynq_ultra_ps_e_0_pl_clk0": {
            "ports": [
              "s_axi_aclk",
              "tx_channel_1/s_axi_aclk",
              "tx_channel_0/s_axi_aclk",
              "tx_channel_4/s_axi_aclk",
              "tx_channel_5/s_axi_aclk",
              "tx_channel_6/s_axi_aclk",
              "tx_channel_7/s_axi_aclk",
              "tx_channel_3/s_axi_aclk",
              "tx_channel_2/s_axi_aclk"
            ]
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "4",
        "xci_name": "zcu102_zpulse_util_vector_logic_0_0",
        "xci_path": "ip/zcu102_zpulse_util_vector_logic_0_0/zcu102_zpulse_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          }
        }
      },
      "reset_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "35",
        "xci_name": "zcu102_zpulse_reset_gpio_0",
        "xci_path": "ip/zcu102_zpulse_reset_gpio_0/zcu102_zpulse_reset_gpio_0.xci",
        "inst_hier_path": "reset_gpio",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN1_D_0_1": {
        "interface_ports": [
          "CLK_IN_300",
          "clk_wiz_0/CLK_IN1_D"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "bram_interconnects/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD"
        ]
      },
      "S00_AXI_2": {
        "interface_ports": [
          "control_interconnects/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      },
      "bram_interconnects_M00_AXI": {
        "interface_ports": [
          "bram_interconnects/M00_AXI",
          "tx_channels/S_AXI_BRAM_0"
        ]
      },
      "bram_interconnects_M01_AXI": {
        "interface_ports": [
          "bram_interconnects/M01_AXI",
          "tx_channels/S_AXI_BRAM_1"
        ]
      },
      "bram_interconnects_M02_AXI": {
        "interface_ports": [
          "bram_interconnects/M02_AXI",
          "tx_channels/S_AXI_BRAM_2"
        ]
      },
      "bram_interconnects_M03_AXI": {
        "interface_ports": [
          "bram_interconnects/M03_AXI",
          "tx_channels/S_AXI_BRAM_3"
        ]
      },
      "bram_interconnects_M04_AXI": {
        "interface_ports": [
          "bram_interconnects/M04_AXI",
          "tx_channels/S_AXI_BRAM_4"
        ]
      },
      "bram_interconnects_M05_AXI": {
        "interface_ports": [
          "bram_interconnects/M05_AXI",
          "tx_channels/S_AXI_BRAM_5"
        ]
      },
      "bram_interconnects_M06_AXI": {
        "interface_ports": [
          "bram_interconnects/M06_AXI",
          "tx_channels/S_AXI_BRAM_6"
        ]
      },
      "bram_interconnects_M07_AXI": {
        "interface_ports": [
          "bram_interconnects/M07_AXI",
          "tx_channels/S_AXI_BRAM_7"
        ]
      },
      "control_interconnects_M00_AXI": {
        "interface_ports": [
          "control_interconnects/M00_AXI",
          "tx_channels/S_AXI_CTRL_0"
        ]
      },
      "control_interconnects_M01_AXI": {
        "interface_ports": [
          "control_interconnects/M01_AXI",
          "tx_channels/S_AXI_CTRL_1"
        ]
      },
      "control_interconnects_M02_AXI": {
        "interface_ports": [
          "control_interconnects/M02_AXI",
          "tx_channels/S_AXI_CTRL_2"
        ]
      },
      "control_interconnects_M03_AXI": {
        "interface_ports": [
          "control_interconnects/M03_AXI",
          "tx_channels/S_AXI_CTRL_3"
        ]
      },
      "control_interconnects_M04_AXI": {
        "interface_ports": [
          "control_interconnects/M04_AXI",
          "tx_channels/S_AXI_CTRL_4"
        ]
      },
      "control_interconnects_M05_AXI": {
        "interface_ports": [
          "control_interconnects/M05_AXI",
          "tx_channels/S_AXI_CTRL_5"
        ]
      },
      "control_interconnects_M06_AXI": {
        "interface_ports": [
          "control_interconnects/M06_AXI",
          "tx_channels/S_AXI_CTRL_6"
        ]
      },
      "control_interconnects_M07_AXI": {
        "interface_ports": [
          "control_interconnects/M07_AXI",
          "tx_channels/S_AXI_CTRL_7"
        ]
      },
      "control_interconnects_M08_AXI": {
        "interface_ports": [
          "reset_gpio/S_AXI",
          "control_interconnects/M08_AXI"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_out_250"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked_0"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "clk_10_out"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "tx_channels/s_axi_aresetn1"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_1/peripheral_aresetn",
          "tx_channels/s_axi_aresetn",
          "control_interconnects/ARESETN",
          "control_interconnects/S00_ARESETN",
          "control_interconnects/M00_ARESETN",
          "control_interconnects/M01_ARESETN",
          "control_interconnects/M02_ARESETN",
          "control_interconnects/M03_ARESETN",
          "control_interconnects/M04_ARESETN",
          "control_interconnects/M05_ARESETN",
          "control_interconnects/M06_ARESETN",
          "control_interconnects/M07_ARESETN",
          "bram_interconnects/ARESETN",
          "bram_interconnects/S00_ARESETN",
          "bram_interconnects/M00_ARESETN",
          "bram_interconnects/M01_ARESETN",
          "bram_interconnects/M02_ARESETN",
          "bram_interconnects/M03_ARESETN",
          "bram_interconnects/M04_ARESETN",
          "bram_interconnects/M05_ARESETN",
          "bram_interconnects/M06_ARESETN",
          "bram_interconnects/M07_ARESETN",
          "proc_sys_reset_0/ext_reset_in",
          "reset_gpio/s_axi_aresetn",
          "control_interconnects/M08_ARESETN"
        ]
      },
      "reset_gpio_gpio_io_o": {
        "ports": [
          "reset_gpio/gpio_io_o",
          "proc_sys_reset_1/aux_reset_in"
        ]
      },
      "s_axi_aclk_0_1": {
        "ports": [
          "txusr_in",
          "tx_channels/txusr_in",
          "clk_wiz_1/clk_in1",
          "proc_sys_reset_0/slowest_sync_clk"
        ]
      },
      "tx_channels_dout_0": {
        "ports": [
          "tx_channels/dout_0",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "tx_inhibit"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "tx_channels/tx_data",
          "tx_data"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "tx_channels/s_axi_aclk",
          "control_interconnects/ACLK",
          "control_interconnects/S00_ACLK",
          "control_interconnects/M00_ACLK",
          "control_interconnects/M01_ACLK",
          "control_interconnects/M02_ACLK",
          "control_interconnects/M03_ACLK",
          "control_interconnects/M04_ACLK",
          "control_interconnects/M05_ACLK",
          "control_interconnects/M06_ACLK",
          "control_interconnects/M07_ACLK",
          "bram_interconnects/ACLK",
          "bram_interconnects/S00_ACLK",
          "bram_interconnects/M00_ACLK",
          "bram_interconnects/M01_ACLK",
          "bram_interconnects/M02_ACLK",
          "bram_interconnects/M03_ACLK",
          "bram_interconnects/M04_ACLK",
          "bram_interconnects/M05_ACLK",
          "bram_interconnects/M06_ACLK",
          "bram_interconnects/M07_ACLK",
          "proc_sys_reset_1/slowest_sync_clk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "reset_gpio/s_axi_aclk",
          "control_interconnects/M08_ACLK"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "proc_sys_reset_1/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/tx_channels/tx_channel_0/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0000000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_1": {
                "address_block": "/tx_channels/tx_channel_1/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0040000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_2": {
                "address_block": "/tx_channels/tx_channel_2/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0080000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_3": {
                "address_block": "/tx_channels/tx_channel_3/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A00C0000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_4": {
                "address_block": "/tx_channels/tx_channel_4/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0100000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_5": {
                "address_block": "/tx_channels/tx_channel_5/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0140000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_6": {
                "address_block": "/tx_channels/tx_channel_6/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A0180000",
                "range": "256K"
              },
              "SEG_axi_bram_ctrl_0_Mem0_7": {
                "address_block": "/tx_channels/tx_channel_7/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00A01C0000",
                "range": "256K"
              },
              "SEG_channel_ctrl_0_Reg": {
                "address_block": "/tx_channels/tx_channel_0/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B0000000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_1": {
                "address_block": "/tx_channels/tx_channel_1/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B0010000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_2": {
                "address_block": "/tx_channels/tx_channel_2/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B0040000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_3": {
                "address_block": "/tx_channels/tx_channel_3/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B0060000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_4": {
                "address_block": "/tx_channels/tx_channel_4/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B0080000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_5": {
                "address_block": "/tx_channels/tx_channel_5/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B00A0000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_6": {
                "address_block": "/tx_channels/tx_channel_6/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B00C0000",
                "range": "64K"
              },
              "SEG_channel_ctrl_0_Reg_7": {
                "address_block": "/tx_channels/tx_channel_7/channel_ctrl_0/S_AXI/Reg",
                "offset": "0x00B00E0000",
                "range": "64K"
              },
              "SEG_reset_gpio_Reg": {
                "address_block": "/reset_gpio/S_AXI/Reg",
                "offset": "0x00B0020000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}