
*** Running vivado
    with args -log ROM_D.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ROM_D.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ROM_D.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1263.023 ; gain = 75.000 ; free physical = 983 ; free virtual = 25282
INFO: [Synth 8-638] synthesizing module 'ROM_D' [/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ROM_D' (4#1) [/home/lovesy/Documents/Learning/CA/EXP4_Vivado/EXP4_Vivado.srcs/sources_1/ip/ROM_D/synth/ROM_D.vhd:66]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1310.555 ; gain = 122.531 ; free physical = 987 ; free virtual = 25286
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1310.555 ; gain = 122.531 ; free physical = 987 ; free virtual = 25286
INFO: [Device 21-403] Loading part xc7k325tffg676-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1629.695 ; gain = 0.000 ; free physical = 665 ; free virtual = 24964
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1629.695 ; gain = 441.672 ; free physical = 757 ; free virtual = 25057
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1629.695 ; gain = 441.672 ; free physical = 757 ; free virtual = 25057
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1629.695 ; gain = 441.672 ; free physical = 759 ; free virtual = 25059
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:57 . Memory (MB): peak = 1629.695 ; gain = 441.672 ; free physical = 758 ; free virtual = 25058
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:58 . Memory (MB): peak = 1629.711 ; gain = 441.688 ; free physical = 747 ; free virtual = 25047
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[1023]  | 1024x31       | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1634.711 ; gain = 446.688 ; free physical = 619 ; free virtual = 24920
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1634.711 ; gain = 446.688 ; free physical = 619 ; free virtual = 24920
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:10 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 618 ; free virtual = 24919
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |    10|
|3     |LUT6 |     1|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:11 . Memory (MB): peak = 1643.727 ; gain = 455.703 ; free physical = 619 ; free virtual = 24919
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:13 . Memory (MB): peak = 1687.742 ; gain = 521.094 ; free physical = 638 ; free virtual = 24938
