/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard

    Unless you and Broadcom execute a separate written software license
    agreement governing use of this software, this software is licensed
    to you under the terms of the GNU General Public License version 2
    (the "GPL"), available at http://www.broadcom.com/licenses/GPLv2.php,
    with the following added to such license:

       As a special exception, the copyright holders of this software give
       you permission to link this software with independent modules, and
       to copy and distribute the resulting executable under terms of your
       choice, provided that you also meet, for each linked independent
       module, the terms and conditions of the license of that module.
       An independent module is a module which is not derived from this
       software.  The special exception does not apply to any modifications
       of the software.

    Not withstanding the above, under no circumstances may you combine
    this software in any way with any other Broadcom software provided
    under a license other than the GPL, without Broadcom's express prior
    written consent.

:>
*/



/* This is an automated file. Do not edit its contents. */


#ifndef _RDD_RUNNER_DEFS_AUTO_H_
#define _RDD_RUNNER_DEFS_AUTO_H_

/* DDR */
#define IPTV_DDR_CONTEXT_TABLE_ADDRESS 0x-001
#define IPTV_DDR_CONTEXT_TABLE_BYTE_SIZE 0x16000
#define IPTV_DDR_CONTEXT_TABLE_LOG2_BYTE_SIZE 0x0011
#define RDD_IPTV_DDR_CONTEXT_TABLE_SIZE     1024
#define RDD_IPTV_DDR_CONTEXT_TABLE_LOG2_SIZE     10
/* PSRAM */
/* IMAGE_0 */
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_ADDRESS 0x0000
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_BYTE_SIZE 0x1400
#define IMAGE_0_DS_TM_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000d
#define RDD_IMAGE_0_DS_TM_PD_FIFO_TABLE_SIZE     320
#define RDD_IMAGE_0_DS_TM_PD_FIFO_TABLE_LOG2_SIZE     9
#define IMAGE_0_DS_TM_AQM_QUEUE_TABLE_ADDRESS 0x1400
#define IMAGE_0_DS_TM_AQM_QUEUE_TABLE_BYTE_SIZE 0x0280
#define IMAGE_0_DS_TM_AQM_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_0_DS_TM_AQM_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_AQM_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_0_DS_BUFFER_CONG_MGT_CFG_ADDRESS 0x1680
#define IMAGE_0_DS_BUFFER_CONG_MGT_CFG_BYTE_SIZE 0x0044
#define IMAGE_0_DS_BUFFER_CONG_MGT_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_DS_BUFFER_CONG_MGT_CFG_SIZE     1
#define IMAGE_0_AQM_NUM_QUEUES_ADDRESS 0x16c4
#define IMAGE_0_AQM_NUM_QUEUES_BYTE_SIZE 0x0002
#define IMAGE_0_AQM_NUM_QUEUES_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_AQM_NUM_QUEUES_SIZE     1
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x16c6
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_BUDGET_ALLOCATION_TIMER_VALUE_SIZE     1
#define IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS 0x16c8
#define IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_BYTE_SIZE 0x0008
#define IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_DS_TM_BBH_TX_WAKE_UP_DATA_TABLE_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_ADDRESS 0x16d0
#define IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_CPU_TABLE_SIZE     1
#define IMAGE_0_AQM_ENABLE_TABLE_ADDRESS 0x16e0
#define IMAGE_0_AQM_ENABLE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_AQM_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_AQM_ENABLE_TABLE_SIZE     8
#define RDD_IMAGE_0_AQM_ENABLE_TABLE_LOG2_SIZE     3
#define IMAGE_0_NATC_TBL_CFG_ADDRESS 0x1700
#define IMAGE_0_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_0_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_0_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_0_NULL_BUFFER_ADDRESS 0x1748
#define IMAGE_0_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_0_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_NULL_BUFFER_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_ADDRESS 0x1750
#define IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_FW_TABLE_SIZE     1
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x1760
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_0_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS 0x1780
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_SIZE     3
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_ADDRESS 0x17c0
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_BYTE_SIZE 0x0040
#define IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_SIZE     64
#define RDD_IMAGE_0_DS_TM_TM_FLOW_CNTR_TABLE_LOG2_SIZE     6
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_ADDRESS 0x1800
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0500
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_ADDRESS 0x1d00
#define IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_BYTE_SIZE 0x0080
#define IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_SIZE     32
#define RDD_IMAGE_0_DS_TM_CPU_TX_ABS_COUNTERS_LOG2_SIZE     5
#define IMAGE_0_REGISTERS_BUFFER_ADDRESS 0x1d80
#define IMAGE_0_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_0_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_0_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_0_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_DS_ADDRESS 0x1e00
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_DS_BYTE_SIZE 0x0200
#define IMAGE_0_COMPLEX_SCHEDULER_TABLE_DS_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_TABLE_DS_SIZE     8
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_TABLE_DS_LOG2_SIZE     3
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_ADDRESS 0x2000
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_BYTE_SIZE 0x0800
#define IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_SIZE     128
#define RDD_IMAGE_0_BASIC_RATE_LIMITER_TABLE_DS_LOG2_SIZE     7
#define IMAGE_0_DS_TM_TX_QUEUE_DROP_TABLE_ADDRESS 0x2800
#define IMAGE_0_DS_TM_TX_QUEUE_DROP_TABLE_BYTE_SIZE 0x0500
#define IMAGE_0_DS_TM_TX_QUEUE_DROP_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_0_DS_TM_TX_QUEUE_DROP_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_TX_QUEUE_DROP_TABLE_LOG2_SIZE     8
#define IMAGE_0_BUFFER_CONG_SCRATCHPAD_ADDRESS 0x2d00
#define IMAGE_0_BUFFER_CONG_SCRATCHPAD_BYTE_SIZE 0x0040
#define IMAGE_0_BUFFER_CONG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_BUFFER_CONG_SCRATCHPAD_SIZE     8
#define RDD_IMAGE_0_BUFFER_CONG_SCRATCHPAD_LOG2_SIZE     3
#define IMAGE_0_DS_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_ADDRESS 0x2d40
#define IMAGE_0_DS_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_BYTE_SIZE 0x003a
#define IMAGE_0_DS_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DS_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_SIZE     1
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_ADDRESS 0x2d7a
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_BYTE_SIZE 0x0002
#define IMAGE_0_DS_TM_BB_DESTINATION_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_BB_DESTINATION_TABLE_SIZE     1
#define IMAGE_0_TASK_IDX_ADDRESS 0x2d7c
#define IMAGE_0_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_0_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_0_TASK_IDX_SIZE     1
#define IMAGE_0_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x2d80
#define IMAGE_0_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_0_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_0_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS 0x2dac
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_BYTE_SIZE 0x0001
#define IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_SCHEDULING_FLUSH_GLOBAL_CFG_SIZE     1
#define IMAGE_0_TM_VLAN_STATS_ENABLE_ADDRESS 0x2dad
#define IMAGE_0_TM_VLAN_STATS_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_0_TM_VLAN_STATS_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_TM_VLAN_STATS_ENABLE_SIZE     1
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_ADDRESS 0x2dae
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0002
#define IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_FIRST_QUEUE_MAPPING_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS 0x2db0
#define IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_CURRENT_TABLE_SIZE     1
#define IMAGE_0_ETH_TM_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS 0x2dc0
#define IMAGE_0_ETH_TM_TX_TRUNCATE_MIRRORING_TABLE_BYTE_SIZE 0x0028
#define IMAGE_0_ETH_TM_TX_TRUNCATE_MIRRORING_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_ETH_TM_TX_TRUNCATE_MIRRORING_TABLE_SIZE     20
#define RDD_IMAGE_0_ETH_TM_TX_TRUNCATE_MIRRORING_TABLE_LOG2_SIZE     5
#define IMAGE_0_MIRRORING_SCRATCH_ADDRESS 0x2de8
#define IMAGE_0_MIRRORING_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_0_MIRRORING_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_0_MIRRORING_SCRATCH_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS 0x2df0
#define IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_0_DS_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_0_TX_EXCEPTION_ADDRESS 0x2dfc
#define IMAGE_0_TX_EXCEPTION_BYTE_SIZE 0x0001
#define IMAGE_0_TX_EXCEPTION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_TX_EXCEPTION_SIZE     1
#define IMAGE_0_CORE_ID_TABLE_ADDRESS 0x2dfd
#define IMAGE_0_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_CORE_ID_TABLE_SIZE     1
#define IMAGE_0_TX_MIRRORING_CONFIGURATION_ADDRESS 0x2dfe
#define IMAGE_0_TX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_0_TX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_TX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_0_DS_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS 0x2e00
#define IMAGE_0_DS_TM_AQM_QUEUE_TIMER_TABLE_BYTE_SIZE 0x0140
#define IMAGE_0_DS_TM_AQM_QUEUE_TIMER_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_DS_TM_AQM_QUEUE_TIMER_TABLE_SIZE     160
#define RDD_IMAGE_0_DS_TM_AQM_QUEUE_TIMER_TABLE_LOG2_SIZE     8
#define IMAGE_0_UPDATE_FIFO_TABLE_ADDRESS 0x2f40
#define IMAGE_0_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_0_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_0_BUFFER_CONG_DQM_NOT_EMPTY_ADDRESS 0x2f60
#define IMAGE_0_BUFFER_CONG_DQM_NOT_EMPTY_BYTE_SIZE 0x0020
#define IMAGE_0_BUFFER_CONG_DQM_NOT_EMPTY_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_BUFFER_CONG_DQM_NOT_EMPTY_SIZE     8
#define RDD_IMAGE_0_BUFFER_CONG_DQM_NOT_EMPTY_LOG2_SIZE     3
#define IMAGE_0_DEBUG_SCRATCHPAD_ADDRESS 0x2f80
#define IMAGE_0_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_0_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_0_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_0_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_ADDRESS 0x2fb0
#define IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_BYTE_SIZE 0x000c
#define IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DS_TM_CODEL_DROP_DESCRIPTOR_SIZE     1
#define IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS 0x2fbc
#define IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_FLUSH_AGGREGATION_TASK_DISABLE_SIZE     1
#define IMAGE_0_SRAM_DUMMY_STORE_ADDRESS 0x2fbd
#define IMAGE_0_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_0_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_ADDRESS 0x2fbe
#define IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_BACKUP_BBH_INGRESS_COUNTERS_TABLE_SIZE     1
#define IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_ADDRESS 0x2fbf
#define IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_BYTE_SIZE 0x0001
#define IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_BACKUP_BBH_EGRESS_COUNTERS_TABLE_SIZE     1
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x2fc0
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_0_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x2fd4
#define IMAGE_0_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_0_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_0_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_ADDRESS 0x2fd8
#define IMAGE_0_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_BYTE_SIZE 0x0004
#define IMAGE_0_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_0_COMPLEX_SCHEDULER_WAKEUP_CMD_DS_SIZE     1
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS 0x2fe0
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_SIZE     5
#define RDD_IMAGE_0_DS_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_SIZE     3
#define IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS 0x2ff8
#define IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_BYTE_SIZE 0x0002
#define IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_0_DS_TM_FLUSH_CFG_ENABLE_TABLE_SIZE     1
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x3000
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_0_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_ADDRESS 0x3200
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_0_DS_TM_BBH_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_DS_TM_BBH_QUEUE_TABLE_SIZE     8
#define RDD_IMAGE_0_DS_TM_BBH_QUEUE_TABLE_LOG2_SIZE     3
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_ADDRESS 0x3220
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_BYTE_SIZE 0x0010
#define IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_SIZE     4
#define RDD_IMAGE_0_RATE_LIMITER_VALID_TABLE_DS_LOG2_SIZE     2
#define IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x3230
#define IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x000c
#define IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_0_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS 0x3240
#define IMAGE_0_VPORT_TO_RL_OVERHEAD_TABLE_BYTE_SIZE 0x0014
#define IMAGE_0_VPORT_TO_RL_OVERHEAD_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_VPORT_TO_RL_OVERHEAD_TABLE_SIZE     20
#define RDD_IMAGE_0_VPORT_TO_RL_OVERHEAD_TABLE_LOG2_SIZE     5
#define IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3260
#define IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_0_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_0_DEBUG_PRINT_TABLE_ADDRESS 0x3270
#define IMAGE_0_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_0_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_0_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_0_FPM_GLOBAL_CFG_ADDRESS 0x3280
#define IMAGE_0_FPM_GLOBAL_CFG_BYTE_SIZE 0x0014
#define IMAGE_0_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_0_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_0_FW_ERROR_VECTOR_TABLE_ADDRESS 0x32a0
#define IMAGE_0_FW_ERROR_VECTOR_TABLE_BYTE_SIZE 0x0004
#define IMAGE_0_FW_ERROR_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_0_FW_ERROR_VECTOR_TABLE_SIZE     1
/* IMAGE_1 */
#define IMAGE_1_DHD_FLOW_RING_CACHE_CTX_TABLE_ADDRESS 0x0000
#define IMAGE_1_DHD_FLOW_RING_CACHE_CTX_TABLE_BYTE_SIZE 0x0300
#define IMAGE_1_DHD_FLOW_RING_CACHE_CTX_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_1_DHD_FLOW_RING_CACHE_CTX_TABLE_SIZE     48
#define RDD_IMAGE_1_DHD_FLOW_RING_CACHE_CTX_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_METER_TABLE_ADDRESS 0x0300
#define IMAGE_1_CPU_RX_METER_TABLE_BYTE_SIZE 0x0100
#define IMAGE_1_CPU_RX_METER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RX_METER_TABLE_SIZE     32
#define RDD_IMAGE_1_CPU_RX_METER_TABLE_LOG2_SIZE     5
#define IMAGE_1_CPU_RX_SCRATCHPAD_ADDRESS 0x0400
#define IMAGE_1_CPU_RX_SCRATCHPAD_BYTE_SIZE 0x0200
#define IMAGE_1_CPU_RX_SCRATCHPAD_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_CPU_RX_SCRATCHPAD_SIZE     64
#define RDD_IMAGE_1_CPU_RX_SCRATCHPAD_LOG2_SIZE     6
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS 0x0600
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_BYTE_SIZE 0x0100
#define IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_SIZE     16
#define RDD_IMAGE_1_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_SIZE     4
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x0700
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x00c0
#define IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_SIZE     24
#define RDD_IMAGE_1_CPU_RING_INTERRUPT_COUNTER_TABLE_LOG2_SIZE     5
#define IMAGE_1_CPU_REASON_TO_METER_TABLE_ADDRESS 0x07c0
#define IMAGE_1_CPU_REASON_TO_METER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_CPU_REASON_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_REASON_TO_METER_TABLE_SIZE     64
#define RDD_IMAGE_1_CPU_REASON_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_TCPSPDTEST_STREAM_TABLE_ADDRESS 0x0800
#define IMAGE_1_TCPSPDTEST_STREAM_TABLE_BYTE_SIZE 0x05e0
#define IMAGE_1_TCPSPDTEST_STREAM_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_1_TCPSPDTEST_STREAM_TABLE_SIZE     4
#define RDD_IMAGE_1_TCPSPDTEST_STREAM_TABLE_LOG2_SIZE     2
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x0de0
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_1_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_1_UDPSPDT_STREAM_RX_STAT_TABLE_ADDRESS 0x0e00
#define IMAGE_1_UDPSPDT_STREAM_RX_STAT_TABLE_BYTE_SIZE 0x00c0
#define IMAGE_1_UDPSPDT_STREAM_RX_STAT_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_UDPSPDT_STREAM_RX_STAT_TABLE_SIZE     4
#define RDD_IMAGE_1_UDPSPDT_STREAM_RX_STAT_TABLE_LOG2_SIZE     2
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_ADDRESS 0x0ec0
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_SIZE     64
#define RDD_IMAGE_1_CPU_REASON_AND_VPORT_TO_METER_TABLE_LOG2_SIZE     6
#define IMAGE_1_DHD_TX_POST_FLOW_RING_BUFFER_ADDRESS 0x0f00
#define IMAGE_1_DHD_TX_POST_FLOW_RING_BUFFER_BYTE_SIZE 0x0090
#define IMAGE_1_DHD_TX_POST_FLOW_RING_BUFFER_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_DHD_TX_POST_FLOW_RING_BUFFER_SIZE     3
#define RDD_IMAGE_1_DHD_TX_POST_FLOW_RING_BUFFER_LOG2_SIZE     2
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS 0x0f90
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_SIZE     1
#define IMAGE_1_VPORT_TO_FLOW_IDX_ADDRESS 0x0fa0
#define IMAGE_1_VPORT_TO_FLOW_IDX_BYTE_SIZE 0x0020
#define IMAGE_1_VPORT_TO_FLOW_IDX_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_VPORT_TO_FLOW_IDX_SIZE     32
#define RDD_IMAGE_1_VPORT_TO_FLOW_IDX_LOG2_SIZE     5
#define IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_ADDRESS 0x0fc0
#define IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_SIZE     16
#define RDD_IMAGE_1_IPV6_HOST_ADDRESS_CRC_TABLE_LOG2_SIZE     4
#define IMAGE_1_DHD_AUX_INFO_CACHE_TABLE_ADDRESS 0x1000
#define IMAGE_1_DHD_AUX_INFO_CACHE_TABLE_BYTE_SIZE 0x0300
#define IMAGE_1_DHD_AUX_INFO_CACHE_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_1_DHD_AUX_INFO_CACHE_TABLE_SIZE     48
#define RDD_IMAGE_1_DHD_AUX_INFO_CACHE_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_ADDRESS 0x1300
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_CPU_RX_COPY_PD_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_CPU_FEED_RING_CACHE_TABLE_ADDRESS 0x1380
#define IMAGE_1_CPU_FEED_RING_CACHE_TABLE_BYTE_SIZE 0x0080
#define IMAGE_1_CPU_FEED_RING_CACHE_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CPU_FEED_RING_CACHE_TABLE_SIZE     16
#define RDD_IMAGE_1_CPU_FEED_RING_CACHE_TABLE_LOG2_SIZE     4
#define IMAGE_1_DHD_POST_COMMON_RADIO_DATA_ADDRESS 0x1400
#define IMAGE_1_DHD_POST_COMMON_RADIO_DATA_BYTE_SIZE 0x0258
#define IMAGE_1_DHD_POST_COMMON_RADIO_DATA_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_1_DHD_POST_COMMON_RADIO_DATA_SIZE     3
#define RDD_IMAGE_1_DHD_POST_COMMON_RADIO_DATA_LOG2_SIZE     2
#define IMAGE_1_NULL_BUFFER_ADDRESS 0x1658
#define IMAGE_1_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_1_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_NULL_BUFFER_SIZE     1
#define IMAGE_1_CPU_FEED_RING_RSV_TABLE_ADDRESS 0x1660
#define IMAGE_1_CPU_FEED_RING_RSV_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_CPU_FEED_RING_RSV_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_CPU_FEED_RING_RSV_TABLE_SIZE     16
#define RDD_IMAGE_1_CPU_FEED_RING_RSV_TABLE_LOG2_SIZE     4
#define IMAGE_1_CSO_CONTEXT_TABLE_ADDRESS 0x1680
#define IMAGE_1_CSO_CONTEXT_TABLE_BYTE_SIZE 0x006c
#define IMAGE_1_CSO_CONTEXT_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_CSO_CONTEXT_TABLE_SIZE     1
#define IMAGE_1_PKTGEN_NO_SBPM_HDRS_CNTR_ADDRESS 0x16ec
#define IMAGE_1_PKTGEN_NO_SBPM_HDRS_CNTR_BYTE_SIZE 0x0004
#define IMAGE_1_PKTGEN_NO_SBPM_HDRS_CNTR_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_PKTGEN_NO_SBPM_HDRS_CNTR_SIZE     1
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_ADDRESS 0x16f0
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_FEED_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_1_UDPSPDT_TX_PARAMS_TABLE_ADDRESS 0x1700
#define IMAGE_1_UDPSPDT_TX_PARAMS_TABLE_BYTE_SIZE 0x0060
#define IMAGE_1_UDPSPDT_TX_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_UDPSPDT_TX_PARAMS_TABLE_SIZE     4
#define RDD_IMAGE_1_UDPSPDT_TX_PARAMS_TABLE_LOG2_SIZE     2
#define IMAGE_1_IPV4_HOST_ADDRESS_TABLE_ADDRESS 0x1760
#define IMAGE_1_IPV4_HOST_ADDRESS_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_IPV4_HOST_ADDRESS_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_IPV4_HOST_ADDRESS_TABLE_SIZE     8
#define RDD_IMAGE_1_IPV4_HOST_ADDRESS_TABLE_LOG2_SIZE     3
#define IMAGE_1_DHD_BACKUP_INDEX_CACHE_ADDRESS 0x1780
#define IMAGE_1_DHD_BACKUP_INDEX_CACHE_BYTE_SIZE 0x0060
#define IMAGE_1_DHD_BACKUP_INDEX_CACHE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_DHD_BACKUP_INDEX_CACHE_SIZE     3
#define RDD_IMAGE_1_DHD_BACKUP_INDEX_CACHE_LOG2_SIZE     2
#define IMAGE_1_TCPSPDTEST_ENGINE_GLOBAL_TABLE_ADDRESS 0x17e0
#define IMAGE_1_TCPSPDTEST_ENGINE_GLOBAL_TABLE_BYTE_SIZE 0x0014
#define IMAGE_1_TCPSPDTEST_ENGINE_GLOBAL_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_TCPSPDTEST_ENGINE_GLOBAL_TABLE_SIZE     1
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_ADDRESS 0x17f4
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_BYTE_SIZE 0x0004
#define IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_CPU_RX_INTERRUPT_SCRATCH_SIZE     1
#define IMAGE_1_TX_ABS_RECYCLE_COUNTERS_ADDRESS 0x17f8
#define IMAGE_1_TX_ABS_RECYCLE_COUNTERS_BYTE_SIZE 0x0008
#define IMAGE_1_TX_ABS_RECYCLE_COUNTERS_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_TX_ABS_RECYCLE_COUNTERS_SIZE     1
#define IMAGE_1_PKTGEN_TX_STREAM_TABLE_ADDRESS 0x1800
#define IMAGE_1_PKTGEN_TX_STREAM_TABLE_BYTE_SIZE 0x0220
#define IMAGE_1_PKTGEN_TX_STREAM_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_1_PKTGEN_TX_STREAM_TABLE_SIZE     4
#define RDD_IMAGE_1_PKTGEN_TX_STREAM_TABLE_LOG2_SIZE     2
#define IMAGE_1_DHD_HW_CFG_ADDRESS 0x1a20
#define IMAGE_1_DHD_HW_CFG_BYTE_SIZE 0x0014
#define IMAGE_1_DHD_HW_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_DHD_HW_CFG_SIZE     1
#define IMAGE_1_PKTGEN_BAD_GET_NEXT_ADDRESS 0x1a34
#define IMAGE_1_PKTGEN_BAD_GET_NEXT_BYTE_SIZE 0x0004
#define IMAGE_1_PKTGEN_BAD_GET_NEXT_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_PKTGEN_BAD_GET_NEXT_SIZE     1
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x1a38
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_1_DHD_DOORBELL_TX_POST_VALUE_ADDRESS 0x1a40
#define IMAGE_1_DHD_DOORBELL_TX_POST_VALUE_BYTE_SIZE 0x0040
#define IMAGE_1_DHD_DOORBELL_TX_POST_VALUE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DHD_DOORBELL_TX_POST_VALUE_SIZE     16
#define RDD_IMAGE_1_DHD_DOORBELL_TX_POST_VALUE_LOG2_SIZE     4
#define IMAGE_1_DHD_L2_HEADER_ADDRESS 0x1a80
#define IMAGE_1_DHD_L2_HEADER_BYTE_SIZE 0x0048
#define IMAGE_1_DHD_L2_HEADER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_DHD_L2_HEADER_SIZE     72
#define RDD_IMAGE_1_DHD_L2_HEADER_LOG2_SIZE     7
#define IMAGE_1_DEBUG_SCRATCHPAD_ADDRESS 0x1ac8
#define IMAGE_1_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_1_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_1_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x1af8
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RX_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_1_DHD_FLOW_RING_CACHE_LKP_TABLE_ADDRESS 0x1b00
#define IMAGE_1_DHD_FLOW_RING_CACHE_LKP_TABLE_BYTE_SIZE 0x0060
#define IMAGE_1_DHD_FLOW_RING_CACHE_LKP_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_DHD_FLOW_RING_CACHE_LKP_TABLE_SIZE     48
#define RDD_IMAGE_1_DHD_FLOW_RING_CACHE_LKP_TABLE_LOG2_SIZE     6
#define IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_ADDRESS 0x1b60
#define IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_SIZE     4
#define RDD_IMAGE_1_CPU_RX_COPY_INT_SCRATCHPAD_LOG2_SIZE     2
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_ADDRESS 0x1b70
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_SIZE     4
#define RDD_IMAGE_1_CPU_RX_PSRAM_GET_NEXT_SCRATCHPAD_LOG2_SIZE     2
#define IMAGE_1_COMMON_REPROCESSING_PD_FIFO_TABLE_ADDRESS 0x1b80
#define IMAGE_1_COMMON_REPROCESSING_PD_FIFO_TABLE_BYTE_SIZE 0x0040
#define IMAGE_1_COMMON_REPROCESSING_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_COMMON_REPROCESSING_PD_FIFO_TABLE_SIZE     4
#define RDD_IMAGE_1_COMMON_REPROCESSING_PD_FIFO_TABLE_LOG2_SIZE     2
#define IMAGE_1_SPDSVC_GEN_PARAMS_TABLE_ADDRESS 0x1bc0
#define IMAGE_1_SPDSVC_GEN_PARAMS_TABLE_BYTE_SIZE 0x003c
#define IMAGE_1_SPDSVC_GEN_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_SPDSVC_GEN_PARAMS_TABLE_SIZE     1
#define IMAGE_1_PKTGEN_MAX_UT_PKTS_ADDRESS 0x1bfc
#define IMAGE_1_PKTGEN_MAX_UT_PKTS_BYTE_SIZE 0x0004
#define IMAGE_1_PKTGEN_MAX_UT_PKTS_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_PKTGEN_MAX_UT_PKTS_SIZE     1
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x1c00
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_1_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_1_UDPSPDT_STREAM_TX_STAT_TABLE_ADDRESS 0x1e00
#define IMAGE_1_UDPSPDT_STREAM_TX_STAT_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_1_UDPSPDT_STREAM_TX_STAT_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_1_UDPSPDT_STREAM_TX_STAT_TABLE_SIZE     4
#define RDD_IMAGE_1_UDPSPDT_STREAM_TX_STAT_TABLE_LOG2_SIZE     2
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_ADDRESS 0x1ea0
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RX_LOCAL_SCRATCH_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_LOCAL_SCRATCH_SIZE     2
#define RDD_IMAGE_1_CPU_RX_LOCAL_SCRATCH_LOG2_SIZE     1
#define IMAGE_1_SPDTEST_GEN_PARAM_ADDRESS 0x1eb0
#define IMAGE_1_SPDTEST_GEN_PARAM_BYTE_SIZE 0x0010
#define IMAGE_1_SPDTEST_GEN_PARAM_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_SPDTEST_GEN_PARAM_SIZE     4
#define RDD_IMAGE_1_SPDTEST_GEN_PARAM_LOG2_SIZE     2
#define IMAGE_1_DHD_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x1ec0
#define IMAGE_1_DHD_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_1_DHD_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DHD_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_1_DHD_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_1_PKTGEN_UT_TRIGGER_ADDRESS 0x1eec
#define IMAGE_1_PKTGEN_UT_TRIGGER_BYTE_SIZE 0x0004
#define IMAGE_1_PKTGEN_UT_TRIGGER_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_PKTGEN_UT_TRIGGER_SIZE     1
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_ADDRESS 0x1ef0
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_CPU_RX_COPY_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_TASK_IDX_ADDRESS 0x1efc
#define IMAGE_1_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_1_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_TASK_IDX_SIZE     1
#define IMAGE_1_NATC_TBL_CFG_ADDRESS 0x1f00
#define IMAGE_1_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_1_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_1_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_1_MIRRORING_SCRATCH_ADDRESS 0x1f48
#define IMAGE_1_MIRRORING_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_1_MIRRORING_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_MIRRORING_SCRATCH_SIZE     1
#define IMAGE_1_SPDSVC_GEN_DISPATCHER_CREDIT_TABLE_ADDRESS 0x1f50
#define IMAGE_1_SPDSVC_GEN_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_SPDSVC_GEN_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_SPDSVC_GEN_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_SPDSVC_GEN_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_SPDSVC_WLAN_TXPOST_PARAMS_TABLE_ADDRESS 0x1f5c
#define IMAGE_1_SPDSVC_WLAN_TXPOST_PARAMS_TABLE_BYTE_SIZE 0x0002
#define IMAGE_1_SPDSVC_WLAN_TXPOST_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_SPDSVC_WLAN_TXPOST_PARAMS_TABLE_SIZE     1
#define IMAGE_1_CORE_ID_TABLE_ADDRESS 0x1f5e
#define IMAGE_1_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_1_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CORE_ID_TABLE_SIZE     1
#define IMAGE_1_SPDSVC_TCPSPDTEST_COMMON_TABLE_ADDRESS 0x1f5f
#define IMAGE_1_SPDSVC_TCPSPDTEST_COMMON_TABLE_BYTE_SIZE 0x0001
#define IMAGE_1_SPDSVC_TCPSPDTEST_COMMON_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_SPDSVC_TCPSPDTEST_COMMON_TABLE_SIZE     1
#define IMAGE_1_COMMON_REPROCESSING_DISPATCHER_CREDIT_TABLE_ADDRESS 0x1f60
#define IMAGE_1_COMMON_REPROCESSING_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_COMMON_REPROCESSING_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_COMMON_REPROCESSING_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_COMMON_REPROCESSING_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_SRAM_DUMMY_STORE_ADDRESS 0x1f6c
#define IMAGE_1_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_1_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_ADDRESS 0x1f6d
#define IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_BYTE_SIZE 0x0001
#define IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_FEED_RING_CACHE_OFFSET_SIZE     1
#define IMAGE_1_CSO_DISABLE_ADDRESS 0x1f6e
#define IMAGE_1_CSO_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_1_CSO_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CSO_DISABLE_SIZE     1
#define IMAGE_1_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x1f6f
#define IMAGE_1_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_1_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x1f70
#define IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_1_PKTGEN_SBPM_HDR_BNS_ADDRESS 0x1f80
#define IMAGE_1_PKTGEN_SBPM_HDR_BNS_BYTE_SIZE 0x0040
#define IMAGE_1_PKTGEN_SBPM_HDR_BNS_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_PKTGEN_SBPM_HDR_BNS_SIZE     32
#define RDD_IMAGE_1_PKTGEN_SBPM_HDR_BNS_LOG2_SIZE     5
#define IMAGE_1_UPDATE_FIFO_TABLE_ADDRESS 0x1fc0
#define IMAGE_1_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_ADDRESS 0x1fe0
#define IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_BCM_SPDSVC_STREAM_RX_TS_TABLE_SIZE     1
#define IMAGE_1_DHD_CPU_INT_ID_ADDRESS 0x1ff0
#define IMAGE_1_DHD_CPU_INT_ID_BYTE_SIZE 0x000c
#define IMAGE_1_DHD_CPU_INT_ID_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_DHD_CPU_INT_ID_SIZE     3
#define RDD_IMAGE_1_DHD_CPU_INT_ID_LOG2_SIZE     2
#define IMAGE_1_DHD_TX_POST_PD_FIFO_TABLE_ADDRESS 0x2000
#define IMAGE_1_DHD_TX_POST_PD_FIFO_TABLE_BYTE_SIZE 0x0060
#define IMAGE_1_DHD_TX_POST_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_DHD_TX_POST_PD_FIFO_TABLE_SIZE     6
#define RDD_IMAGE_1_DHD_TX_POST_PD_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_REGISTERS_BUFFER_ADDRESS 0x2060
#define IMAGE_1_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_1_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_1_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_1_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_1_DHD_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS 0x20e0
#define IMAGE_1_DHD_MIRRORING_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_DHD_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_DHD_MIRRORING_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_1_DHD_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x20f0
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_1_DHD_CPU_TX_POST_RING_DESCRIPTOR_TABLE_ADDRESS 0x2100
#define IMAGE_1_DHD_CPU_TX_POST_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0030
#define IMAGE_1_DHD_CPU_TX_POST_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DHD_CPU_TX_POST_RING_DESCRIPTOR_TABLE_SIZE     3
#define RDD_IMAGE_1_DHD_CPU_TX_POST_RING_DESCRIPTOR_TABLE_LOG2_SIZE     2
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x2130
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_SIZE     2
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_SIZE     1
#define IMAGE_1_DHD_TX_POST_UPDATE_FIFO_TABLE_ADDRESS 0x2140
#define IMAGE_1_DHD_TX_POST_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_DHD_TX_POST_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_DHD_TX_POST_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_DHD_TX_POST_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_FPM_GLOBAL_CFG_ADDRESS 0x2160
#define IMAGE_1_FPM_GLOBAL_CFG_BYTE_SIZE 0x0014
#define IMAGE_1_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_1_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x2178
#define IMAGE_1_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_1_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_1_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x2180
#define IMAGE_1_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0030
#define IMAGE_1_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_SIZE     3
#define RDD_IMAGE_1_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_SIZE     2
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_ADDRESS 0x21b0
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_CPU_INTERRUPT_COALESCING_TABLE_SIZE     1
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_ADDRESS 0x21c0
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_CPU_RX_COPY_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_CPU_RECYCLE_PD_SCRATCH_ADDRESS 0x21e0
#define IMAGE_1_CPU_RECYCLE_PD_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_PD_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_PD_SCRATCH_SIZE     1
#define IMAGE_1_PKTGEN_SBPM_EXTS_ADDRESS 0x21e8
#define IMAGE_1_PKTGEN_SBPM_EXTS_BYTE_SIZE 0x0010
#define IMAGE_1_PKTGEN_SBPM_EXTS_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_PKTGEN_SBPM_EXTS_SIZE     4
#define RDD_IMAGE_1_PKTGEN_SBPM_EXTS_LOG2_SIZE     2
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x21f8
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_SIZE     1
#define IMAGE_1_COMMON_REPROCESSING_UPDATE_FIFO_TABLE_ADDRESS 0x2200
#define IMAGE_1_COMMON_REPROCESSING_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_COMMON_REPROCESSING_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_COMMON_REPROCESSING_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_1_COMMON_REPROCESSING_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_1_PKTGEN_BBMSG_REPLY_SCRATCH_ADDRESS 0x2220
#define IMAGE_1_PKTGEN_BBMSG_REPLY_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_1_PKTGEN_BBMSG_REPLY_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_PKTGEN_BBMSG_REPLY_SCRATCH_SIZE     2
#define RDD_IMAGE_1_PKTGEN_BBMSG_REPLY_SCRATCH_LOG2_SIZE     1
#define IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x2228
#define IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_CPU_FEED_RING_INDEX_DDR_ADDR_TABLE_SIZE     1
#define IMAGE_1_DEBUG_PRINT_TABLE_ADDRESS 0x2230
#define IMAGE_1_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_1_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_1_PD_FIFO_TABLE_ADDRESS 0x2240
#define IMAGE_1_PD_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_1_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_PD_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_1_PD_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_1_CPU_REASON_TO_TC_ADDRESS 0x2260
#define IMAGE_1_CPU_REASON_TO_TC_BYTE_SIZE 0x0040
#define IMAGE_1_CPU_REASON_TO_TC_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_CPU_REASON_TO_TC_SIZE     64
#define RDD_IMAGE_1_CPU_REASON_TO_TC_LOG2_SIZE     6
#define IMAGE_1_TC_TO_CPU_RXQ_ADDRESS 0x22a0
#define IMAGE_1_TC_TO_CPU_RXQ_BYTE_SIZE 0x0040
#define IMAGE_1_TC_TO_CPU_RXQ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_TC_TO_CPU_RXQ_SIZE     64
#define RDD_IMAGE_1_TC_TO_CPU_RXQ_LOG2_SIZE     6
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_ADDRESS 0x22e0
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_BYTE_SIZE 0x0040
#define IMAGE_1_EXC_TC_TO_CPU_RXQ_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_1_EXC_TC_TO_CPU_RXQ_SIZE     64
#define RDD_IMAGE_1_EXC_TC_TO_CPU_RXQ_LOG2_SIZE     6
#define IMAGE_1_GDX_PARAMS_TABLE_ADDRESS 0x2320
#define IMAGE_1_GDX_PARAMS_TABLE_BYTE_SIZE 0x000c
#define IMAGE_1_GDX_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_1_GDX_PARAMS_TABLE_SIZE     1
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS 0x2330
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_BYTE_SIZE 0x0004
#define IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_CPU_RECYCLE_INTERRUPT_SCRATCH_SIZE     1
#define IMAGE_1_PKTGEN_CURR_SBPM_HDR_PTR_ADDRESS 0x2338
#define IMAGE_1_PKTGEN_CURR_SBPM_HDR_PTR_BYTE_SIZE 0x0008
#define IMAGE_1_PKTGEN_CURR_SBPM_HDR_PTR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_PKTGEN_CURR_SBPM_HDR_PTR_SIZE     4
#define RDD_IMAGE_1_PKTGEN_CURR_SBPM_HDR_PTR_LOG2_SIZE     2
#define IMAGE_1_PKTGEN_SESSION_DATA_ADDRESS 0x2340
#define IMAGE_1_PKTGEN_SESSION_DATA_BYTE_SIZE 0x0020
#define IMAGE_1_PKTGEN_SESSION_DATA_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_PKTGEN_SESSION_DATA_SIZE     1
#define IMAGE_1_PKTGEN_NUM_OF_AVAIL_SBPM_HDRS_ADDRESS 0x2360
#define IMAGE_1_PKTGEN_NUM_OF_AVAIL_SBPM_HDRS_BYTE_SIZE 0x0008
#define IMAGE_1_PKTGEN_NUM_OF_AVAIL_SBPM_HDRS_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_PKTGEN_NUM_OF_AVAIL_SBPM_HDRS_SIZE     4
#define RDD_IMAGE_1_PKTGEN_NUM_OF_AVAIL_SBPM_HDRS_LOG2_SIZE     2
#define IMAGE_1_PKTGEN_SBPM_END_PTR_ADDRESS 0x2368
#define IMAGE_1_PKTGEN_SBPM_END_PTR_BYTE_SIZE 0x0008
#define IMAGE_1_PKTGEN_SBPM_END_PTR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_PKTGEN_SBPM_END_PTR_SIZE     4
#define RDD_IMAGE_1_PKTGEN_SBPM_END_PTR_LOG2_SIZE     2
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS 0x2370
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_RECYCLE_SHADOW_RD_IDX_SIZE     1
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS 0x2378
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_RECYCLE_SHADOW_WR_IDX_SIZE     1
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_ADDRESS 0x2380
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_BYTE_SIZE 0x0014
#define IMAGE_1_CPU_VPORT_TO_METER_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_CPU_VPORT_TO_METER_TABLE_SIZE     20
#define RDD_IMAGE_1_CPU_VPORT_TO_METER_TABLE_LOG2_SIZE     5
#define IMAGE_1_FW_ERROR_VECTOR_TABLE_ADDRESS 0x23a0
#define IMAGE_1_FW_ERROR_VECTOR_TABLE_BYTE_SIZE 0x0004
#define IMAGE_1_FW_ERROR_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_1_FW_ERROR_VECTOR_TABLE_SIZE     1
#define IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS 0x23b0
#define IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_BYTE_SIZE 0x0002
#define IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_1_CPU_RECYCLE_NEXT_PTR_TABLE_SIZE     1
#define IMAGE_1_PKTGEN_FPM_UG_MGMT_ADDRESS 0x23c0
#define IMAGE_1_PKTGEN_FPM_UG_MGMT_BYTE_SIZE 0x0014
#define IMAGE_1_PKTGEN_FPM_UG_MGMT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_PKTGEN_FPM_UG_MGMT_SIZE     1
#define IMAGE_1_VPORT_TO_CPU_OBJ_ADDRESS 0x2400
#define IMAGE_1_VPORT_TO_CPU_OBJ_BYTE_SIZE 0x0014
#define IMAGE_1_VPORT_TO_CPU_OBJ_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_1_VPORT_TO_CPU_OBJ_SIZE     20
#define RDD_IMAGE_1_VPORT_TO_CPU_OBJ_LOG2_SIZE     5
#define IMAGE_1_PKTGEN_TX_STREAM_SCRATCH_TABLE_ADDRESS 0x2480
#define IMAGE_1_PKTGEN_TX_STREAM_SCRATCH_TABLE_BYTE_SIZE 0x0008
#define IMAGE_1_PKTGEN_TX_STREAM_SCRATCH_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_1_PKTGEN_TX_STREAM_SCRATCH_TABLE_SIZE     1
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_ADDRESS 0x3000
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_BYTE_SIZE 0x0180
#define IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_SIZE     24
#define RDD_IMAGE_1_CPU_RING_DESCRIPTORS_TABLE_LOG2_SIZE     5
/* IMAGE_2 */
#define IMAGE_2_CPU_TX_SCRATCHPAD_ADDRESS 0x0000
#define IMAGE_2_CPU_TX_SCRATCHPAD_BYTE_SIZE 0x1000
#define IMAGE_2_CPU_TX_SCRATCHPAD_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_2_CPU_TX_SCRATCHPAD_SIZE     512
#define RDD_IMAGE_2_CPU_TX_SCRATCHPAD_LOG2_SIZE     9
#define IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_ADDRESS 0x1000
#define IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_BYTE_SIZE 0x0500
#define IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_SIZE     160
#define RDD_IMAGE_2_REPORTING_QUEUE_DESCRIPTOR_TABLE_LOG2_SIZE     8
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_ADDRESS 0x1500
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0100
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_SIZE     32
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_2_FW_POLICER_CBS_ADDRESS 0x1600
#define IMAGE_2_FW_POLICER_CBS_BYTE_SIZE 0x0140
#define IMAGE_2_FW_POLICER_CBS_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_FW_POLICER_CBS_SIZE     80
#define RDD_IMAGE_2_FW_POLICER_CBS_LOG2_SIZE     7
#define IMAGE_2_AQM_SQ_TABLE_ADDRESS 0x1740
#define IMAGE_2_AQM_SQ_TABLE_BYTE_SIZE 0x0040
#define IMAGE_2_AQM_SQ_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_AQM_SQ_TABLE_SIZE     32
#define RDD_IMAGE_2_AQM_SQ_TABLE_LOG2_SIZE     5
#define IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_ADDRESS 0x1780
#define IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_BYTE_SIZE 0x0080
#define IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_SIZE     16
#define RDD_IMAGE_2_REPORTING_QUEUE_ACCUMULATED_TABLE_LOG2_SIZE     4
#define IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_ADDRESS 0x1800
#define IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_BYTE_SIZE 0x0400
#define IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_SIZE     64
#define RDD_IMAGE_2_SERVICE_QUEUES_PD_FIFO_TABLE_LOG2_SIZE     6
#define IMAGE_2_DHD_COMPLETE_COMMON_RADIO_DATA_ADDRESS 0x1c00
#define IMAGE_2_DHD_COMPLETE_COMMON_RADIO_DATA_BYTE_SIZE 0x0240
#define IMAGE_2_DHD_COMPLETE_COMMON_RADIO_DATA_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_2_DHD_COMPLETE_COMMON_RADIO_DATA_SIZE     3
#define RDD_IMAGE_2_DHD_COMPLETE_COMMON_RADIO_DATA_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_ADDRESS 0x1e40
#define IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_SERVICE_QUEUES_COMPLEX_SCHEDULER_TABLE_SIZE     1
#define IMAGE_2_DHD_RX_COMPLETE_FLOW_RING_BUFFER_ADDRESS 0x1e80
#define IMAGE_2_DHD_RX_COMPLETE_FLOW_RING_BUFFER_BYTE_SIZE 0x0060
#define IMAGE_2_DHD_RX_COMPLETE_FLOW_RING_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_DHD_RX_COMPLETE_FLOW_RING_BUFFER_SIZE     3
#define RDD_IMAGE_2_DHD_RX_COMPLETE_FLOW_RING_BUFFER_LOG2_SIZE     2
#define IMAGE_2_AQM_ENABLE_TABLE_ADDRESS 0x1ee0
#define IMAGE_2_AQM_ENABLE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_AQM_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_AQM_ENABLE_TABLE_SIZE     8
#define RDD_IMAGE_2_AQM_ENABLE_TABLE_LOG2_SIZE     3
#define IMAGE_2_TX_FLOW_TABLE_ADDRESS 0x1f00
#define IMAGE_2_TX_FLOW_TABLE_BYTE_SIZE 0x00c0
#define IMAGE_2_TX_FLOW_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_TX_FLOW_TABLE_SIZE     192
#define RDD_IMAGE_2_TX_FLOW_TABLE_LOG2_SIZE     8
#define IMAGE_2_SERVICE_QUEUES_PI2_PROBABILITY_CALC_DESCRIPTOR_ADDRESS 0x1fc0
#define IMAGE_2_SERVICE_QUEUES_PI2_PROBABILITY_CALC_DESCRIPTOR_BYTE_SIZE 0x003a
#define IMAGE_2_SERVICE_QUEUES_PI2_PROBABILITY_CALC_DESCRIPTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_SERVICE_QUEUES_PI2_PROBABILITY_CALC_DESCRIPTOR_SIZE     1
#define IMAGE_2_AQM_NUM_QUEUES_ADDRESS 0x1ffa
#define IMAGE_2_AQM_NUM_QUEUES_BYTE_SIZE 0x0002
#define IMAGE_2_AQM_NUM_QUEUES_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_AQM_NUM_QUEUES_SIZE     1
#define IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_ADDRESS 0x1ffc
#define IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_BYTE_SIZE 0x0004
#define IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_2_GHOST_REPORTING_GLOBAL_CFG_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_ADDRESS 0x2000
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_BYTE_SIZE 0x0420
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_SIZE     66
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_TABLE_LOG2_SIZE     7
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x2420
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_2_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_2_DHD_TX_COMPLETE_FLOW_RING_BUFFER_ADDRESS 0x2440
#define IMAGE_2_DHD_TX_COMPLETE_FLOW_RING_BUFFER_BYTE_SIZE 0x0030
#define IMAGE_2_DHD_TX_COMPLETE_FLOW_RING_BUFFER_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_DHD_TX_COMPLETE_FLOW_RING_BUFFER_SIZE     3
#define RDD_IMAGE_2_DHD_TX_COMPLETE_FLOW_RING_BUFFER_LOG2_SIZE     2
#define IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x2470
#define IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     16
#define RDD_IMAGE_2_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     4
#define IMAGE_2_DHD_RX_POST_FLOW_RING_BUFFER_ADDRESS 0x2480
#define IMAGE_2_DHD_RX_POST_FLOW_RING_BUFFER_BYTE_SIZE 0x0060
#define IMAGE_2_DHD_RX_POST_FLOW_RING_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_DHD_RX_POST_FLOW_RING_BUFFER_SIZE     3
#define RDD_IMAGE_2_DHD_RX_POST_FLOW_RING_BUFFER_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x24e0
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_2_TIMER_COMMON_TIMER_VALUE_ADDRESS 0x24f4
#define IMAGE_2_TIMER_COMMON_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_2_TIMER_COMMON_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_TIMER_COMMON_TIMER_VALUE_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x24f6
#define IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_BUDGET_ALLOCATION_TIMER_VALUE_SIZE     1
#define IMAGE_2_TIMER_COMMON_CTR_REP_ADDRESS 0x24f8
#define IMAGE_2_TIMER_COMMON_CTR_REP_BYTE_SIZE 0x0008
#define IMAGE_2_TIMER_COMMON_CTR_REP_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_TIMER_COMMON_CTR_REP_SIZE     1
#define IMAGE_2_FW_POLICER_BUDGET_ADDRESS 0x2500
#define IMAGE_2_FW_POLICER_BUDGET_BYTE_SIZE 0x00a0
#define IMAGE_2_FW_POLICER_BUDGET_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_FW_POLICER_BUDGET_SIZE     80
#define RDD_IMAGE_2_FW_POLICER_BUDGET_LOG2_SIZE     7
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS 0x25a0
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_2_SERVICE_QUEUES_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_SIZE     5
#define RDD_IMAGE_2_SERVICE_QUEUES_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_SIZE     3
#define IMAGE_2_TASK_IDX_ADDRESS 0x25b4
#define IMAGE_2_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_2_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_2_TASK_IDX_SIZE     1
#define IMAGE_2_NULL_BUFFER_ADDRESS 0x25b8
#define IMAGE_2_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_2_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_NULL_BUFFER_SIZE     1
#define IMAGE_2_DHD_RX_COMPLETE_DISPATCHER_CREDIT_TABLE_ADDRESS 0x25c0
#define IMAGE_2_DHD_RX_COMPLETE_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x0030
#define IMAGE_2_DHD_RX_COMPLETE_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_DHD_RX_COMPLETE_DISPATCHER_CREDIT_TABLE_SIZE     12
#define RDD_IMAGE_2_DHD_RX_COMPLETE_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     4
#define IMAGE_2_BUFFER_ALLOC_REPLY_ADDRESS 0x25f0
#define IMAGE_2_BUFFER_ALLOC_REPLY_BYTE_SIZE 0x0010
#define IMAGE_2_BUFFER_ALLOC_REPLY_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_BUFFER_ALLOC_REPLY_SIZE     2
#define RDD_IMAGE_2_BUFFER_ALLOC_REPLY_LOG2_SIZE     1
#define IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_ADDRESS 0x2600
#define IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_BYTE_SIZE 0x0140
#define IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_SIZE     160
#define RDD_IMAGE_2_REPORTING_QUEUE_COUNTER_TABLE_LOG2_SIZE     8
#define IMAGE_2_REGISTERS_BUFFER_ADDRESS 0x2740
#define IMAGE_2_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_2_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_2_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_2_DHD_TX_COMPLETE_DISPATCHER_CREDIT_TABLE_ADDRESS 0x27c0
#define IMAGE_2_DHD_TX_COMPLETE_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x0030
#define IMAGE_2_DHD_TX_COMPLETE_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_DHD_TX_COMPLETE_DISPATCHER_CREDIT_TABLE_SIZE     12
#define RDD_IMAGE_2_DHD_TX_COMPLETE_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     4
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_ADDRESS 0x27f0
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_FW_TABLE_SIZE     1
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x2800
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_2_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_ADDRESS 0x2a00
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_BYTE_SIZE 0x0100
#define IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_SIZE     16
#define RDD_IMAGE_2_CPU_RECYCLE_SRAM_PD_FIFO_LOG2_SIZE     4
#define IMAGE_2_REPORTING_COUNTER_TABLE_ADDRESS 0x2b00
#define IMAGE_2_REPORTING_COUNTER_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_2_REPORTING_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_REPORTING_COUNTER_TABLE_SIZE     40
#define RDD_IMAGE_2_REPORTING_COUNTER_TABLE_LOG2_SIZE     6
#define IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_ADDRESS 0x2ba0
#define IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_BYTE_SIZE 0x0100
#define IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_SIZE     32
#define RDD_IMAGE_2_SQ_TX_QUEUE_DROP_TABLE_LOG2_SIZE     5
#define IMAGE_2_DHD_HW_CFG_ADDRESS 0x2ca0
#define IMAGE_2_DHD_HW_CFG_BYTE_SIZE 0x0014
#define IMAGE_2_DHD_HW_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_DHD_HW_CFG_SIZE     1
#define IMAGE_2_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS 0x2cb4
#define IMAGE_2_SCHEDULING_FLUSH_GLOBAL_CFG_BYTE_SIZE 0x0001
#define IMAGE_2_SCHEDULING_FLUSH_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SCHEDULING_FLUSH_GLOBAL_CFG_SIZE     1
#define IMAGE_2_EMAC_FLOW_CTRL_VECTOR_ADDRESS 0x2cb5
#define IMAGE_2_EMAC_FLOW_CTRL_VECTOR_BYTE_SIZE 0x0001
#define IMAGE_2_EMAC_FLOW_CTRL_VECTOR_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_VECTOR_SIZE     1
#define IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_ADDRESS 0x2cb6
#define IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_TX_VLAN_STATS_ENABLE_SIZE     1
#define IMAGE_2_CORE_ID_TABLE_ADDRESS 0x2cb7
#define IMAGE_2_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_2_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CORE_ID_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x2cb8
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_2_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x2cc0
#define IMAGE_2_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_2_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_2_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_ADDRESS 0x2cec
#define IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0002
#define IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_FIRST_QUEUE_MAPPING_SIZE     1
#define IMAGE_2_RATE_LIMIT_OVERHEAD_ADDRESS 0x2cee
#define IMAGE_2_RATE_LIMIT_OVERHEAD_BYTE_SIZE 0x0001
#define IMAGE_2_RATE_LIMIT_OVERHEAD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_RATE_LIMIT_OVERHEAD_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS 0x2cef
#define IMAGE_2_SERVICE_QUEUES_FLUSH_AGGREGATION_TASK_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_2_SERVICE_QUEUES_FLUSH_AGGREGATION_TASK_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_AGGREGATION_TASK_DISABLE_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_ADDRESS 0x2cf0
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_CURRENT_TABLE_SIZE     1
#define IMAGE_2_NATC_TBL_CFG_ADDRESS 0x2d00
#define IMAGE_2_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_2_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_2_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TABLE_ADDRESS 0x2d48
#define IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TABLE_BYTE_SIZE 0x0080
#define IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TABLE_SIZE     32
#define RDD_IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_2_DEBUG_SCRATCHPAD_ADDRESS 0x2dc8
#define IMAGE_2_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_2_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_2_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x2df8
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RX_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_2_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x2e00
#define IMAGE_2_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0030
#define IMAGE_2_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_SIZE     3
#define RDD_IMAGE_2_DHD_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_SIZE     2
#define IMAGE_2_FW_POLICER_BUDGET_REMAINDER_ADDRESS 0x2e30
#define IMAGE_2_FW_POLICER_BUDGET_REMAINDER_BYTE_SIZE 0x0050
#define IMAGE_2_FW_POLICER_BUDGET_REMAINDER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_2_FW_POLICER_BUDGET_REMAINDER_SIZE     80
#define RDD_IMAGE_2_FW_POLICER_BUDGET_REMAINDER_LOG2_SIZE     7
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_ADDRESS 0x2e80
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_BYTE_SIZE 0x0024
#define IMAGE_2_QUEUE_THRESHOLD_VECTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_QUEUE_THRESHOLD_VECTOR_SIZE     9
#define RDD_IMAGE_2_QUEUE_THRESHOLD_VECTOR_LOG2_SIZE     4
#define IMAGE_2_SRAM_DUMMY_STORE_ADDRESS 0x2ea4
#define IMAGE_2_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_2_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_2_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x2ea5
#define IMAGE_2_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_2_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_2_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_ADDRESS 0x2ea8
#define IMAGE_2_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_BYTE_SIZE 0x0008
#define IMAGE_2_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_DHD_CPU_RECYCLE_INTERRUPT_ID_DDR_ADDR_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_ADDRESS 0x2eb0
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_COALESCING_TABLE_SIZE     1
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_ADDRESS 0x2ec0
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_BYTE_SIZE 0x0020
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_SIZE     8
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_LOG2_SIZE     3
#define IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_ADDRESS 0x2ee0
#define IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_BYTE_SIZE 0x0014
#define IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_SIZE     5
#define RDD_IMAGE_2_GHOST_REPORTING_QUEUE_STATUS_BIT_VECTOR_TABLE_LOG2_SIZE     3
#define IMAGE_2_SERVICE_QUEUES_SCRATCHPAD_ADDRESS 0x2ef8
#define IMAGE_2_SERVICE_QUEUES_SCRATCHPAD_BYTE_SIZE 0x0008
#define IMAGE_2_SERVICE_QUEUES_SCRATCHPAD_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_SERVICE_QUEUES_SCRATCHPAD_SIZE     2
#define RDD_IMAGE_2_SERVICE_QUEUES_SCRATCHPAD_LOG2_SIZE     1
#define IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_ADDRESS 0x2f00
#define IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_SIZE     2
#define RDD_IMAGE_2_RING_CPU_TX_DESCRIPTOR_DATA_TABLE_LOG2_SIZE     1
#define IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_ADDRESS 0x2f20
#define IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_SIZE     5
#define RDD_IMAGE_2_QUEUE_TO_REPORT_BIT_VECTOR_LOG2_SIZE     3
#define IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_ADDRESS 0x2f38
#define IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_SIZE     2
#define RDD_IMAGE_2_REPORT_BBH_TX_QUEUE_ID_TABLE_LOG2_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_ADDRESS 0x2f40
#define IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_2_SERVICE_QUEUES_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_ADDRESS 0x2f60
#define IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_BYTE_SIZE 0x0040
#define IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_SIZE     32
#define RDD_IMAGE_2_SERVICE_QUEUES_AQM_QUEUE_TIMER_TABLE_LOG2_SIZE     5
#define IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_ADDRESS 0x2fa0
#define IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0020
#define IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_RING_DESCRIPTOR_TABLE_LOG2_SIZE     1
#define IMAGE_2_DHD_FPM_REPLY_ADDRESS 0x2fc0
#define IMAGE_2_DHD_FPM_REPLY_BYTE_SIZE 0x0018
#define IMAGE_2_DHD_FPM_REPLY_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_DHD_FPM_REPLY_SIZE     24
#define RDD_IMAGE_2_DHD_FPM_REPLY_LOG2_SIZE     5
#define IMAGE_2_DHD_RX_POST_RING_SIZE_ADDRESS 0x2fd8
#define IMAGE_2_DHD_RX_POST_RING_SIZE_BYTE_SIZE 0x0006
#define IMAGE_2_DHD_RX_POST_RING_SIZE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_DHD_RX_POST_RING_SIZE_SIZE     3
#define RDD_IMAGE_2_DHD_RX_POST_RING_SIZE_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_ADDRESS 0x2fe0
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_SIZE     4
#define RDD_IMAGE_2_SERVICE_QUEUES_RATE_LIMITER_VALID_TABLE_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS 0x2ff0
#define IMAGE_2_SERVICE_QUEUES_FLUSH_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_SERVICE_QUEUES_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_ADDRESS 0x3000
#define IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_SYNC_FIFO_TABLE_LOG2_SIZE     1
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3010
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_CPU_TX_EGRESS_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3020
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_CPU_TX_INGRESS_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x3030
#define IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_2_FW_POLICER_VECTOR_ADDRESS 0x3040
#define IMAGE_2_FW_POLICER_VECTOR_BYTE_SIZE 0x000c
#define IMAGE_2_FW_POLICER_VECTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_FW_POLICER_VECTOR_SIZE     3
#define RDD_IMAGE_2_FW_POLICER_VECTOR_LOG2_SIZE     2
#define IMAGE_2_DHD_FPM_THRESHOLDS_ADDRESS 0x3050
#define IMAGE_2_DHD_FPM_THRESHOLDS_BYTE_SIZE 0x000c
#define IMAGE_2_DHD_FPM_THRESHOLDS_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DHD_FPM_THRESHOLDS_SIZE     3
#define RDD_IMAGE_2_DHD_FPM_THRESHOLDS_LOG2_SIZE     2
#define IMAGE_2_DHD_DOORBELL_TX_COMPLETE_VALUE_ADDRESS 0x3060
#define IMAGE_2_DHD_DOORBELL_TX_COMPLETE_VALUE_BYTE_SIZE 0x000c
#define IMAGE_2_DHD_DOORBELL_TX_COMPLETE_VALUE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DHD_DOORBELL_TX_COMPLETE_VALUE_SIZE     3
#define RDD_IMAGE_2_DHD_DOORBELL_TX_COMPLETE_VALUE_LOG2_SIZE     2
#define IMAGE_2_DHD_DOORBELL_RX_COMPLETE_VALUE_ADDRESS 0x3070
#define IMAGE_2_DHD_DOORBELL_RX_COMPLETE_VALUE_BYTE_SIZE 0x000c
#define IMAGE_2_DHD_DOORBELL_RX_COMPLETE_VALUE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DHD_DOORBELL_RX_COMPLETE_VALUE_SIZE     3
#define RDD_IMAGE_2_DHD_DOORBELL_RX_COMPLETE_VALUE_LOG2_SIZE     2
#define IMAGE_2_DHD_DOORBELL_RX_POST_VALUE_ADDRESS 0x3080
#define IMAGE_2_DHD_DOORBELL_RX_POST_VALUE_BYTE_SIZE 0x000c
#define IMAGE_2_DHD_DOORBELL_RX_POST_VALUE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DHD_DOORBELL_RX_POST_VALUE_SIZE     3
#define RDD_IMAGE_2_DHD_DOORBELL_RX_POST_VALUE_LOG2_SIZE     2
#define IMAGE_2_DHD_CPU_INT_ID_ADDRESS 0x3090
#define IMAGE_2_DHD_CPU_INT_ID_BYTE_SIZE 0x000c
#define IMAGE_2_DHD_CPU_INT_ID_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DHD_CPU_INT_ID_SIZE     3
#define RDD_IMAGE_2_DHD_CPU_INT_ID_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_ADDRESS 0x30a0
#define IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_2_SERVICE_QUEUES_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_ADDRESS 0x30b0
#define IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_BYTE_SIZE 0x000c
#define IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SERVICE_QUEUES_CODEL_DROP_DESCRIPTOR_SIZE     1
#define IMAGE_2_FPM_GLOBAL_CFG_ADDRESS 0x30c0
#define IMAGE_2_FPM_GLOBAL_CFG_BYTE_SIZE 0x0014
#define IMAGE_2_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_2_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_2_DHD_RX_COMPLETE_RING_SIZE_ADDRESS 0x30d8
#define IMAGE_2_DHD_RX_COMPLETE_RING_SIZE_BYTE_SIZE 0x0006
#define IMAGE_2_DHD_RX_COMPLETE_RING_SIZE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_DHD_RX_COMPLETE_RING_SIZE_SIZE     3
#define RDD_IMAGE_2_DHD_RX_COMPLETE_RING_SIZE_LOG2_SIZE     2
#define IMAGE_2_SPDSVC_WLAN_GEN_PARAMS_TABLE_ADDRESS 0x30e0
#define IMAGE_2_SPDSVC_WLAN_GEN_PARAMS_TABLE_BYTE_SIZE 0x000a
#define IMAGE_2_SPDSVC_WLAN_GEN_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_SPDSVC_WLAN_GEN_PARAMS_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_ADDRESS 0x30f0
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_RING_DESCRIPTOR_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_ADDRESS 0x3100
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INDEX_DDR_ADDR_TABLE_LOG2_SIZE     1
#define IMAGE_2_CPU_RECYCLE_PD_SCRATCH_ADDRESS 0x3110
#define IMAGE_2_CPU_RECYCLE_PD_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_PD_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_PD_SCRATCH_SIZE     1
#define IMAGE_2_DHD_TX_COMPLETE_RING_SIZE_ADDRESS 0x3118
#define IMAGE_2_DHD_TX_COMPLETE_RING_SIZE_BYTE_SIZE 0x0006
#define IMAGE_2_DHD_TX_COMPLETE_RING_SIZE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_DHD_TX_COMPLETE_RING_SIZE_SIZE     3
#define RDD_IMAGE_2_DHD_TX_COMPLETE_RING_SIZE_LOG2_SIZE     2
#define IMAGE_2_DEBUG_PRINT_TABLE_ADDRESS 0x3120
#define IMAGE_2_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_2_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_2_GDX_PARAMS_TABLE_ADDRESS 0x3130
#define IMAGE_2_GDX_PARAMS_TABLE_BYTE_SIZE 0x000c
#define IMAGE_2_GDX_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_GDX_PARAMS_TABLE_SIZE     1
#define IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_ADDRESS 0x3140
#define IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_BYTE_SIZE 0x000a
#define IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_SIZE     10
#define RDD_IMAGE_2_XGPON_REPORT_ZERO_SENT_TABLE_LOG2_SIZE     4
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_ADDRESS 0x3150
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_BYTE_SIZE 0x0008
#define IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_SIZE     8
#define RDD_IMAGE_2_EMAC_FLOW_CTRL_BUDGET_REMAINDER_LOG2_SIZE     3
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_ADDRESS 0x3158
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_RECYCLE_RING_INTERRUPT_COUNTER_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_ADDRESS 0x3160
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_BYTE_SIZE 0x0004
#define IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_2_CPU_RECYCLE_INTERRUPT_SCRATCH_SIZE     1
#define IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_ADDRESS 0x3168
#define IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_SIZE     2
#define RDD_IMAGE_2_CPU_TX_RING_INDICES_VALUES_TABLE_LOG2_SIZE     1
#define IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_ADDRESS 0x3170
#define IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_BBH_TX_EGRESS_REPORT_COUNTER_TABLE_SIZE     1
#define IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_ADDRESS 0x3178
#define IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_BYTE_SIZE 0x0008
#define IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_SIZE     8
#define RDD_IMAGE_2_BBH_TX_INGRESS_COUNTER_TABLE_LOG2_SIZE     3
#define IMAGE_2_FW_ERROR_VECTOR_TABLE_ADDRESS 0x3180
#define IMAGE_2_FW_ERROR_VECTOR_TABLE_BYTE_SIZE 0x0004
#define IMAGE_2_FW_ERROR_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_2_FW_ERROR_VECTOR_TABLE_SIZE     1
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_ADDRESS 0x3188
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_BYTE_SIZE 0x0002
#define IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_SERVICE_QUEUES_FLUSH_CFG_ENABLE_TABLE_SIZE     1
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_ADDRESS 0x3190
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_RECYCLE_SHADOW_RD_IDX_SIZE     1
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_ADDRESS 0x3198
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_RECYCLE_SHADOW_WR_IDX_SIZE     1
#define IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_ADDRESS 0x31a0
#define IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_BYTE_SIZE 0x0002
#define IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_2_CPU_RECYCLE_NEXT_PTR_TABLE_SIZE     1
/* IMAGE_3 */
#define IMAGE_3_US_TM_PD_FIFO_TABLE_ADDRESS 0x0000
#define IMAGE_3_US_TM_PD_FIFO_TABLE_BYTE_SIZE 0x1400
#define IMAGE_3_US_TM_PD_FIFO_TABLE_LOG2_BYTE_SIZE 0x000d
#define RDD_IMAGE_3_US_TM_PD_FIFO_TABLE_SIZE     320
#define RDD_IMAGE_3_US_TM_PD_FIFO_TABLE_LOG2_SIZE     9
#define IMAGE_3_COMPLEX_SCHEDULER_TABLE_US_ADDRESS 0x1400
#define IMAGE_3_COMPLEX_SCHEDULER_TABLE_US_BYTE_SIZE 0x0400
#define IMAGE_3_COMPLEX_SCHEDULER_TABLE_US_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_3_COMPLEX_SCHEDULER_TABLE_US_SIZE     16
#define RDD_IMAGE_3_COMPLEX_SCHEDULER_TABLE_US_LOG2_SIZE     4
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_ADDRESS 0x1800
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_BYTE_SIZE 0x0500
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_SIZE     160
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_TABLE_LOG2_SIZE     8
#define IMAGE_3_US_TM_AQM_QUEUE_TIMER_TABLE_ADDRESS 0x1d00
#define IMAGE_3_US_TM_AQM_QUEUE_TIMER_TABLE_BYTE_SIZE 0x0100
#define IMAGE_3_US_TM_AQM_QUEUE_TIMER_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_3_US_TM_AQM_QUEUE_TIMER_TABLE_SIZE     128
#define RDD_IMAGE_3_US_TM_AQM_QUEUE_TIMER_TABLE_LOG2_SIZE     7
#define IMAGE_3_US_TM_AQM_QUEUE_TABLE_ADDRESS 0x1e00
#define IMAGE_3_US_TM_AQM_QUEUE_TABLE_BYTE_SIZE 0x0200
#define IMAGE_3_US_TM_AQM_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_3_US_TM_AQM_QUEUE_TABLE_SIZE     128
#define RDD_IMAGE_3_US_TM_AQM_QUEUE_TABLE_LOG2_SIZE     7
#define IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_ADDRESS 0x2000
#define IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_BYTE_SIZE 0x0800
#define IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_LOG2_BYTE_SIZE 0x000b
#define RDD_IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_SIZE     128
#define RDD_IMAGE_3_BASIC_RATE_LIMITER_TABLE_US_LOG2_SIZE     7
#define IMAGE_3_BASIC_SCHEDULER_TABLE_US_ADDRESS 0x2800
#define IMAGE_3_BASIC_SCHEDULER_TABLE_US_BYTE_SIZE 0x0210
#define IMAGE_3_BASIC_SCHEDULER_TABLE_US_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_3_BASIC_SCHEDULER_TABLE_US_SIZE     33
#define RDD_IMAGE_3_BASIC_SCHEDULER_TABLE_US_LOG2_SIZE     6
#define IMAGE_3_DIRECT_FLOW_PD_TABLE_ADDRESS 0x2a10
#define IMAGE_3_DIRECT_FLOW_PD_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_DIRECT_FLOW_PD_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DIRECT_FLOW_PD_TABLE_SIZE     1
#define IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x2a20
#define IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_3_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_3_BUFFER_CONG_SCRATCHPAD_ADDRESS 0x2a40
#define IMAGE_3_BUFFER_CONG_SCRATCHPAD_BYTE_SIZE 0x0040
#define IMAGE_3_BUFFER_CONG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_BUFFER_CONG_SCRATCHPAD_SIZE     8
#define RDD_IMAGE_3_BUFFER_CONG_SCRATCHPAD_LOG2_SIZE     3
#define IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_ADDRESS 0x2a80
#define IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_BYTE_SIZE 0x0080
#define IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_SIZE     128
#define RDD_IMAGE_3_US_TM_TM_FLOW_CNTR_TABLE_LOG2_SIZE     7
#define IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_ADDRESS 0x2b00
#define IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_BYTE_SIZE 0x0088
#define IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_SIZE     136
#define RDD_IMAGE_3_DIRECT_FLOW_RX_MIRRORING_SCRATCHPAD_LOG2_SIZE     8
#define IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_ADDRESS 0x2b88
#define IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_BYTE_SIZE 0x0008
#define IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_US_TM_WAN_0_BBH_TX_WAKE_UP_DATA_TABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_ADDRESS 0x2b90
#define IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_CPU_TABLE_SIZE     1
#define IMAGE_3_DIRECT_FLOW_CNTR_TABLE_ADDRESS 0x2ba0
#define IMAGE_3_DIRECT_FLOW_CNTR_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_DIRECT_FLOW_CNTR_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_DIRECT_FLOW_CNTR_TABLE_SIZE     32
#define RDD_IMAGE_3_DIRECT_FLOW_CNTR_TABLE_LOG2_SIZE     5
#define IMAGE_3_US_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_ADDRESS 0x2bc0
#define IMAGE_3_US_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_BYTE_SIZE 0x003a
#define IMAGE_3_US_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_US_TM_PI2_PROBABILITY_CALC_DESCRIPTOR_SIZE     1
#define IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_ADDRESS 0x2bfa
#define IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_BYTE_SIZE 0x0002
#define IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_DIRECT_FLOW_PAUSE_QUANTA_SIZE     1
#define IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_ADDRESS 0x2bfc
#define IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_BYTE_SIZE 0x0004
#define IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_US_TM_BBH_TX_WAN_0_FIFO_BYTES_USED_SIZE     1
#define IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x2c00
#define IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_3_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_3_US_TM_TX_QUEUE_DROP_TABLE_ADDRESS 0x2e00
#define IMAGE_3_US_TM_TX_QUEUE_DROP_TABLE_BYTE_SIZE 0x0400
#define IMAGE_3_US_TM_TX_QUEUE_DROP_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_3_US_TM_TX_QUEUE_DROP_TABLE_SIZE     128
#define RDD_IMAGE_3_US_TM_TX_QUEUE_DROP_TABLE_LOG2_SIZE     7
#define IMAGE_3_US_TM_BBH_QUEUE_TABLE_ADDRESS 0x3200
#define IMAGE_3_US_TM_BBH_QUEUE_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_3_US_TM_BBH_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_3_US_TM_BBH_QUEUE_TABLE_SIZE     40
#define RDD_IMAGE_3_US_TM_BBH_QUEUE_TABLE_LOG2_SIZE     6
#define IMAGE_3_BUFFER_CONG_DQM_NOT_EMPTY_ADDRESS 0x32a0
#define IMAGE_3_BUFFER_CONG_DQM_NOT_EMPTY_BYTE_SIZE 0x0020
#define IMAGE_3_BUFFER_CONG_DQM_NOT_EMPTY_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_BUFFER_CONG_DQM_NOT_EMPTY_SIZE     8
#define RDD_IMAGE_3_BUFFER_CONG_DQM_NOT_EMPTY_LOG2_SIZE     3
#define IMAGE_3_CODEL_BIAS_SLOPE_TABLE_ADDRESS 0x32c0
#define IMAGE_3_CODEL_BIAS_SLOPE_TABLE_BYTE_SIZE 0x002c
#define IMAGE_3_CODEL_BIAS_SLOPE_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_CODEL_BIAS_SLOPE_TABLE_SIZE     11
#define RDD_IMAGE_3_CODEL_BIAS_SLOPE_TABLE_LOG2_SIZE     4
#define IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_ADDRESS 0x32ec
#define IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_BYTE_SIZE 0x0002
#define IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_BUDGET_ALLOCATION_TIMER_VALUE_SIZE     1
#define IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_ADDRESS 0x32ee
#define IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_BYTE_SIZE 0x0002
#define IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_WAN_0_BB_DESTINATION_TABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_ADDRESS 0x32f0
#define IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_FW_TABLE_SIZE     1
#define IMAGE_3_NATC_TBL_CFG_ADDRESS 0x3300
#define IMAGE_3_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_3_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_3_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_3_DEBUG_SCRATCHPAD_ADDRESS 0x3348
#define IMAGE_3_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_3_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_3_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_ADDRESS 0x3378
#define IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_BYTE_SIZE 0x0008
#define IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_BBH_TX_EPON_WAKE_UP_DATA_TABLE_SIZE     1
#define IMAGE_3_US_BUFFER_CONG_MGT_CFG_ADDRESS 0x3380
#define IMAGE_3_US_BUFFER_CONG_MGT_CFG_BYTE_SIZE 0x0044
#define IMAGE_3_US_BUFFER_CONG_MGT_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_US_BUFFER_CONG_MGT_CFG_SIZE     1
#define IMAGE_3_TASK_IDX_ADDRESS 0x33c4
#define IMAGE_3_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_3_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_TASK_IDX_SIZE     1
#define IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_ADDRESS 0x33c8
#define IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_BYTE_SIZE 0x0080
#define IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_SIZE     32
#define RDD_IMAGE_3_US_TM_CPU_TX_ABS_COUNTERS_LOG2_SIZE     5
#define IMAGE_3_REGISTERS_BUFFER_ADDRESS 0x3448
#define IMAGE_3_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_3_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_3_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_3_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_3_NULL_BUFFER_ADDRESS 0x34c8
#define IMAGE_3_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_3_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_NULL_BUFFER_SIZE     1
#define IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_ADDRESS 0x34d0
#define IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_CURRENT_TABLE_SIZE     1
#define IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_ADDRESS 0x34e0
#define IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_BYTE_SIZE 0x0016
#define IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_SIZE     22
#define RDD_IMAGE_3_DIRECT_FLOW_EPON_CONTROL_SCRATCH_LOG2_SIZE     5
#define IMAGE_3_PON_TM_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS 0x34f6
#define IMAGE_3_PON_TM_TX_TRUNCATE_MIRRORING_TABLE_BYTE_SIZE 0x0002
#define IMAGE_3_PON_TM_TX_TRUNCATE_MIRRORING_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_PON_TM_TX_TRUNCATE_MIRRORING_TABLE_SIZE     1
#define IMAGE_3_MIRRORING_SCRATCH_ADDRESS 0x34f8
#define IMAGE_3_MIRRORING_SCRATCH_BYTE_SIZE 0x0008
#define IMAGE_3_MIRRORING_SCRATCH_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_3_MIRRORING_SCRATCH_SIZE     1
#define IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_ADDRESS 0x3500
#define IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0028
#define IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_SIZE     40
#define RDD_IMAGE_3_US_TM_WAN_0_BBH_TX_EGRESS_COUNTER_TABLE_LOG2_SIZE     6
#define IMAGE_3_BASIC_SCHEDULER_WAKEUP_CMD_US_ADDRESS 0x3528
#define IMAGE_3_BASIC_SCHEDULER_WAKEUP_CMD_US_BYTE_SIZE 0x0004
#define IMAGE_3_BASIC_SCHEDULER_WAKEUP_CMD_US_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_BASIC_SCHEDULER_WAKEUP_CMD_US_SIZE     1
#define IMAGE_3_US_TM_TX_PAUSE_NACK_ADDRESS 0x352c
#define IMAGE_3_US_TM_TX_PAUSE_NACK_BYTE_SIZE 0x0001
#define IMAGE_3_US_TM_TX_PAUSE_NACK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_TX_PAUSE_NACK_SIZE     1
#define IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_ADDRESS 0x352d
#define IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_BYTE_SIZE 0x0001
#define IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_SCHEDULING_FLUSH_GLOBAL_CFG_SIZE     1
#define IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_ADDRESS 0x352e
#define IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_BYTE_SIZE 0x0002
#define IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_BBH_TX_US_WAN_0_FIFO_BYTES_THRESHOLD_SIZE     1
#define IMAGE_3_OVERALL_RATE_LIMITER_TABLE_ADDRESS 0x3530
#define IMAGE_3_OVERALL_RATE_LIMITER_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_OVERALL_RATE_LIMITER_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_OVERALL_RATE_LIMITER_TABLE_SIZE     1
#define IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_ADDRESS 0x3540
#define IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_BYTE_SIZE 0x0028
#define IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_SIZE     40
#define RDD_IMAGE_3_BBH_TX_EPON_INGRESS_COUNTER_TABLE_LOG2_SIZE     6
#define IMAGE_3_COMPLEX_SCHEDULER_WAKEUP_CMD_US_ADDRESS 0x3568
#define IMAGE_3_COMPLEX_SCHEDULER_WAKEUP_CMD_US_BYTE_SIZE 0x0004
#define IMAGE_3_COMPLEX_SCHEDULER_WAKEUP_CMD_US_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_COMPLEX_SCHEDULER_WAKEUP_CMD_US_SIZE     1
#define IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_ADDRESS 0x356c
#define IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_BYTE_SIZE 0x0002
#define IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_FIRST_QUEUE_MAPPING_SIZE     1
#define IMAGE_3_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS 0x356e
#define IMAGE_3_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_BYTE_SIZE 0x0001
#define IMAGE_3_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_PON_TM_VPORT_TO_RL_OVERHEAD_TABLE_SIZE     1
#define IMAGE_3_TM_VLAN_STATS_ENABLE_ADDRESS 0x356f
#define IMAGE_3_TM_VLAN_STATS_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_3_TM_VLAN_STATS_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_TM_VLAN_STATS_ENABLE_SIZE     1
#define IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_ADDRESS 0x3570
#define IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_3_US_TM_FLUSH_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_3_TX_EXCEPTION_ADDRESS 0x357c
#define IMAGE_3_TX_EXCEPTION_BYTE_SIZE 0x0001
#define IMAGE_3_TX_EXCEPTION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_TX_EXCEPTION_SIZE     1
#define IMAGE_3_CORE_ID_TABLE_ADDRESS 0x357d
#define IMAGE_3_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_3_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_CORE_ID_TABLE_SIZE     1
#define IMAGE_3_RX_MIRRORING_CONFIGURATION_ADDRESS 0x357e
#define IMAGE_3_RX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_3_RX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_RX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_3_HOST_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS 0x3580
#define IMAGE_3_HOST_TX_TRUNCATE_MIRRORING_TABLE_BYTE_SIZE 0x0028
#define IMAGE_3_HOST_TX_TRUNCATE_MIRRORING_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_HOST_TX_TRUNCATE_MIRRORING_TABLE_SIZE     20
#define RDD_IMAGE_3_HOST_TX_TRUNCATE_MIRRORING_TABLE_LOG2_SIZE     5
#define IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_ADDRESS 0x35a8
#define IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_BYTE_SIZE 0x0002
#define IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_FLUSH_CFG_ENABLE_TABLE_SIZE     1
#define IMAGE_3_TX_MIRRORING_CONFIGURATION_ADDRESS 0x35aa
#define IMAGE_3_TX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_3_TX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_TX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_ADDRESS 0x35ac
#define IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_BYTE_SIZE 0x0001
#define IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_US_TM_FLUSH_AGGREGATION_TASK_DISABLE_SIZE     1
#define IMAGE_3_SRAM_DUMMY_STORE_ADDRESS 0x35ad
#define IMAGE_3_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_3_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_3_MAC_TYPE_ADDRESS 0x35ae
#define IMAGE_3_MAC_TYPE_BYTE_SIZE 0x0001
#define IMAGE_3_MAC_TYPE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_MAC_TYPE_SIZE     1
#define IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_ADDRESS 0x35af
#define IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_BYTE_SIZE 0x0001
#define IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_WAN_0_BBH_TX_FIFO_SIZE_SIZE     1
#define IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_ADDRESS 0x35b0
#define IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_BYTE_SIZE 0x000c
#define IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_US_TM_CODEL_DROP_DESCRIPTOR_SIZE     1
#define IMAGE_3_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x35bc
#define IMAGE_3_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_3_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_ADDRESS 0x35bd
#define IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_3_RX_MIRRORING_DIRECT_ENABLE_SIZE     1
#define IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_ADDRESS 0x35c0
#define IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_SIZE     32
#define RDD_IMAGE_3_BBH_TX_EPON_EGRESS_COUNTER_TABLE_LOG2_SIZE     5
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_ADDRESS 0x35e0
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_SIZE     5
#define RDD_IMAGE_3_US_TM_SCHEDULING_QUEUE_AGING_VECTOR_LOG2_SIZE     3
#define IMAGE_3_UPDATE_FIFO_TABLE_ADDRESS 0x3600
#define IMAGE_3_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_3_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_ADDRESS 0x3620
#define IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_SIZE     5
#define RDD_IMAGE_3_US_TM_SCHEDULING_AGGREGATION_CONTEXT_VECTOR_LOG2_SIZE     3
#define IMAGE_3_EPON_UPDATE_FIFO_TABLE_ADDRESS 0x3640
#define IMAGE_3_EPON_UPDATE_FIFO_TABLE_BYTE_SIZE 0x0020
#define IMAGE_3_EPON_UPDATE_FIFO_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_EPON_UPDATE_FIFO_TABLE_SIZE     8
#define RDD_IMAGE_3_EPON_UPDATE_FIFO_TABLE_LOG2_SIZE     3
#define IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_ADDRESS 0x3660
#define IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_BYTE_SIZE 0x0040
#define IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_SIZE     8
#define RDD_IMAGE_3_US_TM_TX_OCTETS_COUNTERS_TABLE_LOG2_SIZE     3
#define IMAGE_3_RATE_LIMITER_VALID_TABLE_US_ADDRESS 0x36a0
#define IMAGE_3_RATE_LIMITER_VALID_TABLE_US_BYTE_SIZE 0x0010
#define IMAGE_3_RATE_LIMITER_VALID_TABLE_US_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_RATE_LIMITER_VALID_TABLE_US_SIZE     4
#define RDD_IMAGE_3_RATE_LIMITER_VALID_TABLE_US_LOG2_SIZE     2
#define IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_ADDRESS 0x36b0
#define IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_BYTE_SIZE 0x000c
#define IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_SIZE     3
#define RDD_IMAGE_3_DIRECT_FLOW_PAUSE_DEBUG_LOG2_SIZE     2
#define IMAGE_3_DISPATCHER_CREDIT_TABLE_ADDRESS 0x36c0
#define IMAGE_3_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_3_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x36d0
#define IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_ADDRESS 0x36e0
#define IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_BYTE_SIZE 0x000c
#define IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_SIZE     3
#define RDD_IMAGE_3_TX_MIRRORING_DISPATCHER_CREDIT_TABLE_LOG2_SIZE     2
#define IMAGE_3_DEBUG_PRINT_TABLE_ADDRESS 0x36f0
#define IMAGE_3_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_3_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_3_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_3_FPM_GLOBAL_CFG_ADDRESS 0x3700
#define IMAGE_3_FPM_GLOBAL_CFG_BYTE_SIZE 0x0014
#define IMAGE_3_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_3_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_3_FW_ERROR_VECTOR_TABLE_ADDRESS 0x3720
#define IMAGE_3_FW_ERROR_VECTOR_TABLE_BYTE_SIZE 0x0004
#define IMAGE_3_FW_ERROR_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_3_FW_ERROR_VECTOR_TABLE_SIZE     1
/* IMAGE_4 */
#define IMAGE_4_DS_PACKET_BUFFER_ADDRESS 0x0000
#define IMAGE_4_DS_PACKET_BUFFER_BYTE_SIZE 0x1000
#define IMAGE_4_DS_PACKET_BUFFER_LOG2_BYTE_SIZE 0x000c
#define RDD_IMAGE_4_DS_PACKET_BUFFER_SIZE     8
#define RDD_IMAGE_4_DS_PACKET_BUFFER_LOG2_SIZE     3
#define IMAGE_4_RX_FLOW_TABLE_ADDRESS 0x1000
#define IMAGE_4_RX_FLOW_TABLE_BYTE_SIZE 0x0280
#define IMAGE_4_RX_FLOW_TABLE_LOG2_BYTE_SIZE 0x000a
#define RDD_IMAGE_4_RX_FLOW_TABLE_SIZE     320
#define RDD_IMAGE_4_RX_FLOW_TABLE_LOG2_SIZE     9
#define IMAGE_4_PROCESSING_GROUP_PARAMS_GEN4_TABLE_ADDRESS 0x1280
#define IMAGE_4_PROCESSING_GROUP_PARAMS_GEN4_TABLE_BYTE_SIZE 0x0080
#define IMAGE_4_PROCESSING_GROUP_PARAMS_GEN4_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_PROCESSING_GROUP_PARAMS_GEN4_TABLE_SIZE     8
#define RDD_IMAGE_4_PROCESSING_GROUP_PARAMS_GEN4_TABLE_LOG2_SIZE     3
#define IMAGE_4_TCAM_IC_CMD_TABLE_ADDRESS 0x1300
#define IMAGE_4_TCAM_IC_CMD_TABLE_BYTE_SIZE 0x0100
#define IMAGE_4_TCAM_IC_CMD_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_SIZE     4
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_LOG2_SIZE     2
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_SIZE2    16
#define RDD_IMAGE_4_TCAM_IC_CMD_TABLE_LOG2_SIZE2    4
#define IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_ADDRESS 0x1400
#define IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_BYTE_SIZE 0x0200
#define IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_LOG2_BYTE_SIZE 0x0009
#define RDD_IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_SIZE     128
#define RDD_IMAGE_4_RUNNER_PROFILING_TRACE_BUFFER_LOG2_SIZE     7
#define IMAGE_4_TX_FLOW_TABLE_ADDRESS 0x1600
#define IMAGE_4_TX_FLOW_TABLE_BYTE_SIZE 0x00c0
#define IMAGE_4_TX_FLOW_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_TX_FLOW_TABLE_SIZE     192
#define RDD_IMAGE_4_TX_FLOW_TABLE_LOG2_SIZE     8
#define IMAGE_4_TUNNEL_TABLE_ADDRESS 0x16c0
#define IMAGE_4_TUNNEL_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_TUNNEL_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_TUNNEL_TABLE_SIZE     4
#define RDD_IMAGE_4_TUNNEL_TABLE_LOG2_SIZE     2
#define IMAGE_4_VPORT_CFG_TABLE_ADDRESS 0x1700
#define IMAGE_4_VPORT_CFG_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_4_VPORT_CFG_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_VPORT_CFG_TABLE_SIZE     20
#define RDD_IMAGE_4_VPORT_CFG_TABLE_LOG2_SIZE     5
#define IMAGE_4_AQM_ENABLE_TABLE_ADDRESS 0x17a0
#define IMAGE_4_AQM_ENABLE_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_AQM_ENABLE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_AQM_ENABLE_TABLE_SIZE     8
#define RDD_IMAGE_4_AQM_ENABLE_TABLE_LOG2_SIZE     3
#define IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_ADDRESS 0x17c0
#define IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_SIZE     1
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_SIZE2    64
#define RDD_IMAGE_4_DSCP_TO_PBITS_MAP_TABLE_LOG2_SIZE2    6
#define IMAGE_4_POLICER_PARAMS_TABLE_ADDRESS 0x1800
#define IMAGE_4_POLICER_PARAMS_TABLE_BYTE_SIZE 0x00a0
#define IMAGE_4_POLICER_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_POLICER_PARAMS_TABLE_SIZE     80
#define RDD_IMAGE_4_POLICER_PARAMS_TABLE_LOG2_SIZE     7
#define IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_ADDRESS 0x18a0
#define IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_BYTE_SIZE 0x0020
#define IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_SIZE     8
#define RDD_IMAGE_4_RUNNER_GLOBAL_REGISTERS_INIT_LOG2_SIZE     3
#define IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_ADDRESS 0x18c0
#define IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_SIZE     1
#define RDD_IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_SIZE2    64
#define RDD_IMAGE_4_GLOBAL_DSCP_TO_PBITS_TABLE_LOG2_SIZE2    6
#define IMAGE_4_TC_TO_QUEUE_TABLE_ADDRESS 0x1900
#define IMAGE_4_TC_TO_QUEUE_TABLE_BYTE_SIZE 0x0088
#define IMAGE_4_TC_TO_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_TC_TO_QUEUE_TABLE_SIZE     17
#define RDD_IMAGE_4_TC_TO_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_ADDRESS 0x1988
#define IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_BYTE_SIZE 0x0008
#define IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_MCAST_FPM_TOKENS_READ_FLAG_SIZE     1
#define IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x1990
#define IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     16
#define RDD_IMAGE_4_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     4
#define IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_ADDRESS 0x19a0
#define IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_SIZE     32
#define RDD_IMAGE_4_FLOODING_HEADER_FPM_POOL_NUMBER_MAPPING_TABLE_LOG2_SIZE     5
#define IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_ADDRESS 0x19c0
#define IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_SIZE     16
#define RDD_IMAGE_4_TUNNEL_DST_IP_LKP_TABLE_LOG2_SIZE     4
#define IMAGE_4_PBIT_TO_QUEUE_TABLE_ADDRESS 0x1a00
#define IMAGE_4_PBIT_TO_QUEUE_TABLE_BYTE_SIZE 0x0088
#define IMAGE_4_PBIT_TO_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0008
#define RDD_IMAGE_4_PBIT_TO_QUEUE_TABLE_SIZE     17
#define RDD_IMAGE_4_PBIT_TO_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_4_NULL_BUFFER_ADDRESS 0x1a88
#define IMAGE_4_NULL_BUFFER_BYTE_SIZE 0x0008
#define IMAGE_4_NULL_BUFFER_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_NULL_BUFFER_SIZE     1
#define IMAGE_4_SPDTEST_GEN_PARAM_ADDRESS 0x1a90
#define IMAGE_4_SPDTEST_GEN_PARAM_BYTE_SIZE 0x0010
#define IMAGE_4_SPDTEST_GEN_PARAM_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_SPDTEST_GEN_PARAM_SIZE     4
#define RDD_IMAGE_4_SPDTEST_GEN_PARAM_LOG2_SIZE     2
#define IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_ADDRESS 0x1aa0
#define IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_BYTE_SIZE 0x0020
#define IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_SIZE     32
#define RDD_IMAGE_4_VPORT_TO_LOOKUP_PORT_MAPPING_TABLE_LOG2_SIZE     5
#define IMAGE_4_TR471_SPDSVC_RX_PKT_ID_TABLE_ADDRESS 0x1ac0
#define IMAGE_4_TR471_SPDSVC_RX_PKT_ID_TABLE_BYTE_SIZE 0x0030
#define IMAGE_4_TR471_SPDSVC_RX_PKT_ID_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_TR471_SPDSVC_RX_PKT_ID_TABLE_SIZE     4
#define RDD_IMAGE_4_TR471_SPDSVC_RX_PKT_ID_TABLE_LOG2_SIZE     2
#define IMAGE_4_SPDSVC_ANALYZER_PARAMS_TABLE_ADDRESS 0x1af0
#define IMAGE_4_SPDSVC_ANALYZER_PARAMS_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_SPDSVC_ANALYZER_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_SPDSVC_ANALYZER_PARAMS_TABLE_SIZE     1
#define IMAGE_4_EMAC_FLOW_CTRL_ADDRESS 0x1b00
#define IMAGE_4_EMAC_FLOW_CTRL_BYTE_SIZE 0x0080
#define IMAGE_4_EMAC_FLOW_CTRL_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_EMAC_FLOW_CTRL_SIZE     8
#define RDD_IMAGE_4_EMAC_FLOW_CTRL_LOG2_SIZE     3
#define IMAGE_4_LAYER2_HEADER_COPY_MAPPING_TABLE_ADDRESS 0x1b80
#define IMAGE_4_LAYER2_HEADER_COPY_MAPPING_TABLE_BYTE_SIZE 0x0078
#define IMAGE_4_LAYER2_HEADER_COPY_MAPPING_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_LAYER2_HEADER_COPY_MAPPING_TABLE_SIZE     30
#define RDD_IMAGE_4_LAYER2_HEADER_COPY_MAPPING_TABLE_LOG2_SIZE     5
#define IMAGE_4_SYSTEM_CONFIGURATION_ADDRESS 0x1bf8
#define IMAGE_4_SYSTEM_CONFIGURATION_BYTE_SIZE 0x0005
#define IMAGE_4_SYSTEM_CONFIGURATION_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_SYSTEM_CONFIGURATION_SIZE     1
#define IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_ADDRESS 0x1bfd
#define IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_LOOPBACK_WAN_FLOW_TABLE_SIZE     1
#define IMAGE_4_AQM_NUM_QUEUES_ADDRESS 0x1bfe
#define IMAGE_4_AQM_NUM_QUEUES_BYTE_SIZE 0x0002
#define IMAGE_4_AQM_NUM_QUEUES_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_AQM_NUM_QUEUES_SIZE     1
#define IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_ADDRESS 0x1c00
#define IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_BYTE_SIZE 0x0080
#define IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_SIZE     16
#define RDD_IMAGE_4_INGRESS_FILTER_PROFILE_TABLE_LOG2_SIZE     4
#define IMAGE_4_MAX_PKT_LEN_TABLE_ADDRESS 0x1c80
#define IMAGE_4_MAX_PKT_LEN_TABLE_BYTE_SIZE 0x0040
#define IMAGE_4_MAX_PKT_LEN_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_MAX_PKT_LEN_TABLE_SIZE     32
#define RDD_IMAGE_4_MAX_PKT_LEN_TABLE_LOG2_SIZE     5
#define IMAGE_4_RX_MIRRORING_TABLE_ADDRESS 0x1cc0
#define IMAGE_4_RX_MIRRORING_TABLE_BYTE_SIZE 0x0028
#define IMAGE_4_RX_MIRRORING_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_RX_MIRRORING_TABLE_SIZE     20
#define RDD_IMAGE_4_RX_MIRRORING_TABLE_LOG2_SIZE     5
#define IMAGE_4_INGRESS_PACKET_BASED_MAPPING_ADDRESS 0x1ce8
#define IMAGE_4_INGRESS_PACKET_BASED_MAPPING_BYTE_SIZE 0x0004
#define IMAGE_4_INGRESS_PACKET_BASED_MAPPING_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_INGRESS_PACKET_BASED_MAPPING_SIZE     1
#define IMAGE_4_TASK_IDX_ADDRESS 0x1cec
#define IMAGE_4_TASK_IDX_BYTE_SIZE 0x0004
#define IMAGE_4_TASK_IDX_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_TASK_IDX_SIZE     1
#define IMAGE_4_BRIDGE_CFG_TABLE_ADDRESS 0x1cf0
#define IMAGE_4_BRIDGE_CFG_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_BRIDGE_CFG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_BRIDGE_CFG_TABLE_SIZE     2
#define RDD_IMAGE_4_BRIDGE_CFG_TABLE_LOG2_SIZE     1
#define IMAGE_4_VPORT_CFG_EX_TABLE_ADDRESS 0x1d00
#define IMAGE_4_VPORT_CFG_EX_TABLE_BYTE_SIZE 0x0050
#define IMAGE_4_VPORT_CFG_EX_TABLE_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_VPORT_CFG_EX_TABLE_SIZE     20
#define RDD_IMAGE_4_VPORT_CFG_EX_TABLE_LOG2_SIZE     5
#define IMAGE_4_REGISTERS_BUFFER_ADDRESS 0x1d50
#define IMAGE_4_REGISTERS_BUFFER_BYTE_SIZE 0x0080
#define IMAGE_4_REGISTERS_BUFFER_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_REGISTERS_BUFFER_SIZE     32
#define RDD_IMAGE_4_REGISTERS_BUFFER_LOG2_SIZE     5
#define IMAGE_4_DEBUG_SCRATCHPAD_ADDRESS 0x1dd0
#define IMAGE_4_DEBUG_SCRATCHPAD_BYTE_SIZE 0x0030
#define IMAGE_4_DEBUG_SCRATCHPAD_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_DEBUG_SCRATCHPAD_SIZE     12
#define RDD_IMAGE_4_DEBUG_SCRATCHPAD_LOG2_SIZE     4
#define IMAGE_4_NATC_TBL_CFG_ADDRESS 0x1e00
#define IMAGE_4_NATC_TBL_CFG_BYTE_SIZE 0x0048
#define IMAGE_4_NATC_TBL_CFG_LOG2_BYTE_SIZE 0x0007
#define RDD_IMAGE_4_NATC_TBL_CFG_SIZE     3
#define RDD_IMAGE_4_NATC_TBL_CFG_LOG2_SIZE     2
#define IMAGE_4_TUNNELS_PARSING_CFG_ADDRESS 0x1e48
#define IMAGE_4_TUNNELS_PARSING_CFG_BYTE_SIZE 0x0008
#define IMAGE_4_TUNNELS_PARSING_CFG_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_TUNNELS_PARSING_CFG_SIZE     1
#define IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_ADDRESS 0x1e50
#define IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_SIZE     16
#define RDD_IMAGE_4_INGRESS_FILTER_L2_REASON_TABLE_LOG2_SIZE     4
#define IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_ADDRESS 0x1e60
#define IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_BYTE_SIZE 0x0014
#define IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_SIZE     20
#define RDD_IMAGE_4_VPORT_TO_DSCP_TO_PBITS_TABLE_LOG2_SIZE     5
#define IMAGE_4_FORCE_DSCP_ADDRESS 0x1e74
#define IMAGE_4_FORCE_DSCP_BYTE_SIZE 0x0001
#define IMAGE_4_FORCE_DSCP_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_FORCE_DSCP_SIZE     1
#define IMAGE_4_CORE_ID_TABLE_ADDRESS 0x1e75
#define IMAGE_4_CORE_ID_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_CORE_ID_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_CORE_ID_TABLE_SIZE     1
#define IMAGE_4_SPDTEST_NUM_OF_RX_FLOWS_ADDRESS 0x1e76
#define IMAGE_4_SPDTEST_NUM_OF_RX_FLOWS_BYTE_SIZE 0x0001
#define IMAGE_4_SPDTEST_NUM_OF_RX_FLOWS_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_SPDTEST_NUM_OF_RX_FLOWS_SIZE     1
#define IMAGE_4_ECN_IPV6_REMARK_TABLE_ADDRESS 0x1e77
#define IMAGE_4_ECN_IPV6_REMARK_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_ECN_IPV6_REMARK_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_ECN_IPV6_REMARK_TABLE_SIZE     1
#define IMAGE_4_NAT_CACHE_CFG_ADDRESS 0x1e78
#define IMAGE_4_NAT_CACHE_CFG_BYTE_SIZE 0x0008
#define IMAGE_4_NAT_CACHE_CFG_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_NAT_CACHE_CFG_SIZE     1
#define IMAGE_4_DEFAULT_VLAN_VID_TABLE_ADDRESS 0x1e80
#define IMAGE_4_DEFAULT_VLAN_VID_TABLE_BYTE_SIZE 0x0028
#define IMAGE_4_DEFAULT_VLAN_VID_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_DEFAULT_VLAN_VID_TABLE_SIZE     20
#define RDD_IMAGE_4_DEFAULT_VLAN_VID_TABLE_LOG2_SIZE     5
#define IMAGE_4_IPTV_CFG_TABLE_ADDRESS 0x1ea8
#define IMAGE_4_IPTV_CFG_TABLE_BYTE_SIZE 0x0008
#define IMAGE_4_IPTV_CFG_TABLE_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_IPTV_CFG_TABLE_SIZE     1
#define IMAGE_4_IPTV_CONFIGURATION_TABLE_ADDRESS 0x1eb0
#define IMAGE_4_IPTV_CONFIGURATION_TABLE_BYTE_SIZE 0x000c
#define IMAGE_4_IPTV_CONFIGURATION_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_IPTV_CONFIGURATION_TABLE_SIZE     1
#define IMAGE_4_RX_MIRRORING_CONFIGURATION_ADDRESS 0x1ebc
#define IMAGE_4_RX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_4_RX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_RX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_4_TX_MIRRORING_CONFIGURATION_ADDRESS 0x1ebe
#define IMAGE_4_TX_MIRRORING_CONFIGURATION_BYTE_SIZE 0x0002
#define IMAGE_4_TX_MIRRORING_CONFIGURATION_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_TX_MIRRORING_CONFIGURATION_SIZE     1
#define IMAGE_4_HOST_TX_TRUNCATE_MIRRORING_TABLE_ADDRESS 0x1ec0
#define IMAGE_4_HOST_TX_TRUNCATE_MIRRORING_TABLE_BYTE_SIZE 0x0028
#define IMAGE_4_HOST_TX_TRUNCATE_MIRRORING_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_HOST_TX_TRUNCATE_MIRRORING_TABLE_SIZE     20
#define RDD_IMAGE_4_HOST_TX_TRUNCATE_MIRRORING_TABLE_LOG2_SIZE     5
#define IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_ADDRESS 0x1ee8
#define IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_BYTE_SIZE 0x0008
#define IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_LOG2_BYTE_SIZE 0x0003
#define RDD_IMAGE_4_IPTV_DDR_CTX_TABLE_ADDRESS_SIZE     1
#define IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_ADDRESS 0x1ef0
#define IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_BYTE_SIZE 0x000c
#define IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_GENERAL_QUEUE_DYNAMIC_MNG_TABLE_SIZE     1
#define IMAGE_4_MULTI_FLOW_FLAG_TABLE_ADDRESS 0x1efc
#define IMAGE_4_MULTI_FLOW_FLAG_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_MULTI_FLOW_FLAG_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_MULTI_FLOW_FLAG_TABLE_SIZE     1
#define IMAGE_4_SRAM_DUMMY_STORE_ADDRESS 0x1efd
#define IMAGE_4_SRAM_DUMMY_STORE_BYTE_SIZE 0x0001
#define IMAGE_4_SRAM_DUMMY_STORE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_SRAM_DUMMY_STORE_SIZE     1
#define IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_ADDRESS 0x1efe
#define IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_BYTE_SIZE 0x0001
#define IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_QOS_DONT_DROP_RATIO_SIZE     1
#define IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_ADDRESS 0x1eff
#define IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_BYTE_SIZE 0x0001
#define IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_QOS_WAN_UNTAGGED_PRIORITY_SIZE     1
#define IMAGE_4_QUEUE_THRESHOLD_VECTOR_ADDRESS 0x1f00
#define IMAGE_4_QUEUE_THRESHOLD_VECTOR_BYTE_SIZE 0x0024
#define IMAGE_4_QUEUE_THRESHOLD_VECTOR_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_QUEUE_THRESHOLD_VECTOR_SIZE     9
#define RDD_IMAGE_4_QUEUE_THRESHOLD_VECTOR_LOG2_SIZE     4
#define IMAGE_4_CPU_REDIRECT_MODE_ADDRESS 0x1f24
#define IMAGE_4_CPU_REDIRECT_MODE_BYTE_SIZE 0x0001
#define IMAGE_4_CPU_REDIRECT_MODE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_CPU_REDIRECT_MODE_SIZE     1
#define IMAGE_4_DEBUG_PRINT_CORE_LOCK_ADDRESS 0x1f25
#define IMAGE_4_DEBUG_PRINT_CORE_LOCK_BYTE_SIZE 0x0001
#define IMAGE_4_DEBUG_PRINT_CORE_LOCK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_DEBUG_PRINT_CORE_LOCK_SIZE     1
#define IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_ADDRESS 0x1f26
#define IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_BYTE_SIZE 0x0001
#define IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_IPTV_CLASSIFICATION_CFG_TABLE_SIZE     1
#define IMAGE_4_INGRESS_FILTER_1588_CFG_ADDRESS 0x1f27
#define IMAGE_4_INGRESS_FILTER_1588_CFG_BYTE_SIZE 0x0001
#define IMAGE_4_INGRESS_FILTER_1588_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_FILTER_1588_CFG_SIZE     1
#define IMAGE_4_NAT_CACHE_KEY0_MASK_ADDRESS 0x1f28
#define IMAGE_4_NAT_CACHE_KEY0_MASK_BYTE_SIZE 0x0004
#define IMAGE_4_NAT_CACHE_KEY0_MASK_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_NAT_CACHE_KEY0_MASK_SIZE     1
#define IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_ADDRESS 0x1f2c
#define IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_BYTE_SIZE 0x0001
#define IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_RX_MIRRORING_DIRECT_ENABLE_SIZE     1
#define IMAGE_4_DHD_FPM_THRESHOLDS_ADDRESS 0x1f30
#define IMAGE_4_DHD_FPM_THRESHOLDS_BYTE_SIZE 0x000c
#define IMAGE_4_DHD_FPM_THRESHOLDS_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_DHD_FPM_THRESHOLDS_SIZE     3
#define RDD_IMAGE_4_DHD_FPM_THRESHOLDS_LOG2_SIZE     2
#define IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_ADDRESS 0x1f40
#define IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_BYTE_SIZE 0x0022
#define IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_SIZE     17
#define RDD_IMAGE_4_VLAN_ACTION_GPE_HANDLER_PTR_TABLE_LOG2_SIZE     5
#define IMAGE_4_NATC_L2_VLAN_KEY_MASK_ADDRESS 0x1f68
#define IMAGE_4_NATC_L2_VLAN_KEY_MASK_BYTE_SIZE 0x0002
#define IMAGE_4_NATC_L2_VLAN_KEY_MASK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_NATC_L2_VLAN_KEY_MASK_SIZE     1
#define IMAGE_4_DEBUG_PRINT_TABLE_ADDRESS 0x1f70
#define IMAGE_4_DEBUG_PRINT_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_DEBUG_PRINT_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_DEBUG_PRINT_TABLE_SIZE     1
#define IMAGE_4_TCAM_IC_CFG_TABLE_ADDRESS 0x1f80
#define IMAGE_4_TCAM_IC_CFG_TABLE_BYTE_SIZE 0x0030
#define IMAGE_4_TCAM_IC_CFG_TABLE_LOG2_BYTE_SIZE 0x0006
#define RDD_IMAGE_4_TCAM_IC_CFG_TABLE_SIZE     3
#define RDD_IMAGE_4_TCAM_IC_CFG_TABLE_LOG2_SIZE     2
#define IMAGE_4_GDX_PARAMS_TABLE_ADDRESS 0x1fb0
#define IMAGE_4_GDX_PARAMS_TABLE_BYTE_SIZE 0x000c
#define IMAGE_4_GDX_PARAMS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_GDX_PARAMS_TABLE_SIZE     1
#define IMAGE_4_VPORT_TO_RL_OVERHEAD_TABLE_ADDRESS 0x1fc0
#define IMAGE_4_VPORT_TO_RL_OVERHEAD_TABLE_BYTE_SIZE 0x0014
#define IMAGE_4_VPORT_TO_RL_OVERHEAD_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_VPORT_TO_RL_OVERHEAD_TABLE_SIZE     20
#define RDD_IMAGE_4_VPORT_TO_RL_OVERHEAD_TABLE_LOG2_SIZE     5
#define IMAGE_4_INGRESS_FILTER_CFG_ADDRESS 0x1fd8
#define IMAGE_4_INGRESS_FILTER_CFG_BYTE_SIZE 0x0002
#define IMAGE_4_INGRESS_FILTER_CFG_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_INGRESS_FILTER_CFG_SIZE     1
#define IMAGE_4_LOOPBACK_QUEUE_TABLE_ADDRESS 0x1fe0
#define IMAGE_4_LOOPBACK_QUEUE_TABLE_BYTE_SIZE 0x0014
#define IMAGE_4_LOOPBACK_QUEUE_TABLE_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_LOOPBACK_QUEUE_TABLE_SIZE     20
#define RDD_IMAGE_4_LOOPBACK_QUEUE_TABLE_LOG2_SIZE     5
#define IMAGE_4_NATC_L2_TOS_MASK_ADDRESS 0x1ff8
#define IMAGE_4_NATC_L2_TOS_MASK_BYTE_SIZE 0x0001
#define IMAGE_4_NATC_L2_TOS_MASK_LOG2_BYTE_SIZE 0x0001
#define RDD_IMAGE_4_NATC_L2_TOS_MASK_SIZE     1
#define IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_ADDRESS 0x2000
#define IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_BYTE_SIZE 0x0014
#define IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_SIZE     20
#define RDD_IMAGE_4_VPORT_PBIT_TO_DISCARD_PRIO_VECTOR_LOG2_SIZE     5
#define IMAGE_4_FPM_GLOBAL_CFG_ADDRESS 0x2020
#define IMAGE_4_FPM_GLOBAL_CFG_BYTE_SIZE 0x0014
#define IMAGE_4_FPM_GLOBAL_CFG_LOG2_BYTE_SIZE 0x0005
#define RDD_IMAGE_4_FPM_GLOBAL_CFG_SIZE     1
#define IMAGE_4_BITS_CALC_MASKS_TABLE_ADDRESS 0x2040
#define IMAGE_4_BITS_CALC_MASKS_TABLE_BYTE_SIZE 0x0010
#define IMAGE_4_BITS_CALC_MASKS_TABLE_LOG2_BYTE_SIZE 0x0004
#define RDD_IMAGE_4_BITS_CALC_MASKS_TABLE_SIZE     4
#define RDD_IMAGE_4_BITS_CALC_MASKS_TABLE_LOG2_SIZE     2
#define IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_ADDRESS 0x2060
#define IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_BYTE_SIZE 0x0004
#define IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_TUNNEL_HEADER_PSRAM_BUFFER_SIZE     1
#define IMAGE_4_FW_ERROR_VECTOR_TABLE_ADDRESS 0x2080
#define IMAGE_4_FW_ERROR_VECTOR_TABLE_BYTE_SIZE 0x0004
#define IMAGE_4_FW_ERROR_VECTOR_TABLE_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_FW_ERROR_VECTOR_TABLE_SIZE     1
#define IMAGE_4_MULTICAST_KEY_MASK_ADDRESS 0x20a0
#define IMAGE_4_MULTICAST_KEY_MASK_BYTE_SIZE 0x0004
#define IMAGE_4_MULTICAST_KEY_MASK_LOG2_BYTE_SIZE 0x0002
#define RDD_IMAGE_4_MULTICAST_KEY_MASK_SIZE     1
#endif /* _RDD_RUNNER_DEFS_AUTO_H_ */
