\hypertarget{struct_d_m_a___type_def}{}\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}{IFCR}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}\label{struct_d_m_a___type_def_ac6f9d540fd6a21c0fbc7bfbbee9a8504}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!IFCR@{IFCR}}
\index{IFCR@{IFCR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFCR}{IFCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IFCR}

DMA interrupt flag clear register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_d_m_a___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{DMA\_TypeDef@{DMA\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

DMA interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
