$date
	Mon Nov 25 22:05:52 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_entry $end
$var wire 1 ! tout $end
$var reg 1 " tclk $end
$var reg 1 # tdata $end
$var integer 32 $ i [31:0] $end
$scope module entry_inst $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
x!
$end
#10
0!
1"
#20
0"
#30
1"
#40
0"
#50
1"
#55
b0 $
1#
#60
0"
#70
1!
1"
#80
0"
#90
1"
#100
0"
#105
b1 $
0#
#110
0!
1"
#120
0"
#130
1"
#140
0"
#150
1"
#155
b10 $
1#
#160
0"
#170
1!
1"
#180
0"
#190
1"
#200
0"
#205
b11 $
0#
#210
0!
1"
#220
0"
#230
1"
#240
0"
#250
1"
#255
b100 $
1#
#260
0"
#270
1!
1"
#280
0"
#290
1"
#300
0"
#305
b101 $
0#
#310
0!
1"
#320
0"
#330
1"
#340
0"
#350
1"
#355
b110 $
1#
#360
0"
#370
1!
1"
#380
0"
#390
1"
#400
0"
#405
b111 $
0#
#410
0!
1"
#420
0"
#430
1"
#440
0"
#450
1"
#455
b1000 $
1#
#460
0"
#470
1!
1"
#480
0"
#490
1"
#500
0"
