// Seed: 640023575
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output wire id_2,
    input supply1 id_3
);
  assign id_0 = 1'b0 === id_3;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri id_8,
    input wire id_9,
    input uwire id_10
    , id_25,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    output uwire id_14,
    input wire id_15,
    input supply0 id_16,
    input supply1 id_17,
    output wire id_18,
    output supply1 id_19,
    input tri id_20,
    input supply0 id_21,
    input tri0 id_22,
    output tri1 id_23
);
  wire id_26;
  module_0(
      id_2, id_10, id_8, id_9
  );
endmodule
