

================================================================
== Vivado HLS Report for 'ethernet_axis_ip'
================================================================
* Date:           Thu Jul 14 17:22:16 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ProjEthernetAXIS
* Solution:       SolutionX
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     3.120|        0.30|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.12>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%fsm_state_V_load = load i2* @fsm_state_V, align 1" [ethernet_axis.cpp:66]   --->   Operation 5 'load' 'fsm_state_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rx_len_V_load = load i16* @rx_len_V, align 2" [ethernet_axis.cpp:256]   --->   Operation 6 'load' 'rx_len_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rx_ready_V_load = load i1* @rx_ready_V, align 1" [ethernet_axis.cpp:74]   --->   Operation 7 'load' 'rx_ready_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_2 = load i48* @dest_address_V, align 8" [ethernet_axis.cpp:178]   --->   Operation 8 'load' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i48* @src_address_V, align 8" [ethernet_axis.cpp:92]   --->   Operation 9 'load' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_3 = load i16* @mac_type_V, align 2" [ethernet_axis.cpp:187]   --->   Operation 10 'load' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ethernet_axi_id_V_lo = load i8* @ethernet_axi_id_V, align 1" [ethernet_axis.cpp:188]   --->   Operation 11 'load' 'ethernet_axi_id_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.90ns)   --->   "switch i2 %fsm_state_V_load, label %ethernet_axis_ip.exit [
    i2 0, label %0
    i2 1, label %2
    i2 -2, label %11
    i2 -1, label %15
  ]" [ethernet_axis.cpp:66]   --->   Operation 12 'switch' <Predicate = true> <Delay = 0.90>
ST_1 : Operation 13 [1/1] (0.83ns)   --->   "store i1 false, i1* @rx_ready_V, align 1" [ethernet_axis.cpp:222]   --->   Operation 13 'store' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.83>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_V_2 = load i2* @send_rx_word_count_V, align 1" [ethernet_axis.cpp:224]   --->   Operation 14 'load' 't_V_2' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.90ns)   --->   "switch i2 %t_V_2, label %45 [
    i2 0, label %16
    i2 1, label %17
    i2 -2, label %18
  ]" [ethernet_axis.cpp:224]   --->   Operation 15 'switch' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.90>
ST_1 : Operation 16 [1/1] (0.69ns)   --->   "%empty_15 = call { i64, i8, i1 } @_ssdm_op_Read.ap_fifo.volatile.i64P.i8P.i1P(i64* @rx_fifo_V_data_V, i8* @rx_fifo_V_keep_V, i1* @rx_fifo_V_last_V)" [ethernet_axis.cpp:249]   --->   Operation 16 'read' 'empty_15' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i64, i8, i1 } %empty_15, 0" [ethernet_axis.cpp:249]   --->   Operation 17 'extractvalue' 'tmp_data_V_4' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i64, i8, i1 } %empty_15, 1" [ethernet_axis.cpp:249]   --->   Operation 18 'extractvalue' 'tmp_keep_V' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i64, i8, i1 } %empty_15, 2" [ethernet_axis.cpp:249]   --->   Operation 19 'extractvalue' 'tmp_last_V' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %19, label %42" [ethernet_axis.cpp:254]   --->   Operation 20 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.41ns)   --->   "%tmp_5_i = add i16 %rx_len_V_load, 8" [ethernet_axis.cpp:273]   --->   Operation 21 'add' 'tmp_5_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & !tmp_last_V)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.26ns)   --->   "store i16 %tmp_5_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:273]   --->   Operation 22 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & !tmp_last_V)> <Delay = 1.26>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%tmp_4_i = icmp eq i8 %tmp_keep_V, -1" [ethernet_axis.cpp:255]   --->   Operation 23 'icmp' 'tmp_4_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %20, label %21" [ethernet_axis.cpp:255]   --->   Operation 24 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%tmp_10_i = icmp eq i8 %tmp_keep_V, 127" [ethernet_axis.cpp:257]   --->   Operation 25 'icmp' 'tmp_10_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_10_i, label %22, label %23" [ethernet_axis.cpp:257]   --->   Operation 26 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%tmp_14_i = icmp eq i8 %tmp_keep_V, 63" [ethernet_axis.cpp:259]   --->   Operation 27 'icmp' 'tmp_14_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_14_i, label %24, label %25" [ethernet_axis.cpp:259]   --->   Operation 28 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%tmp_17_i = icmp eq i8 %tmp_keep_V, 31" [ethernet_axis.cpp:261]   --->   Operation 29 'icmp' 'tmp_17_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %tmp_17_i, label %26, label %27" [ethernet_axis.cpp:261]   --->   Operation 30 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%tmp_20_i = icmp eq i8 %tmp_keep_V, 15" [ethernet_axis.cpp:263]   --->   Operation 31 'icmp' 'tmp_20_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_20_i, label %28, label %29" [ethernet_axis.cpp:263]   --->   Operation 32 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%tmp_23_i = icmp eq i8 %tmp_keep_V, 7" [ethernet_axis.cpp:265]   --->   Operation 33 'icmp' 'tmp_23_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp_23_i, label %30, label %31" [ethernet_axis.cpp:265]   --->   Operation 34 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%tmp_26_i = icmp eq i8 %tmp_keep_V, 3" [ethernet_axis.cpp:267]   --->   Operation 35 'icmp' 'tmp_26_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %tmp_26_i, label %32, label %33" [ethernet_axis.cpp:267]   --->   Operation 36 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%tmp_29_i = icmp eq i8 %tmp_keep_V, 1" [ethernet_axis.cpp:269]   --->   Operation 37 'icmp' 'tmp_29_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & !tmp_26_i)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_29_i, label %34, label %._crit_edge1372.i" [ethernet_axis.cpp:269]   --->   Operation 38 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & !tmp_26_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.41ns)   --->   "%tmp_31_i = add i16 %rx_len_V_load, 1" [ethernet_axis.cpp:270]   --->   Operation 39 'add' 'tmp_31_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & !tmp_26_i & tmp_29_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.26ns)   --->   "store i16 %tmp_31_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:270]   --->   Operation 40 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & !tmp_26_i & tmp_29_i)> <Delay = 1.26>
ST_1 : Operation 41 [1/1] (1.41ns)   --->   "%tmp_28_i = add i16 %rx_len_V_load, 2" [ethernet_axis.cpp:268]   --->   Operation 41 'add' 'tmp_28_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & tmp_26_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.26ns)   --->   "store i16 %tmp_28_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:268]   --->   Operation 42 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & tmp_26_i)> <Delay = 1.26>
ST_1 : Operation 43 [1/1] (1.41ns)   --->   "%tmp_25_i = add i16 %rx_len_V_load, 3" [ethernet_axis.cpp:266]   --->   Operation 43 'add' 'tmp_25_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & tmp_23_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.26ns)   --->   "store i16 %tmp_25_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:266]   --->   Operation 44 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & tmp_23_i)> <Delay = 1.26>
ST_1 : Operation 45 [1/1] (1.41ns)   --->   "%tmp_22_i = add i16 %rx_len_V_load, 4" [ethernet_axis.cpp:264]   --->   Operation 45 'add' 'tmp_22_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & tmp_20_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.26ns)   --->   "store i16 %tmp_22_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:264]   --->   Operation 46 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & tmp_20_i)> <Delay = 1.26>
ST_1 : Operation 47 [1/1] (1.41ns)   --->   "%tmp_19_i = add i16 %rx_len_V_load, 5" [ethernet_axis.cpp:262]   --->   Operation 47 'add' 'tmp_19_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & tmp_17_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.26ns)   --->   "store i16 %tmp_19_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:262]   --->   Operation 48 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & tmp_17_i)> <Delay = 1.26>
ST_1 : Operation 49 [1/1] (1.41ns)   --->   "%tmp_16_i = add i16 %rx_len_V_load, 6" [ethernet_axis.cpp:260]   --->   Operation 49 'add' 'tmp_16_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & tmp_14_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.26ns)   --->   "store i16 %tmp_16_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:260]   --->   Operation 50 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & tmp_14_i)> <Delay = 1.26>
ST_1 : Operation 51 [1/1] (1.41ns)   --->   "%tmp_13_i = add i16 %rx_len_V_load, 7" [ethernet_axis.cpp:258]   --->   Operation 51 'add' 'tmp_13_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & tmp_10_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.26ns)   --->   "store i16 %tmp_13_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:258]   --->   Operation 52 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & tmp_10_i)> <Delay = 1.26>
ST_1 : Operation 53 [1/1] (1.41ns)   --->   "%tmp_7_i = add i16 %rx_len_V_load, 8" [ethernet_axis.cpp:256]   --->   Operation 53 'add' 'tmp_7_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & tmp_4_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.26ns)   --->   "store i16 %tmp_7_i, i16* @rx_len_V, align 2" [ethernet_axis.cpp:256]   --->   Operation 54 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & tmp_4_i)> <Delay = 1.26>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %44, label %._crit_edge1373.i" [ethernet_axis.cpp:275]   --->   Operation 55 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "store i2 -1, i2* @send_rx_word_count_V, align 1" [ethernet_axis.cpp:276]   --->   Operation 56 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V)> <Delay = 1.00>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "br label %46" [ethernet_axis.cpp:277]   --->   Operation 57 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2)> <Delay = 1.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2, i32 16, i32 47)" [ethernet_axis.cpp:236]   --->   Operation 58 'partselect' 'p_Result_16_i' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i16 %p_Val2_3 to i8" [ethernet_axis.cpp:238]   --->   Operation 59 'trunc' 'tmp_7' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 1)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_12 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i32(i8 82, i8 %ethernet_axi_id_V_lo, i8 %ethernet_axi_id_V_lo, i8 %tmp_7, i32 %p_Result_16_i)" [ethernet_axis.cpp:241]   --->   Operation 60 'bitconcatenate' 'p_Result_12' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.00ns)   --->   "store i2 -2, i2* @send_rx_word_count_V, align 1" [ethernet_axis.cpp:244]   --->   Operation 61 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 1)> <Delay = 1.00>
ST_1 : Operation 62 [1/1] (1.00ns)   --->   "br label %46" [ethernet_axis.cpp:245]   --->   Operation 62 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 1)> <Delay = 1.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i48 %p_Val2_2 to i16" [ethernet_axis.cpp:228]   --->   Operation 63 'trunc' 'tmp_6' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 0)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_11 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_6, i48 %p_Val2_1)" [ethernet_axis.cpp:228]   --->   Operation 64 'bitconcatenate' 'p_Result_11' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 0)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.00ns)   --->   "store i2 1, i2* @send_rx_word_count_V, align 1" [ethernet_axis.cpp:231]   --->   Operation 65 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 0)> <Delay = 1.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "br label %46" [ethernet_axis.cpp:232]   --->   Operation 66 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 0)> <Delay = 1.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_13 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 -36637162668032, i16 %rx_len_V_load)" [ethernet_axis.cpp:283]   --->   Operation 67 'bitconcatenate' 'p_Result_13' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "store i2 0, i2* @send_rx_word_count_V, align 1" [ethernet_axis.cpp:287]   --->   Operation 68 'store' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 3)> <Delay = 1.00>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "br label %46" [ethernet_axis.cpp:288]   --->   Operation 69 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 3)> <Delay = 1.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = phi i1 [ true, %45 ], [ false, %._crit_edge1373.i ], [ false, %17 ], [ false, %16 ]"   --->   Operation 70 'phi' 'tmp_last_V_3' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node storemerge_cast_i)   --->   "%not_tmp_last_V_9_i = xor i1 %tmp_last_V_3, true" [ethernet_axis.cpp:291]   --->   Operation 71 'xor' 'not_tmp_last_V_9_i' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.41ns) (out node of the LUT)   --->   "%storemerge_cast_i = select i1 %not_tmp_last_V_9_i, i2 -1, i2 0" [ethernet_axis.cpp:291]   --->   Operation 72 'select' 'storemerge_cast_i' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "store i2 %storemerge_cast_i, i2* @fsm_state_V, align 1" [ethernet_axis.cpp:292]   --->   Operation 73 'store' <Predicate = (fsm_state_V_load == 3)> <Delay = 1.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%t_V_1 = load i2* @send_tx_word_count_V, align 1" [ethernet_axis.cpp:174]   --->   Operation 74 'load' 't_V_1' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.91ns)   --->   "switch i2 %t_V_1, label %._crit_edge1371.i [
    i2 0, label %12
    i2 1, label %13
    i2 -2, label %14
  ]" [ethernet_axis.cpp:174]   --->   Operation 75 'switch' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.91>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%axis_len_V_load = load i16* @axis_len_V, align 2" [ethernet_axis.cpp:197]   --->   Operation 76 'load' 'axis_len_V_load' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_10 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 -36637162668032, i16 %axis_len_V_load)" [ethernet_axis.cpp:199]   --->   Operation 77 'bitconcatenate' 'p_Result_10' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 2)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.91ns)   --->   "store i2 0, i2* @send_tx_word_count_V, align 1" [ethernet_axis.cpp:203]   --->   Operation 78 'store' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 2)> <Delay = 0.91>
ST_1 : Operation 79 [1/1] (0.91ns)   --->   "br label %._crit_edge1371.i" [ethernet_axis.cpp:204]   --->   Operation 79 'br' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 2)> <Delay = 0.91>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_10_i = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_2, i32 16, i32 47)" [ethernet_axis.cpp:186]   --->   Operation 80 'partselect' 'p_Result_10_i' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_9 = call i64 @_ssdm_op_BitConcatenate.i64.i8.i8.i16.i32(i8 87, i8 %ethernet_axi_id_V_lo, i16 %p_Val2_3, i32 %p_Result_10_i)" [ethernet_axis.cpp:189]   --->   Operation 81 'bitconcatenate' 'p_Result_9' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 1)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.91ns)   --->   "store i2 -2, i2* @send_tx_word_count_V, align 1" [ethernet_axis.cpp:192]   --->   Operation 82 'store' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 1)> <Delay = 0.91>
ST_1 : Operation 83 [1/1] (0.91ns)   --->   "br label %._crit_edge1371.i" [ethernet_axis.cpp:193]   --->   Operation 83 'br' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 1)> <Delay = 0.91>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i48 %p_Val2_2 to i16" [ethernet_axis.cpp:178]   --->   Operation 84 'trunc' 'tmp_5' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i48(i16 %tmp_5, i48 %p_Val2_1)" [ethernet_axis.cpp:178]   --->   Operation 85 'bitconcatenate' 'p_Result_8' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 0)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.91ns)   --->   "store i2 1, i2* @send_tx_word_count_V, align 1" [ethernet_axis.cpp:181]   --->   Operation 86 'store' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 0)> <Delay = 0.91>
ST_1 : Operation 87 [1/1] (0.91ns)   --->   "br label %._crit_edge1371.i" [ethernet_axis.cpp:182]   --->   Operation 87 'br' <Predicate = (fsm_state_V_load == 2 & t_V_1 == 0)> <Delay = 0.91>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = phi i1 [ undef, %11 ], [ true, %14 ], [ false, %13 ], [ false, %12 ]"   --->   Operation 88 'phi' 'tmp_last_V_1' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.41ns)   --->   "%storemerge1_i = select i1 %tmp_last_V_1, i2 0, i2 -2" [ethernet_axis.cpp:207]   --->   Operation 89 'select' 'storemerge1_i' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "store i2 %storemerge1_i, i2* @fsm_state_V, align 1" [ethernet_axis.cpp:208]   --->   Operation 90 'store' <Predicate = (fsm_state_V_load == 2)> <Delay = 1.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call { i64, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V)" [ethernet_axis.cpp:86]   --->   Operation 91 'read' 'empty' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i64, i8, i1 } %empty, 0" [ethernet_axis.cpp:86]   --->   Operation 92 'extractvalue' 'tmp_data_V_2' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_keep_V_1 = extractvalue { i64, i8, i1 } %empty, 1" [ethernet_axis.cpp:86]   --->   Operation 93 'extractvalue' 'tmp_keep_V_1' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i64, i8, i1 } %empty, 2" [ethernet_axis.cpp:86]   --->   Operation 94 'extractvalue' 'tmp_last_V_2' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%t_V = load i2* @word_count_V, align 1" [ethernet_axis.cpp:88]   --->   Operation 95 'load' 't_V' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%axi_command_V_load = load i8* @axi_command_V, align 1" [ethernet_axis.cpp:113]   --->   Operation 96 'load' 'axi_command_V_load' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tx_len_V_load = load i16* @tx_len_V, align 2" [ethernet_axis.cpp:121]   --->   Operation 97 'load' 'tx_len_V_load' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.90ns)   --->   "switch i2 %t_V, label %7 [
    i2 0, label %3
    i2 1, label %4
    i2 -2, label %5
  ]" [ethernet_axis.cpp:88]   --->   Operation 98 'switch' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.90>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i64 %tmp_data_V_2 to i16" [ethernet_axis.cpp:109]   --->   Operation 99 'trunc' 'tmp_4' <Predicate = (fsm_state_V_load == 1 & t_V == 2)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "store i16 %tmp_4, i16* @axis_len_V, align 2" [ethernet_axis.cpp:109]   --->   Operation 100 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 2)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.83ns)   --->   "store i16 %tmp_4, i16* @tx_len_V, align 2" [ethernet_axis.cpp:111]   --->   Operation 101 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 2)> <Delay = 0.83>
ST_1 : Operation 102 [1/1] (0.78ns)   --->   "%tmp_8_i = icmp eq i8 %axi_command_V_load, 82" [ethernet_axis.cpp:113]   --->   Operation 102 'icmp' 'tmp_8_i' <Predicate = (fsm_state_V_load == 1 & t_V == 2)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_8_i, label %6, label %._crit_edge1359.i" [ethernet_axis.cpp:113]   --->   Operation 103 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 2)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.83ns)   --->   "store i1 true, i1* @rx_ready_V, align 1" [ethernet_axis.cpp:114]   --->   Operation 104 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 2 & tmp_8_i)> <Delay = 0.83>
ST_1 : Operation 105 [1/1] (0.91ns)   --->   "br label %_ifconv" [ethernet_axis.cpp:117]   --->   Operation 105 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 2)> <Delay = 0.91>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i64 %tmp_data_V_2 to i32" [ethernet_axis.cpp:99]   --->   Operation 106 'trunc' 'tmp_3' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_1 = call i48 @llvm.part.set.i48.i32(i48 %p_Val2_1, i32 %tmp_3, i32 16, i32 47)" [ethernet_axis.cpp:99]   --->   Operation 107 'partset' 'p_Result_1' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.83ns)   --->   "store i48 %p_Result_1, i48* @src_address_V, align 8" [ethernet_axis.cpp:99]   --->   Operation 108 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.83>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_4_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 47)" [ethernet_axis.cpp:100]   --->   Operation 109 'partselect' 'p_Result_4_i' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "store i16 %p_Result_4_i, i16* @mac_type_V, align 2" [ethernet_axis.cpp:100]   --->   Operation 110 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_5_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 55)" [ethernet_axis.cpp:101]   --->   Operation 111 'partselect' 'p_Result_5_i' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "store i8 %p_Result_5_i, i8* @ethernet_axi_id_V, align 1" [ethernet_axis.cpp:101]   --->   Operation 112 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_6_i = call i8 @_ssdm_op_PartSelect.i8.i64.i32.i32(i64 %tmp_data_V_2, i32 56, i32 63)" [ethernet_axis.cpp:102]   --->   Operation 113 'partselect' 'p_Result_6_i' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "store i8 %p_Result_6_i, i8* @axi_command_V, align 1" [ethernet_axis.cpp:102]   --->   Operation 114 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.91ns)   --->   "br label %_ifconv" [ethernet_axis.cpp:105]   --->   Operation 115 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 1)> <Delay = 0.91>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i64 %tmp_data_V_2 to i48" [ethernet_axis.cpp:91]   --->   Operation 116 'trunc' 'tmp_2' <Predicate = (fsm_state_V_load == 1 & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "store i48 %tmp_2, i48* @dest_address_V, align 8" [ethernet_axis.cpp:91]   --->   Operation 117 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_1_i = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_V_2, i32 48, i32 63)" [ethernet_axis.cpp:92]   --->   Operation 118 'partselect' 'p_Result_1_i' <Predicate = (fsm_state_V_load == 1 & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_s = call i48 @llvm.part.set.i48.i16(i48 %p_Val2_1, i16 %p_Result_1_i, i32 0, i32 15)" [ethernet_axis.cpp:92]   --->   Operation 119 'partset' 'p_Result_s' <Predicate = (fsm_state_V_load == 1 & t_V == 0)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.83ns)   --->   "store i48 %p_Result_s, i48* @src_address_V, align 8" [ethernet_axis.cpp:92]   --->   Operation 120 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 0)> <Delay = 0.83>
ST_1 : Operation 121 [1/1] (0.91ns)   --->   "br label %_ifconv" [ethernet_axis.cpp:95]   --->   Operation 121 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 0)> <Delay = 0.91>
ST_1 : Operation 122 [1/1] (0.78ns)   --->   "%tmp_9_i = icmp ne i8 %axi_command_V_load, 87" [ethernet_axis.cpp:121]   --->   Operation 122 'icmp' 'tmp_9_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (1.09ns)   --->   "%tmp_i = icmp eq i16 %tx_len_V_load, 0" [ethernet_axis.cpp:121]   --->   Operation 123 'icmp' 'tmp_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.33ns)   --->   "%or_cond_i = or i1 %tmp_9_i, %tmp_i" [ethernet_axis.cpp:121]   --->   Operation 124 'or' 'or_cond_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %._crit_edge1360.i, label %8" [ethernet_axis.cpp:121]   --->   Operation 125 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 3)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (1.09ns)   --->   "%tmp_6_i = icmp ugt i16 %tx_len_V_load, 8" [ethernet_axis.cpp:122]   --->   Operation 126 'icmp' 'tmp_6_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_6_i, label %9, label %_ifconv1" [ethernet_axis.cpp:122]   --->   Operation 127 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (1.09ns)   --->   "%tmp_12_i = icmp eq i16 %tx_len_V_load, 8" [ethernet_axis.cpp:134]   --->   Operation 128 'icmp' 'tmp_12_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (1.09ns)   --->   "%tmp_15_i = icmp eq i16 %tx_len_V_load, 7" [ethernet_axis.cpp:136]   --->   Operation 129 'icmp' 'tmp_15_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (1.09ns)   --->   "%tmp_18_i = icmp eq i16 %tx_len_V_load, 6" [ethernet_axis.cpp:138]   --->   Operation 130 'icmp' 'tmp_18_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (1.09ns)   --->   "%tmp_21_i = icmp eq i16 %tx_len_V_load, 5" [ethernet_axis.cpp:140]   --->   Operation 131 'icmp' 'tmp_21_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (1.09ns)   --->   "%tmp_24_i = icmp eq i16 %tx_len_V_load, 4" [ethernet_axis.cpp:142]   --->   Operation 132 'icmp' 'tmp_24_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (1.09ns)   --->   "%tmp_27_i = icmp eq i16 %tx_len_V_load, 3" [ethernet_axis.cpp:144]   --->   Operation 133 'icmp' 'tmp_27_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (1.09ns)   --->   "%tmp_30_i = icmp eq i16 %tx_len_V_load, 2" [ethernet_axis.cpp:146]   --->   Operation 134 'icmp' 'tmp_30_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.83ns)   --->   "br label %10"   --->   Operation 135 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.83>
ST_1 : Operation 136 [1/1] (1.41ns)   --->   "%tmp_11_i = add i16 %tx_len_V_load, -8" [ethernet_axis.cpp:128]   --->   Operation 136 'add' 'tmp_11_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & tmp_6_i)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.83ns)   --->   "br label %10" [ethernet_axis.cpp:129]   --->   Operation 137 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & tmp_6_i)> <Delay = 0.83>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%storemerge3_i = phi i16 [ 0, %_ifconv1 ], [ %tmp_11_i, %9 ]" [ethernet_axis.cpp:128]   --->   Operation 138 'phi' 'storemerge3_i' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.83ns)   --->   "store i16 %storemerge3_i, i16* @tx_len_V, align 2" [ethernet_axis.cpp:128]   --->   Operation 139 'store' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i)> <Delay = 0.83>
ST_1 : Operation 140 [1/1] (0.91ns)   --->   "br label %_ifconv" [ethernet_axis.cpp:155]   --->   Operation 140 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 3)> <Delay = 0.91>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node word_count_V_flag_1_s)   --->   "%word_count_V_flag_i = phi i1 [ false, %._crit_edge1360.i ], [ true, %._crit_edge1359.i ], [ true, %4 ], [ true, %3 ]"   --->   Operation 141 'phi' 'word_count_V_flag_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node word_count_V_new_1_i)   --->   "%word_count_V_new_i = phi i2 [ undef, %._crit_edge1360.i ], [ -1, %._crit_edge1359.i ], [ -2, %4 ], [ 1, %3 ]"   --->   Operation 142 'phi' 'word_count_V_new_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%axi_command_V_loc_i = phi i8 [ %axi_command_V_load, %._crit_edge1360.i ], [ %axi_command_V_load, %._crit_edge1359.i ], [ %p_Result_6_i, %4 ], [ %axi_command_V_load, %3 ]" [ethernet_axis.cpp:113]   --->   Operation 143 'phi' 'axi_command_V_loc_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.78ns)   --->   "%tmp_32_i = icmp eq i8 %axi_command_V_loc_i, 87" [ethernet_axis.cpp:165]   --->   Operation 144 'icmp' 'tmp_32_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node storemerge5_i)   --->   "%storemerge4_i = select i1 %tmp_32_i, i2 -2, i2 0" [ethernet_axis.cpp:165]   --->   Operation 145 'select' 'storemerge4_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.33ns) (out node of the LUT)   --->   "%word_count_V_flag_1_s = or i1 %tmp_last_V_2, %word_count_V_flag_i" [ethernet_axis.cpp:86]   --->   Operation 146 'or' 'word_count_V_flag_1_s' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.41ns) (out node of the LUT)   --->   "%word_count_V_new_1_i = select i1 %tmp_last_V_2, i2 0, i2 %word_count_V_new_i" [ethernet_axis.cpp:86]   --->   Operation 147 'select' 'word_count_V_new_1_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.41ns) (out node of the LUT)   --->   "%storemerge5_i = select i1 %tmp_last_V_2, i2 %storemerge4_i, i2 1" [ethernet_axis.cpp:86]   --->   Operation 148 'select' 'storemerge5_i' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (1.00ns)   --->   "store i2 %storemerge5_i, i2* @fsm_state_V, align 1" [ethernet_axis.cpp:164]   --->   Operation 149 'store' <Predicate = (fsm_state_V_load == 1)> <Delay = 1.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "br i1 %word_count_V_flag_1_s, label %mergeST.i, label %._crit_edge1370.critedge.new.i" [ethernet_axis.cpp:86]   --->   Operation 150 'br' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "store i2 %word_count_V_new_1_i, i2* @word_count_V, align 1" [ethernet_axis.cpp:94]   --->   Operation 151 'store' <Predicate = (fsm_state_V_load == 1 & word_count_V_flag_1_s)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (1.26ns)   --->   "store i16 0, i16* @rx_len_V, align 2" [ethernet_axis.cpp:69]   --->   Operation 152 'store' <Predicate = (fsm_state_V_load == 0)> <Delay = 1.26>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i64P.i8P.i1P(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, i32 1)" [ethernet_axis.cpp:71]   --->   Operation 153 'nbreadreq' 'tmp' <Predicate = (fsm_state_V_load == 0)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 154 [1/1] (0.83ns)   --->   "br i1 %tmp, label %._crit_edge1355.i, label %1" [ethernet_axis.cpp:71]   --->   Operation 154 'br' <Predicate = (fsm_state_V_load == 0)> <Delay = 0.83>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i64P.i8P.i1P(i64* @rx_fifo_V_data_V, i8* @rx_fifo_V_keep_V, i1* @rx_fifo_V_last_V, i32 1)" [ethernet_axis.cpp:74]   --->   Operation 155 'nbreadreq' 'tmp_1' <Predicate = (fsm_state_V_load == 0 & !tmp)> <Delay = 0.00> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 0> <FIFO>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_4_cast_i)   --->   "%brmerge_demorgan_i = and i1 %rx_ready_V_load, %tmp_1" [ethernet_axis.cpp:74]   --->   Operation 156 'and' 'brmerge_demorgan_i' <Predicate = (fsm_state_V_load == 0 & !tmp)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_4_cast_i = select i1 %brmerge_demorgan_i, i2 -1, i2 0" [ethernet_axis.cpp:74]   --->   Operation 157 'select' 'p_4_cast_i' <Predicate = (fsm_state_V_load == 0 & !tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.83ns)   --->   "br label %._crit_edge1355.i" [ethernet_axis.cpp:74]   --->   Operation 158 'br' <Predicate = (fsm_state_V_load == 0 & !tmp)> <Delay = 0.83>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%storemerge2_i = phi i2 [ 1, %0 ], [ %p_4_cast_i, %1 ]" [ethernet_axis.cpp:74]   --->   Operation 159 'phi' 'storemerge2_i' <Predicate = (fsm_state_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "store i2 %storemerge2_i, i2* @fsm_state_V, align 1" [ethernet_axis.cpp:72]   --->   Operation 160 'store' <Predicate = (fsm_state_V_load == 0)> <Delay = 1.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = phi i64 [ %p_Result_13, %45 ], [ %tmp_data_V_4, %._crit_edge1373.i ], [ %p_Result_12, %17 ], [ %p_Result_11, %16 ]"   --->   Operation 161 'phi' 'tmp_data_V_3' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V_3, i8 -1, i1 %tmp_last_V_3)" [ethernet_axis.cpp:298]   --->   Operation 162 'write' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i64 [ undef, %11 ], [ %p_Result_10, %14 ], [ %p_Result_9, %13 ], [ %p_Result_8, %12 ]"   --->   Operation 163 'phi' 'tmp_data_V' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V, i8 -1, i1 %tmp_last_V_1)" [ethernet_axis.cpp:214]   --->   Operation 164 'write' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 165 [1/1] (0.33ns)   --->   "%sel_tmp7_demorgan = or i1 %tmp_12_i, %tmp_15_i" [ethernet_axis.cpp:136]   --->   Operation 165 'or' 'sel_tmp7_demorgan' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.33ns)   --->   "%sel_tmp14_demorgan = or i1 %sel_tmp7_demorgan, %tmp_18_i" [ethernet_axis.cpp:138]   --->   Operation 166 'or' 'sel_tmp14_demorgan' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp1)   --->   "%sel_tmp = xor i1 %sel_tmp14_demorgan, true" [ethernet_axis.cpp:138]   --->   Operation 167 'xor' 'sel_tmp' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp1 = and i1 %tmp_21_i, %sel_tmp" [ethernet_axis.cpp:140]   --->   Operation 168 'and' 'sel_tmp1' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.33ns)   --->   "%sel_tmp23_demorgan = or i1 %sel_tmp14_demorgan, %tmp_21_i" [ethernet_axis.cpp:140]   --->   Operation 169 'or' 'sel_tmp23_demorgan' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp4 = xor i1 %sel_tmp23_demorgan, true" [ethernet_axis.cpp:140]   --->   Operation 170 'xor' 'sel_tmp4' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp5 = and i1 %tmp_24_i, %sel_tmp4" [ethernet_axis.cpp:142]   --->   Operation 171 'and' 'sel_tmp5' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp34_demorgan = or i1 %sel_tmp23_demorgan, %tmp_24_i" [ethernet_axis.cpp:142]   --->   Operation 172 'or' 'sel_tmp34_demorgan' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp6 = xor i1 %sel_tmp34_demorgan, true" [ethernet_axis.cpp:142]   --->   Operation 173 'xor' 'sel_tmp6' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp9 = and i1 %tmp_27_i, %sel_tmp6" [ethernet_axis.cpp:144]   --->   Operation 174 'and' 'sel_tmp9' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp9, %sel_tmp5" [ethernet_axis.cpp:146]   --->   Operation 175 'or' 'or_cond' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 176 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V_3, i8 -1, i1 %tmp_last_V_3)" [ethernet_axis.cpp:298]   --->   Operation 176 'write' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 177 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, i64 %tmp_data_V, i8 -1, i1 %tmp_last_V_1)" [ethernet_axis.cpp:214]   --->   Operation 177 'write' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp2 = xor i1 %tmp_12_i, true" [ethernet_axis.cpp:134]   --->   Operation 178 'xor' 'sel_tmp2' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_15_i, %sel_tmp2" [ethernet_axis.cpp:136]   --->   Operation 179 'and' 'sel_tmp3' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp7 = xor i1 %sel_tmp7_demorgan, true" [ethernet_axis.cpp:136]   --->   Operation 180 'xor' 'sel_tmp7' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%sel_tmp8 = and i1 %tmp_18_i, %sel_tmp7" [ethernet_axis.cpp:138]   --->   Operation 181 'and' 'sel_tmp8' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node tmp_keep_V_2)   --->   "%newSel_cast_cast = select i1 %sel_tmp9, i6 7, i6 15" [ethernet_axis.cpp:146]   --->   Operation 182 'select' 'newSel_cast_cast' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i & or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node tmp_keep_V_2)   --->   "%newSel1 = select i1 %sel_tmp1, i6 31, i6 -1" [ethernet_axis.cpp:146]   --->   Operation 183 'select' 'newSel1' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i & !or_cond)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node or_cond8)   --->   "%or_cond2 = or i1 %sel_tmp1, %sel_tmp8" [ethernet_axis.cpp:146]   --->   Operation 184 'or' 'or_cond2' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%newSel3 = select i1 %sel_tmp3, i8 127, i8 -1" [ethernet_axis.cpp:146]   --->   Operation 185 'select' 'newSel3' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%or_cond4 = or i1 %sel_tmp3, %tmp_12_i" [ethernet_axis.cpp:146]   --->   Operation 186 'or' 'or_cond4' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node newSel9)   --->   "%newSel5_cast_cast = select i1 %tmp_30_i, i8 3, i8 1" [ethernet_axis.cpp:146]   --->   Operation 187 'select' 'newSel5_cast_cast' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_keep_V_2)   --->   "%newSel7 = select i1 %or_cond, i6 %newSel_cast_cast, i6 %newSel1" [ethernet_axis.cpp:146]   --->   Operation 188 'select' 'newSel7' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_keep_V_2)   --->   "%newSel7_cast = zext i6 %newSel7 to i8" [ethernet_axis.cpp:146]   --->   Operation 189 'zext' 'newSel7_cast' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond8 = or i1 %or_cond, %or_cond2" [ethernet_axis.cpp:146]   --->   Operation 190 'or' 'or_cond8' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.33ns) (out node of the LUT)   --->   "%newSel9 = select i1 %or_cond4, i8 %newSel3, i8 %newSel5_cast_cast" [ethernet_axis.cpp:146]   --->   Operation 191 'select' 'newSel9' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.29ns) (out node of the LUT)   --->   "%tmp_keep_V_2 = select i1 %or_cond8, i8 %newSel7_cast, i8 %newSel9" [ethernet_axis.cpp:146]   --->   Operation 192 'select' 'tmp_keep_V_2' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %tx_fifo_V_data_V, i8* %tx_fifo_V_keep_V, i1* %tx_fifo_V_last_V, i64 %tmp_data_V_2, i8 %tmp_keep_V_2, i1 true)" [ethernet_axis.cpp:151]   --->   Operation 193 'write' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 194 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %tx_fifo_V_data_V, i8* %tx_fifo_V_keep_V, i1* %tx_fifo_V_last_V, i64 %tmp_data_V_2, i8 %tmp_keep_V_1, i1 %tmp_last_V_2)" [ethernet_axis.cpp:127]   --->   Operation 194 'write' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & tmp_6_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @rx_fifo_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 195 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @rx_fifo_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* @rx_fifo_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %tx_fifo_V_data_V, i8* %tx_fifo_V_keep_V, i1* %tx_fifo_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_out_V_data_V, i8* %data_out_V_keep_V, i1* %data_out_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 199 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %data_in_V_data_V, i8* %data_in_V_keep_V, i1* %data_in_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 200 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [ethernet_axis.cpp:40]   --->   Operation 201 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "br label %43"   --->   Operation 202 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & !tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "br label %._crit_edge1372.i" [ethernet_axis.cpp:270]   --->   Operation 203 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & !tmp_26_i & tmp_29_i)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "br label %35"   --->   Operation 204 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & !tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %35" [ethernet_axis.cpp:268]   --->   Operation 205 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i & tmp_26_i)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "br label %36"   --->   Operation 206 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & !tmp_23_i)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "br label %36" [ethernet_axis.cpp:266]   --->   Operation 207 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i & tmp_23_i)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "br label %37"   --->   Operation 208 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & !tmp_20_i)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "br label %37" [ethernet_axis.cpp:264]   --->   Operation 209 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i & tmp_20_i)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "br label %38"   --->   Operation 210 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & !tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "br label %38" [ethernet_axis.cpp:262]   --->   Operation 211 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i & tmp_17_i)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "br label %39"   --->   Operation 212 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & !tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "br label %39" [ethernet_axis.cpp:260]   --->   Operation 213 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i & tmp_14_i)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "br label %40"   --->   Operation 214 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & !tmp_10_i)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "br label %40" [ethernet_axis.cpp:258]   --->   Operation 215 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i & tmp_10_i)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "br label %41"   --->   Operation 216 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & !tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "br label %41" [ethernet_axis.cpp:256]   --->   Operation 217 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V & tmp_4_i)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "br label %43" [ethernet_axis.cpp:271]   --->   Operation 218 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "br label %._crit_edge1373.i" [ethernet_axis.cpp:276]   --->   Operation 219 'br' <Predicate = (fsm_state_V_load == 3 & t_V_2 == 2 & tmp_last_V)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "br label %ethernet_axis_ip.exit" [ethernet_axis.cpp:300]   --->   Operation 220 'br' <Predicate = (fsm_state_V_load == 3)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "br label %ethernet_axis_ip.exit" [ethernet_axis.cpp:216]   --->   Operation 221 'br' <Predicate = (fsm_state_V_load == 2)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge1359.i" [ethernet_axis.cpp:114]   --->   Operation 222 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 2 & tmp_8_i)> <Delay = 0.00>
ST_4 : Operation 223 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %tx_fifo_V_data_V, i8* %tx_fifo_V_keep_V, i1* %tx_fifo_V_last_V, i64 %tmp_data_V_2, i8 %tmp_keep_V_2, i1 true)" [ethernet_axis.cpp:151]   --->   Operation 223 'write' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & !tmp_6_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 224 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i1P(i64* %tx_fifo_V_data_V, i8* %tx_fifo_V_keep_V, i1* %tx_fifo_V_last_V, i64 %tmp_data_V_2, i8 %tmp_keep_V_1, i1 %tmp_last_V_2)" [ethernet_axis.cpp:127]   --->   Operation 224 'write' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i & tmp_6_i)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "br label %._crit_edge1360.i" [ethernet_axis.cpp:154]   --->   Operation 225 'br' <Predicate = (fsm_state_V_load == 1 & t_V == 3 & !or_cond_i)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge1370.critedge.new.i"   --->   Operation 226 'br' <Predicate = (fsm_state_V_load == 1 & word_count_V_flag_1_s)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "br label %ethernet_axis_ip.exit" [ethernet_axis.cpp:170]   --->   Operation 227 'br' <Predicate = (fsm_state_V_load == 1)> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "br label %ethernet_axis_ip.exit" [ethernet_axis.cpp:81]   --->   Operation 228 'br' <Predicate = (fsm_state_V_load == 0)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 229 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_fifo_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_fifo_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_fifo_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fsm_state_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_ready_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dest_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ src_address_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ mac_type_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ ethernet_axi_id_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ rx_fifo_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_fifo_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ rx_fifo_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ word_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ axi_command_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tx_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ axis_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ send_tx_word_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ send_rx_word_count_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fsm_state_V_load      (load          ) [ 01111]
rx_len_V_load         (load          ) [ 00000]
rx_ready_V_load       (load          ) [ 00000]
p_Val2_2              (load          ) [ 00000]
p_Val2_1              (load          ) [ 00000]
p_Val2_3              (load          ) [ 00000]
ethernet_axi_id_V_lo  (load          ) [ 00000]
StgValue_12           (switch        ) [ 00000]
StgValue_13           (store         ) [ 00000]
t_V_2                 (load          ) [ 01111]
StgValue_15           (switch        ) [ 00000]
empty_15              (read          ) [ 00000]
tmp_data_V_4          (extractvalue  ) [ 01100]
tmp_keep_V            (extractvalue  ) [ 00000]
tmp_last_V            (extractvalue  ) [ 01111]
StgValue_20           (br            ) [ 00000]
tmp_5_i               (add           ) [ 00000]
StgValue_22           (store         ) [ 00000]
tmp_4_i               (icmp          ) [ 01111]
StgValue_24           (br            ) [ 00000]
tmp_10_i              (icmp          ) [ 01111]
StgValue_26           (br            ) [ 00000]
tmp_14_i              (icmp          ) [ 01111]
StgValue_28           (br            ) [ 00000]
tmp_17_i              (icmp          ) [ 01111]
StgValue_30           (br            ) [ 00000]
tmp_20_i              (icmp          ) [ 01111]
StgValue_32           (br            ) [ 00000]
tmp_23_i              (icmp          ) [ 01111]
StgValue_34           (br            ) [ 00000]
tmp_26_i              (icmp          ) [ 01111]
StgValue_36           (br            ) [ 00000]
tmp_29_i              (icmp          ) [ 01111]
StgValue_38           (br            ) [ 00000]
tmp_31_i              (add           ) [ 00000]
StgValue_40           (store         ) [ 00000]
tmp_28_i              (add           ) [ 00000]
StgValue_42           (store         ) [ 00000]
tmp_25_i              (add           ) [ 00000]
StgValue_44           (store         ) [ 00000]
tmp_22_i              (add           ) [ 00000]
StgValue_46           (store         ) [ 00000]
tmp_19_i              (add           ) [ 00000]
StgValue_48           (store         ) [ 00000]
tmp_16_i              (add           ) [ 00000]
StgValue_50           (store         ) [ 00000]
tmp_13_i              (add           ) [ 00000]
StgValue_52           (store         ) [ 00000]
tmp_7_i               (add           ) [ 00000]
StgValue_54           (store         ) [ 00000]
StgValue_55           (br            ) [ 00000]
StgValue_56           (store         ) [ 00000]
StgValue_57           (br            ) [ 01100]
p_Result_16_i         (partselect    ) [ 00000]
tmp_7                 (trunc         ) [ 00000]
p_Result_12           (bitconcatenate) [ 01100]
StgValue_61           (store         ) [ 00000]
StgValue_62           (br            ) [ 01100]
tmp_6                 (trunc         ) [ 00000]
p_Result_11           (bitconcatenate) [ 01100]
StgValue_65           (store         ) [ 00000]
StgValue_66           (br            ) [ 01100]
p_Result_13           (bitconcatenate) [ 01100]
StgValue_68           (store         ) [ 00000]
StgValue_69           (br            ) [ 01100]
tmp_last_V_3          (phi           ) [ 01110]
not_tmp_last_V_9_i    (xor           ) [ 00000]
storemerge_cast_i     (select        ) [ 00000]
StgValue_73           (store         ) [ 00000]
t_V_1                 (load          ) [ 01000]
StgValue_75           (switch        ) [ 01100]
axis_len_V_load       (load          ) [ 00000]
p_Result_10           (bitconcatenate) [ 01100]
StgValue_78           (store         ) [ 00000]
StgValue_79           (br            ) [ 01100]
p_Result_10_i         (partselect    ) [ 00000]
p_Result_9            (bitconcatenate) [ 01100]
StgValue_82           (store         ) [ 00000]
StgValue_83           (br            ) [ 01100]
tmp_5                 (trunc         ) [ 00000]
p_Result_8            (bitconcatenate) [ 01100]
StgValue_86           (store         ) [ 00000]
StgValue_87           (br            ) [ 01100]
tmp_last_V_1          (phi           ) [ 01110]
storemerge1_i         (select        ) [ 00000]
StgValue_90           (store         ) [ 00000]
empty                 (read          ) [ 00000]
tmp_data_V_2          (extractvalue  ) [ 01111]
tmp_keep_V_1          (extractvalue  ) [ 01111]
tmp_last_V_2          (extractvalue  ) [ 01111]
t_V                   (load          ) [ 01111]
axi_command_V_load    (load          ) [ 00000]
tx_len_V_load         (load          ) [ 00000]
StgValue_98           (switch        ) [ 00000]
tmp_4                 (trunc         ) [ 00000]
StgValue_100          (store         ) [ 00000]
StgValue_101          (store         ) [ 00000]
tmp_8_i               (icmp          ) [ 01111]
StgValue_103          (br            ) [ 00000]
StgValue_104          (store         ) [ 00000]
StgValue_105          (br            ) [ 00000]
tmp_3                 (trunc         ) [ 00000]
p_Result_1            (partset       ) [ 00000]
StgValue_108          (store         ) [ 00000]
p_Result_4_i          (partselect    ) [ 00000]
StgValue_110          (store         ) [ 00000]
p_Result_5_i          (partselect    ) [ 00000]
StgValue_112          (store         ) [ 00000]
p_Result_6_i          (partselect    ) [ 00000]
StgValue_114          (store         ) [ 00000]
StgValue_115          (br            ) [ 00000]
tmp_2                 (trunc         ) [ 00000]
StgValue_117          (store         ) [ 00000]
p_Result_1_i          (partselect    ) [ 00000]
p_Result_s            (partset       ) [ 00000]
StgValue_120          (store         ) [ 00000]
StgValue_121          (br            ) [ 00000]
tmp_9_i               (icmp          ) [ 00000]
tmp_i                 (icmp          ) [ 00000]
or_cond_i             (or            ) [ 01111]
StgValue_125          (br            ) [ 00000]
tmp_6_i               (icmp          ) [ 01111]
StgValue_127          (br            ) [ 00000]
tmp_12_i              (icmp          ) [ 01110]
tmp_15_i              (icmp          ) [ 01110]
tmp_18_i              (icmp          ) [ 01110]
tmp_21_i              (icmp          ) [ 01100]
tmp_24_i              (icmp          ) [ 01100]
tmp_27_i              (icmp          ) [ 01100]
tmp_30_i              (icmp          ) [ 01110]
StgValue_135          (br            ) [ 00000]
tmp_11_i              (add           ) [ 00000]
StgValue_137          (br            ) [ 00000]
storemerge3_i         (phi           ) [ 00000]
StgValue_139          (store         ) [ 00000]
StgValue_140          (br            ) [ 00000]
word_count_V_flag_i   (phi           ) [ 00000]
word_count_V_new_i    (phi           ) [ 00000]
axi_command_V_loc_i   (phi           ) [ 00000]
tmp_32_i              (icmp          ) [ 00000]
storemerge4_i         (select        ) [ 00000]
word_count_V_flag_1_s (or            ) [ 01111]
word_count_V_new_1_i  (select        ) [ 00000]
storemerge5_i         (select        ) [ 00000]
StgValue_149          (store         ) [ 00000]
StgValue_150          (br            ) [ 00000]
StgValue_151          (store         ) [ 00000]
StgValue_152          (store         ) [ 00000]
tmp                   (nbreadreq     ) [ 01000]
StgValue_154          (br            ) [ 00000]
tmp_1                 (nbreadreq     ) [ 00000]
brmerge_demorgan_i    (and           ) [ 00000]
p_4_cast_i            (select        ) [ 00000]
StgValue_158          (br            ) [ 00000]
storemerge2_i         (phi           ) [ 00000]
StgValue_160          (store         ) [ 00000]
tmp_data_V_3          (phi           ) [ 01110]
tmp_data_V            (phi           ) [ 01110]
sel_tmp7_demorgan     (or            ) [ 01010]
sel_tmp14_demorgan    (or            ) [ 00000]
sel_tmp               (xor           ) [ 00000]
sel_tmp1              (and           ) [ 01010]
sel_tmp23_demorgan    (or            ) [ 00000]
sel_tmp4              (xor           ) [ 00000]
sel_tmp5              (and           ) [ 00000]
sel_tmp34_demorgan    (or            ) [ 00000]
sel_tmp6              (xor           ) [ 00000]
sel_tmp9              (and           ) [ 01010]
or_cond               (or            ) [ 01010]
StgValue_176          (write         ) [ 00000]
StgValue_177          (write         ) [ 00000]
sel_tmp2              (xor           ) [ 00000]
sel_tmp3              (and           ) [ 00000]
sel_tmp7              (xor           ) [ 00000]
sel_tmp8              (and           ) [ 00000]
newSel_cast_cast      (select        ) [ 00000]
newSel1               (select        ) [ 00000]
or_cond2              (or            ) [ 00000]
newSel3               (select        ) [ 00000]
or_cond4              (or            ) [ 00000]
newSel5_cast_cast     (select        ) [ 00000]
newSel7               (select        ) [ 00000]
newSel7_cast          (zext          ) [ 00000]
or_cond8              (or            ) [ 00000]
newSel9               (select        ) [ 00000]
tmp_keep_V_2          (select        ) [ 01001]
StgValue_195          (specinterface ) [ 00000]
StgValue_196          (specinterface ) [ 00000]
StgValue_197          (specinterface ) [ 00000]
StgValue_198          (specinterface ) [ 00000]
StgValue_199          (specinterface ) [ 00000]
StgValue_200          (specinterface ) [ 00000]
StgValue_201          (specpipeline  ) [ 00000]
StgValue_202          (br            ) [ 00000]
StgValue_203          (br            ) [ 00000]
StgValue_204          (br            ) [ 00000]
StgValue_205          (br            ) [ 00000]
StgValue_206          (br            ) [ 00000]
StgValue_207          (br            ) [ 00000]
StgValue_208          (br            ) [ 00000]
StgValue_209          (br            ) [ 00000]
StgValue_210          (br            ) [ 00000]
StgValue_211          (br            ) [ 00000]
StgValue_212          (br            ) [ 00000]
StgValue_213          (br            ) [ 00000]
StgValue_214          (br            ) [ 00000]
StgValue_215          (br            ) [ 00000]
StgValue_216          (br            ) [ 00000]
StgValue_217          (br            ) [ 00000]
StgValue_218          (br            ) [ 00000]
StgValue_219          (br            ) [ 00000]
StgValue_220          (br            ) [ 00000]
StgValue_221          (br            ) [ 00000]
StgValue_222          (br            ) [ 00000]
StgValue_223          (write         ) [ 00000]
StgValue_224          (write         ) [ 00000]
StgValue_225          (br            ) [ 00000]
StgValue_226          (br            ) [ 00000]
StgValue_227          (br            ) [ 00000]
StgValue_228          (br            ) [ 00000]
StgValue_229          (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_fifo_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_fifo_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_fifo_V_last_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_fifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fsm_state_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fsm_state_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rx_len_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_len_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rx_ready_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_ready_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dest_address_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_address_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="src_address_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_address_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mac_type_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_type_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="ethernet_axi_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ethernet_axi_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="rx_fifo_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="rx_fifo_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="rx_fifo_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rx_fifo_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="word_count_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word_count_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="axi_command_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_command_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tx_len_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_len_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="axis_len_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis_len_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="send_tx_word_count_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_tx_word_count_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="send_rx_word_count_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_rx_word_count_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i8.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i8.i8.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="empty_15_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="73" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="empty_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="73" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="0" index="3" bw="1" slack="0"/>
<pin id="195" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_nbreadreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="8" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="0" index="4" bw="1" slack="0"/>
<pin id="206" dir="1" index="5" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_1_nbreadreq_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="0" index="4" bw="1" slack="0"/>
<pin id="218" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="0" index="2" bw="8" slack="0"/>
<pin id="228" dir="0" index="3" bw="1" slack="0"/>
<pin id="229" dir="0" index="4" bw="64" slack="0"/>
<pin id="230" dir="0" index="5" bw="1" slack="0"/>
<pin id="231" dir="0" index="6" bw="1" slack="1"/>
<pin id="232" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_162/2 StgValue_164/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="0" index="4" bw="64" slack="2"/>
<pin id="244" dir="0" index="5" bw="8" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_193/3 StgValue_194/3 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_last_V_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_last_V_3_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="4" bw="1" slack="0"/>
<pin id="262" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="6" bw="1" slack="0"/>
<pin id="264" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_3/1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="tmp_last_V_1_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="1"/>
<pin id="273" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_last_V_1_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="4" bw="1" slack="0"/>
<pin id="281" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="6" bw="1" slack="0"/>
<pin id="283" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V_1/1 "/>
</bind>
</comp>

<comp id="290" class="1005" name="storemerge3_i_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="292" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge3_i (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="storemerge3_i_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="16" slack="0"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge3_i/1 "/>
</bind>
</comp>

<comp id="300" class="1005" name="word_count_V_flag_i_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag_i (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="word_count_V_flag_i_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="4" bw="1" slack="0"/>
<pin id="309" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="6" bw="1" slack="0"/>
<pin id="311" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_flag_i/1 "/>
</bind>
</comp>

<comp id="317" class="1005" name="word_count_V_new_i_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="319" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_new_i (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="word_count_V_new_i_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="2" slack="0"/>
<pin id="326" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="6" bw="1" slack="0"/>
<pin id="328" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="8" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="word_count_V_new_i/1 "/>
</bind>
</comp>

<comp id="334" class="1005" name="axi_command_V_loc_i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="336" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_command_V_loc_i (phireg) "/>
</bind>
</comp>

<comp id="337" class="1004" name="axi_command_V_loc_i_phi_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="8" slack="0"/>
<pin id="341" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="4" bw="8" slack="0"/>
<pin id="343" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="8" slack="0"/>
<pin id="345" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="8" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_command_V_loc_i/1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="storemerge2_i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="349" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge2_i (phireg) "/>
</bind>
</comp>

<comp id="350" class="1004" name="storemerge2_i_phi_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="2" slack="0"/>
<pin id="354" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge2_i/1 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_data_V_3_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="1"/>
<pin id="359" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_data_V_3_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="1"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="64" slack="1"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="64" slack="1"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="64" slack="1"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V_3/2 "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_data_V_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_data_V_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="64" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="64" slack="1"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="64" slack="1"/>
<pin id="386" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5_i/1 tmp_7_i/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 StgValue_54/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="0"/>
<pin id="404" dir="0" index="1" bw="48" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="0" index="3" bw="7" slack="0"/>
<pin id="407" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i/1 p_Result_10_i/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="fsm_state_V_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fsm_state_V_load/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="rx_len_V_load_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="0"/>
<pin id="417" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rx_len_V_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="rx_ready_V_load_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rx_ready_V_load/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="p_Val2_2_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="48" slack="0"/>
<pin id="426" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Val2_1_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="48" slack="0"/>
<pin id="431" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Val2_3_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="ethernet_axi_id_V_lo_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ethernet_axi_id_V_lo/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="StgValue_13_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="t_V_2_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="0"/>
<pin id="449" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_2/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_data_V_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="73" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_keep_V_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="73" slack="0"/>
<pin id="457" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_last_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="73" slack="0"/>
<pin id="461" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_4_i_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_10_i_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10_i/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_14_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="0" index="1" bw="7" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14_i/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_17_i_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_20_i_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20_i/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_23_i_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23_i/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_26_i_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="3" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26_i/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_29_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="8" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29_i/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_31_i_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31_i/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="StgValue_40_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="0" index="1" bw="16" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_28_i_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="16" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28_i/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="StgValue_42_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="16" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_25_i_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="16" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="0"/>
<pin id="538" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25_i/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="StgValue_44_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="0"/>
<pin id="543" dir="0" index="1" bw="16" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_22_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="0"/>
<pin id="549" dir="0" index="1" bw="4" slack="0"/>
<pin id="550" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22_i/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="StgValue_46_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_46/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_19_i_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="0" index="1" bw="4" slack="0"/>
<pin id="562" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19_i/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="StgValue_48_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="16" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_16_i_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16_i/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="StgValue_50_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="0"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_13_i_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13_i/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="StgValue_52_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="StgValue_56_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_7_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="p_Result_12_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="0"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="0" index="3" bw="8" slack="0"/>
<pin id="610" dir="0" index="4" bw="8" slack="0"/>
<pin id="611" dir="0" index="5" bw="32" slack="0"/>
<pin id="612" dir="1" index="6" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_12/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="StgValue_61_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="2" slack="0"/>
<pin id="621" dir="0" index="1" bw="2" slack="0"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_6_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="48" slack="0"/>
<pin id="627" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="0" index="1" bw="16" slack="0"/>
<pin id="632" dir="0" index="2" bw="48" slack="0"/>
<pin id="633" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_11/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="StgValue_65_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="2" slack="0"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="p_Result_13_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="64" slack="0"/>
<pin id="645" dir="0" index="1" bw="47" slack="0"/>
<pin id="646" dir="0" index="2" bw="16" slack="0"/>
<pin id="647" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_13/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="StgValue_68_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="2" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="not_tmp_last_V_9_i_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_last_V_9_i/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="storemerge_cast_i_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="0"/>
<pin id="667" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge_cast_i/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="StgValue_73_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="0" index="1" bw="2" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="t_V_1_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="0"/>
<pin id="679" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="axis_len_V_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axis_len_V_load/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="p_Result_10_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="0"/>
<pin id="687" dir="0" index="1" bw="47" slack="0"/>
<pin id="688" dir="0" index="2" bw="16" slack="0"/>
<pin id="689" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="StgValue_78_store_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="2" slack="0"/>
<pin id="696" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_78/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_Result_9_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="64" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="0"/>
<pin id="703" dir="0" index="3" bw="16" slack="0"/>
<pin id="704" dir="0" index="4" bw="32" slack="0"/>
<pin id="705" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="StgValue_82_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="2" slack="0"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="48" slack="0"/>
<pin id="719" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="p_Result_8_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="64" slack="0"/>
<pin id="723" dir="0" index="1" bw="16" slack="0"/>
<pin id="724" dir="0" index="2" bw="48" slack="0"/>
<pin id="725" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="StgValue_86_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="2" slack="0"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_86/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="storemerge1_i_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="2" slack="0"/>
<pin id="739" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1_i/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="StgValue_90_store_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="0" index="1" bw="2" slack="0"/>
<pin id="746" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_90/1 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_data_V_2_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="73" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_keep_V_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="73" slack="0"/>
<pin id="755" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_1/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_last_V_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="73" slack="0"/>
<pin id="759" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="t_V_load_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="0"/>
<pin id="763" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="axi_command_V_load_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_command_V_load/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tx_len_V_load_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="0"/>
<pin id="774" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_len_V_load/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_4_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="StgValue_100_store_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="16" slack="0"/>
<pin id="783" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_100/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="StgValue_101_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="16" slack="0"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_101/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_8_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="8" slack="0"/>
<pin id="794" dir="0" index="1" bw="8" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="798" class="1004" name="StgValue_104_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_104/1 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_Result_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="48" slack="0"/>
<pin id="810" dir="0" index="1" bw="48" slack="0"/>
<pin id="811" dir="0" index="2" bw="32" slack="0"/>
<pin id="812" dir="0" index="3" bw="6" slack="0"/>
<pin id="813" dir="0" index="4" bw="7" slack="0"/>
<pin id="814" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="StgValue_108_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="48" slack="0"/>
<pin id="822" dir="0" index="1" bw="48" slack="0"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="p_Result_4_i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="0" index="1" bw="64" slack="0"/>
<pin id="829" dir="0" index="2" bw="7" slack="0"/>
<pin id="830" dir="0" index="3" bw="7" slack="0"/>
<pin id="831" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="StgValue_110_store_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="16" slack="0"/>
<pin id="838" dir="0" index="1" bw="16" slack="0"/>
<pin id="839" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_110/1 "/>
</bind>
</comp>

<comp id="842" class="1004" name="p_Result_5_i_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="0" index="1" bw="64" slack="0"/>
<pin id="845" dir="0" index="2" bw="7" slack="0"/>
<pin id="846" dir="0" index="3" bw="7" slack="0"/>
<pin id="847" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i/1 "/>
</bind>
</comp>

<comp id="852" class="1004" name="StgValue_112_store_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_112/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="p_Result_6_i_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="0" index="1" bw="64" slack="0"/>
<pin id="861" dir="0" index="2" bw="7" slack="0"/>
<pin id="862" dir="0" index="3" bw="7" slack="0"/>
<pin id="863" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/1 "/>
</bind>
</comp>

<comp id="869" class="1004" name="StgValue_114_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="0"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_114/1 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="64" slack="0"/>
<pin id="877" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="879" class="1004" name="StgValue_117_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="48" slack="0"/>
<pin id="881" dir="0" index="1" bw="48" slack="0"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_117/1 "/>
</bind>
</comp>

<comp id="885" class="1004" name="p_Result_1_i_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="16" slack="0"/>
<pin id="887" dir="0" index="1" bw="64" slack="0"/>
<pin id="888" dir="0" index="2" bw="7" slack="0"/>
<pin id="889" dir="0" index="3" bw="7" slack="0"/>
<pin id="890" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1_i/1 "/>
</bind>
</comp>

<comp id="895" class="1004" name="p_Result_s_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="48" slack="0"/>
<pin id="897" dir="0" index="1" bw="48" slack="0"/>
<pin id="898" dir="0" index="2" bw="16" slack="0"/>
<pin id="899" dir="0" index="3" bw="1" slack="0"/>
<pin id="900" dir="0" index="4" bw="5" slack="0"/>
<pin id="901" dir="1" index="5" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="907" class="1004" name="StgValue_120_store_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="48" slack="0"/>
<pin id="909" dir="0" index="1" bw="48" slack="0"/>
<pin id="910" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_120/1 "/>
</bind>
</comp>

<comp id="913" class="1004" name="tmp_9_i_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="0"/>
<pin id="915" dir="0" index="1" bw="8" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/1 "/>
</bind>
</comp>

<comp id="919" class="1004" name="tmp_i_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="16" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="925" class="1004" name="or_cond_i_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond_i/1 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_6_i_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="16" slack="0"/>
<pin id="933" dir="0" index="1" bw="5" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_12_i_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="16" slack="0"/>
<pin id="939" dir="0" index="1" bw="5" slack="0"/>
<pin id="940" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_i/1 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_15_i_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="0"/>
<pin id="945" dir="0" index="1" bw="4" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_15_i/1 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_18_i_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="16" slack="0"/>
<pin id="951" dir="0" index="1" bw="4" slack="0"/>
<pin id="952" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18_i/1 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_21_i_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="0" index="1" bw="4" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21_i/1 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_24_i_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="16" slack="0"/>
<pin id="963" dir="0" index="1" bw="4" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_24_i/1 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_27_i_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="16" slack="0"/>
<pin id="969" dir="0" index="1" bw="3" slack="0"/>
<pin id="970" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27_i/1 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_30_i_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="16" slack="0"/>
<pin id="975" dir="0" index="1" bw="3" slack="0"/>
<pin id="976" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30_i/1 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_11_i_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="0"/>
<pin id="981" dir="0" index="1" bw="4" slack="0"/>
<pin id="982" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11_i/1 "/>
</bind>
</comp>

<comp id="986" class="1004" name="StgValue_139_store_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="16" slack="0"/>
<pin id="988" dir="0" index="1" bw="16" slack="0"/>
<pin id="989" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_139/1 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_32_i_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="8" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="0"/>
<pin id="995" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32_i/1 "/>
</bind>
</comp>

<comp id="998" class="1004" name="storemerge4_i_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="1" slack="0"/>
<pin id="1000" dir="0" index="1" bw="2" slack="0"/>
<pin id="1001" dir="0" index="2" bw="1" slack="0"/>
<pin id="1002" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge4_i/1 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="word_count_V_flag_1_s_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="0"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="word_count_V_flag_1_s/1 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="word_count_V_new_1_i_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="0"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="0" index="2" bw="2" slack="0"/>
<pin id="1016" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="word_count_V_new_1_i/1 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="storemerge5_i_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="0"/>
<pin id="1022" dir="0" index="1" bw="2" slack="0"/>
<pin id="1023" dir="0" index="2" bw="1" slack="0"/>
<pin id="1024" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge5_i/1 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="StgValue_149_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="2" slack="0"/>
<pin id="1030" dir="0" index="1" bw="2" slack="0"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_149/1 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="StgValue_151_store_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="2" slack="0"/>
<pin id="1036" dir="0" index="1" bw="2" slack="0"/>
<pin id="1037" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_151/1 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="StgValue_152_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="1" slack="0"/>
<pin id="1042" dir="0" index="1" bw="16" slack="0"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_152/1 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="brmerge_demorgan_i_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="0"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_demorgan_i/1 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="p_4_cast_i_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="1" slack="0"/>
<pin id="1054" dir="0" index="1" bw="1" slack="0"/>
<pin id="1055" dir="0" index="2" bw="1" slack="0"/>
<pin id="1056" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_4_cast_i/1 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="StgValue_160_store_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="2" slack="0"/>
<pin id="1063" dir="0" index="1" bw="2" slack="0"/>
<pin id="1064" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_160/1 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="sel_tmp7_demorgan_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="0" index="1" bw="1" slack="1"/>
<pin id="1070" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7_demorgan/2 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="sel_tmp14_demorgan_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="1" slack="1"/>
<pin id="1074" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14_demorgan/2 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="sel_tmp_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="1" slack="0"/>
<pin id="1078" dir="0" index="1" bw="1" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="sel_tmp1_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="1"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sel_tmp23_demorgan_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="0"/>
<pin id="1089" dir="0" index="1" bw="1" slack="1"/>
<pin id="1090" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp23_demorgan/2 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="sel_tmp4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="0"/>
<pin id="1094" dir="0" index="1" bw="1" slack="0"/>
<pin id="1095" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="sel_tmp5_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="1" slack="1"/>
<pin id="1100" dir="0" index="1" bw="1" slack="0"/>
<pin id="1101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="sel_tmp34_demorgan_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="0"/>
<pin id="1105" dir="0" index="1" bw="1" slack="1"/>
<pin id="1106" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp34_demorgan/2 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sel_tmp6_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="sel_tmp9_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="0" index="1" bw="1" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="or_cond_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="1" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sel_tmp2_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="2"/>
<pin id="1127" dir="0" index="1" bw="1" slack="0"/>
<pin id="1128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="sel_tmp3_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="1" slack="2"/>
<pin id="1132" dir="0" index="1" bw="1" slack="0"/>
<pin id="1133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="sel_tmp7_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="sel_tmp8_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="1" slack="2"/>
<pin id="1142" dir="0" index="1" bw="1" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="newSel_cast_cast_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="0" index="1" bw="4" slack="0"/>
<pin id="1148" dir="0" index="2" bw="5" slack="0"/>
<pin id="1149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_cast_cast/3 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="newSel1_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="1"/>
<pin id="1154" dir="0" index="1" bw="6" slack="0"/>
<pin id="1155" dir="0" index="2" bw="1" slack="0"/>
<pin id="1156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/3 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="or_cond2_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/3 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="newSel3_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="8" slack="0"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/3 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="or_cond4_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="1" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="2"/>
<pin id="1175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond4/3 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="newSel5_cast_cast_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="2"/>
<pin id="1179" dir="0" index="1" bw="3" slack="0"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel5_cast_cast/3 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="newSel7_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="0" index="1" bw="5" slack="0"/>
<pin id="1187" dir="0" index="2" bw="6" slack="0"/>
<pin id="1188" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel7/3 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="newSel7_cast_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="6" slack="0"/>
<pin id="1193" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newSel7_cast/3 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="or_cond8_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond8/3 "/>
</bind>
</comp>

<comp id="1200" class="1004" name="newSel9_fu_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="0"/>
<pin id="1202" dir="0" index="1" bw="8" slack="0"/>
<pin id="1203" dir="0" index="2" bw="3" slack="0"/>
<pin id="1204" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel9/3 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_keep_V_2_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="0"/>
<pin id="1210" dir="0" index="1" bw="6" slack="0"/>
<pin id="1211" dir="0" index="2" bw="8" slack="0"/>
<pin id="1212" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_keep_V_2/3 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="fsm_state_V_load_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="2" slack="1"/>
<pin id="1219" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="fsm_state_V_load "/>
</bind>
</comp>

<comp id="1221" class="1005" name="t_V_2_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="2" slack="3"/>
<pin id="1223" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V_2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="tmp_data_V_4_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="64" slack="1"/>
<pin id="1227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="tmp_last_V_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="3"/>
<pin id="1232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="1234" class="1005" name="tmp_4_i_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="3"/>
<pin id="1236" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_10_i_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="1" slack="3"/>
<pin id="1240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="1242" class="1005" name="tmp_14_i_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="1" slack="3"/>
<pin id="1244" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14_i "/>
</bind>
</comp>

<comp id="1246" class="1005" name="tmp_17_i_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="3"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17_i "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_20_i_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="3"/>
<pin id="1252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20_i "/>
</bind>
</comp>

<comp id="1254" class="1005" name="tmp_23_i_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="3"/>
<pin id="1256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_23_i "/>
</bind>
</comp>

<comp id="1258" class="1005" name="tmp_26_i_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="3"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26_i "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_29_i_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="3"/>
<pin id="1264" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_29_i "/>
</bind>
</comp>

<comp id="1266" class="1005" name="p_Result_12_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="64" slack="1"/>
<pin id="1268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_12 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="p_Result_11_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="64" slack="1"/>
<pin id="1273" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_11 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="p_Result_13_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="1"/>
<pin id="1278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_13 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="p_Result_10_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="64" slack="1"/>
<pin id="1286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="p_Result_9_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="64" slack="1"/>
<pin id="1291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_9 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="p_Result_8_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="64" slack="1"/>
<pin id="1296" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_8 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_data_V_2_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="64" slack="2"/>
<pin id="1301" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_keep_V_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="8" slack="2"/>
<pin id="1306" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_keep_V_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_last_V_2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="1" slack="2"/>
<pin id="1311" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="t_V_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="2" slack="1"/>
<pin id="1316" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_8_i_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="3"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="1322" class="1005" name="or_cond_i_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="1" slack="1"/>
<pin id="1324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i "/>
</bind>
</comp>

<comp id="1326" class="1005" name="tmp_6_i_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="1330" class="1005" name="tmp_12_i_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="1"/>
<pin id="1332" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="1337" class="1005" name="tmp_15_i_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="1"/>
<pin id="1339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15_i "/>
</bind>
</comp>

<comp id="1343" class="1005" name="tmp_18_i_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="1" slack="1"/>
<pin id="1345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18_i "/>
</bind>
</comp>

<comp id="1349" class="1005" name="tmp_21_i_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="1"/>
<pin id="1351" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21_i "/>
</bind>
</comp>

<comp id="1355" class="1005" name="tmp_24_i_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="1" slack="1"/>
<pin id="1357" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24_i "/>
</bind>
</comp>

<comp id="1361" class="1005" name="tmp_27_i_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="1" slack="1"/>
<pin id="1363" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27_i "/>
</bind>
</comp>

<comp id="1366" class="1005" name="tmp_30_i_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="2"/>
<pin id="1368" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_30_i "/>
</bind>
</comp>

<comp id="1371" class="1005" name="word_count_V_flag_1_s_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="1" slack="3"/>
<pin id="1373" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="word_count_V_flag_1_s "/>
</bind>
</comp>

<comp id="1378" class="1005" name="sel_tmp7_demorgan_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="1" slack="1"/>
<pin id="1380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp7_demorgan "/>
</bind>
</comp>

<comp id="1383" class="1005" name="sel_tmp1_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="sel_tmp9_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="1" slack="1"/>
<pin id="1391" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="or_cond_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="1"/>
<pin id="1396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1400" class="1005" name="tmp_keep_V_2_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="8" slack="1"/>
<pin id="1402" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="186"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="36" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="118" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="207"><net_src comp="148" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="211"><net_src comp="150" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="219"><net_src comp="152" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="223"><net_src comp="150" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="233"><net_src comp="154" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="8" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="224" pin=5"/></net>

<net id="247"><net_src comp="154" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="110" pin="0"/><net_sink comp="238" pin=6"/></net>

<net id="255"><net_src comp="252" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="266"><net_src comp="110" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="256" pin=6"/></net>

<net id="270"><net_src comp="256" pin="8"/><net_sink comp="252" pin=0"/></net>

<net id="274"><net_src comp="271" pin="1"/><net_sink comp="224" pin=6"/></net>

<net id="285"><net_src comp="116" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="286"><net_src comp="110" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="275" pin=4"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="275" pin=6"/></net>

<net id="289"><net_src comp="275" pin="8"/><net_sink comp="271" pin=0"/></net>

<net id="299"><net_src comp="142" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="313"><net_src comp="58" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="314"><net_src comp="110" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="110" pin="0"/><net_sink comp="303" pin=4"/></net>

<net id="316"><net_src comp="110" pin="0"/><net_sink comp="303" pin=6"/></net>

<net id="330"><net_src comp="146" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="54" pin="0"/><net_sink comp="320" pin=4"/></net>

<net id="333"><net_src comp="52" pin="0"/><net_sink comp="320" pin=6"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="371"><net_src comp="361" pin="8"/><net_sink comp="224" pin=4"/></net>

<net id="372"><net_src comp="361" pin="8"/><net_sink comp="357" pin=0"/></net>

<net id="376"><net_src comp="156" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="224" pin=4"/></net>

<net id="388"><net_src comp="373" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="378" pin="8"/><net_sink comp="224" pin=4"/></net>

<net id="390"><net_src comp="378" pin="8"/><net_sink comp="373" pin=0"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="94" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="96" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="410"><net_src comp="98" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="414"><net_src comp="18" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="20" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="24" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="28" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="58" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="22" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="48" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="180" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="180" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="180" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="455" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="455" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="66" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="455" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="455" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="70" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="455" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="72" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="455" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="74" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="455" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="76" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="455" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="415" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="80" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="20" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="415" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="82" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="20" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="415" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="84" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="535" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="20" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="415" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="20" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="415" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="88" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="559" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="20" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="415" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="90" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="20" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="415" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="92" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="583" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="20" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="56" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="48" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="433" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="613"><net_src comp="100" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="102" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="437" pin="1"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="437" pin="1"/><net_sink comp="605" pin=3"/></net>

<net id="617"><net_src comp="601" pin="1"/><net_sink comp="605" pin=4"/></net>

<net id="618"><net_src comp="402" pin="4"/><net_sink comp="605" pin=5"/></net>

<net id="623"><net_src comp="54" pin="0"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="424" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="104" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="429" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="52" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="48" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="648"><net_src comp="106" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="108" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="415" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="655"><net_src comp="50" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="48" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="256" pin="8"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="110" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="56" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="670"><net_src comp="50" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="675"><net_src comp="663" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="18" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="680"><net_src comp="46" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="44" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="106" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="108" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="681" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="50" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="46" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="706"><net_src comp="112" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="114" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="437" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="709"><net_src comp="433" pin="1"/><net_sink comp="699" pin=3"/></net>

<net id="710"><net_src comp="402" pin="4"/><net_sink comp="699" pin=4"/></net>

<net id="715"><net_src comp="54" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="46" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="424" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="104" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="727"><net_src comp="717" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="728"><net_src comp="429" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="52" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="46" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="275" pin="8"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="50" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="54" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="747"><net_src comp="735" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="18" pin="0"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="190" pin="4"/><net_sink comp="749" pin=0"/></net>

<net id="756"><net_src comp="190" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="190" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="38" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="40" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="337" pin=6"/></net>

<net id="775"><net_src comp="42" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="749" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="776" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="44" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="776" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="42" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="765" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="102" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="110" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="22" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="749" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="815"><net_src comp="120" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="429" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="804" pin="1"/><net_sink comp="808" pin=2"/></net>

<net id="818"><net_src comp="96" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="819"><net_src comp="98" pin="0"/><net_sink comp="808" pin=4"/></net>

<net id="824"><net_src comp="808" pin="5"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="26" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="832"><net_src comp="122" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="749" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="124" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="98" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="840"><net_src comp="826" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="28" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="848"><net_src comp="126" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="749" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="850"><net_src comp="128" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="851"><net_src comp="130" pin="0"/><net_sink comp="842" pin=3"/></net>

<net id="856"><net_src comp="842" pin="4"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="30" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="864"><net_src comp="126" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="749" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="132" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="867"><net_src comp="134" pin="0"/><net_sink comp="858" pin=3"/></net>

<net id="868"><net_src comp="858" pin="4"/><net_sink comp="337" pin=4"/></net>

<net id="873"><net_src comp="858" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="40" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="749" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="24" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="891"><net_src comp="122" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="892"><net_src comp="749" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="893"><net_src comp="128" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="894"><net_src comp="134" pin="0"/><net_sink comp="885" pin=3"/></net>

<net id="902"><net_src comp="136" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="903"><net_src comp="429" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="885" pin="4"/><net_sink comp="895" pin=2"/></net>

<net id="905"><net_src comp="138" pin="0"/><net_sink comp="895" pin=3"/></net>

<net id="906"><net_src comp="140" pin="0"/><net_sink comp="895" pin=4"/></net>

<net id="911"><net_src comp="895" pin="5"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="26" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="765" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="114" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="772" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="142" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="913" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="772" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="62" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="772" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="62" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="772" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="92" pin="0"/><net_sink comp="943" pin=1"/></net>

<net id="953"><net_src comp="772" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="90" pin="0"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="772" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="88" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="772" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="86" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="971"><net_src comp="772" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="972"><net_src comp="84" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="977"><net_src comp="772" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="978"><net_src comp="82" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="983"><net_src comp="772" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="144" pin="0"/><net_sink comp="979" pin=1"/></net>

<net id="985"><net_src comp="979" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="990"><net_src comp="293" pin="4"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="42" pin="0"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="337" pin="8"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="114" pin="0"/><net_sink comp="992" pin=1"/></net>

<net id="1003"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="54" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="50" pin="0"/><net_sink comp="998" pin=2"/></net>

<net id="1010"><net_src comp="757" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="303" pin="8"/><net_sink comp="1006" pin=1"/></net>

<net id="1017"><net_src comp="757" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="50" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="320" pin="8"/><net_sink comp="1012" pin=2"/></net>

<net id="1025"><net_src comp="757" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1026"><net_src comp="998" pin="3"/><net_sink comp="1020" pin=1"/></net>

<net id="1027"><net_src comp="52" pin="0"/><net_sink comp="1020" pin=2"/></net>

<net id="1032"><net_src comp="1020" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="18" pin="0"/><net_sink comp="1028" pin=1"/></net>

<net id="1038"><net_src comp="1012" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1039"><net_src comp="38" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1044"><net_src comp="142" pin="0"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="20" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="420" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="212" pin="5"/><net_sink comp="1046" pin=1"/></net>

<net id="1057"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="56" pin="0"/><net_sink comp="1052" pin=1"/></net>

<net id="1059"><net_src comp="50" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1060"><net_src comp="1052" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="1065"><net_src comp="350" pin="4"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="18" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1075"><net_src comp="1067" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1080"><net_src comp="1071" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="110" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1091"><net_src comp="1071" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="1087" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="110" pin="0"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="1087" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1112"><net_src comp="1103" pin="2"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="110" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1118"><net_src comp="1108" pin="2"/><net_sink comp="1114" pin=1"/></net>

<net id="1123"><net_src comp="1114" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="1098" pin="2"/><net_sink comp="1119" pin=1"/></net>

<net id="1129"><net_src comp="110" pin="0"/><net_sink comp="1125" pin=1"/></net>

<net id="1134"><net_src comp="1125" pin="2"/><net_sink comp="1130" pin=1"/></net>

<net id="1139"><net_src comp="110" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1144"><net_src comp="1135" pin="2"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="158" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1151"><net_src comp="160" pin="0"/><net_sink comp="1145" pin=2"/></net>

<net id="1157"><net_src comp="162" pin="0"/><net_sink comp="1152" pin=1"/></net>

<net id="1158"><net_src comp="164" pin="0"/><net_sink comp="1152" pin=2"/></net>

<net id="1163"><net_src comp="1140" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1169"><net_src comp="1130" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="66" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1171"><net_src comp="64" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1176"><net_src comp="1130" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1182"><net_src comp="76" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1183"><net_src comp="78" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="1145" pin="3"/><net_sink comp="1184" pin=1"/></net>

<net id="1190"><net_src comp="1152" pin="3"/><net_sink comp="1184" pin=2"/></net>

<net id="1194"><net_src comp="1184" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1199"><net_src comp="1159" pin="2"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1172" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1206"><net_src comp="1164" pin="3"/><net_sink comp="1200" pin=1"/></net>

<net id="1207"><net_src comp="1177" pin="3"/><net_sink comp="1200" pin=2"/></net>

<net id="1213"><net_src comp="1195" pin="2"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="1191" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1215"><net_src comp="1200" pin="3"/><net_sink comp="1208" pin=2"/></net>

<net id="1216"><net_src comp="1208" pin="3"/><net_sink comp="238" pin=5"/></net>

<net id="1220"><net_src comp="411" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="447" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1228"><net_src comp="451" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1233"><net_src comp="459" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="463" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1241"><net_src comp="469" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1245"><net_src comp="475" pin="2"/><net_sink comp="1242" pin=0"/></net>

<net id="1249"><net_src comp="481" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="487" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1257"><net_src comp="493" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1261"><net_src comp="499" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="505" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1269"><net_src comp="605" pin="6"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="1274"><net_src comp="629" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="1279"><net_src comp="643" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="1287"><net_src comp="685" pin="3"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1292"><net_src comp="699" pin="5"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="1297"><net_src comp="721" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="378" pin=6"/></net>

<net id="1302"><net_src comp="749" pin="1"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="238" pin=4"/></net>

<net id="1307"><net_src comp="753" pin="1"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="238" pin=5"/></net>

<net id="1312"><net_src comp="757" pin="1"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="238" pin=6"/></net>

<net id="1317"><net_src comp="761" pin="1"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="792" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1325"><net_src comp="925" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1329"><net_src comp="931" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="937" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1336"><net_src comp="1330" pin="1"/><net_sink comp="1172" pin=1"/></net>

<net id="1340"><net_src comp="943" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1342"><net_src comp="1337" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1346"><net_src comp="949" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1352"><net_src comp="955" pin="2"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1354"><net_src comp="1349" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1358"><net_src comp="961" pin="2"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1360"><net_src comp="1355" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1364"><net_src comp="967" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1369"><net_src comp="973" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1374"><net_src comp="1006" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1381"><net_src comp="1067" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1386"><net_src comp="1082" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1388"><net_src comp="1383" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1392"><net_src comp="1114" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1397"><net_src comp="1119" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1403"><net_src comp="1208" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="238" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {3 }
	Port: data_out_V_keep_V | {3 }
	Port: data_out_V_last_V | {3 }
	Port: tx_fifo_V_data_V | {4 }
	Port: tx_fifo_V_keep_V | {4 }
	Port: tx_fifo_V_last_V | {4 }
	Port: fsm_state_V | {1 }
	Port: rx_len_V | {1 }
	Port: rx_ready_V | {1 }
	Port: dest_address_V | {1 }
	Port: src_address_V | {1 }
	Port: mac_type_V | {1 }
	Port: ethernet_axi_id_V | {1 }
	Port: word_count_V | {1 }
	Port: axi_command_V | {1 }
	Port: tx_len_V | {1 }
	Port: axis_len_V | {1 }
	Port: send_tx_word_count_V | {1 }
	Port: send_rx_word_count_V | {1 }
 - Input state : 
	Port: ethernet_axis_ip : data_in_V_data_V | {1 }
	Port: ethernet_axis_ip : data_in_V_keep_V | {1 }
	Port: ethernet_axis_ip : data_in_V_last_V | {1 }
	Port: ethernet_axis_ip : fsm_state_V | {1 }
	Port: ethernet_axis_ip : rx_len_V | {1 }
	Port: ethernet_axis_ip : rx_ready_V | {1 }
	Port: ethernet_axis_ip : dest_address_V | {1 }
	Port: ethernet_axis_ip : src_address_V | {1 }
	Port: ethernet_axis_ip : mac_type_V | {1 }
	Port: ethernet_axis_ip : ethernet_axi_id_V | {1 }
	Port: ethernet_axis_ip : rx_fifo_V_data_V | {1 }
	Port: ethernet_axis_ip : rx_fifo_V_keep_V | {1 }
	Port: ethernet_axis_ip : rx_fifo_V_last_V | {1 }
	Port: ethernet_axis_ip : word_count_V | {1 }
	Port: ethernet_axis_ip : axi_command_V | {1 }
	Port: ethernet_axis_ip : tx_len_V | {1 }
	Port: ethernet_axis_ip : axis_len_V | {1 }
	Port: ethernet_axis_ip : send_tx_word_count_V | {1 }
	Port: ethernet_axis_ip : send_rx_word_count_V | {1 }
  - Chain level:
	State 1
		StgValue_12 : 1
		StgValue_15 : 1
		StgValue_20 : 1
		tmp_5_i : 1
		StgValue_22 : 2
		tmp_4_i : 1
		StgValue_24 : 2
		tmp_10_i : 1
		StgValue_26 : 2
		tmp_14_i : 1
		StgValue_28 : 2
		tmp_17_i : 1
		StgValue_30 : 2
		tmp_20_i : 1
		StgValue_32 : 2
		tmp_23_i : 1
		StgValue_34 : 2
		tmp_26_i : 1
		StgValue_36 : 2
		tmp_29_i : 1
		StgValue_38 : 2
		tmp_31_i : 1
		StgValue_40 : 2
		tmp_28_i : 1
		StgValue_42 : 2
		tmp_25_i : 1
		StgValue_44 : 2
		tmp_22_i : 1
		StgValue_46 : 2
		tmp_19_i : 1
		StgValue_48 : 2
		tmp_16_i : 1
		StgValue_50 : 2
		tmp_13_i : 1
		StgValue_52 : 2
		tmp_7_i : 1
		StgValue_54 : 2
		StgValue_55 : 1
		p_Result_16_i : 1
		tmp_7 : 1
		p_Result_12 : 2
		tmp_6 : 1
		p_Result_11 : 2
		p_Result_13 : 1
		tmp_last_V_3 : 1
		not_tmp_last_V_9_i : 2
		storemerge_cast_i : 2
		StgValue_73 : 3
		StgValue_75 : 1
		p_Result_10 : 1
		p_Result_10_i : 1
		p_Result_9 : 2
		tmp_5 : 1
		p_Result_8 : 2
		tmp_last_V_1 : 2
		storemerge1_i : 3
		StgValue_90 : 4
		StgValue_98 : 1
		tmp_4 : 1
		StgValue_100 : 2
		StgValue_101 : 2
		tmp_8_i : 1
		StgValue_103 : 2
		tmp_3 : 1
		p_Result_1 : 2
		StgValue_108 : 3
		p_Result_4_i : 1
		StgValue_110 : 2
		p_Result_5_i : 1
		StgValue_112 : 2
		p_Result_6_i : 1
		StgValue_114 : 2
		tmp_2 : 1
		StgValue_117 : 2
		p_Result_1_i : 1
		p_Result_s : 2
		StgValue_120 : 3
		tmp_9_i : 1
		tmp_i : 1
		or_cond_i : 2
		StgValue_125 : 2
		tmp_6_i : 1
		StgValue_127 : 2
		tmp_12_i : 1
		tmp_15_i : 1
		tmp_18_i : 1
		tmp_21_i : 1
		tmp_24_i : 1
		tmp_27_i : 1
		tmp_30_i : 1
		tmp_11_i : 1
		storemerge3_i : 2
		StgValue_139 : 3
		word_count_V_flag_i : 1
		word_count_V_new_i : 1
		axi_command_V_loc_i : 2
		tmp_32_i : 3
		storemerge4_i : 4
		word_count_V_flag_1_s : 2
		word_count_V_new_1_i : 2
		storemerge5_i : 5
		StgValue_149 : 6
		StgValue_150 : 2
		StgValue_151 : 3
		storemerge2_i : 1
		StgValue_160 : 2
	State 2
		StgValue_162 : 1
		StgValue_164 : 1
	State 3
		newSel7 : 1
		newSel7_cast : 2
		StgValue_193 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |         tmp_4_i_fu_463        |    0    |    11   |
|          |        tmp_10_i_fu_469        |    0    |    11   |
|          |        tmp_14_i_fu_475        |    0    |    11   |
|          |        tmp_17_i_fu_481        |    0    |    11   |
|          |        tmp_20_i_fu_487        |    0    |    11   |
|          |        tmp_23_i_fu_493        |    0    |    11   |
|          |        tmp_26_i_fu_499        |    0    |    11   |
|          |        tmp_29_i_fu_505        |    0    |    11   |
|          |         tmp_8_i_fu_792        |    0    |    11   |
|   icmp   |         tmp_9_i_fu_913        |    0    |    11   |
|          |          tmp_i_fu_919         |    0    |    13   |
|          |         tmp_6_i_fu_931        |    0    |    13   |
|          |        tmp_12_i_fu_937        |    0    |    13   |
|          |        tmp_15_i_fu_943        |    0    |    13   |
|          |        tmp_18_i_fu_949        |    0    |    13   |
|          |        tmp_21_i_fu_955        |    0    |    13   |
|          |        tmp_24_i_fu_961        |    0    |    13   |
|          |        tmp_27_i_fu_967        |    0    |    13   |
|          |        tmp_30_i_fu_973        |    0    |    13   |
|          |        tmp_32_i_fu_992        |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_391          |    0    |    23   |
|          |        tmp_31_i_fu_511        |    0    |    23   |
|          |        tmp_28_i_fu_523        |    0    |    23   |
|          |        tmp_25_i_fu_535        |    0    |    23   |
|    add   |        tmp_22_i_fu_547        |    0    |    23   |
|          |        tmp_19_i_fu_559        |    0    |    23   |
|          |        tmp_16_i_fu_571        |    0    |    23   |
|          |        tmp_13_i_fu_583        |    0    |    23   |
|          |        tmp_11_i_fu_979        |    0    |    23   |
|----------|-------------------------------|---------|---------|
|          |    storemerge_cast_i_fu_663   |    0    |    2    |
|          |      storemerge1_i_fu_735     |    0    |    2    |
|          |      storemerge4_i_fu_998     |    0    |    2    |
|          |  word_count_V_new_1_i_fu_1012 |    0    |    2    |
|          |     storemerge5_i_fu_1020     |    0    |    2    |
|          |       p_4_cast_i_fu_1052      |    0    |    2    |
|  select  |    newSel_cast_cast_fu_1145   |    0    |    5    |
|          |        newSel1_fu_1152        |    0    |    6    |
|          |        newSel3_fu_1164        |    0    |    8    |
|          |   newSel5_cast_cast_fu_1177   |    0    |    3    |
|          |        newSel7_fu_1184        |    0    |    6    |
|          |        newSel9_fu_1200        |    0    |    8    |
|          |      tmp_keep_V_2_fu_1208     |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |        or_cond_i_fu_925       |    0    |    2    |
|          | word_count_V_flag_1_s_fu_1006 |    0    |    2    |
|          |   sel_tmp7_demorgan_fu_1067   |    0    |    2    |
|          |   sel_tmp14_demorgan_fu_1071  |    0    |    2    |
|    or    |   sel_tmp23_demorgan_fu_1087  |    0    |    2    |
|          |   sel_tmp34_demorgan_fu_1103  |    0    |    2    |
|          |        or_cond_fu_1119        |    0    |    2    |
|          |        or_cond2_fu_1159       |    0    |    2    |
|          |        or_cond4_fu_1172       |    0    |    2    |
|          |        or_cond8_fu_1195       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |   not_tmp_last_V_9_i_fu_657   |    0    |    2    |
|          |        sel_tmp_fu_1076        |    0    |    2    |
|    xor   |        sel_tmp4_fu_1092       |    0    |    2    |
|          |        sel_tmp6_fu_1108       |    0    |    2    |
|          |        sel_tmp2_fu_1125       |    0    |    2    |
|          |        sel_tmp7_fu_1135       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |   brmerge_demorgan_i_fu_1046  |    0    |    2    |
|          |        sel_tmp1_fu_1082       |    0    |    2    |
|    and   |        sel_tmp5_fu_1098       |    0    |    2    |
|          |        sel_tmp9_fu_1114       |    0    |    2    |
|          |        sel_tmp3_fu_1130       |    0    |    2    |
|          |        sel_tmp8_fu_1140       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |      empty_15_read_fu_180     |    0    |    0    |
|          |       empty_read_fu_190       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| nbreadreq|      tmp_nbreadreq_fu_200     |    0    |    0    |
|          |     tmp_1_nbreadreq_fu_212    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_224       |    0    |    0    |
|          |        grp_write_fu_238       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_402          |    0    |    0    |
|          |      p_Result_4_i_fu_826      |    0    |    0    |
|partselect|      p_Result_5_i_fu_842      |    0    |    0    |
|          |      p_Result_6_i_fu_858      |    0    |    0    |
|          |      p_Result_1_i_fu_885      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |      tmp_data_V_4_fu_451      |    0    |    0    |
|          |       tmp_keep_V_fu_455       |    0    |    0    |
|extractvalue|       tmp_last_V_fu_459       |    0    |    0    |
|          |      tmp_data_V_2_fu_749      |    0    |    0    |
|          |      tmp_keep_V_1_fu_753      |    0    |    0    |
|          |      tmp_last_V_2_fu_757      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_7_fu_601         |    0    |    0    |
|          |          tmp_6_fu_625         |    0    |    0    |
|   trunc  |          tmp_5_fu_717         |    0    |    0    |
|          |          tmp_4_fu_776         |    0    |    0    |
|          |          tmp_3_fu_804         |    0    |    0    |
|          |          tmp_2_fu_875         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       p_Result_12_fu_605      |    0    |    0    |
|          |       p_Result_11_fu_629      |    0    |    0    |
|bitconcatenate|       p_Result_13_fu_643      |    0    |    0    |
|          |       p_Result_10_fu_685      |    0    |    0    |
|          |       p_Result_9_fu_699       |    0    |    0    |
|          |       p_Result_8_fu_721       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  partset |       p_Result_1_fu_808       |    0    |    0    |
|          |       p_Result_s_fu_895       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |      newSel7_cast_fu_1191     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   545   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|  axi_command_V_loc_i_reg_334 |    8   |
|   fsm_state_V_load_reg_1217  |    2   |
|      or_cond_i_reg_1322      |    1   |
|       or_cond_reg_1394       |    1   |
|     p_Result_10_reg_1284     |   64   |
|     p_Result_11_reg_1271     |   64   |
|     p_Result_12_reg_1266     |   64   |
|     p_Result_13_reg_1276     |   64   |
|      p_Result_8_reg_1294     |   64   |
|      p_Result_9_reg_1289     |   64   |
|       sel_tmp1_reg_1383      |    1   |
|  sel_tmp7_demorgan_reg_1378  |    1   |
|       sel_tmp9_reg_1389      |    1   |
|     storemerge2_i_reg_347    |    2   |
|     storemerge3_i_reg_290    |   16   |
|        t_V_2_reg_1221        |    2   |
|         t_V_reg_1314         |    2   |
|       tmp_10_i_reg_1238      |    1   |
|       tmp_12_i_reg_1330      |    1   |
|       tmp_14_i_reg_1242      |    1   |
|       tmp_15_i_reg_1337      |    1   |
|       tmp_17_i_reg_1246      |    1   |
|       tmp_18_i_reg_1343      |    1   |
|       tmp_20_i_reg_1250      |    1   |
|       tmp_21_i_reg_1349      |    1   |
|       tmp_23_i_reg_1254      |    1   |
|       tmp_24_i_reg_1355      |    1   |
|       tmp_26_i_reg_1258      |    1   |
|       tmp_27_i_reg_1361      |    1   |
|       tmp_29_i_reg_1262      |    1   |
|       tmp_30_i_reg_1366      |    1   |
|       tmp_4_i_reg_1234       |    1   |
|       tmp_6_i_reg_1326       |    1   |
|       tmp_8_i_reg_1318       |    1   |
|     tmp_data_V_2_reg_1299    |   64   |
|     tmp_data_V_3_reg_357     |   64   |
|     tmp_data_V_4_reg_1225    |   64   |
|      tmp_data_V_reg_373      |   64   |
|     tmp_keep_V_1_reg_1304    |    8   |
|     tmp_keep_V_2_reg_1400    |    8   |
|     tmp_last_V_1_reg_271     |    1   |
|     tmp_last_V_2_reg_1309    |    1   |
|     tmp_last_V_3_reg_252     |    1   |
|      tmp_last_V_reg_1230     |    1   |
|word_count_V_flag_1_s_reg_1371|    1   |
|  word_count_V_flag_i_reg_300 |    1   |
|  word_count_V_new_i_reg_317  |    2   |
+------------------------------+--------+
|             Total            |   718  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_224  |  p4  |   4  |  64  |   256  ||    21   |
|  grp_write_fu_224  |  p6  |   2  |   1  |    2   ||    9    |
|  grp_write_fu_238  |  p5  |   3  |   8  |   24   ||    15   |
|  grp_write_fu_238  |  p6  |   2  |   1  |    2   ||    9    |
| tmp_data_V_reg_373 |  p0  |   2  |  64  |   128  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   412  ||  4.4255 ||    63   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   545  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   63   |
|  Register |    -   |   718  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   718  |   608  |
+-----------+--------+--------+--------+
