
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.213459                       # Number of seconds simulated
sim_ticks                                213459311500                       # Number of ticks simulated
final_tick                               213459311500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  36854                       # Simulator instruction rate (inst/s)
host_op_rate                                    67458                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78667636                       # Simulator tick rate (ticks/s)
host_mem_usage                                2214408                       # Number of bytes of host memory used
host_seconds                                  2713.43                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042321                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             50112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1786880                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1836992                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        50112                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           50112                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1266368                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1266368                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                783                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27920                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28703                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19787                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19787                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               234761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data              8371057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 8605818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          234761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             234761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5932597                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5932597                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5932597                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              234761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data             8371057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               14538415                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24587                       # number of replacements
system.l2.tagsinuse                       3173.905328                       # Cycle average of tags in use
system.l2.total_refs                           698004                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28565                       # Sample count of references to valid blocks.
system.l2.avg_refs                          24.435638                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   117338726000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2433.176376                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             301.173246                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             439.555707                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.594037                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.073529                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.107313                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.774879                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               502398                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                71367                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  573765                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           145516                       # number of Writeback hits
system.l2.Writeback_hits::total                145516                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              51807                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51807                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                502398                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                123174                       # number of demand (read+write) hits
system.l2.demand_hits::total                   625572                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               502398                       # number of overall hits
system.l2.overall_hits::cpu.data               123174                       # number of overall hits
system.l2.overall_hits::total                  625572                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                783                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6830                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7613                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            21090                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21090                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 783                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27920                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28703                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                783                       # number of overall misses
system.l2.overall_misses::cpu.data              27920                       # number of overall misses
system.l2.overall_misses::total                 28703                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     41332000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    362489500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       403821500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1110290500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1110290500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      41332000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1472780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1514112000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     41332000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1472780000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1514112000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           503181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            78197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              581378                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       145516                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            145516                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          72897                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             72897                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            503181                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            151094                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               654275                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           503181                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           151094                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              654275                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.001556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.087344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013095                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.289312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289312                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001556                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.184786                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.043870                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001556                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.184786                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.043870                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52786.717752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53073.133236                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53043.675292                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52645.353248                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52645.353248                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52786.717752                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data        52750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52751.001637                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52786.717752                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data        52750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52751.001637                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19787                       # number of writebacks
system.l2.writebacks::total                     19787                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           783                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6830                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7613                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        21090                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21090                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            783                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           783                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28703                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     31760500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    278718500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    310479000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    853529500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    853529500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     31760500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1132248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1164008500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     31760500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1132248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1164008500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.001556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.087344                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013095                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.289312                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.289312                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.184786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.043870                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.184786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.043870                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40562.579821                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40807.979502                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40782.740050                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40470.815552                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40470.815552                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40562.579821                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40553.295129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40553.548410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40562.579821                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40553.295129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40553.548410                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16702912                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16702912                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1109912                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11325068                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9628256                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.017203                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        426918624                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           24924746                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      102075891                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16702912                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            9628256                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      99402731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2219826                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              298733006                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  14298792                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                128696                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          424170396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.439676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.818150                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                327386641     77.18%     77.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7070088      1.67%     78.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 89713667     21.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            424170396                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.039124                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.239099                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 90568730                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             236116503                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  68490976                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27884274                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1109913                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              185767946                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1109913                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                113177106                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               184251480                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4085                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  40140373                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              85487439                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              184813883                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               47876974                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    67                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           203724091                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             441421637                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        311592164                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         129829473                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638970                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2085115                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 121798429                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             21540614                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11144498                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  183830249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  98                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 183673452                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             37928                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          371774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       518610                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             12                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     424170396                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.433018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.609036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           267094810     62.97%     62.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           130477720     30.76%     93.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26597866      6.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       424170396                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6130590    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            367900      0.20%      0.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             106921784     58.21%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     58.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            43777504     23.83%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             21463704     11.69%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11142560      6.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              183673452                       # Type of FU issued
system.cpu.iq.rate                           0.430231                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     6130590                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.033378                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          682744834                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         129548151                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    129059164                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           114940984                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           54653970                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54219811                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              128919319                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                60516823                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           448140                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       110496                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        18907                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1109913                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                19751464                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7997858                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           183830347                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            392630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              21540614                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11144498                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 87                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4880237                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         639969                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       469943                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1109912                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             183304478                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              21455621                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            368974                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     32581213                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16476661                       # Number of branches executed
system.cpu.iew.exec_stores                   11125592                       # Number of stores executed
system.cpu.iew.exec_rate                     0.429366                       # Inst execution rate
system.cpu.iew.wb_sent                      183278976                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     183278975                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  37725549                       # num instructions producing a value
system.cpu.iew.wb_consumers                  43591058                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.429307                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.865442                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          788025                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1109912                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    423060483                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.432662                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.615811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    268311938     63.42%     63.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    126454769     29.89%     93.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     28293776      6.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    423060483                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042321                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801028                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              28293776                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    578597053                       # The number of ROB reads
system.cpu.rob.rob_writes                   368770607                       # The number of ROB writes
system.cpu.timesIdled                          415796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2748228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042321                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.269186                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.269186                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.234237                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.234237                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                275725024                       # number of integer regfile reads
system.cpu.int_regfile_writes               151954002                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94131551                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49934518                       # number of floating regfile writes
system.cpu.misc_regfile_reads                68860810                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 502925                       # number of replacements
system.cpu.icache.tagsinuse                251.034165                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13795543                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 503181                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  27.416661                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           150481781000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     251.034165                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.980602                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.980602                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     13795543                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13795543                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      13795543                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13795543                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     13795543                       # number of overall hits
system.cpu.icache.overall_hits::total        13795543                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       503249                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        503249                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       503249                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         503249                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       503249                       # number of overall misses
system.cpu.icache.overall_misses::total        503249                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6576631500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6576631500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6576631500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6576631500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6576631500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6576631500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     14298792                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14298792                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     14298792                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14298792                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     14298792                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14298792                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.035195                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035195                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.035195                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035195                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.035195                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035195                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13068.344895                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13068.344895                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13068.344895                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13068.344895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13068.344895                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13068.344895                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           68                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           68                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       503181                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       503181                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       503181                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       503181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       503181                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       503181                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5568500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5568500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5568500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5568500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5568500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5568500000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.035190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.035190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035190                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.035190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035190                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11066.594327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11066.594327                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11066.594327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11066.594327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11066.594327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11066.594327                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 150838                       # number of replacements
system.cpu.dcache.tagsinuse                254.862977                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32014518                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 151094                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 211.884774                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             7262122000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     254.862977                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.995559                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.995559                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     20961824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20961824                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11052694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11052694                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32014518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32014518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32014518                       # number of overall hits
system.cpu.dcache.overall_hits::total        32014518                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        78425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         78425                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        72897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        72897                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       151322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         151322                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       151322                       # number of overall misses
system.cpu.dcache.overall_misses::total        151322                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1317277500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1317277500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1847053500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1847053500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3164331000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3164331000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3164331000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3164331000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21040249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21040249                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32165840                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32165840                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32165840                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32165840                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003727                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006552                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004704                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004704                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16796.652853                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16796.652853                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25337.853410                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25337.853410                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20911.242252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20911.242252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20911.242252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20911.242252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       145516                       # number of writebacks
system.cpu.dcache.writebacks::total            145516                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          224                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          228                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        78201                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        78201                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        72893                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        72893                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       151094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       151094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       151094                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       151094                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1154571000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1154571000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1701044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1701044500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2855615500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2855615500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2855615500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2855615500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004697                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004697                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14764.146239                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14764.146239                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23336.184544                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23336.184544                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18899.595616                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18899.595616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18899.595616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18899.595616                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
