$date
	Fri Apr 03 14:41:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ICARUS_TB $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 12 # in [11:0] $end
$scope module var_12_to_16_bit $end
$var wire 1 " CLK $end
$var wire 12 $ IN [11:0] $end
$var reg 16 % OUT [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
1"
b0 !
$end
#10
0"
#20
1"
#30
0"
#40
1"
#50
0"
#60
1"
#70
0"
#80
1"
#90
0"
#100
b1111101000 !
b1111101000 %
1"
b1111101000 #
b1111101000 $
#110
0"
#120
1"
#130
0"
#140
1"
#150
0"
#160
1"
#170
0"
#180
1"
#190
0"
#200
1"
#210
0"
#220
1"
#230
0"
#240
1"
#250
0"
#260
1"
#270
0"
#280
1"
#290
0"
#300
b111110100000 !
b111110100000 %
1"
b111110100000 #
b111110100000 $
#310
0"
#320
1"
#330
0"
#340
1"
#350
0"
#360
1"
#370
0"
#380
1"
#390
0"
#400
1"
#410
0"
#420
1"
#430
0"
#440
1"
#450
0"
#460
1"
#470
0"
#480
1"
#490
0"
#500
1"
#510
0"
#520
1"
#530
0"
#540
1"
#550
0"
#560
1"
#570
0"
#580
1"
#590
0"
#600
1"
