<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>qspipsu: Qspipsu_v1_12</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">qspipsu
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__qspipsu__v1__12.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Qspipsu_v1_12</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for a flash message.  <a href="struct_x_qspi_psu___msg.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">This typedef contains configuration information for the device.  <a href="struct_x_qspi_psu___config.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> driver instance data.  <a href="struct_x_qspi_psu.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae555f89da9885e478f966606d733f6cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae555f89da9885e478f966606d733f6cb">BYTES256_PER_PAGE</a>&#160;&#160;&#160;256U</td></tr>
<tr class="memdesc:gae555f89da9885e478f966606d733f6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for Intel, STM, Winbond and Spansion Serial Flash Device geometry.  <a href="#gae555f89da9885e478f966606d733f6cb">More...</a><br/></td></tr>
<tr class="separator:gae555f89da9885e478f966606d733f6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa22091b59ed6f3d87feb9ea5e704c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gafa22091b59ed6f3d87feb9ea5e704c08">BYTES512_PER_PAGE</a>&#160;&#160;&#160;512U</td></tr>
<tr class="memdesc:gafa22091b59ed6f3d87feb9ea5e704c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">512 Bytes per Page  <a href="#gafa22091b59ed6f3d87feb9ea5e704c08">More...</a><br/></td></tr>
<tr class="separator:gafa22091b59ed6f3d87feb9ea5e704c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda6452f72fa7ac726793c30f048437b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gabda6452f72fa7ac726793c30f048437b">BYTES1024_PER_PAGE</a>&#160;&#160;&#160;1024U</td></tr>
<tr class="memdesc:gabda6452f72fa7ac726793c30f048437b"><td class="mdescLeft">&#160;</td><td class="mdescRight">1024 Bytes per Page  <a href="#gabda6452f72fa7ac726793c30f048437b">More...</a><br/></td></tr>
<tr class="separator:gabda6452f72fa7ac726793c30f048437b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6cb585fdfcd437be3327cde9dcbaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga8f6cb585fdfcd437be3327cde9dcbaa3">PAGES16_PER_SECTOR</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga8f6cb585fdfcd437be3327cde9dcbaa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Pages per Sector  <a href="#ga8f6cb585fdfcd437be3327cde9dcbaa3">More...</a><br/></td></tr>
<tr class="separator:ga8f6cb585fdfcd437be3327cde9dcbaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba0770080887dc7e8532410991d1cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4ba0770080887dc7e8532410991d1cd0">PAGES128_PER_SECTOR</a>&#160;&#160;&#160;128U</td></tr>
<tr class="memdesc:ga4ba0770080887dc7e8532410991d1cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">128 Pages per Sector  <a href="#ga4ba0770080887dc7e8532410991d1cd0">More...</a><br/></td></tr>
<tr class="separator:ga4ba0770080887dc7e8532410991d1cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22160855f0944bf6ac104c86b0205ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae22160855f0944bf6ac104c86b0205ea">PAGES256_PER_SECTOR</a>&#160;&#160;&#160;256U</td></tr>
<tr class="memdesc:gae22160855f0944bf6ac104c86b0205ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">256 Pages per Sector  <a href="#gae22160855f0944bf6ac104c86b0205ea">More...</a><br/></td></tr>
<tr class="separator:gae22160855f0944bf6ac104c86b0205ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245b295583508488ac50031b6a872d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga245b295583508488ac50031b6a872d8b">PAGES512_PER_SECTOR</a>&#160;&#160;&#160;512U</td></tr>
<tr class="memdesc:ga245b295583508488ac50031b6a872d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">512 Pages per Sector  <a href="#ga245b295583508488ac50031b6a872d8b">More...</a><br/></td></tr>
<tr class="separator:ga245b295583508488ac50031b6a872d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316a6040b744597acbda4eec7fb11dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga316a6040b744597acbda4eec7fb11dc4">PAGES1024_PER_SECTOR</a>&#160;&#160;&#160;1024U</td></tr>
<tr class="memdesc:ga316a6040b744597acbda4eec7fb11dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">1024 Pages per Sector  <a href="#ga316a6040b744597acbda4eec7fb11dc4">More...</a><br/></td></tr>
<tr class="separator:ga316a6040b744597acbda4eec7fb11dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f05bc67f1108755e4a4d90b6dc3952a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga2f05bc67f1108755e4a4d90b6dc3952a">NUM_OF_SECTORS2</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:ga2f05bc67f1108755e4a4d90b6dc3952a"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 Sectors  <a href="#ga2f05bc67f1108755e4a4d90b6dc3952a">More...</a><br/></td></tr>
<tr class="separator:ga2f05bc67f1108755e4a4d90b6dc3952a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac03b6f3c82e81b724869805933e0fecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gac03b6f3c82e81b724869805933e0fecf">NUM_OF_SECTORS4</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gac03b6f3c82e81b724869805933e0fecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 Sectors  <a href="#gac03b6f3c82e81b724869805933e0fecf">More...</a><br/></td></tr>
<tr class="separator:gac03b6f3c82e81b724869805933e0fecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76ed1fab4655b7f431ccbbd3507c24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae76ed1fab4655b7f431ccbbd3507c24b">NUM_OF_SECTORS8</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:gae76ed1fab4655b7f431ccbbd3507c24b"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 Sector  <a href="#gae76ed1fab4655b7f431ccbbd3507c24b">More...</a><br/></td></tr>
<tr class="separator:gae76ed1fab4655b7f431ccbbd3507c24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5e17491d5265f0225ab0f5c2a06c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga1d5e17491d5265f0225ab0f5c2a06c5d">NUM_OF_SECTORS16</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga1d5e17491d5265f0225ab0f5c2a06c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Sectors  <a href="#ga1d5e17491d5265f0225ab0f5c2a06c5d">More...</a><br/></td></tr>
<tr class="separator:ga1d5e17491d5265f0225ab0f5c2a06c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac539ae030c42b7175119ba5eebac3d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gac539ae030c42b7175119ba5eebac3d1e">NUM_OF_SECTORS32</a>&#160;&#160;&#160;32U</td></tr>
<tr class="memdesc:gac539ae030c42b7175119ba5eebac3d1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 Sectors  <a href="#gac539ae030c42b7175119ba5eebac3d1e">More...</a><br/></td></tr>
<tr class="separator:gac539ae030c42b7175119ba5eebac3d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68349ca2530e582759ebed4d3c059715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga68349ca2530e582759ebed4d3c059715">NUM_OF_SECTORS64</a>&#160;&#160;&#160;64U</td></tr>
<tr class="memdesc:ga68349ca2530e582759ebed4d3c059715"><td class="mdescLeft">&#160;</td><td class="mdescRight">64 Sectors  <a href="#ga68349ca2530e582759ebed4d3c059715">More...</a><br/></td></tr>
<tr class="separator:ga68349ca2530e582759ebed4d3c059715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf596e2100925c36df243bcdb30d3bead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaf596e2100925c36df243bcdb30d3bead">NUM_OF_SECTORS128</a>&#160;&#160;&#160;128U</td></tr>
<tr class="memdesc:gaf596e2100925c36df243bcdb30d3bead"><td class="mdescLeft">&#160;</td><td class="mdescRight">128 Sectors  <a href="#gaf596e2100925c36df243bcdb30d3bead">More...</a><br/></td></tr>
<tr class="separator:gaf596e2100925c36df243bcdb30d3bead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aff8cefc65fd54c112220a6dba7d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga65aff8cefc65fd54c112220a6dba7d72">NUM_OF_SECTORS256</a>&#160;&#160;&#160;256U</td></tr>
<tr class="memdesc:ga65aff8cefc65fd54c112220a6dba7d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">256 Sectors  <a href="#ga65aff8cefc65fd54c112220a6dba7d72">More...</a><br/></td></tr>
<tr class="separator:ga65aff8cefc65fd54c112220a6dba7d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157510b7e2dc33102c6d445849ea0539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga157510b7e2dc33102c6d445849ea0539">NUM_OF_SECTORS512</a>&#160;&#160;&#160;512U</td></tr>
<tr class="memdesc:ga157510b7e2dc33102c6d445849ea0539"><td class="mdescLeft">&#160;</td><td class="mdescRight">512 Sectors  <a href="#ga157510b7e2dc33102c6d445849ea0539">More...</a><br/></td></tr>
<tr class="separator:ga157510b7e2dc33102c6d445849ea0539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd9659b4df1e9ffc7840aea4bf9c860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4fd9659b4df1e9ffc7840aea4bf9c860">NUM_OF_SECTORS1024</a>&#160;&#160;&#160;1024U</td></tr>
<tr class="memdesc:ga4fd9659b4df1e9ffc7840aea4bf9c860"><td class="mdescLeft">&#160;</td><td class="mdescRight">1024 Sectors  <a href="#ga4fd9659b4df1e9ffc7840aea4bf9c860">More...</a><br/></td></tr>
<tr class="separator:ga4fd9659b4df1e9ffc7840aea4bf9c860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7627c908fc89c896508f59ab962a9f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga7627c908fc89c896508f59ab962a9f90">NUM_OF_SECTORS2048</a>&#160;&#160;&#160;2048U</td></tr>
<tr class="memdesc:ga7627c908fc89c896508f59ab962a9f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">2048 Sectors  <a href="#ga7627c908fc89c896508f59ab962a9f90">More...</a><br/></td></tr>
<tr class="separator:ga7627c908fc89c896508f59ab962a9f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf357dd80cd00a94db0d59b0b26e0994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gadf357dd80cd00a94db0d59b0b26e0994">NUM_OF_SECTORS4096</a>&#160;&#160;&#160;4096U</td></tr>
<tr class="memdesc:gadf357dd80cd00a94db0d59b0b26e0994"><td class="mdescLeft">&#160;</td><td class="mdescRight">4096 Sectors  <a href="#gadf357dd80cd00a94db0d59b0b26e0994">More...</a><br/></td></tr>
<tr class="separator:gadf357dd80cd00a94db0d59b0b26e0994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c1bb203cfb920a65ed1bf7658a592c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaf0c1bb203cfb920a65ed1bf7658a592c">NUM_OF_SECTORS8192</a>&#160;&#160;&#160;8192U</td></tr>
<tr class="memdesc:gaf0c1bb203cfb920a65ed1bf7658a592c"><td class="mdescLeft">&#160;</td><td class="mdescRight">8192 Sectors  <a href="#gaf0c1bb203cfb920a65ed1bf7658a592c">More...</a><br/></td></tr>
<tr class="separator:gaf0c1bb203cfb920a65ed1bf7658a592c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7b4349b24320ffc1c4bf957149635ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaf7b4349b24320ffc1c4bf957149635ad">SECTOR_SIZE_64K</a>&#160;&#160;&#160;0X10000U</td></tr>
<tr class="memdesc:gaf7b4349b24320ffc1c4bf957149635ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">64K Sector  <a href="#gaf7b4349b24320ffc1c4bf957149635ad">More...</a><br/></td></tr>
<tr class="separator:gaf7b4349b24320ffc1c4bf957149635ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga645c1791a368efc87d7856165b1cf20a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga645c1791a368efc87d7856165b1cf20a">SECTOR_SIZE_128K</a>&#160;&#160;&#160;0X20000U</td></tr>
<tr class="memdesc:ga645c1791a368efc87d7856165b1cf20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">128K Sector  <a href="#ga645c1791a368efc87d7856165b1cf20a">More...</a><br/></td></tr>
<tr class="separator:ga645c1791a368efc87d7856165b1cf20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24583aac10a7dc8d022da0fe1b1812ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga24583aac10a7dc8d022da0fe1b1812ca">SECTOR_SIZE_256K</a>&#160;&#160;&#160;0X40000U</td></tr>
<tr class="memdesc:ga24583aac10a7dc8d022da0fe1b1812ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">256K Sector  <a href="#ga24583aac10a7dc8d022da0fe1b1812ca">More...</a><br/></td></tr>
<tr class="separator:ga24583aac10a7dc8d022da0fe1b1812ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55253fc7f2d508133e14d927c3b5621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaf55253fc7f2d508133e14d927c3b5621">SECTOR_SIZE_512K</a>&#160;&#160;&#160;0X80000U</td></tr>
<tr class="memdesc:gaf55253fc7f2d508133e14d927c3b5621"><td class="mdescLeft">&#160;</td><td class="mdescRight">512K Sector  <a href="#gaf55253fc7f2d508133e14d927c3b5621">More...</a><br/></td></tr>
<tr class="separator:gaf55253fc7f2d508133e14d927c3b5621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49734e127e6359b15c1ce7f117748c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga49734e127e6359b15c1ce7f117748c36">XQSPIPS_BASEADDR</a>&#160;&#160;&#160;0XFF0F0000U</td></tr>
<tr class="memdesc:ga49734e127e6359b15c1ce7f117748c36"><td class="mdescLeft">&#160;</td><td class="mdescRight">QSPI Base Address.  <a href="#ga49734e127e6359b15c1ce7f117748c36">More...</a><br/></td></tr>
<tr class="separator:ga49734e127e6359b15c1ce7f117748c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga137198cf9ed99131ff88af7201399ebe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga137198cf9ed99131ff88af7201399ebe">XQSPIPSU_BASEADDR</a>&#160;&#160;&#160;0xFF0F0100U</td></tr>
<tr class="memdesc:ga137198cf9ed99131ff88af7201399ebe"><td class="mdescLeft">&#160;</td><td class="mdescRight">GQSPI Base Address.  <a href="#ga137198cf9ed99131ff88af7201399ebe">More...</a><br/></td></tr>
<tr class="separator:ga137198cf9ed99131ff88af7201399ebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5bb698f82719c1ffdf5055dd5ebf939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gab5bb698f82719c1ffdf5055dd5ebf939">XQSPIPS_EN_REG</a>&#160;&#160;&#160;( ( <a class="el" href="group__qspipsu__v1__12.html#ga49734e127e6359b15c1ce7f117748c36">XQSPIPS_BASEADDR</a> ) + 0X00000014U )</td></tr>
<tr class="memdesc:gab5bb698f82719c1ffdf5055dd5ebf939"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPS_EN_REG.  <a href="#gab5bb698f82719c1ffdf5055dd5ebf939">More...</a><br/></td></tr>
<tr class="separator:gab5bb698f82719c1ffdf5055dd5ebf939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d76a2f706f3988da79345132e484303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>&#160;&#160;&#160;0X00000000U</td></tr>
<tr class="memdesc:ga1d76a2f706f3988da79345132e484303"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_CFG.  <a href="#ga1d76a2f706f3988da79345132e484303">More...</a><br/></td></tr>
<tr class="separator:ga1d76a2f706f3988da79345132e484303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a2df38913ec3616e70351637cbbb50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga02a2df38913ec3616e70351637cbbb50">XQSPIPSU_LQSPI_CR_OFFSET</a>&#160;&#160;&#160;0X000000A0U</td></tr>
<tr class="memdesc:ga02a2df38913ec3616e70351637cbbb50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_CFG.  <a href="#ga02a2df38913ec3616e70351637cbbb50">More...</a><br/></td></tr>
<tr class="separator:ga02a2df38913ec3616e70351637cbbb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5bfff58ddca187becec7c533cf355fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gac5bfff58ddca187becec7c533cf355fe">XQSPIPSU_LQSPI_CR_LINEAR_MASK</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="memdesc:gac5bfff58ddca187becec7c533cf355fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">LQSPI mode enable.  <a href="#gac5bfff58ddca187becec7c533cf355fe">More...</a><br/></td></tr>
<tr class="separator:gac5bfff58ddca187becec7c533cf355fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbc52b88d443b2a5ea258ff83ef71f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga6fbc52b88d443b2a5ea258ff83ef71f2">XQSPIPSU_LQSPI_CR_TWO_MEM_MASK</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="memdesc:ga6fbc52b88d443b2a5ea258ff83ef71f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both memories or one.  <a href="#ga6fbc52b88d443b2a5ea258ff83ef71f2">More...</a><br/></td></tr>
<tr class="separator:ga6fbc52b88d443b2a5ea258ff83ef71f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a4736f3e48910c8ba8dc2999b16558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga66a4736f3e48910c8ba8dc2999b16558">XQSPIPSU_LQSPI_CR_SEP_BUS_MASK</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="memdesc:ga66a4736f3e48910c8ba8dc2999b16558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Separate memory bus.  <a href="#ga66a4736f3e48910c8ba8dc2999b16558">More...</a><br/></td></tr>
<tr class="separator:ga66a4736f3e48910c8ba8dc2999b16558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7502d70b7ddd899d5bf8bba3f23d70e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaa7502d70b7ddd899d5bf8bba3f23d70e">XQSPIPSU_LQSPI_CR_U_PAGE_MASK</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="memdesc:gaa7502d70b7ddd899d5bf8bba3f23d70e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Upper memory page.  <a href="#gaa7502d70b7ddd899d5bf8bba3f23d70e">More...</a><br/></td></tr>
<tr class="separator:gaa7502d70b7ddd899d5bf8bba3f23d70e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5406192835c4f1d618b56626790628b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga5406192835c4f1d618b56626790628b1">XQSPIPSU_LQSPI_CR_ADDR_32BIT_MASK</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="memdesc:ga5406192835c4f1d618b56626790628b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Upper memory page.  <a href="#ga5406192835c4f1d618b56626790628b1">More...</a><br/></td></tr>
<tr class="separator:ga5406192835c4f1d618b56626790628b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eecbc04289c520b605393012c8715ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga0eecbc04289c520b605393012c8715ff">XQSPIPSU_LQSPI_CR_MODE_EN_MASK</a>&#160;&#160;&#160;0x02000000U</td></tr>
<tr class="memdesc:ga0eecbc04289c520b605393012c8715ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable mode bits.  <a href="#ga0eecbc04289c520b605393012c8715ff">More...</a><br/></td></tr>
<tr class="separator:ga0eecbc04289c520b605393012c8715ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40238108ef1f0763edaf8adc59c03d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga40238108ef1f0763edaf8adc59c03d72">XQSPIPSU_LQSPI_CR_MODE_ON_MASK</a>&#160;&#160;&#160;0x01000000U</td></tr>
<tr class="memdesc:ga40238108ef1f0763edaf8adc59c03d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode on.  <a href="#ga40238108ef1f0763edaf8adc59c03d72">More...</a><br/></td></tr>
<tr class="separator:ga40238108ef1f0763edaf8adc59c03d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cd6ea3b67401b777b26365937e9c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gad3cd6ea3b67401b777b26365937e9c97">XQSPIPSU_LQSPI_CR_MODE_BITS_MASK</a>&#160;&#160;&#160;0x00FF0000U</td></tr>
<tr class="memdesc:gad3cd6ea3b67401b777b26365937e9c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode value for dual I/O or quad I/O.  <a href="#gad3cd6ea3b67401b777b26365937e9c97">More...</a><br/></td></tr>
<tr class="separator:gad3cd6ea3b67401b777b26365937e9c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad327ae631cb6e447615bc9534738af72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gad327ae631cb6e447615bc9534738af72">XQSPIPS_LQSPI_CR_INST_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gad327ae631cb6e447615bc9534738af72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read instr code.  <a href="#gad327ae631cb6e447615bc9534738af72">More...</a><br/></td></tr>
<tr class="separator:gad327ae631cb6e447615bc9534738af72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f187c067994aa193d43051cb5fef0db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga6f187c067994aa193d43051cb5fef0db">XQSPIPS_LQSPI_CR_RST_STATE</a>&#160;&#160;&#160;0x80000003U</td></tr>
<tr class="memdesc:ga6f187c067994aa193d43051cb5fef0db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default LQSPI CR value.  <a href="#ga6f187c067994aa193d43051cb5fef0db">More...</a><br/></td></tr>
<tr class="separator:ga6f187c067994aa193d43051cb5fef0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4818a62cb0d5671e7dee6130165b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga2b4818a62cb0d5671e7dee6130165b09">XQSPIPS_LQSPI_CR_4_BYTE_STATE</a>&#160;&#160;&#160;0x88000013U</td></tr>
<tr class="memdesc:ga2b4818a62cb0d5671e7dee6130165b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default 4 Byte LQSPI CR value.  <a href="#ga2b4818a62cb0d5671e7dee6130165b09">More...</a><br/></td></tr>
<tr class="separator:ga2b4818a62cb0d5671e7dee6130165b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c05a7421b8aea31df3d026189282cce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga3c05a7421b8aea31df3d026189282cce">XQSPIPS_LQSPI_CFG_RST_STATE</a>&#160;&#160;&#160;0x800238C1U</td></tr>
<tr class="memdesc:ga3c05a7421b8aea31df3d026189282cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default LQSPI CFG value.  <a href="#ga3c05a7421b8aea31df3d026189282cce">More...</a><br/></td></tr>
<tr class="separator:ga3c05a7421b8aea31df3d026189282cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae24d033fb12577e3e4eda5427a950a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gadae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>&#160;&#160;&#160;0X00000004U</td></tr>
<tr class="memdesc:gadae24d033fb12577e3e4eda5427a950a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_ISR.  <a href="#gadae24d033fb12577e3e4eda5427a950a">More...</a><br/></td></tr>
<tr class="separator:gadae24d033fb12577e3e4eda5427a950a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e3a4621239cb556fc8acdd0a6d10b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gab8e3a4621239cb556fc8acdd0a6d10b6">XQSPIPSU_IER_OFFSET</a>&#160;&#160;&#160;0X00000008U</td></tr>
<tr class="memdesc:gab8e3a4621239cb556fc8acdd0a6d10b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_IER.  <a href="#gab8e3a4621239cb556fc8acdd0a6d10b6">More...</a><br/></td></tr>
<tr class="separator:gab8e3a4621239cb556fc8acdd0a6d10b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb684785dfb0a249b18126089624b91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga5eb684785dfb0a249b18126089624b91">XQSPIPSU_IDR_OFFSET</a>&#160;&#160;&#160;0X0000000CU</td></tr>
<tr class="memdesc:ga5eb684785dfb0a249b18126089624b91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_IDR.  <a href="#ga5eb684785dfb0a249b18126089624b91">More...</a><br/></td></tr>
<tr class="separator:ga5eb684785dfb0a249b18126089624b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1711ff533a11dd37b3d72056050025e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga1711ff533a11dd37b3d72056050025e5">XQSPIPSU_IMR_OFFSET</a>&#160;&#160;&#160;0X00000010U</td></tr>
<tr class="memdesc:ga1711ff533a11dd37b3d72056050025e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_IMR.  <a href="#ga1711ff533a11dd37b3d72056050025e5">More...</a><br/></td></tr>
<tr class="separator:ga1711ff533a11dd37b3d72056050025e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b7b95790bfeb5bfb3dfd63e4a5e76cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga5b7b95790bfeb5bfb3dfd63e4a5e76cc">XQSPIPSU_EN_OFFSET</a>&#160;&#160;&#160;0X00000014U</td></tr>
<tr class="memdesc:ga5b7b95790bfeb5bfb3dfd63e4a5e76cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_EN_REG.  <a href="#ga5b7b95790bfeb5bfb3dfd63e4a5e76cc">More...</a><br/></td></tr>
<tr class="separator:ga5b7b95790bfeb5bfb3dfd63e4a5e76cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4884f0160746c6696598ef6dda1fc9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4884f0160746c6696598ef6dda1fc9ff">XQSPIPSU_TXD_OFFSET</a>&#160;&#160;&#160;0X0000001CU</td></tr>
<tr class="memdesc:ga4884f0160746c6696598ef6dda1fc9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_TXD.  <a href="#ga4884f0160746c6696598ef6dda1fc9ff">More...</a><br/></td></tr>
<tr class="separator:ga4884f0160746c6696598ef6dda1fc9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b0b4316693414546980dea7baaf0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga68b0b4316693414546980dea7baaf0a4">XQSPIPSU_RXD_OFFSET</a>&#160;&#160;&#160;0X00000020U</td></tr>
<tr class="memdesc:ga68b0b4316693414546980dea7baaf0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_RXD.  <a href="#ga68b0b4316693414546980dea7baaf0a4">More...</a><br/></td></tr>
<tr class="separator:ga68b0b4316693414546980dea7baaf0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33bc760357127168b3a665f969036421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga33bc760357127168b3a665f969036421">XQSPIPSU_TX_THRESHOLD_OFFSET</a>&#160;&#160;&#160;0X00000028U</td></tr>
<tr class="memdesc:ga33bc760357127168b3a665f969036421"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_TX_THRESHOLD.  <a href="#ga33bc760357127168b3a665f969036421">More...</a><br/></td></tr>
<tr class="separator:ga33bc760357127168b3a665f969036421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97be55c27b71a154877fb5f919d627f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga97be55c27b71a154877fb5f919d627f1">XQSPIPSU_RX_THRESHOLD_OFFSET</a>&#160;&#160;&#160;0X0000002CU</td></tr>
<tr class="memdesc:ga97be55c27b71a154877fb5f919d627f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_RX_THRESHOLD.  <a href="#ga97be55c27b71a154877fb5f919d627f1">More...</a><br/></td></tr>
<tr class="separator:ga97be55c27b71a154877fb5f919d627f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50a54ee932051b2fed093ef6f2e8a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gad50a54ee932051b2fed093ef6f2e8a12">XQSPIPSU_GPIO_OFFSET</a>&#160;&#160;&#160;0X00000030U</td></tr>
<tr class="memdesc:gad50a54ee932051b2fed093ef6f2e8a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_GPIO.  <a href="#gad50a54ee932051b2fed093ef6f2e8a12">More...</a><br/></td></tr>
<tr class="separator:gad50a54ee932051b2fed093ef6f2e8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4636d144794bb35424cacd6f6d49781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4636d144794bb35424cacd6f6d49781a">XQSPIPSU_LPBK_DLY_ADJ_OFFSET</a>&#160;&#160;&#160;0X00000038U</td></tr>
<tr class="memdesc:ga4636d144794bb35424cacd6f6d49781a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_LPBK_DLY_ADJ.  <a href="#ga4636d144794bb35424cacd6f6d49781a">More...</a><br/></td></tr>
<tr class="separator:ga4636d144794bb35424cacd6f6d49781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bfe2023b6a6ce56e9d13f130bd1c86d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga3bfe2023b6a6ce56e9d13f130bd1c86d">XQSPIPSU_GEN_FIFO_OFFSET</a>&#160;&#160;&#160;0X00000040U</td></tr>
<tr class="memdesc:ga3bfe2023b6a6ce56e9d13f130bd1c86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_GEN_FIFO.  <a href="#ga3bfe2023b6a6ce56e9d13f130bd1c86d">More...</a><br/></td></tr>
<tr class="separator:ga3bfe2023b6a6ce56e9d13f130bd1c86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84156abbc51d17b988b1e82c584be10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga84156abbc51d17b988b1e82c584be10d">XQSPIPSU_SEL_OFFSET</a>&#160;&#160;&#160;0X00000044U</td></tr>
<tr class="memdesc:ga84156abbc51d17b988b1e82c584be10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_SEL.  <a href="#ga84156abbc51d17b988b1e82c584be10d">More...</a><br/></td></tr>
<tr class="separator:ga84156abbc51d17b988b1e82c584be10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac14f429fa7d15b5c4bf2808ed08e7120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gac14f429fa7d15b5c4bf2808ed08e7120">XQSPIPSU_FIFO_CTRL_OFFSET</a>&#160;&#160;&#160;0X0000004CU</td></tr>
<tr class="memdesc:gac14f429fa7d15b5c4bf2808ed08e7120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_FIFO_CTRL.  <a href="#gac14f429fa7d15b5c4bf2808ed08e7120">More...</a><br/></td></tr>
<tr class="separator:gac14f429fa7d15b5c4bf2808ed08e7120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8034417fd3c9846c968679c1cad859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga5a8034417fd3c9846c968679c1cad859">XQSPIPSU_GF_THRESHOLD_OFFSET</a>&#160;&#160;&#160;0X00000050U</td></tr>
<tr class="memdesc:ga5a8034417fd3c9846c968679c1cad859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_GF_THRESHOLD.  <a href="#ga5a8034417fd3c9846c968679c1cad859">More...</a><br/></td></tr>
<tr class="separator:ga5a8034417fd3c9846c968679c1cad859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf657fc3a38e22e512c0f7cf03bda1ad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaf657fc3a38e22e512c0f7cf03bda1ad7">XQSPIPSU_POLL_CFG_OFFSET</a>&#160;&#160;&#160;0X00000054U</td></tr>
<tr class="memdesc:gaf657fc3a38e22e512c0f7cf03bda1ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_POLL_CFG.  <a href="#gaf657fc3a38e22e512c0f7cf03bda1ad7">More...</a><br/></td></tr>
<tr class="separator:gaf657fc3a38e22e512c0f7cf03bda1ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311de6f25e5cf64057e9ba429cf86507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga311de6f25e5cf64057e9ba429cf86507">XQSPIPSU_P_TO_OFFSET</a>&#160;&#160;&#160;0X00000058U</td></tr>
<tr class="memdesc:ga311de6f25e5cf64057e9ba429cf86507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_P_TIMEOUT.  <a href="#ga311de6f25e5cf64057e9ba429cf86507">More...</a><br/></td></tr>
<tr class="separator:ga311de6f25e5cf64057e9ba429cf86507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4951a0b7d9ce35780f74864a196092e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4951a0b7d9ce35780f74864a196092e4">XQSPIPSU_XFER_STS_OFFSET</a>&#160;&#160;&#160;0X0000005CU</td></tr>
<tr class="memdesc:ga4951a0b7d9ce35780f74864a196092e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_XFER_STS.  <a href="#ga4951a0b7d9ce35780f74864a196092e4">More...</a><br/></td></tr>
<tr class="separator:ga4951a0b7d9ce35780f74864a196092e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadda8c30c269feb26bc40f588da2c6097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gadda8c30c269feb26bc40f588da2c6097">XQSPIPSU_GF_SNAPSHOT_OFFSET</a>&#160;&#160;&#160;0X00000060U</td></tr>
<tr class="memdesc:gadda8c30c269feb26bc40f588da2c6097"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_GF_SNAPSHOT.  <a href="#gadda8c30c269feb26bc40f588da2c6097">More...</a><br/></td></tr>
<tr class="separator:gadda8c30c269feb26bc40f588da2c6097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419ba63e8028ea7e8aa833523ea3a785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga419ba63e8028ea7e8aa833523ea3a785">XQSPIPSU_RX_COPY_OFFSET</a>&#160;&#160;&#160;0X00000064U</td></tr>
<tr class="memdesc:ga419ba63e8028ea7e8aa833523ea3a785"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_RX_COPY.  <a href="#ga419ba63e8028ea7e8aa833523ea3a785">More...</a><br/></td></tr>
<tr class="separator:ga419ba63e8028ea7e8aa833523ea3a785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dae139fcca838438b3e14f4306f1f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga9dae139fcca838438b3e14f4306f1f06">XQSPIPSU_MOD_ID_OFFSET</a>&#160;&#160;&#160;0X000000FCU</td></tr>
<tr class="memdesc:ga9dae139fcca838438b3e14f4306f1f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_MOD_ID.  <a href="#ga9dae139fcca838438b3e14f4306f1f06">More...</a><br/></td></tr>
<tr class="separator:ga9dae139fcca838438b3e14f4306f1f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9c82ef758ea9e8bfda707130051091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga3b9c82ef758ea9e8bfda707130051091">XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET</a>&#160;&#160;&#160;0X00000700U</td></tr>
<tr class="memdesc:ga3b9c82ef758ea9e8bfda707130051091"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_ADDR.  <a href="#ga3b9c82ef758ea9e8bfda707130051091">More...</a><br/></td></tr>
<tr class="separator:ga3b9c82ef758ea9e8bfda707130051091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2dea188a0404d6e555c4ff2839eb86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gab2dea188a0404d6e555c4ff2839eb86a">XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET</a>&#160;&#160;&#160;0X00000704U</td></tr>
<tr class="memdesc:gab2dea188a0404d6e555c4ff2839eb86a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_SIZE.  <a href="#gab2dea188a0404d6e555c4ff2839eb86a">More...</a><br/></td></tr>
<tr class="separator:gab2dea188a0404d6e555c4ff2839eb86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd8100c320c3da46a93af5adf6592f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga8fd8100c320c3da46a93af5adf6592f0">XQSPIPSU_QSPIDMA_DST_STS_OFFSET</a>&#160;&#160;&#160;0X00000708U</td></tr>
<tr class="memdesc:ga8fd8100c320c3da46a93af5adf6592f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_STS.  <a href="#ga8fd8100c320c3da46a93af5adf6592f0">More...</a><br/></td></tr>
<tr class="separator:ga8fd8100c320c3da46a93af5adf6592f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c49b7d688c394b3bb37d4293fa34df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga1c49b7d688c394b3bb37d4293fa34df5">XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET</a>&#160;&#160;&#160;0X0000070CU</td></tr>
<tr class="memdesc:ga1c49b7d688c394b3bb37d4293fa34df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_CTRL.  <a href="#ga1c49b7d688c394b3bb37d4293fa34df5">More...</a><br/></td></tr>
<tr class="separator:ga1c49b7d688c394b3bb37d4293fa34df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fcb2a02499c783baa52e6dbba23e228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga7fcb2a02499c783baa52e6dbba23e228">XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET</a>&#160;&#160;&#160;0X00000714U</td></tr>
<tr class="memdesc:ga7fcb2a02499c783baa52e6dbba23e228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_I_STS.  <a href="#ga7fcb2a02499c783baa52e6dbba23e228">More...</a><br/></td></tr>
<tr class="separator:ga7fcb2a02499c783baa52e6dbba23e228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceea2425458ac2a40305f93e496865a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaceea2425458ac2a40305f93e496865a9">XQSPIPSU_QSPIDMA_DST_I_EN_OFFSET</a>&#160;&#160;&#160;0X00000718U</td></tr>
<tr class="memdesc:gaceea2425458ac2a40305f93e496865a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_I_EN.  <a href="#gaceea2425458ac2a40305f93e496865a9">More...</a><br/></td></tr>
<tr class="separator:gaceea2425458ac2a40305f93e496865a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04b009825df34055ec8a92ac44e651fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga04b009825df34055ec8a92ac44e651fa">XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET</a>&#160;&#160;&#160;0X0000071CU</td></tr>
<tr class="memdesc:ga04b009825df34055ec8a92ac44e651fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_I_DIS.  <a href="#ga04b009825df34055ec8a92ac44e651fa">More...</a><br/></td></tr>
<tr class="separator:ga04b009825df34055ec8a92ac44e651fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30ca967a9288020ef44470e6f09c2b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga30ca967a9288020ef44470e6f09c2b6b">XQSPIPSU_QSPIDMA_DST_IMR_OFFSET</a>&#160;&#160;&#160;0X00000720U</td></tr>
<tr class="memdesc:ga30ca967a9288020ef44470e6f09c2b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_IMR.  <a href="#ga30ca967a9288020ef44470e6f09c2b6b">More...</a><br/></td></tr>
<tr class="separator:ga30ca967a9288020ef44470e6f09c2b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11e1e53c55440afa41685846b74c9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gad11e1e53c55440afa41685846b74c9c7">XQSPIPSU_QSPIDMA_DST_CTRL2_OFFSET</a>&#160;&#160;&#160;0X00000724U</td></tr>
<tr class="memdesc:gad11e1e53c55440afa41685846b74c9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_CTRL2.  <a href="#gad11e1e53c55440afa41685846b74c9c7">More...</a><br/></td></tr>
<tr class="separator:gad11e1e53c55440afa41685846b74c9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b0151b1cd09cb2da8d67efeb8ec0cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga39b0151b1cd09cb2da8d67efeb8ec0cb">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET</a>&#160;&#160;&#160;0X00000728U</td></tr>
<tr class="memdesc:ga39b0151b1cd09cb2da8d67efeb8ec0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_DST_ADDR_MSB.  <a href="#ga39b0151b1cd09cb2da8d67efeb8ec0cb">More...</a><br/></td></tr>
<tr class="separator:ga39b0151b1cd09cb2da8d67efeb8ec0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4332dd0868d1843ae3a49d74844d2a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4332dd0868d1843ae3a49d74844d2a8f">XQSPIPSU_QSPIDMA_FUTURE_ECO_OFFSET</a>&#160;&#160;&#160;0X00000EFCU</td></tr>
<tr class="memdesc:ga4332dd0868d1843ae3a49d74844d2a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register: XQSPIPSU_QSPIDMA_FUTURE_ECO.  <a href="#ga4332dd0868d1843ae3a49d74844d2a8f">More...</a><br/></td></tr>
<tr class="separator:ga4332dd0868d1843ae3a49d74844d2a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab88bcdb0f53b21b79cd0805cfd14cb89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;XQspiPsu_In32((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:gab88bcdb0f53b21b79cd0805cfd14cb89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#gab88bcdb0f53b21b79cd0805cfd14cb89">More...</a><br/></td></tr>
<tr class="separator:gab88bcdb0f53b21b79cd0805cfd14cb89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584ee0482b95d3f49353438ca58fb180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>(BaseAddress, RegOffset, RegisterValue)&#160;&#160;&#160;XQspiPsu_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td></tr>
<tr class="memdesc:ga584ee0482b95d3f49353438ca58fb180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#ga584ee0482b95d3f49353438ca58fb180">More...</a><br/></td></tr>
<tr class="separator:ga584ee0482b95d3f49353438ca58fb180"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga4fcad0707fd0557232bc94a8c3ba1fea"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4fcad0707fd0557232bc94a8c3ba1fea">XQspiPsu_StatusHandler</a> )(const void *CallBackRef, u32 StatusEvent, u32 ByteCount)</td></tr>
<tr class="memdesc:ga4fcad0707fd0557232bc94a8c3ba1fea"><td class="mdescLeft">&#160;</td><td class="mdescRight">The handler data type allows the user to define a callback function to handle the asynchronous processing for the QSPIPSU device.  <a href="#ga4fcad0707fd0557232bc94a8c3ba1fea">More...</a><br/></td></tr>
<tr class="separator:ga4fcad0707fd0557232bc94a8c3ba1fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga4d7926dd1a10abf0cd0ad78b0fbb809e"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga4d7926dd1a10abf0cd0ad78b0fbb809e">XQspiPsu_CfgInitialize</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, const <a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a> *ConfigPtr, u32 EffectiveAddr)</td></tr>
<tr class="memdesc:ga4d7926dd1a10abf0cd0ad78b0fbb809e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes a specific <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance as such the driver is ready to use.  <a href="#ga4d7926dd1a10abf0cd0ad78b0fbb809e">More...</a><br/></td></tr>
<tr class="separator:ga4d7926dd1a10abf0cd0ad78b0fbb809e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a8ddc9fc0b6f9e2d616de84d9c7ed5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga46a8ddc9fc0b6f9e2d616de84d9c7ed5">XQspiPsu_Idle</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga46a8ddc9fc0b6f9e2d616de84d9c7ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops the transfer of data to internal DST FIFO from stream interface and also stops the issuing of new write commands to memory.  <a href="#ga46a8ddc9fc0b6f9e2d616de84d9c7ed5">More...</a><br/></td></tr>
<tr class="separator:ga46a8ddc9fc0b6f9e2d616de84d9c7ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799b60ee7157ed46b84475677aa0dc03"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga799b60ee7157ed46b84475677aa0dc03">XQspiPsu_Reset</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga799b60ee7157ed46b84475677aa0dc03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resets the QSPIPSU device.  <a href="#ga799b60ee7157ed46b84475677aa0dc03">More...</a><br/></td></tr>
<tr class="separator:ga799b60ee7157ed46b84475677aa0dc03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa69ec6da90deb760954ea3dcfd55d7f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaaa69ec6da90deb760954ea3dcfd55d7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Aborts a transfer in progress.  <a href="#gaaa69ec6da90deb760954ea3dcfd55d7f">More...</a><br/></td></tr>
<tr class="separator:gaaa69ec6da90deb760954ea3dcfd55d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f083afb4ec79c542a7c7098a519d771"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u32 StatusReg)</td></tr>
<tr class="memdesc:ga5f083afb4ec79c542a7c7098a519d771"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the handler for polling functionality of controller.  <a href="#ga5f083afb4ec79c542a7c7098a519d771">More...</a><br/></td></tr>
<tr class="separator:ga5f083afb4ec79c542a7c7098a519d771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61de390e2bc4af0ce77448a46763ea39"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 NumMsg)</td></tr>
<tr class="memdesc:ga61de390e2bc4af0ce77448a46763ea39"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function performs a transfer on the bus in polled mode.  <a href="#ga61de390e2bc4af0ce77448a46763ea39">More...</a><br/></td></tr>
<tr class="separator:ga61de390e2bc4af0ce77448a46763ea39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae727534cf55b878b9b1974dc72a625"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga6ae727534cf55b878b9b1974dc72a625">XQspiPsu_InterruptTransfer</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 NumMsg)</td></tr>
<tr class="memdesc:ga6ae727534cf55b878b9b1974dc72a625"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function initiates a transfer on the bus and enables interrupts.  <a href="#ga6ae727534cf55b878b9b1974dc72a625">More...</a><br/></td></tr>
<tr class="separator:ga6ae727534cf55b878b9b1974dc72a625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa345ea3ab3694a94a60e6217cb8d5e59"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:gaa345ea3ab3694a94a60e6217cb8d5e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handles interrupt based transfers by acting on GENFIFO and DMA interurpts.  <a href="#gaa345ea3ab3694a94a60e6217cb8d5e59">More...</a><br/></td></tr>
<tr class="separator:gaa345ea3ab3694a94a60e6217cb8d5e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ea5e95c8939c2be78d26c255a6ba6f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga02ea5e95c8939c2be78d26c255a6ba6f">XQspiPsu_SetStatusHandler</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, void *CallBackRef, <a class="el" href="group__qspipsu__v1__12.html#ga4fcad0707fd0557232bc94a8c3ba1fea">XQspiPsu_StatusHandler</a> FuncPointer)</td></tr>
<tr class="memdesc:ga02ea5e95c8939c2be78d26c255a6ba6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to upper layer software.  <a href="#ga02ea5e95c8939c2be78d26c255a6ba6f">More...</a><br/></td></tr>
<tr class="separator:ga02ea5e95c8939c2be78d26c255a6ba6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec97b3d7c6cb24544f0bfa8114b56d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga0ec97b3d7c6cb24544f0bfa8114b56d7">XQspiPsu_WriteProtectToggle</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u32 Toggle)</td></tr>
<tr class="memdesc:ga0ec97b3d7c6cb24544f0bfa8114b56d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API enables/ disables Write Protect pin on the flash parts.  <a href="#ga0ec97b3d7c6cb24544f0bfa8114b56d7">More...</a><br/></td></tr>
<tr class="separator:ga0ec97b3d7c6cb24544f0bfa8114b56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769969b43f91def18f7501555ec35b11"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga769969b43f91def18f7501555ec35b11">XQspiPsu_StartDmaTransfer</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 NumMsg)</td></tr>
<tr class="memdesc:ga769969b43f91def18f7501555ec35b11"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function start a DMA transfer.  <a href="#ga769969b43f91def18f7501555ec35b11">More...</a><br/></td></tr>
<tr class="separator:ga769969b43f91def18f7501555ec35b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6be41fd692a96516b0ce22591510c73d"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga6be41fd692a96516b0ce22591510c73d">XQspiPsu_CheckDmaDone</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:ga6be41fd692a96516b0ce22591510c73d"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function check for DMA transfer complete.  <a href="#ga6be41fd692a96516b0ce22591510c73d">More...</a><br/></td></tr>
<tr class="separator:ga6be41fd692a96516b0ce22591510c73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd84d3f23643ccbcbd4637f786ba48fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gafd84d3f23643ccbcbd4637f786ba48fa">XQspiPsu_LookupConfig</a> (u16 DeviceId)</td></tr>
<tr class="memdesc:gafd84d3f23643ccbcbd4637f786ba48fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Looks up the device configuration based on the unique device ID.  <a href="#gafd84d3f23643ccbcbd4637f786ba48fa">More...</a><br/></td></tr>
<tr class="separator:gafd84d3f23643ccbcbd4637f786ba48fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b86ec1c50d3af19b922698fa9ba7dfb"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga9b86ec1c50d3af19b922698fa9ba7dfb">XQspiPsu_SetClkPrescaler</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u8 Prescaler)</td></tr>
<tr class="memdesc:ga9b86ec1c50d3af19b922698fa9ba7dfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the clock according to the prescaler passed.  <a href="#ga9b86ec1c50d3af19b922698fa9ba7dfb">More...</a><br/></td></tr>
<tr class="separator:ga9b86ec1c50d3af19b922698fa9ba7dfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28338ae42ed4f7d2685ab18de2d21128"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga28338ae42ed4f7d2685ab18de2d21128">XQspiPsu_SelectFlash</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u8 FlashCS, u8 FlashBus)</td></tr>
<tr class="memdesc:ga28338ae42ed4f7d2685ab18de2d21128"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function should be used to tell the QSPIPSU driver the HW flash configuration being used.  <a href="#ga28338ae42ed4f7d2685ab18de2d21128">More...</a><br/></td></tr>
<tr class="separator:ga28338ae42ed4f7d2685ab18de2d21128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fea713a1ec2a4ce6159439e30f7cd7"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u32 Options)</td></tr>
<tr class="memdesc:gad0fea713a1ec2a4ce6159439e30f7cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the options for the QSPIPSU device driver.The options control how the device behaves relative to the QSPIPSU bus.  <a href="#gad0fea713a1ec2a4ce6159439e30f7cd7">More...</a><br/></td></tr>
<tr class="separator:gad0fea713a1ec2a4ce6159439e30f7cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0948cd1e33a60561c808e681306bcc65"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga0948cd1e33a60561c808e681306bcc65">XQspiPsu_ClearOptions</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u32 Options)</td></tr>
<tr class="memdesc:ga0948cd1e33a60561c808e681306bcc65"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function resets the options for the QSPIPSU device driver.The options control how the device behaves relative to the QSPIPSU bus.  <a href="#ga0948cd1e33a60561c808e681306bcc65">More...</a><br/></td></tr>
<tr class="separator:ga0948cd1e33a60561c808e681306bcc65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0d4072d9dfe0949c8e099342c2270f6"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gab0d4072d9dfe0949c8e099342c2270f6">XQspiPsu_GetOptions</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:gab0d4072d9dfe0949c8e099342c2270f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function gets the options for the QSPIPSU device.  <a href="#gab0d4072d9dfe0949c8e099342c2270f6">More...</a><br/></td></tr>
<tr class="separator:gab0d4072d9dfe0949c8e099342c2270f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a37a08570be55ea07945a18a80306f3"><td class="memItemLeft" align="right" valign="top">s32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga3a37a08570be55ea07945a18a80306f3">XQspiPsu_SetReadMode</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u32 Mode)</td></tr>
<tr class="memdesc:ga3a37a08570be55ea07945a18a80306f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Read mode for the QSPIPSU device driver.The device must be idle rather than busy transferring data before setting Read mode options.  <a href="#ga3a37a08570be55ea07945a18a80306f3">More...</a><br/></td></tr>
<tr class="separator:ga3a37a08570be55ea07945a18a80306f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cce449d0bda6133fe2c254a164e08e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga54cce449d0bda6133fe2c254a164e08e">XQspiPsu_SetWP</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, u8 Value)</td></tr>
<tr class="memdesc:ga54cce449d0bda6133fe2c254a164e08e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the Write Protect and Hold options for the QSPIPSU device driver.The device must be idle rather than busy transferring data before setting Write Protect and Hold options.  <a href="#ga54cce449d0bda6133fe2c254a164e08e">More...</a><br/></td></tr>
<tr class="separator:ga54cce449d0bda6133fe2c254a164e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08036c2fa8996e246d9d529fd2302af9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg)</td></tr>
<tr class="memdesc:ga08036c2fa8996e246d9d529fd2302af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes the GENFIFO entries to transmit the messages requested.  <a href="#ga08036c2fa8996e246d9d529fd2302af9">More...</a><br/></td></tr>
<tr class="separator:ga08036c2fa8996e246d9d529fd2302af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55fa60e803534f990c0493b67eb02f1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *FlashMsg)</td></tr>
<tr class="memdesc:gae55fa60e803534f990c0493b67eb02f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function enables the polling functionality of controller.  <a href="#gae55fa60e803534f990c0493b67eb02f1">More...</a><br/></td></tr>
<tr class="separator:gae55fa60e803534f990c0493b67eb02f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f2ea05785dff6887625c5ef088a73b"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga02f2ea05785dff6887625c5ef088a73b">XQspiPsu_SetIOMode</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg)</td></tr>
<tr class="memdesc:ga02f2ea05785dff6887625c5ef088a73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads remaining bytes, after the completion of a DMA transfer, using IO mode.  <a href="#ga02f2ea05785dff6887625c5ef088a73b">More...</a><br/></td></tr>
<tr class="separator:ga02f2ea05785dff6887625c5ef088a73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7900ea73e245de8f091d4d4c201fe76"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae7900ea73e245de8f091d4d4c201fe76">XQspiPsu_IORead</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 StatusReg)</td></tr>
<tr class="memdesc:gae7900ea73e245de8f091d4d4c201fe76"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function reads data from RXFifo in IO mode.  <a href="#gae7900ea73e245de8f091d4d4c201fe76">More...</a><br/></td></tr>
<tr class="separator:gae7900ea73e245de8f091d4d4c201fe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58406ccb7e182a93cd3a47c060de091e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga58406ccb7e182a93cd3a47c060de091e">XQspiPsu_TXSetup</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg)</td></tr>
<tr class="memdesc:ga58406ccb7e182a93cd3a47c060de091e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks the TX buffer in the message and setup the TX FIFO as required.  <a href="#ga58406ccb7e182a93cd3a47c060de091e">More...</a><br/></td></tr>
<tr class="separator:ga58406ccb7e182a93cd3a47c060de091e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0467a9580fe9018adfd4302fbd91e404"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga0467a9580fe9018adfd4302fbd91e404">XQspiPsu_SetupRxDma</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg)</td></tr>
<tr class="memdesc:ga0467a9580fe9018adfd4302fbd91e404"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets up the RX DMA operation.  <a href="#ga0467a9580fe9018adfd4302fbd91e404">More...</a><br/></td></tr>
<tr class="separator:ga0467a9580fe9018adfd4302fbd91e404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03fb04c8187cf51d256a9196430c6224"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga03fb04c8187cf51d256a9196430c6224">XQspiPsu_Setup64BRxDma</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg)</td></tr>
<tr class="memdesc:ga03fb04c8187cf51d256a9196430c6224"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets up the RX DMA operation on a 32bit Machine For 64bit Dma transfers.  <a href="#ga03fb04c8187cf51d256a9196430c6224">More...</a><br/></td></tr>
<tr class="separator:ga03fb04c8187cf51d256a9196430c6224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77b041e10c03756bd0e3c197a63a2e3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gad77b041e10c03756bd0e3c197a63a2e3">XQspiPsu_RXSetup</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg)</td></tr>
<tr class="memdesc:gad77b041e10c03756bd0e3c197a63a2e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks the RX buffers in the message and setup the RX DMA as required.  <a href="#gad77b041e10c03756bd0e3c197a63a2e3">More...</a><br/></td></tr>
<tr class="separator:gad77b041e10c03756bd0e3c197a63a2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b201a022bb63afbaaf9afad23064761"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga8b201a022bb63afbaaf9afad23064761">XQspiPsu_TXRXSetup</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 *GenFifoEntry)</td></tr>
<tr class="memdesc:ga8b201a022bb63afbaaf9afad23064761"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks the TX/RX buffers in the message and setups up the GENFIFO entries, TX FIFO or RX DMA as required.  <a href="#ga8b201a022bb63afbaaf9afad23064761">More...</a><br/></td></tr>
<tr class="separator:ga8b201a022bb63afbaaf9afad23064761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc4cdebc35bb7b5d3ca9128917c131c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga7fc4cdebc35bb7b5d3ca9128917c131c">XQspiPsu_GenFifoEntryDataLen</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 *GenFifoEntry)</td></tr>
<tr class="memdesc:ga7fc4cdebc35bb7b5d3ca9128917c131c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function writes the Data length to GENFIFO entries that need to be transmitted or received.  <a href="#ga7fc4cdebc35bb7b5d3ca9128917c131c">More...</a><br/></td></tr>
<tr class="separator:ga7fc4cdebc35bb7b5d3ca9128917c131c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3b7fc81ae5c50ee3ea373d80b4b542"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga6f3b7fc81ae5c50ee3ea373d80b4b542">XQspiPsu_CreatePollDataConfig</a> (const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, const <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *FlashMsg)</td></tr>
<tr class="memdesc:ga6f3b7fc81ae5c50ee3ea373d80b4b542"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function creates Poll config register data to write.  <a href="#ga6f3b7fc81ae5c50ee3ea373d80b4b542">More...</a><br/></td></tr>
<tr class="separator:ga6f3b7fc81ae5c50ee3ea373d80b4b542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bfe0aff5a064a01b0f822f46b26deb"><td class="memItemLeft" align="right" valign="top">u32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae7bfe0aff5a064a01b0f822f46b26deb">XQspiPsu_SelectSpiMode</a> (u8 SpiMode)</td></tr>
<tr class="memdesc:gae7bfe0aff5a064a01b0f822f46b26deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selects SPI mode - x1 or x2 or x4.  <a href="#gae7bfe0aff5a064a01b0f822f46b26deb">More...</a><br/></td></tr>
<tr class="separator:gae7bfe0aff5a064a01b0f822f46b26deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae720bdee9a521b160e1e364053b66b61"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr)</td></tr>
<tr class="memdesc:gae720bdee9a521b160e1e364053b66b61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable and initialize DMA Mode, set little endain, disable poll timeout, clear prescalar bits and reset thresholds.  <a href="#gae720bdee9a521b160e1e364053b66b61">More...</a><br/></td></tr>
<tr class="separator:gae720bdee9a521b160e1e364053b66b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c0853d67052b9b05af03946e51c4c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaf5c0853d67052b9b05af03946e51c4c2">XQspiPsu_FillTxFifo</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, u32 Size)</td></tr>
<tr class="memdesc:gaf5c0853d67052b9b05af03946e51c4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills the TX FIFO as long as there is room in the FIFO or the bytes required to be transmitted.  <a href="#gaf5c0853d67052b9b05af03946e51c4c2">More...</a><br/></td></tr>
<tr class="separator:gaf5c0853d67052b9b05af03946e51c4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04d433c594d66417be2c4f83c092203"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#gaa04d433c594d66417be2c4f83c092203">XQspiPsu_ReadRxFifo</a> (<a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *InstancePtr, <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *Msg, s32 Size)</td></tr>
<tr class="memdesc:gaa04d433c594d66417be2c4f83c092203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read the specified number of bytes from RX FIFO.  <a href="#gaa04d433c594d66417be2c4f83c092203">More...</a><br/></td></tr>
<tr class="separator:gaa04d433c594d66417be2c4f83c092203"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga0a1440bbf114a2e065b65bca531a14c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga0a1440bbf114a2e065b65bca531a14c3">XQspiPsu_ConfigTable</a> [XPAR_XQSPIPSU_NUM_INSTANCES]</td></tr>
<tr class="memdesc:ga0a1440bbf114a2e065b65bca531a14c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each QSPIPSU device in the system.  <a href="#ga0a1440bbf114a2e065b65bca531a14c3">More...</a><br/></td></tr>
<tr class="separator:ga0a1440bbf114a2e065b65bca531a14c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1440bbf114a2e065b65bca531a14c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__qspipsu__v1__12.html#ga0a1440bbf114a2e065b65bca531a14c3">XQspiPsu_ConfigTable</a> [XPAR_XQSPIPSU_NUM_INSTANCES]</td></tr>
<tr class="memdesc:ga0a1440bbf114a2e065b65bca531a14c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">This table contains configuration information for each QSPIPSU device in the system.  <a href="#ga0a1440bbf114a2e065b65bca531a14c3">More...</a><br/></td></tr>
<tr class="separator:ga0a1440bbf114a2e065b65bca531a14c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gabda6452f72fa7ac726793c30f048437b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTES1024_PER_PAGE&#160;&#160;&#160;1024U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1024 Bytes per Page </p>

</div>
</div>
<a class="anchor" id="gae555f89da9885e478f966606d733f6cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTES256_PER_PAGE&#160;&#160;&#160;256U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for Intel, STM, Winbond and Spansion Serial Flash Device geometry. </p>
<p>256 Bytes per Page </p>

</div>
</div>
<a class="anchor" id="gafa22091b59ed6f3d87feb9ea5e704c08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define BYTES512_PER_PAGE&#160;&#160;&#160;512U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>512 Bytes per Page </p>

</div>
</div>
<a class="anchor" id="ga4fd9659b4df1e9ffc7840aea4bf9c860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS1024&#160;&#160;&#160;1024U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1024 Sectors </p>

</div>
</div>
<a class="anchor" id="gaf596e2100925c36df243bcdb30d3bead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS128&#160;&#160;&#160;128U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>128 Sectors </p>

</div>
</div>
<a class="anchor" id="ga1d5e17491d5265f0225ab0f5c2a06c5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS16&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Sectors </p>

</div>
</div>
<a class="anchor" id="ga2f05bc67f1108755e4a4d90b6dc3952a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS2&#160;&#160;&#160;2U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 Sectors </p>

</div>
</div>
<a class="anchor" id="ga7627c908fc89c896508f59ab962a9f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS2048&#160;&#160;&#160;2048U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2048 Sectors </p>

</div>
</div>
<a class="anchor" id="ga65aff8cefc65fd54c112220a6dba7d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS256&#160;&#160;&#160;256U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>256 Sectors </p>

</div>
</div>
<a class="anchor" id="gac539ae030c42b7175119ba5eebac3d1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS32&#160;&#160;&#160;32U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32 Sectors </p>

</div>
</div>
<a class="anchor" id="gac03b6f3c82e81b724869805933e0fecf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS4&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 Sectors </p>

</div>
</div>
<a class="anchor" id="gadf357dd80cd00a94db0d59b0b26e0994"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS4096&#160;&#160;&#160;4096U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4096 Sectors </p>

</div>
</div>
<a class="anchor" id="ga157510b7e2dc33102c6d445849ea0539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS512&#160;&#160;&#160;512U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>512 Sectors </p>

</div>
</div>
<a class="anchor" id="ga68349ca2530e582759ebed4d3c059715"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS64&#160;&#160;&#160;64U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>64 Sectors </p>

</div>
</div>
<a class="anchor" id="gae76ed1fab4655b7f431ccbbd3507c24b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS8&#160;&#160;&#160;8U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 Sector </p>

</div>
</div>
<a class="anchor" id="gaf0c1bb203cfb920a65ed1bf7658a592c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NUM_OF_SECTORS8192&#160;&#160;&#160;8192U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8192 Sectors </p>

</div>
</div>
<a class="anchor" id="ga316a6040b744597acbda4eec7fb11dc4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGES1024_PER_SECTOR&#160;&#160;&#160;1024U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1024 Pages per Sector </p>

</div>
</div>
<a class="anchor" id="ga4ba0770080887dc7e8532410991d1cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGES128_PER_SECTOR&#160;&#160;&#160;128U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>128 Pages per Sector </p>

</div>
</div>
<a class="anchor" id="ga8f6cb585fdfcd437be3327cde9dcbaa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGES16_PER_SECTOR&#160;&#160;&#160;16U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Pages per Sector </p>

</div>
</div>
<a class="anchor" id="gae22160855f0944bf6ac104c86b0205ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGES256_PER_SECTOR&#160;&#160;&#160;256U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>256 Pages per Sector </p>

</div>
</div>
<a class="anchor" id="ga245b295583508488ac50031b6a872d8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PAGES512_PER_SECTOR&#160;&#160;&#160;512U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>512 Pages per Sector </p>

</div>
</div>
<a class="anchor" id="ga645c1791a368efc87d7856165b1cf20a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SECTOR_SIZE_128K&#160;&#160;&#160;0X20000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>128K Sector </p>

</div>
</div>
<a class="anchor" id="ga24583aac10a7dc8d022da0fe1b1812ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SECTOR_SIZE_256K&#160;&#160;&#160;0X40000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>256K Sector </p>

</div>
</div>
<a class="anchor" id="gaf55253fc7f2d508133e14d927c3b5621"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SECTOR_SIZE_512K&#160;&#160;&#160;0X80000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>512K Sector </p>

</div>
</div>
<a class="anchor" id="gaf7b4349b24320ffc1c4bf957149635ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SECTOR_SIZE_64K&#160;&#160;&#160;0X10000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>64K Sector </p>

</div>
</div>
<a class="anchor" id="ga49734e127e6359b15c1ce7f117748c36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_BASEADDR&#160;&#160;&#160;0XFF0F0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>QSPI Base Address. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="gab5bb698f82719c1ffdf5055dd5ebf939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_EN_REG&#160;&#160;&#160;( ( <a class="el" href="group__qspipsu__v1__12.html#ga49734e127e6359b15c1ce7f117748c36">XQSPIPS_BASEADDR</a> ) + 0X00000014U )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPS_EN_REG. </p>

</div>
</div>
<a class="anchor" id="ga3c05a7421b8aea31df3d026189282cce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CFG_RST_STATE&#160;&#160;&#160;0x800238C1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default LQSPI CFG value. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga2b4818a62cb0d5671e7dee6130165b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_4_BYTE_STATE&#160;&#160;&#160;0x88000013U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default 4 Byte LQSPI CR value. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="gad327ae631cb6e447615bc9534738af72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_INST_MASK&#160;&#160;&#160;0x000000FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read instr code. </p>

</div>
</div>
<a class="anchor" id="ga6f187c067994aa193d43051cb5fef0db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPS_LQSPI_CR_RST_STATE&#160;&#160;&#160;0x80000003U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default LQSPI CR value. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga137198cf9ed99131ff88af7201399ebe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_BASEADDR&#160;&#160;&#160;0xFF0F0100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GQSPI Base Address. </p>

</div>
</div>
<a class="anchor" id="ga1d76a2f706f3988da79345132e484303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_CFG_OFFSET&#160;&#160;&#160;0X00000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_CFG. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6be41fd692a96516b0ce22591510c73d">XQspiPsu_CheckDmaDone()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga0948cd1e33a60561c808e681306bcc65">XQspiPsu_ClearOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#gab0d4072d9dfe0949c8e099342c2270f6">XQspiPsu_GetOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga9b86ec1c50d3af19b922698fa9ba7dfb">XQspiPsu_SetClkPrescaler()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga02f2ea05785dff6887625c5ef088a73b">XQspiPsu_SetIOMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3a37a08570be55ea07945a18a80306f3">XQspiPsu_SetReadMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga54cce449d0bda6133fe2c254a164e08e">XQspiPsu_SetWP()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga769969b43f91def18f7501555ec35b11">XQspiPsu_StartDmaTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5b7b95790bfeb5bfb3dfd63e4a5e76cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_EN_OFFSET&#160;&#160;&#160;0X00000014U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_EN_REG. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga46a8ddc9fc0b6f9e2d616de84d9c7ed5">XQspiPsu_Idle()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="gac14f429fa7d15b5c4bf2808ed08e7120"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_FIFO_CTRL_OFFSET&#160;&#160;&#160;0X0000004CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_FIFO_CTRL. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bfe2023b6a6ce56e9d13f130bd1c86d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GEN_FIFO_OFFSET&#160;&#160;&#160;0X00000040U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_GEN_FIFO. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fc4cdebc35bb7b5d3ca9128917c131c">XQspiPsu_GenFifoEntryDataLen()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gadda8c30c269feb26bc40f588da2c6097"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_SNAPSHOT_OFFSET&#160;&#160;&#160;0X00000060U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_GF_SNAPSHOT. </p>

</div>
</div>
<a class="anchor" id="ga5a8034417fd3c9846c968679c1cad859"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GF_THRESHOLD_OFFSET&#160;&#160;&#160;0X00000050U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_GF_THRESHOLD. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gad50a54ee932051b2fed093ef6f2e8a12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_GPIO_OFFSET&#160;&#160;&#160;0X00000030U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_GPIO. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga0ec97b3d7c6cb24544f0bfa8114b56d7">XQspiPsu_WriteProtectToggle()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5eb684785dfb0a249b18126089624b91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IDR_OFFSET&#160;&#160;&#160;0X0000000CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_IDR. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gab8e3a4621239cb556fc8acdd0a6d10b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IER_OFFSET&#160;&#160;&#160;0X00000008U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_IER. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga6ae727534cf55b878b9b1974dc72a625">XQspiPsu_InterruptTransfer()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga1711ff533a11dd37b3d72056050025e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_IMR_OFFSET&#160;&#160;&#160;0X00000010U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_IMR. </p>

</div>
</div>
<a class="anchor" id="gadae24d033fb12577e3e4eda5427a950a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_ISR_OFFSET&#160;&#160;&#160;0X00000004U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_ISR. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6be41fd692a96516b0ce22591510c73d">XQspiPsu_CheckDmaDone()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga769969b43f91def18f7501555ec35b11">XQspiPsu_StartDmaTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4636d144794bb35424cacd6f6d49781a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LPBK_DLY_ADJ_OFFSET&#160;&#160;&#160;0X00000038U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_LPBK_DLY_ADJ. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5406192835c4f1d618b56626790628b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_ADDR_32BIT_MASK&#160;&#160;&#160;0x01000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Upper memory page. </p>

</div>
</div>
<a class="anchor" id="gac5bfff58ddca187becec7c533cf355fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_LINEAR_MASK&#160;&#160;&#160;0x80000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LQSPI mode enable. </p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__lqspi__example_8c.html#a09bd0d99bfc604195ae4d4adf997243d">XQspiPsu_LqspiRead()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="gad3cd6ea3b67401b777b26365937e9c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_MODE_BITS_MASK&#160;&#160;&#160;0x00FF0000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode value for dual I/O or quad I/O. </p>

</div>
</div>
<a class="anchor" id="ga0eecbc04289c520b605393012c8715ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_MODE_EN_MASK&#160;&#160;&#160;0x02000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable mode bits. </p>

</div>
</div>
<a class="anchor" id="ga40238108ef1f0763edaf8adc59c03d72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_MODE_ON_MASK&#160;&#160;&#160;0x01000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode on. </p>

</div>
</div>
<a class="anchor" id="ga02a2df38913ec3616e70351637cbbb50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_OFFSET&#160;&#160;&#160;0X000000A0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_CFG. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>.</p>

</div>
</div>
<a class="anchor" id="ga66a4736f3e48910c8ba8dc2999b16558"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_SEP_BUS_MASK&#160;&#160;&#160;0x20000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Separate memory bus. </p>

</div>
</div>
<a class="anchor" id="ga6fbc52b88d443b2a5ea258ff83ef71f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_TWO_MEM_MASK&#160;&#160;&#160;0x40000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Both memories or one. </p>

</div>
</div>
<a class="anchor" id="gaa7502d70b7ddd899d5bf8bba3f23d70e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_LQSPI_CR_U_PAGE_MASK&#160;&#160;&#160;0x10000000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Upper memory page. </p>

</div>
</div>
<a class="anchor" id="ga9dae139fcca838438b3e14f4306f1f06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_MOD_ID_OFFSET&#160;&#160;&#160;0X000000FCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_MOD_ID. </p>

</div>
</div>
<a class="anchor" id="ga311de6f25e5cf64057e9ba429cf86507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_P_TO_OFFSET&#160;&#160;&#160;0X00000058U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_P_TIMEOUT. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf657fc3a38e22e512c0f7cf03bda1ad7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_POLL_CFG_OFFSET&#160;&#160;&#160;0X00000054U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_POLL_CFG. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga39b0151b1cd09cb2da8d67efeb8ec0cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET&#160;&#160;&#160;0X00000728U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_ADDR_MSB. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga03fb04c8187cf51d256a9196430c6224">XQspiPsu_Setup64BRxDma()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga0467a9580fe9018adfd4302fbd91e404">XQspiPsu_SetupRxDma()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3b9c82ef758ea9e8bfda707130051091"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET&#160;&#160;&#160;0X00000700U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_ADDR. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga03fb04c8187cf51d256a9196430c6224">XQspiPsu_Setup64BRxDma()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga0467a9580fe9018adfd4302fbd91e404">XQspiPsu_SetupRxDma()</a>.</p>

</div>
</div>
<a class="anchor" id="gad11e1e53c55440afa41685846b74c9c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL2_OFFSET&#160;&#160;&#160;0X00000724U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_CTRL2. </p>

</div>
</div>
<a class="anchor" id="ga1c49b7d688c394b3bb37d4293fa34df5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET&#160;&#160;&#160;0X0000070CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_CTRL. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga46a8ddc9fc0b6f9e2d616de84d9c7ed5">XQspiPsu_Idle()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga04b009825df34055ec8a92ac44e651fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET&#160;&#160;&#160;0X0000071CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_I_DIS. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="gaceea2425458ac2a40305f93e496865a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_EN_OFFSET&#160;&#160;&#160;0X00000718U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_I_EN. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga6ae727534cf55b878b9b1974dc72a625">XQspiPsu_InterruptTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fcb2a02499c783baa52e6dbba23e228"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET&#160;&#160;&#160;0X00000714U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_I_STS. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6be41fd692a96516b0ce22591510c73d">XQspiPsu_CheckDmaDone()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga30ca967a9288020ef44470e6f09c2b6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_IMR_OFFSET&#160;&#160;&#160;0X00000720U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_IMR. </p>

</div>
</div>
<a class="anchor" id="gab2dea188a0404d6e555c4ff2839eb86a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET&#160;&#160;&#160;0X00000704U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_SIZE. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga03fb04c8187cf51d256a9196430c6224">XQspiPsu_Setup64BRxDma()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga0467a9580fe9018adfd4302fbd91e404">XQspiPsu_SetupRxDma()</a>.</p>

</div>
</div>
<a class="anchor" id="ga8fd8100c320c3da46a93af5adf6592f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_DST_STS_OFFSET&#160;&#160;&#160;0X00000708U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_DST_STS. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4332dd0868d1843ae3a49d74844d2a8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_QSPIDMA_FUTURE_ECO_OFFSET&#160;&#160;&#160;0X00000EFCU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_QSPIDMA_FUTURE_ECO. </p>

</div>
</div>
<a class="anchor" id="gab88bcdb0f53b21b79cd0805cfd14cb89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPsu_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XQspiPsu_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 XQspiPsu_ReadReg(u32 BaseAddress. s32 RegOffset) </dd></dl>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6be41fd692a96516b0ce22591510c73d">XQspiPsu_CheckDmaDone()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga0948cd1e33a60561c808e681306bcc65">XQspiPsu_ClearOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#gab0d4072d9dfe0949c8e099342c2270f6">XQspiPsu_GetOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga46a8ddc9fc0b6f9e2d616de84d9c7ed5">XQspiPsu_Idle()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae7900ea73e245de8f091d4d4c201fe76">XQspiPsu_IORead()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa04d433c594d66417be2c4f83c092203">XQspiPsu_ReadRxFifo()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga9b86ec1c50d3af19b922698fa9ba7dfb">XQspiPsu_SetClkPrescaler()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga02f2ea05785dff6887625c5ef088a73b">XQspiPsu_SetIOMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3a37a08570be55ea07945a18a80306f3">XQspiPsu_SetReadMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga54cce449d0bda6133fe2c254a164e08e">XQspiPsu_SetWP()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga769969b43f91def18f7501555ec35b11">XQspiPsu_StartDmaTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga419ba63e8028ea7e8aa833523ea3a785"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_COPY_OFFSET&#160;&#160;&#160;0X00000064U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_RX_COPY. </p>

</div>
</div>
<a class="anchor" id="ga97be55c27b71a154877fb5f919d627f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RX_THRESHOLD_OFFSET&#160;&#160;&#160;0X0000002CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_RX_THRESHOLD. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae7900ea73e245de8f091d4d4c201fe76">XQspiPsu_IORead()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga68b0b4316693414546980dea7baaf0a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_RXD_OFFSET&#160;&#160;&#160;0X00000020U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_RXD. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gaa04d433c594d66417be2c4f83c092203">XQspiPsu_ReadRxFifo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga84156abbc51d17b988b1e82c584be10d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_SEL_OFFSET&#160;&#160;&#160;0X00000044U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_SEL. </p>

</div>
</div>
<a class="anchor" id="ga33bc760357127168b3a665f969036421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TX_THRESHOLD_OFFSET&#160;&#160;&#160;0X00000028U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_TX_THRESHOLD. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4884f0160746c6696598ef6dda1fc9ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_TXD_OFFSET&#160;&#160;&#160;0X0000001CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_TXD. </p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaf5c0853d67052b9b05af03946e51c4c2">XQspiPsu_FillTxFifo()</a>.</p>

</div>
</div>
<a class="anchor" id="ga584ee0482b95d3f49353438ca58fb180"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQspiPsu_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XQspiPsu_Out32((BaseAddress) + (RegOffset), (RegisterValue))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XQspiPsu_WriteReg(u32 BaseAddress, s32 RegOffset, u32 RegisterValue) </dd></dl>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6be41fd692a96516b0ce22591510c73d">XQspiPsu_CheckDmaDone()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga0948cd1e33a60561c808e681306bcc65">XQspiPsu_ClearOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaf5c0853d67052b9b05af03946e51c4c2">XQspiPsu_FillTxFifo()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fc4cdebc35bb7b5d3ca9128917c131c">XQspiPsu_GenFifoEntryDataLen()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga46a8ddc9fc0b6f9e2d616de84d9c7ed5">XQspiPsu_Idle()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6ae727534cf55b878b9b1974dc72a625">XQspiPsu_InterruptTransfer()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga9b86ec1c50d3af19b922698fa9ba7dfb">XQspiPsu_SetClkPrescaler()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga02f2ea05785dff6887625c5ef088a73b">XQspiPsu_SetIOMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#gad0fea713a1ec2a4ce6159439e30f7cd7">XQspiPsu_SetOptions()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3a37a08570be55ea07945a18a80306f3">XQspiPsu_SetReadMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga03fb04c8187cf51d256a9196430c6224">XQspiPsu_Setup64BRxDma()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga0467a9580fe9018adfd4302fbd91e404">XQspiPsu_SetupRxDma()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga54cce449d0bda6133fe2c254a164e08e">XQspiPsu_SetWP()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga769969b43f91def18f7501555ec35b11">XQspiPsu_StartDmaTransfer()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga0ec97b3d7c6cb24544f0bfa8114b56d7">XQspiPsu_WriteProtectToggle()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4951a0b7d9ce35780f74864a196092e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XQSPIPSU_XFER_STS_OFFSET&#160;&#160;&#160;0X0000005CU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register: XQSPIPSU_XFER_STS. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga4fcad0707fd0557232bc94a8c3ba1fea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* XQspiPsu_StatusHandler)(const void *CallBackRef, u32 StatusEvent, u32 ByteCount)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The handler data type allows the user to define a callback function to handle the asynchronous processing for the QSPIPSU device. </p>
<p>The application using this driver is expected to define a handler of this type to support interrupt driven mode. The handler executes in an interrupt context, so only minimal processing should be performed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">CallBackRef</td><td>is the callback reference passed in by the upper layer when setting the callback functions, and passed back to the upper layer when the callback is invoked. Its type is not important to the driver, so it is a void pointer. </td></tr>
    <tr><td class="paramname">StatusEvent</td><td>holds one or more status events that have occurred. See the <a class="el" href="group__qspipsu__v1__12.html#ga02ea5e95c8939c2be78d26c255a6ba6f" title="Sets the status callback function, the status handler, which the driver calls when it encounters cond...">XQspiPsu_SetStatusHandler()</a> for details on the status events that can be passed in the callback. </td></tr>
    <tr><td class="paramname">ByteCount</td><td>indicates how many bytes of data were successfully transferred. This may be less than the number of bytes requested if the status event indicates an error. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaaa69ec6da90deb760954ea3dcfd55d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_Abort </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Aborts a transfer in progress. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ac08fabd6f7822d5aeffe328e45266196">XQspiPsu::GenFifoEntries</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gac14f429fa7d15b5c4bf2808ed08e7120">XQSPIPSU_FIFO_CTRL_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5eb684785dfb0a249b18126089624b91">XQSPIPSU_IDR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gadae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga04b009825df34055ec8a92ac44e651fa">XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fcb2a02499c783baa52e6dbba23e228">XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga8fd8100c320c3da46a93af5adf6592f0">XQSPIPSU_QSPIDMA_DST_STS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga799b60ee7157ed46b84475677aa0dc03">XQspiPsu_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d7926dd1a10abf0cd0ad78b0fbb809e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_CfgInitialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a> *&#160;</td>
          <td class="paramname"><em>ConfigPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>EffectiveAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes a specific <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance as such the driver is ready to use. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">ConfigPtr</td><td>is a reference to a structure containing information about a specific QSPIPSU device. This function initializes an InstancePtr object for a specific device specified by the contents of Config. </td></tr>
    <tr><td class="paramname">EffectiveAddr</td><td>is the device base address in the virtual memory address space. The caller is responsible for keeping the address mapping from EffectiveAddr to the device physical base address unchanged once this function is invoked. Unexpected errors may occur if the address mapping changes after this function is called. If address translation is not used, use ConfigPtr-&gt;Config.BaseAddress for this device.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_DEVICE_IS_STARTED if the device is already started. It must be stopped to re-initialize.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu___config.html#afb9b153a78b4112212d7850efd1c6add">XQspiPsu_Config::BusWidth</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu___config.html#aa771e1e018426eb1f68fe5241ed45e71">XQspiPsu_Config::ConnectionMode</a>, <a class="el" href="struct_x_qspi_psu.html#adc71282aafc4eb9a8f37e672bf3bec51">XQspiPsu::GenFifoBufferPtr</a>, <a class="el" href="struct_x_qspi_psu.html#ac08fabd6f7822d5aeffe328e45266196">XQspiPsu::GenFifoEntries</a>, <a class="el" href="struct_x_qspi_psu___config.html#a630de071c5c249ec4bf502fff7f8daaa">XQspiPsu_Config::InputClockHz</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu___config.html#a400769b796e581c883c34c63320c51b3">XQspiPsu_Config::IsCacheCoherent</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#a5464cdad6cf047e5228f13cb3a761c3f">XQspiPsu::RecvBufferPtr</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="struct_x_qspi_psu.html#a2a11cb56ad7d4b388a4669359156ab0b">XQspiPsu::SendBufferPtr</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga799b60ee7157ed46b84475677aa0dc03">XQspiPsu_Reset()</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a653eb600a5672ee9c7664f2720a05258">QspiPsuFlashNonBlockingReadExample()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a1d5699f770ac9e1ceaf76398b568b9ee">QspiPsuInterruptFlashExample()</a>, <a class="el" href="xqspipsu__generic__flash__polled__64bit__dma__r5__example_8c.html#ac7a0e7a44578f580f46491eb6f6ce726">QspiPsuPolledFlashExample()</a>, and <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga6be41fd692a96516b0ce22591510c73d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_CheckDmaDone </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function check for DMA transfer complete. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if DMA transfer complete.</li>
<li>XST_FAILURE if DMA transfer is not completed.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gadae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fcb2a02499c783baa52e6dbba23e228">XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga0948cd1e33a60561c808e681306bcc65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_ClearOptions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function resets the options for the QSPIPSU device driver.The options control how the device behaves relative to the QSPIPSU bus. </p>
<p>The device must be idle rather than busy transferring data before setting these device options.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Options</td><td>contains the specified options to be set. This is a bit mask where a 1 indicates the option should be turned OFF and a 0 indicates no action. One or more bit values may be contained in the mask. See the bit definitions named XQSPIPSU_*_OPTIONS in the file <a class="el" href="xqspipsu_8h.html">xqspipsu.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if options are successfully set.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. The transfer must complete or be aborted before setting options.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not thread-safe. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga6f3b7fc81ae5c50ee3ea373d80b4b542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XQspiPsu_CreatePollDataConfig </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>FlashMsg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function creates Poll config register data to write. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BusMask</td><td>is mask to enable/disable upper/lower data bus masks.</td></tr>
    <tr><td class="paramname">DataBusMask</td><td>is Data bus mask value during poll operation.</td></tr>
    <tr><td class="paramname">Data</td><td>is the poll data value to write into config register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf5c0853d67052b9b05af03946e51c4c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_FillTxFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills the TX FIFO as long as there is room in the FIFO or the bytes required to be transmitted. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">Size</td><td>is the number of bytes to be transmitted.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga4884f0160746c6696598ef6dda1fc9ff">XQSPIPSU_TXD_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga58406ccb7e182a93cd3a47c060de091e">XQspiPsu_TXSetup()</a>.</p>

</div>
</div>
<a class="anchor" id="ga08036c2fa8996e246d9d529fd2302af9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_GenFifoEntryData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function writes the GENFIFO entries to transmit the messages requested. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">Index</td><td>of the current message to be handled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if transfer fails.</li>
<li>XST_DEVICE_BUSY if a transfer is already in progress.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3bfe2023b6a6ce56e9d13f130bd1c86d">XQSPIPSU_GEN_FIFO_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fc4cdebc35bb7b5d3ca9128917c131c">XQspiPsu_GenFifoEntryDataLen()</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, <a class="el" href="group__qspipsu__v1__12.html#gae7bfe0aff5a064a01b0f822f46b26deb">XQspiPsu_SelectSpiMode()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga8b201a022bb63afbaaf9afad23064761">XQspiPsu_TXRXSetup()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6ae727534cf55b878b9b1974dc72a625">XQspiPsu_InterruptTransfer()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga769969b43f91def18f7501555ec35b11">XQspiPsu_StartDmaTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga7fc4cdebc35bb7b5d3ca9128917c131c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_GenFifoEntryDataLen </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>GenFifoEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function writes the Data length to GENFIFO entries that need to be transmitted or received. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">Index</td><td>of the current message to be handled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if transfer fails.</li>
<li>XST_DEVICE_BUSY if a transfer is already in progress.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3bfe2023b6a6ce56e9d13f130bd1c86d">XQSPIPSU_GEN_FIFO_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>.</p>

</div>
</div>
<a class="anchor" id="gab0d4072d9dfe0949c8e099342c2270f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XQspiPsu_GetOptions </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function gets the options for the QSPIPSU device. </p>
<p>The options control how the device behaves relative to the QSPIPSU bus.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>Options contains the specified options currently set. This is a bit value where a 1 means the option is on, and a 0 means the option is off. See the bit definitions named XQSPIPSU_*_OPTIONS in file <a class="el" href="xqspipsu_8h.html">xqspipsu.h</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga46a8ddc9fc0b6f9e2d616de84d9c7ed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_Idle </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stops the transfer of data to internal DST FIFO from stream interface and also stops the issuing of new write commands to memory. </p>
<p>By calling this API, any ongoing Dma transfers will be paused and DMA will not issue AXI write commands to memory</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5b7b95790bfeb5bfb3dfd63e4a5e76cc">XQSPIPSU_EN_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1c49b7d688c394b3bb37d4293fa34df5">XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="gaa345ea3ab3694a94a60e6217cb8d5e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_InterruptHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handles interrupt based transfers by acting on GENFIFO and DMA interurpts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if transfer fails.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="struct_x_qspi_psu.html#aaf2ea17aa1aae667ccc6190222e218f7">XQspiPsu::StatusRef</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gaf5c0853d67052b9b05af03946e51c4c2">XQspiPsu_FillTxFifo()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5eb684785dfb0a249b18126089624b91">XQSPIPSU_IDR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gae7900ea73e245de8f091d4d4c201fe76">XQspiPsu_IORead()</a>, <a class="el" href="group__qspipsu__v1__12.html#gadae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga04b009825df34055ec8a92ac44e651fa">XQSPIPSU_QSPIDMA_DST_I_DIS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fcb2a02499c783baa52e6dbba23e228">XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, <a class="el" href="group__qspipsu__v1__12.html#ga02f2ea05785dff6887625c5ef088a73b">XQspiPsu_SetIOMode()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ae727534cf55b878b9b1974dc72a625"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_InterruptTransfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>NumMsg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function initiates a transfer on the bus and enables interrupts. </p>
<p>The transfer is completed by the interrupt handler. The messages passed are all transferred on the bus between one CS assert and de-assert.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">NumMsg</td><td>is the number of messages to be transferred.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if transfer fails.</li>
<li>XST_DEVICE_BUSY if a transfer is already in progress.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#gab8e3a4621239cb556fc8acdd0a6d10b6">XQSPIPSU_IER_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gae55fa60e803534f990c0493b67eb02f1">XQspiPsu_PollDataConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#gaceea2425458ac2a40305f93e496865a9">XQSPIPSU_QSPIDMA_DST_I_EN_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a4f09bf044ed26b11fc5489cb7b7ca1e6">BulkErase()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a97d8ab88e6002a97c30b95b66db231ea">DieErase()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a83a78784f5ba39b5e76b17a7e4a5ecad">FlashEnableQuadMode()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#ae8d1767607b58391ccb2d0103c2fd456">FlashEnterExit4BAddMode()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a8c7c38172a5258ee7cdfaef5a1a9af82">FlashErase()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#aaaad34739d0ad6d1fb5436c1d6428463">FlashRead()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#ac7c0194bd58d158581c699b8c07c309d">FlashReadID()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a333c8e44e9af52811dee98f2cfcacf53">FlashWrite()</a>, and <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#aa6007218826af36e0df62b747de40de5">MultiDieRead()</a>.</p>

</div>
</div>
<a class="anchor" id="gae7900ea73e245de8f091d4d4c201fe76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_IORead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>StatusReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads data from RXFifo in IO mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">StatusReg</td><td>is the Interrupt status Register value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, <a class="el" href="group__qspipsu__v1__12.html#gaa04d433c594d66417be2c4f83c092203">XQspiPsu_ReadRxFifo()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga97be55c27b71a154877fb5f919d627f1">XQSPIPSU_RX_THRESHOLD_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gafd84d3f23643ccbcbd4637f786ba48fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a> * XQspiPsu_LookupConfig </td>
          <td>(</td>
          <td class="paramtype">u16&#160;</td>
          <td class="paramname"><em>DeviceId</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Looks up the device configuration based on the unique device ID. </p>
<p>A table contains the configuration info for each device in the system.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">DeviceId</td><td>contains the ID of the device to look up the configuration for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd></dd></dl>
<p>A pointer to the configuration found or NULL if the specified device ID was not found. See <a class="el" href="xqspipsu_8h.html">xqspipsu.h</a> for the definition of <a class="el" href="struct_x_qspi_psu___config.html" title="This typedef contains configuration information for the device. ">XQspiPsu_Config</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a653eb600a5672ee9c7664f2720a05258">QspiPsuFlashNonBlockingReadExample()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a1d5699f770ac9e1ceaf76398b568b9ee">QspiPsuInterruptFlashExample()</a>, <a class="el" href="xqspipsu__generic__flash__polled__64bit__dma__r5__example_8c.html#ac7a0e7a44578f580f46491eb6f6ce726">QspiPsuPolledFlashExample()</a>, and <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gae55fa60e803534f990c0493b67eb02f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_PollDataConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>FlashMsg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function enables the polling functionality of controller. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
    <tr><td class="paramname">Statuscommand</td><td>is the status command which send by controller.</td></tr>
    <tr><td class="paramname">FlashMsg</td><td>is a pointer to the structure containing transfer data</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6f3b7fc81ae5c50ee3ea373d80b4b542">XQspiPsu_CreatePollDataConfig()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3bfe2023b6a6ce56e9d13f130bd1c86d">XQSPIPSU_GEN_FIFO_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab8e3a4621239cb556fc8acdd0a6d10b6">XQSPIPSU_IER_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga311de6f25e5cf64057e9ba429cf86507">XQSPIPSU_P_TO_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gaf657fc3a38e22e512c0f7cf03bda1ad7">XQSPIPSU_POLL_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga6ae727534cf55b878b9b1974dc72a625">XQspiPsu_InterruptTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="ga5f083afb4ec79c542a7c7098a519d771"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_PollDataHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>StatusReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is the handler for polling functionality of controller. </p>
<p>It reads data from RXFIFO, since when data from the flash device (status data) matched with configured value in poll_cfg, then controller writes the matched data into RXFIFO.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data.l </td></tr>
    <tr><td class="paramname">Index</td><td>is the message number to be transferred.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#aaf2ea17aa1aae667ccc6190222e218f7">XQspiPsu::StatusRef</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5eb684785dfb0a249b18126089624b91">XQSPIPSU_IDR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, <a class="el" href="group__qspipsu__v1__12.html#ga68b0b4316693414546980dea7baaf0a4">XQSPIPSU_RXD_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3a37a08570be55ea07945a18a80306f3">XQspiPsu_SetReadMode()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga61de390e2bc4af0ce77448a46763ea39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_PolledTransfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>NumMsg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function performs a transfer on the bus in polled mode. </p>
<p>The messages passed are all transferred on the bus between one CS assert and de-assert.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">NumMsg</td><td>is the number of messages to be transferred.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if transfer fails.</li>
<li>XST_DEVICE_BUSY if a transfer is already in progress.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gaf5c0853d67052b9b05af03946e51c4c2">XQspiPsu_FillTxFifo()</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#gae7900ea73e245de8f091d4d4c201fe76">XQspiPsu_IORead()</a>, <a class="el" href="group__qspipsu__v1__12.html#gadae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga7fcb2a02499c783baa52e6dbba23e228">XQSPIPSU_QSPIDMA_DST_I_STS_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, <a class="el" href="group__qspipsu__v1__12.html#ga02f2ea05785dff6887625c5ef088a73b">XQspiPsu_SetIOMode()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a5e40a81a572bfacbf4d7a39af7905cea">FlashRegisterRead()</a>, and <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a5b70ac0045f51c4babd8709e1c030752">FlashRegisterWrite()</a>.</p>

</div>
</div>
<a class="anchor" id="gaa04d433c594d66417be2c4f83c092203"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_ReadRxFifo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">s32&#160;</td>
          <td class="paramname"><em>Size</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read the specified number of bytes from RX FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">Size</td><td>is the number of bytes to be read.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga68b0b4316693414546980dea7baaf0a4">XQSPIPSU_RXD_OFFSET</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gae7900ea73e245de8f091d4d4c201fe76">XQspiPsu_IORead()</a>.</p>

</div>
</div>
<a class="anchor" id="ga799b60ee7157ed46b84475677aa0dc03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_Reset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resets the QSPIPSU device. </p>
<p>Reset must only be called after the driver has been initialized. Any data transfer that is in progress is aborted.</p>
<p>The upper layer software is responsible for re-configuring (if necessary) and restarting the QSPIPSU device after the reset.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="group__qspipsu__v1__12.html#gaaa69ec6da90deb760954ea3dcfd55d7f">XQspiPsu_Abort()</a>, and <a class="el" href="group__qspipsu__v1__12.html#gae720bdee9a521b160e1e364053b66b61">XQspiPsu_SetDefaultConfig()</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga4d7926dd1a10abf0cd0ad78b0fbb809e">XQspiPsu_CfgInitialize()</a>.</p>

</div>
</div>
<a class="anchor" id="gad77b041e10c03756bd0e3c197a63a2e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_RXSetup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function checks the RX buffers in the message and setup the RX DMA as required. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga03fb04c8187cf51d256a9196430c6224">XQspiPsu_Setup64BRxDma()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga0467a9580fe9018adfd4302fbd91e404">XQspiPsu_SetupRxDma()</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga8b201a022bb63afbaaf9afad23064761">XQspiPsu_TXRXSetup()</a>.</p>

</div>
</div>
<a class="anchor" id="ga28338ae42ed4f7d2685ab18de2d21128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_SelectFlash </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>FlashCS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>FlashBus</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function should be used to tell the QSPIPSU driver the HW flash configuration being used. </p>
<p>This API should be called at least once in the application. If desired, it can be called multiple times when switching between communicating to different flahs devices/using different configs.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">FlashCS</td><td>- Flash Chip Select. </td></tr>
    <tr><td class="paramname">FlashBus</td><td>- Flash Bus (Upper, Lower or Both).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_DEVICE_IS_STARTED if the device is already started. It must be stopped to re-initialize.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>If this function is not called at least once in the application, the driver assumes there is a single flash connected to the lower bus and CS line. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a8c7c38172a5258ee7cdfaef5a1a9af82">FlashErase()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#af45c38b76bbabbaf848a33cdc889ebfb">GetRealAddr()</a>, <a class="el" href="xqspipsu__polldata__polltimeout__interrupt__example_8c.html#a90454c300a46c3a9c1ba66d2a680b63c">QspiPsuConfigurePoll()</a>, <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a653eb600a5672ee9c7664f2720a05258">QspiPsuFlashNonBlockingReadExample()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a1d5699f770ac9e1ceaf76398b568b9ee">QspiPsuInterruptFlashExample()</a>, <a class="el" href="xqspipsu__generic__flash__polled__64bit__dma__r5__example_8c.html#ac7a0e7a44578f580f46491eb6f6ce726">QspiPsuPolledFlashExample()</a>, and <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gae7bfe0aff5a064a01b0f822f46b26deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XQspiPsu_SelectSpiMode </td>
          <td>(</td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>SpiMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Selects SPI mode - x1 or x2 or x4. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">SpiMode</td><td>- spi or dual or quad. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Mask to set desired SPI mode in GENFIFO entry.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b86ec1c50d3af19b922698fa9ba7dfb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_SetClkPrescaler </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Prescaler</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the clock according to the prescaler passed. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Prescaler</td><td>- clock prescaler to be set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_DEVICE_IS_STARTED if the device is already started.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. It must be stopped to re-initialize.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a653eb600a5672ee9c7664f2720a05258">QspiPsuFlashNonBlockingReadExample()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a1d5699f770ac9e1ceaf76398b568b9ee">QspiPsuInterruptFlashExample()</a>, <a class="el" href="xqspipsu__generic__flash__polled__64bit__dma__r5__example_8c.html#ac7a0e7a44578f580f46491eb6f6ce726">QspiPsuPolledFlashExample()</a>, and <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="gae720bdee9a521b160e1e364053b66b61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_SetDefaultConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable and initialize DMA Mode, set little endain, disable poll timeout, clear prescalar bits and reset thresholds. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5a8034417fd3c9846c968679c1cad859">XQSPIPSU_GF_THRESHOLD_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga4636d144794bb35424cacd6f6d49781a">XQSPIPSU_LPBK_DLY_ADJ_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1c49b7d688c394b3bb37d4293fa34df5">XQSPIPSU_QSPIDMA_DST_CTRL_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, <a class="el" href="group__qspipsu__v1__12.html#ga97be55c27b71a154877fb5f919d627f1">XQSPIPSU_RX_THRESHOLD_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga33bc760357127168b3a665f969036421">XQSPIPSU_TX_THRESHOLD_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga799b60ee7157ed46b84475677aa0dc03">XQspiPsu_Reset()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02f2ea05785dff6887625c5ef088a73b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u32 XQspiPsu_SetIOMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function reads remaining bytes, after the completion of a DMA transfer, using IO mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if transfer fails.</li>
<li>XST_DEVICE_BUSY if a transfer is already in progress.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gaa345ea3ab3694a94a60e6217cb8d5e59">XQspiPsu_InterruptHandler()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga61de390e2bc4af0ce77448a46763ea39">XQspiPsu_PolledTransfer()</a>.</p>

</div>
</div>
<a class="anchor" id="gad0fea713a1ec2a4ce6159439e30f7cd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_SetOptions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Options</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the options for the QSPIPSU device driver.The options control how the device behaves relative to the QSPIPSU bus. </p>
<p>The device must be idle rather than busy transferring data before setting these device options.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Options</td><td>contains the specified options to be set. This is a bit mask where a 1 indicates the option should be turned ON and a 0 indicates no action. One or more bit values may be contained in the mask. See the bit definitions named XQSPIPSU_*_OPTIONS in the file <a class="el" href="xqspipsu_8h.html">xqspipsu.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if options are successfully set.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. The transfer must complete or be aborted before setting options.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not thread-safe. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga49734e127e6359b15c1ce7f117748c36">XQSPIPS_BASEADDR</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3c05a7421b8aea31df3d026189282cce">XQSPIPS_LQSPI_CFG_RST_STATE</a>, <a class="el" href="group__qspipsu__v1__12.html#ga2b4818a62cb0d5671e7dee6130165b09">XQSPIPS_LQSPI_CR_4_BYTE_STATE</a>, <a class="el" href="group__qspipsu__v1__12.html#ga6f187c067994aa193d43051cb5fef0db">XQSPIPS_LQSPI_CR_RST_STATE</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga5b7b95790bfeb5bfb3dfd63e4a5e76cc">XQSPIPSU_EN_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gac5bfff58ddca187becec7c533cf355fe">XQSPIPSU_LQSPI_CR_LINEAR_MASK</a>, <a class="el" href="group__qspipsu__v1__12.html#ga02a2df38913ec3616e70351637cbbb50">XQSPIPSU_LQSPI_CR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__non__blocking__read__example_8c.html#a653eb600a5672ee9c7664f2720a05258">QspiPsuFlashNonBlockingReadExample()</a>, <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a1d5699f770ac9e1ceaf76398b568b9ee">QspiPsuInterruptFlashExample()</a>, <a class="el" href="xqspipsu__generic__flash__polled__64bit__dma__r5__example_8c.html#ac7a0e7a44578f580f46491eb6f6ce726">QspiPsuPolledFlashExample()</a>, and <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga3a37a08570be55ea07945a18a80306f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_SetReadMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the Read mode for the QSPIPSU device driver.The device must be idle rather than busy transferring data before setting Read mode options. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Mode</td><td>contains the specified Mode to be set. See the bit definitions named XQSPIPSU_READMODE_* in the file <a class="el" href="xqspipsu_8h.html">xqspipsu.h</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if options are successfully set.</li>
<li>XST_DEVICE_BUSY if the device is currently transferring data. The transfer must complete or be aborted before setting Mode.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not thread-safe. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga5f083afb4ec79c542a7c7098a519d771">XQspiPsu_PollDataHandler()</a>.</p>

</div>
</div>
<a class="anchor" id="ga02ea5e95c8939c2be78d26c255a6ba6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_SetStatusHandler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>CallBackRef</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__qspipsu__v1__12.html#ga4fcad0707fd0557232bc94a8c3ba1fea">XQspiPsu_StatusHandler</a>&#160;</td>
          <td class="paramname"><em>FuncPointer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the status callback function, the status handler, which the driver calls when it encounters conditions that should be reported to upper layer software. </p>
<p>The handler executes in an interrupt context, so it must minimize the amount of processing performed. One of the following status events is passed to the status handler.</p>
<pre></pre><pre>XST_SPI_TRANSFER_DONE           The requested data transfer is done</pre><pre>XST_SPI_TRANSMIT_UNDERRUN       As a slave device, the master clocked data
                        but there were none available in the transmit
                        register/FIFO. This typically means the slave
                        application did not issue a transfer request
                        fast enough, or the processor/driver could not
                        fill the transmit register/FIFO fast enough.</pre><pre>XST_SPI_RECEIVE_OVERRUN The QSPIPSU device lost data. Data was received
                        but the receive data register/FIFO was full.</pre><pre></pre> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">CallBackRef</td><td>is the upper layer callback reference passed back when the callback function is invoked. </td></tr>
    <tr><td class="paramname">FuncPointer</td><td>is the pointer to the callback function.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd></dd></dl>
<p>The handler is called within interrupt context, so it should do its work quickly and queue potentially time-consuming work to a task-level thread. </p>

<p>References <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, and <a class="el" href="struct_x_qspi_psu.html#aaf2ea17aa1aae667ccc6190222e218f7">XQspiPsu::StatusRef</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__generic__flash__interrupt__example_8c.html#a1d5699f770ac9e1ceaf76398b568b9ee">QspiPsuInterruptFlashExample()</a>, and <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga03fb04c8187cf51d256a9196430c6224"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_Setup64BRxDma </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets up the RX DMA operation on a 32bit Machine For 64bit Dma transfers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga39b0151b1cd09cb2da8d67efeb8ec0cb">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3b9c82ef758ea9e8bfda707130051091">XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab2dea188a0404d6e555c4ff2839eb86a">XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad77b041e10c03756bd0e3c197a63a2e3">XQspiPsu_RXSetup()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0467a9580fe9018adfd4302fbd91e404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_SetupRxDma </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets up the RX DMA operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu___config.html#a400769b796e581c883c34c63320c51b3">XQspiPsu_Config::IsCacheCoherent</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga39b0151b1cd09cb2da8d67efeb8ec0cb">XQSPIPSU_QSPIDMA_DST_ADDR_MSB_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga3b9c82ef758ea9e8bfda707130051091">XQSPIPSU_QSPIDMA_DST_ADDR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab2dea188a0404d6e555c4ff2839eb86a">XQSPIPSU_QSPIDMA_DST_SIZE_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#gad77b041e10c03756bd0e3c197a63a2e3">XQspiPsu_RXSetup()</a>.</p>

</div>
</div>
<a class="anchor" id="ga54cce449d0bda6133fe2c254a164e08e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_SetWP </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function sets the Write Protect and Hold options for the QSPIPSU device driver.The device must be idle rather than busy transferring data before setting Write Protect and Hold options. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Value</td><td>of the WP_HOLD bit in configuration register</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This function is not thread-safe. This function can only be used with single flash configuration and x1/x2 data mode. This function cannot be used with x4 data mode and dual parallel and stacked flash configuration. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<a class="anchor" id="ga769969b43f91def18f7501555ec35b11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">s32 XQspiPsu_StartDmaTransfer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>NumMsg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function start a DMA transfer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">NumMsg</td><td>is the number of messages to be transferred.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd><ul>
<li>XST_SUCCESS if successful.</li>
<li>XST_FAILURE if ByteCount is greater than XQSPIPSU_DMA_BYTES_MAX.</li>
<li>XST_DEVICE_BUSY if a transfer is already in progress.</li>
</ul>
</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu.html#ab6f2b5a35423f4a2c34053eaeec3dcd6">XQspiPsu::IsBusy</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#abcf49b02b0b90a7eecf9fb5ba40ac0b3">XQspiPsu::ReadMode</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#ga1d76a2f706f3988da79345132e484303">XQSPIPSU_CFG_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>, <a class="el" href="group__qspipsu__v1__12.html#gadae24d033fb12577e3e4eda5427a950a">XQSPIPSU_ISR_OFFSET</a>, <a class="el" href="group__qspipsu__v1__12.html#gab88bcdb0f53b21b79cd0805cfd14cb89">XQspiPsu_ReadReg</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

</div>
</div>
<a class="anchor" id="ga8b201a022bb63afbaaf9afad23064761"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_TXRXSetup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32 *&#160;</td>
          <td class="paramname"><em>GenFifoEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function checks the TX/RX buffers in the message and setups up the GENFIFO entries, TX FIFO or RX DMA as required. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data. </td></tr>
    <tr><td class="paramname">GenFifoEntry</td><td>is pointer to the variable in which GENFIFO mask is returned to calling function</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#a5464cdad6cf047e5228f13cb3a761c3f">XQspiPsu::RecvBufferPtr</a>, <a class="el" href="struct_x_qspi_psu.html#ac45ddbc82ca891a58fbc9f25150fce30">XQspiPsu::RxBytes</a>, <a class="el" href="struct_x_qspi_psu.html#a2a11cb56ad7d4b388a4669359156ab0b">XQspiPsu::SendBufferPtr</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, <a class="el" href="group__qspipsu__v1__12.html#gad77b041e10c03756bd0e3c197a63a2e3">XQspiPsu_RXSetup()</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga58406ccb7e182a93cd3a47c060de091e">XQspiPsu_TXSetup()</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga08036c2fa8996e246d9d529fd2302af9">XQspiPsu_GenFifoEntryData()</a>.</p>

</div>
</div>
<a class="anchor" id="ga58406ccb7e182a93cd3a47c060de091e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_TXSetup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_x_qspi_psu___msg.html">XQspiPsu_Msg</a> *&#160;</td>
          <td class="paramname"><em>Msg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This function checks the TX buffer in the message and setup the TX FIFO as required. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the <a class="el" href="struct_x_qspi_psu.html" title="The XQspiPsu driver instance data. ">XQspiPsu</a> instance. </td></tr>
    <tr><td class="paramname">Msg</td><td>is a pointer to the structure containing transfer data.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="struct_x_qspi_psu.html#a2a11cb56ad7d4b388a4669359156ab0b">XQspiPsu::SendBufferPtr</a>, <a class="el" href="struct_x_qspi_psu.html#a489eab59d93d119fe5776f8d440ec2bd">XQspiPsu::TxBytes</a>, and <a class="el" href="group__qspipsu__v1__12.html#gaf5c0853d67052b9b05af03946e51c4c2">XQspiPsu_FillTxFifo()</a>.</p>

<p>Referenced by <a class="el" href="group__qspipsu__v1__12.html#ga8b201a022bb63afbaaf9afad23064761">XQspiPsu_TXRXSetup()</a>.</p>

</div>
</div>
<a class="anchor" id="ga0ec97b3d7c6cb24544f0bfa8114b56d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XQspiPsu_WriteProtectToggle </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="struct_x_qspi_psu.html">XQspiPsu</a> *&#160;</td>
          <td class="paramname"><em>InstancePtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Toggle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API enables/ disables Write Protect pin on the flash parts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">QspiPsuPtr</td><td>is a pointer to the QSPIPSU driver component to use.</td></tr>
    <tr><td class="paramname">Toggle</td><td>is a value of the GPIO pin</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None</dd></dl>
<dl class="section note"><dt>Note</dt><dd>By default WP pin as per the QSPI controller is driven High which means no write protection. Calling this function once will enable the protection. </dd></dl>

<p>References <a class="el" href="struct_x_qspi_psu___config.html#a4fe2b57911aede873cac306ec0b295ad">XQspiPsu_Config::BaseAddress</a>, <a class="el" href="struct_x_qspi_psu.html#a9b3aa272eb335fecaaa8f47fd2ed9241">XQspiPsu::Config</a>, <a class="el" href="struct_x_qspi_psu___config.html#aa771e1e018426eb1f68fe5241ed45e71">XQspiPsu_Config::ConnectionMode</a>, <a class="el" href="struct_x_qspi_psu.html#ae6039f5b4f8cdf2e528931ec383deb31">XQspiPsu::IsReady</a>, <a class="el" href="group__qspipsu__v1__12.html#gad50a54ee932051b2fed093ef6f2e8a12">XQSPIPSU_GPIO_OFFSET</a>, and <a class="el" href="group__qspipsu__v1__12.html#ga584ee0482b95d3f49353438ca58fb180">XQspiPsu_WriteReg</a>.</p>

<p>Referenced by <a class="el" href="xqspipsu__write__protect__example_8c.html#a191ca904211eda1c8b5dddc5e6a16331">QspiPsuWriteProtectFlashExample()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga0a1440bbf114a2e065b65bca531a14c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a> XQspiPsu_ConfigTable[XPAR_XQSPIPSU_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This table contains configuration information for each QSPIPSU device in the system. </p>

</div>
</div>
<a class="anchor" id="ga0a1440bbf114a2e065b65bca531a14c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_x_qspi_psu___config.html">XQspiPsu_Config</a> XQspiPsu_ConfigTable[XPAR_XQSPIPSU_NUM_INSTANCES]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">        {</div>
<div class="line">                XPAR_XQSPIPSU_0_DEVICE_ID, </div>
<div class="line">                XPAR_XQSPIPSU_0_BASEADDR,  </div>
<div class="line">                XPAR_XQSPIPSU_0_QSPI_CLK_FREQ_HZ,</div>
<div class="line">                XPAR_XQSPIPSU_0_QSPI_MODE,</div>
<div class="line">                XPAR_XQSPIPSU_0_QSPI_BUS_WIDTH,</div>
<div class="line">                XPAR_XQSPIPSU_0_IS_CACHE_COHERENT</div>
<div class="line">        },</div>
<div class="line">}</div>
</div><!-- fragment -->
<p>This table contains configuration information for each QSPIPSU device in the system. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
