{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 14 23:14:53 2018 " "Info: Processing started: Mon May 14 23:14:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 4yiweijicunqi -c 4yiweijicunqi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 4yiweijicunqi -c 4yiweijicunqi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 680 512 680 696 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CP register register inst19 inst20 360.1 MHz Internal " "Info: Clock \"CP\" Internal fmax is restricted to 360.1 MHz between source register \"inst19\" and destination register \"inst20\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.777 ns " "Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.334 ns + Longest register register " "Info: + Longest register to register delay is 1.334 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst19 1 REG LCFF_X24_Y1_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N3; Fanout = 3; REG Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.206 ns) 0.660 ns inst11~6 2 COMB LCCOMB_X24_Y1_N30 1 " "Info: 2: + IC(0.454 ns) + CELL(0.206 ns) = 0.660 ns; Loc. = LCCOMB_X24_Y1_N30; Fanout = 1; COMB Node = 'inst11~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.660 ns" { inst19 inst11~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 600 664 432 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 1.226 ns inst11 3 COMB LCCOMB_X24_Y1_N22 1 " "Info: 3: + IC(0.360 ns) + CELL(0.206 ns) = 1.226 ns; Loc. = LCCOMB_X24_Y1_N22; Fanout = 1; COMB Node = 'inst11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { inst11~6 inst11 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 600 664 432 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.334 ns inst20 4 REG LCFF_X24_Y1_N23 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.334 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst11 inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.520 ns ( 38.98 % ) " "Info: Total cell delay = 0.520 ns ( 38.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.814 ns ( 61.02 % ) " "Info: Total interconnect delay = 0.814 ns ( 61.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { inst19 inst11~6 inst11 inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.334 ns" { inst19 {} inst11~6 {} inst11 {} inst20 {} } { 0.000ns 0.454ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.966 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CP 1 CLK PIN_80 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 680 512 680 696 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.666 ns) 2.966 ns inst20 2 REG LCFF_X24_Y1_N23 3 " "Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { CP inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.63 % ) " "Info: Total cell delay = 1.650 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 44.37 % ) " "Info: Total interconnect delay = 1.316 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst20 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.966 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CP 1 CLK PIN_80 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 680 512 680 696 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.666 ns) 2.966 ns inst19 2 REG LCFF_X24_Y1_N3 3 " "Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N3; Fanout = 3; REG Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { CP inst19 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.63 % ) " "Info: Total cell delay = 1.650 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 44.37 % ) " "Info: Total interconnect delay = 1.316 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst19 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst20 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst19 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 224 712 776 304 "inst19" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { inst19 inst11~6 inst11 inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.334 ns" { inst19 {} inst11~6 {} inst11 {} inst20 {} } { 0.000ns 0.454ns 0.360ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst20 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst19 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst19 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { inst20 {} } {  } {  } "" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst18 RM CP 5.519 ns register " "Info: tsu for register \"inst18\" (data pin = \"RM\", clock pin = \"CP\") is 5.519 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.525 ns + Longest pin register " "Info: + Longest pin to register delay is 8.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns RM 1 PIN PIN_92 4 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 4; PIN Node = 'RM'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { -88 128 296 -72 "RM" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.140 ns) + CELL(0.624 ns) 7.728 ns inst3~6 2 COMB LCCOMB_X24_Y1_N8 1 " "Info: 2: + IC(6.140 ns) + CELL(0.624 ns) = 7.728 ns; Loc. = LCCOMB_X24_Y1_N8; Fanout = 1; COMB Node = 'inst3~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.764 ns" { RM inst3~6 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 64 600 664 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.370 ns) + CELL(0.319 ns) 8.417 ns inst3 3 COMB LCCOMB_X24_Y1_N0 1 " "Info: 3: + IC(0.370 ns) + CELL(0.319 ns) = 8.417 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 1; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { inst3~6 inst3 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 64 600 664 112 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.525 ns inst18 4 REG LCFF_X24_Y1_N1 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.525 ns; Loc. = LCFF_X24_Y1_N1; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst3 inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.015 ns ( 23.64 % ) " "Info: Total cell delay = 2.015 ns ( 23.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.510 ns ( 76.36 % ) " "Info: Total interconnect delay = 6.510 ns ( 76.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { RM inst3~6 inst3 inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { RM {} RM~combout {} inst3~6 {} inst3 {} inst18 {} } { 0.000ns 0.000ns 6.140ns 0.370ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.319ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.966 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CP 1 CLK PIN_80 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 680 512 680 696 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.666 ns) 2.966 ns inst18 2 REG LCFF_X24_Y1_N1 2 " "Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N1; Fanout = 2; REG Node = 'inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { CP inst18 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 64 712 776 144 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.63 % ) " "Info: Total cell delay = 1.650 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 44.37 % ) " "Info: Total interconnect delay = 1.316 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst18 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.525 ns" { RM inst3~6 inst3 inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.525 ns" { RM {} RM~combout {} inst3~6 {} inst3 {} inst18 {} } { 0.000ns 0.000ns 6.140ns 0.370ns 0.000ns } { 0.000ns 0.964ns 0.624ns 0.319ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst18 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst18 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP y1 inst20 10.297 ns register " "Info: tco from clock \"CP\" to destination pin \"y1\" through register \"inst20\" is 10.297 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.966 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CP 1 CLK PIN_80 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 680 512 680 696 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.666 ns) 2.966 ns inst20 2 REG LCFF_X24_Y1_N23 3 " "Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { CP inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.63 % ) " "Info: Total cell delay = 1.650 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 44.37 % ) " "Info: Total interconnect delay = 1.316 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst20 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.027 ns + Longest register pin " "Info: + Longest register to pin delay is 7.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst20 1 REG LCFF_X24_Y1_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y1_N23; Fanout = 3; REG Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 384 712 776 464 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.931 ns) + CELL(3.096 ns) 7.027 ns y1 2 PIN PIN_35 0 " "Info: 2: + IC(3.931 ns) + CELL(3.096 ns) = 7.027 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'y1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { inst20 y1 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 400 824 1000 416 "y1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 44.06 % ) " "Info: Total cell delay = 3.096 ns ( 44.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.931 ns ( 55.94 % ) " "Info: Total interconnect delay = 3.931 ns ( 55.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { inst20 y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.027 ns" { inst20 {} y1 {} } { 0.000ns 3.931ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst20 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst20 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { inst20 y1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.027 ns" { inst20 {} y1 {} } { 0.000ns 3.931ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst21 L CP -3.912 ns register " "Info: th for register \"inst21\" (data pin = \"L\", clock pin = \"CP\") is -3.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.966 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns CP 1 CLK PIN_80 4 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 680 512 680 696 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.316 ns) + CELL(0.666 ns) 2.966 ns inst21 2 REG LCFF_X24_Y1_N5 2 " "Info: 2: + IC(1.316 ns) + CELL(0.666 ns) = 2.966 ns; Loc. = LCFF_X24_Y1_N5; Fanout = 2; REG Node = 'inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.982 ns" { CP inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.650 ns ( 55.63 % ) " "Info: Total cell delay = 1.650 ns ( 55.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 44.37 % ) " "Info: Total interconnect delay = 1.316 ns ( 44.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst21 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.184 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns L 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'L'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { L } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 600 144 312 616 "L" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.736 ns) + CELL(0.366 ns) 7.076 ns inst15 2 COMB LCCOMB_X24_Y1_N4 1 " "Info: 2: + IC(5.736 ns) + CELL(0.366 ns) = 7.076 ns; Loc. = LCCOMB_X24_Y1_N4; Fanout = 1; COMB Node = 'inst15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.102 ns" { L inst15 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 544 600 664 592 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.184 ns inst21 3 REG LCFF_X24_Y1_N5 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.184 ns; Loc. = LCFF_X24_Y1_N5; Fanout = 2; REG Node = 'inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst15 inst21 } "NODE_NAME" } } { "4yiweijicunqi.bdf" "" { Schematic "E:/机组实验/4yiweijicunqi/4yiweijicunqi.bdf" { { 544 712 776 624 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.448 ns ( 20.16 % ) " "Info: Total cell delay = 1.448 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.736 ns ( 79.84 % ) " "Info: Total interconnect delay = 5.736 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.184 ns" { L inst15 inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.184 ns" { L {} L~combout {} inst15 {} inst21 {} } { 0.000ns 0.000ns 5.736ns 0.000ns } { 0.000ns 0.974ns 0.366ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.966 ns" { CP inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.966 ns" { CP {} CP~combout {} inst21 {} } { 0.000ns 0.000ns 1.316ns } { 0.000ns 0.984ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.184 ns" { L inst15 inst21 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.184 ns" { L {} L~combout {} inst15 {} inst21 {} } { 0.000ns 0.000ns 5.736ns 0.000ns } { 0.000ns 0.974ns 0.366ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 14 23:14:53 2018 " "Info: Processing ended: Mon May 14 23:14:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
