<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="gemm_outer.cc:40:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="load-store-loop12.load.3," ID="aseq" BundleName="a_port" VarName="a" LoopLoc="gemm_outer.cc:40:2" LoopName="anonymous" ParentFunc="gemm(float volatile*, float volatile*, float volatile*)" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="gemm_outer.cc:41:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 64 has been inferred" OldID="load-store-loop9.load.3," ID="bseq" BundleName="b_port" VarName="b" LoopLoc="gemm_outer.cc:41:3" LoopName="anonymous" ParentFunc="gemm(float volatile*, float volatile*, float volatile*)" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="gemm_outer.cc:62:3" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 64 has been inferred" OldID="load-store-loop.store.16," ID="cseq" BundleName="c_port" VarName="c" LoopLoc="gemm_outer.cc:62:3" LoopName="anonymous" ParentFunc="gemm(float volatile*, float volatile*, float volatile*)" Length="64" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="gemm_outer.cc:62:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="cseq" BundleName="c_port" VarName="c" LoopLoc="gemm_outer.cc:62:3" LoopName="anonymous" ParentFunc="gemm(float volatile*, float volatile*, float volatile*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="gemm_outer.cc:41:3" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="bseq" BundleName="b_port" VarName="b" LoopLoc="gemm_outer.cc:41:3" LoopName="anonymous" ParentFunc="gemm(float volatile*, float volatile*, float volatile*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="gemm_outer.cc:40:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="aseq" BundleName="a_port" VarName="a" LoopLoc="gemm_outer.cc:40:2" LoopName="anonymous" ParentFunc="gemm(float volatile*, float volatile*, float volatile*)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="gemm_outer.cc:40:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'anonymous' has been inferred on bundle 'a_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="a_port" LoopLoc="gemm_outer.cc:40:2" LoopName="anonymous" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="gemm_outer.cc:41:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 64 and bit width 32 in loop 'anonymous' has been inferred on bundle 'b_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="b_port" LoopLoc="gemm_outer.cc:41:3" LoopName="anonymous" Length="64" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="gemm_outer.cc:62:3" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 64 and bit width 32 in loop 'anonymous' has been inferred on bundle 'c_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="c_port" LoopLoc="gemm_outer.cc:62:3" LoopName="anonymous" Length="64" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

