Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Oct 14 23:57:26 2025
| Host         : sensnuc6 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file litex_m2sdr_m2_pcie_x1_timing.rpt
| Design       : litex_m2sdr_m2_pcie_x1
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (20)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There is 1 pin that is not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.159       -0.159                      1                28163        0.006        0.000                      0                28163       -0.031       -0.031                       1                  9489  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk100                       {0.000 5.000}        10.000          100.000         
  basesoc_crg_clkout0        {0.000 4.000}        8.000           125.000         
  basesoc_crg_clkout1        {0.000 50.000}       100.000         10.000          
  crg_pll_fb                 {0.000 5.000}        10.000          100.000         
dna_clk                      {0.000 8.000}        16.000          62.500          
icap_clk                     {0.000 64.000}       128.000         7.812           
jtag_clk                     {0.000 25.000}       50.000          20.000          
pcie_x1_m2_clk_p             {0.000 5.000}        10.000          100.000         
rfic_clk                     {0.000 2.034}        4.069           245.761         
si5351_clk0                  {0.000 13.021}       26.041          38.401          
si5351_clk1                  {0.000 5.000}        10.000          100.000         
txoutclk_x0y0                {0.000 5.000}        10.000          100.000         
  basesoc_s7pciephy_clkout0  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout1  {0.000 2.000}        4.000           250.000         
  basesoc_s7pciephy_clkout2  {0.000 4.000}        8.000           125.000         
  basesoc_s7pciephy_clkout3  {0.000 4.000}        8.000           125.000         
  s7pciephy_mmcm_fb          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                             8.474        0.000                      0                    7        0.400        0.000                      0                    7        3.000        0.000                       0                    10  
  basesoc_crg_clkout0              0.464        0.000                      0                22441        0.050        0.000                      0                22441        2.950        0.000                       0                  6921  
  basesoc_crg_clkout1                                                                                                                                                         60.000        0.000                       0                     3  
  crg_pll_fb                                                                                                                                                                   8.751        0.000                       0                     2  
dna_clk                            9.550        0.000                      0                  127        0.348        0.000                      0                  127        6.000        0.000                       0                    64  
icap_clk                         121.407        0.000                      0                  109        0.332        0.000                      0                  109       63.500        0.000                       0                    40  
jtag_clk                           0.777        0.000                      0                  118        0.276        0.000                      0                  118       23.950        0.000                       0                    65  
pcie_x1_m2_clk_p                                                                                                                                                               8.485        0.000                       0                     2  
rfic_clk                           0.314        0.000                      0                 1094        0.105        0.000                      0                 1094        0.984        0.000                       0                   452  
si5351_clk0                        0.276        0.000                      0                  322        0.619        0.000                      0                  322       12.520        0.000                       0                   133  
si5351_clk1                        0.250        0.000                      0                  976        0.912        0.000                      0                  976        4.500        0.000                       0                   748  
txoutclk_x0y0                                                                                                                                                                  3.000        0.000                       0                     3  
  basesoc_s7pciephy_clkout0        1.621        0.000                      0                  821        0.086        0.000                      0                  821       -0.031       -0.031                       1                   397  
  basesoc_s7pciephy_clkout1       -0.159       -0.159                      1                  682        0.086        0.000                      0                  682       -0.031       -0.031                       1                   336  
  basesoc_s7pciephy_clkout2        4.763        0.000                      0                  466        0.006        0.000                      0                  466        0.033        0.000                       0                    19  
  basesoc_s7pciephy_clkout3        1.413        0.000                      0                 1679        0.073        0.000                      0                 1679        3.500        0.000                       0                   625  
  s7pciephy_mmcm_fb                                                                                                                                                            8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          basesoc_s7pciephy_clkout3  basesoc_s7pciephy_clkout3        6.436        0.000                      0                    2        0.629        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.341ns (23.415%)  route 1.115ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.129     7.149    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.341     7.490 r  FDCE_2/Q
                         net (fo=1, routed)           1.115     8.606    crg_reset2
    SLICE_X41Y120        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.655    17.149    
                         clock uncertainty           -0.035    17.114    
    SLICE_X41Y120        FDCE (Setup_fdce_C_D)       -0.034    17.080    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                          -8.606    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.341ns (25.347%)  route 1.004ns (74.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.129     7.149    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.341     7.490 r  FDCE_3/Q
                         net (fo=1, routed)           1.004     8.495    crg_reset3
    SLICE_X40Y120        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.633    17.127    
                         clock uncertainty           -0.035    17.092    
    SLICE_X40Y120        FDCE (Setup_fdce_C_D)       -0.010    17.082    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.341ns (25.910%)  route 0.975ns (74.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.129     7.149    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.341     7.490 r  FDCE_1/Q
                         net (fo=1, routed)           0.975     8.465    crg_reset1
    SLICE_X41Y120        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.655    17.149    
                         clock uncertainty           -0.035    17.114    
    SLICE_X41Y120        FDCE (Setup_fdce_C_D)       -0.049    17.065    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.065    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.393ns (29.539%)  route 0.937ns (70.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.129     7.149    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.393     7.542 r  FDCE_6/Q
                         net (fo=1, routed)           0.937     8.480    crg_reset6
    SLICE_X40Y120        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.655    17.149    
                         clock uncertainty           -0.035    17.114    
    SLICE_X40Y120        FDCE (Setup_fdce_C_D)       -0.007    17.107    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.393ns (30.687%)  route 0.888ns (69.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.129     7.149    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.393     7.542 r  FDCE_4/Q
                         net (fo=1, routed)           0.888     8.430    crg_reset4
    SLICE_X40Y120        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.655    17.149    
                         clock uncertainty           -0.035    17.114    
    SLICE_X40Y120        FDCE (Setup_fdce_C_D)       -0.021    17.093    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.093    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.686ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.393ns (30.911%)  route 0.878ns (69.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.129     7.149    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.393     7.542 r  FDCE_5/Q
                         net (fo=1, routed)           0.878     8.421    crg_reset5
    SLICE_X40Y120        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.655    17.149    
                         clock uncertainty           -0.035    17.114    
    SLICE_X40Y120        FDCE (Setup_fdce_C_D)       -0.007    17.107    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                          -8.421    
  -------------------------------------------------------------------
                         slack                                  8.686    

Slack (MET) :             8.793ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.341ns (28.541%)  route 0.854ns (71.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 16.494 - 10.000 ) 
    Source Clock Delay      (SCD):    7.027ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           2.007     7.027    basesoc_crg_clkin
    SLICE_X41Y122        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDCE (Prop_fdce_C_Q)         0.341     7.368 r  FDCE/Q
                         net (fo=1, routed)           0.854     8.222    crg_reset0
    SLICE_X41Y120        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    C18                                               0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252    11.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    13.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    13.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    14.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    14.706 r  clk100_inst/O
                         net (fo=9, routed)           1.788    16.494    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.595    17.089    
                         clock uncertainty           -0.035    17.054    
    SLICE_X41Y120        FDCE (Setup_fdce_C_D)       -0.039    17.015    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.015    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  8.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.141ns (24.447%)  route 0.436ns (75.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.077     3.003    basesoc_crg_clkin
    SLICE_X41Y122        FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y122        FDCE (Prop_fdce_C_Q)         0.141     3.144 r  FDCE/Q
                         net (fo=1, routed)           0.436     3.579    crg_reset0
    SLICE_X41Y120        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.727     3.109    
    SLICE_X41Y120        FDCE (Hold_fdce_C_D)         0.070     3.179    FDCE_1
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.579    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.722%)  route 0.499ns (75.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.150     3.076    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.164     3.240 r  FDCE_5/Q
                         net (fo=1, routed)           0.499     3.740    crg_reset5
    SLICE_X40Y120        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.760     3.076    
    SLICE_X40Y120        FDCE (Hold_fdce_C_D)         0.063     3.139    FDCE_6
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.141ns (20.491%)  route 0.547ns (79.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.150     3.076    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.141     3.217 r  FDCE_1/Q
                         net (fo=1, routed)           0.547     3.764    crg_reset1
    SLICE_X41Y120        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.760     3.076    
    SLICE_X41Y120        FDCE (Hold_fdce_C_D)         0.066     3.142    FDCE_2
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.164ns (23.919%)  route 0.522ns (76.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.150     3.076    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.164     3.240 r  FDCE_4/Q
                         net (fo=1, routed)           0.522     3.762    crg_reset4
    SLICE_X40Y120        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.760     3.076    
    SLICE_X40Y120        FDCE (Hold_fdce_C_D)         0.052     3.128    FDCE_5
  -------------------------------------------------------------------
                         required time                         -3.128    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.141ns (19.794%)  route 0.571ns (80.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.150     3.076    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.141     3.217 r  FDCE_3/Q
                         net (fo=1, routed)           0.571     3.789    crg_reset3
    SLICE_X40Y120        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.747     3.089    
    SLICE_X40Y120        FDCE (Hold_fdce_C_D)         0.059     3.148    FDCE_4
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.789    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.164ns (22.828%)  route 0.554ns (77.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.150     3.076    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y120        FDCE (Prop_fdce_C_Q)         0.164     3.240 r  FDCE_6/Q
                         net (fo=1, routed)           0.554     3.795    crg_reset6
    SLICE_X40Y120        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X40Y120        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.760     3.076    
    SLICE_X40Y120        FDCE (Hold_fdce_C_D)         0.063     3.139    FDCE_7
  -------------------------------------------------------------------
                         required time                         -3.139    
                         arrival time                           3.795    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.141ns (17.909%)  route 0.646ns (82.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.836ns
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           1.150     3.076    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y120        FDCE (Prop_fdce_C_Q)         0.141     3.217 r  FDCE_2/Q
                         net (fo=1, routed)           0.646     3.864    crg_reset2
    SLICE_X41Y120        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           1.347     3.836    basesoc_crg_clkin
    SLICE_X41Y120        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.760     3.076    
    SLICE_X41Y120        FDCE (Hold_fdce_C_D)         0.070     3.146    FDCE_3
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.864    
  -------------------------------------------------------------------
                         slack                                  0.717    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y30  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y122   FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y120   FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y120   FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X41Y120   FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y120   FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y120   FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y120   FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X40Y120   FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y122   FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y122   FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y122   FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y122   FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X41Y120   FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout0
  To Clock:  basesoc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 2.727ns (37.985%)  route 4.452ns (62.015%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.953ns = ( 16.953 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.984    16.176    storage_14_reg_0_3_30_35/ADDRB1
    SLICE_X98Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.240    16.416 r  storage_14_reg_0_3_30_35/RAMB/O
                         net (fo=1, routed)           0.417    16.833    storage_14_dat10[32]
    SLICE_X99Y123        FDRE                                         r  storage_14_dat1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.162    16.953    sys_clk
    SLICE_X99Y123        FDRE                                         r  storage_14_dat1_reg[32]/C
                         clock pessimism              0.617    17.570    
                         clock uncertainty           -0.071    17.499    
    SLICE_X99Y123        FDRE (Setup_fdre_C_D)       -0.202    17.297    storage_14_dat1_reg[32]
  -------------------------------------------------------------------
                         required time                         17.297    
                         arrival time                         -16.833    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.188ns  (logic 2.729ns (37.967%)  route 4.459ns (62.033%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.960ns = ( 16.960 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          1.075    16.267    storage_14_reg_0_3_18_23/ADDRC1
    SLICE_X102Y121       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.509 r  storage_14_reg_0_3_18_23/RAMC/O
                         net (fo=1, routed)           0.332    16.841    storage_14_dat10[22]
    SLICE_X101Y121       FDRE                                         r  storage_14_dat1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.169    16.960    sys_clk
    SLICE_X101Y121       FDRE                                         r  storage_14_dat1_reg[22]/C
                         clock pessimism              0.617    17.577    
                         clock uncertainty           -0.071    17.506    
    SLICE_X101Y121       FDRE (Setup_fdre_C_D)       -0.191    17.315    storage_14_dat1_reg[22]
  -------------------------------------------------------------------
                         required time                         17.315    
                         arrival time                         -16.841    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.187ns  (logic 2.729ns (37.971%)  route 4.458ns (62.029%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.958ns = ( 16.958 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.969    16.161    storage_14_reg_0_3_36_41/ADDRC1
    SLICE_X102Y123       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.403 r  storage_14_reg_0_3_36_41/RAMC/O
                         net (fo=1, routed)           0.437    16.840    storage_14_dat10[40]
    SLICE_X101Y123       FDRE                                         r  storage_14_dat1_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.167    16.958    sys_clk
    SLICE_X101Y123       FDRE                                         r  storage_14_dat1_reg[40]/C
                         clock pessimism              0.617    17.575    
                         clock uncertainty           -0.071    17.504    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)       -0.163    17.341    storage_14_dat1_reg[40]
  -------------------------------------------------------------------
                         required time                         17.341    
                         arrival time                         -16.840    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 2.581ns (36.184%)  route 4.552ns (63.816%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 16.962 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT2 (Prop_lut2_I1_O)        0.097    15.186 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[0]_i_1/O
                         net (fo=67, routed)          1.082    16.268    storage_14_reg_0_3_18_23/ADDRB0
    SLICE_X102Y121       RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.100    16.368 r  storage_14_reg_0_3_18_23/RAMB/O
                         net (fo=1, routed)           0.418    16.786    storage_14_dat10[20]
    SLICE_X103Y121       FDRE                                         r  storage_14_dat1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.171    16.962    sys_clk
    SLICE_X103Y121       FDRE                                         r  storage_14_dat1_reg[20]/C
                         clock pessimism              0.617    17.579    
                         clock uncertainty           -0.071    17.508    
    SLICE_X103Y121       FDRE (Setup_fdre_C_D)       -0.202    17.306    storage_14_dat1_reg[20]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                         -16.786    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 2.729ns (38.445%)  route 4.370ns (61.555%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.953ns = ( 16.953 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.975    16.167    storage_14_reg_0_3_30_35/ADDRC1
    SLICE_X98Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.409 r  storage_14_reg_0_3_30_35/RAMC/O
                         net (fo=1, routed)           0.342    16.752    storage_14_dat10[34]
    SLICE_X99Y123        FDRE                                         r  storage_14_dat1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.162    16.953    sys_clk
    SLICE_X99Y123        FDRE                                         r  storage_14_dat1_reg[34]/C
                         clock pessimism              0.617    17.570    
                         clock uncertainty           -0.071    17.499    
    SLICE_X99Y123        FDRE (Setup_fdre_C_D)       -0.172    17.327    storage_14_dat1_reg[34]
  -------------------------------------------------------------------
                         required time                         17.327    
                         arrival time                         -16.752    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 2.729ns (38.498%)  route 4.360ns (61.502%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.953ns = ( 16.953 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.987    16.179    storage_14_reg_0_3_30_35/ADDRA1
    SLICE_X98Y123        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.421 r  storage_14_reg_0_3_30_35/RAMA/O
                         net (fo=1, routed)           0.321    16.742    storage_14_dat10[30]
    SLICE_X97Y123        FDRE                                         r  storage_14_dat1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.162    16.953    sys_clk
    SLICE_X97Y123        FDRE                                         r  storage_14_dat1_reg[30]/C
                         clock pessimism              0.617    17.570    
                         clock uncertainty           -0.071    17.499    
    SLICE_X97Y123        FDRE (Setup_fdre_C_D)       -0.176    17.323    storage_14_dat1_reg[30]
  -------------------------------------------------------------------
                         required time                         17.323    
                         arrival time                         -16.742    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.078ns  (logic 2.729ns (38.556%)  route 4.349ns (61.445%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.952ns = ( 16.952 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.959    16.151    storage_14_reg_0_3_12_17/ADDRC1
    SLICE_X98Y124        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.393 r  storage_14_reg_0_3_12_17/RAMC/O
                         net (fo=1, routed)           0.338    16.731    storage_14_dat10[16]
    SLICE_X97Y124        FDRE                                         r  storage_14_dat1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.161    16.952    sys_clk
    SLICE_X97Y124        FDRE                                         r  storage_14_dat1_reg[16]/C
                         clock pessimism              0.617    17.569    
                         clock uncertainty           -0.071    17.498    
    SLICE_X97Y124        FDRE (Setup_fdre_C_D)       -0.176    17.322    storage_14_dat1_reg[16]
  -------------------------------------------------------------------
                         required time                         17.322    
                         arrival time                         -16.731    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 2.729ns (38.681%)  route 4.326ns (61.319%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.962ns = ( 16.962 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.964    16.156    storage_14_reg_0_3_54_59/ADDRA1
    SLICE_X102Y122       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.398 r  storage_14_reg_0_3_54_59/RAMA/O
                         net (fo=1, routed)           0.311    16.708    storage_14_dat10[54]
    SLICE_X103Y122       FDRE                                         r  storage_14_dat1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.171    16.962    sys_clk
    SLICE_X103Y122       FDRE                                         r  storage_14_dat1_reg[54]/C
                         clock pessimism              0.617    17.579    
                         clock uncertainty           -0.071    17.508    
    SLICE_X103Y122       FDRE (Setup_fdre_C_D)       -0.202    17.306    storage_14_dat1_reg[54]
  -------------------------------------------------------------------
                         required time                         17.306    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.040ns  (logic 2.729ns (38.767%)  route 4.311ns (61.233%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.958ns = ( 16.958 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.854    16.046    storage_14_reg_0_3_0_5/ADDRA1
    SLICE_X100Y123       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.288 r  storage_14_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.405    16.693    storage_14_dat10[0]
    SLICE_X101Y123       FDRE                                         r  storage_14_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.167    16.958    sys_clk
    SLICE_X101Y123       FDRE                                         r  storage_14_dat1_reg[0]/C
                         clock pessimism              0.617    17.575    
                         clock uncertainty           -0.071    17.504    
    SLICE_X101Y123       FDRE (Setup_fdre_C_D)       -0.204    17.300    storage_14_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         17.300    
                         arrival time                         -16.693    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_14_dat1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_crg_clkout0 rise@8.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.729ns (38.826%)  route 4.300ns (61.174%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.959ns = ( 16.959 - 8.000 ) 
    Source Clock Delay      (SCD):    9.653ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.252     9.653    sys_clk
    SLICE_X70Y124        FDRE                                         r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.393    10.046 r  basesoc_basesoc_buffering_syncfifo1_level0_reg[1]/Q
                         net (fo=5, routed)           0.389    10.435    basesoc_basesoc_buffering_syncfifo1_level0_reg[1]
    SLICE_X71Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.509    10.944 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.944    basesoc_basesoc_buffering_writer_fifo_level_max_reg[3]_i_1_n_0
    SLICE_X71Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.033 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.033    basesoc_basesoc_buffering_writer_fifo_level_max_reg[7]_i_1_n_0
    SLICE_X71Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.203 r  basesoc_basesoc_buffering_writer_fifo_level_max_reg[10]_i_3/O[0]
                         net (fo=6, routed)           0.529    11.733    basesoc_basesoc_buffering_syncfifo1_level1[8]
    SLICE_X69Y128        LUT4 (Prop_lut4_I3_O)        0.224    11.957 r  storage_12_reg_0_i_59/O
                         net (fo=1, routed)           0.000    11.957    storage_12_reg_0_i_59_n_0
    SLICE_X69Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    12.352 r  storage_12_reg_0_i_45/CO[3]
                         net (fo=1, routed)           0.000    12.352    storage_12_reg_0_i_45_n_0
    SLICE_X69Y129        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    12.525 r  storage_12_reg_0_i_41/CO[2]
                         net (fo=2, routed)           0.695    13.220    basesoc_basesoc_buffering_syncfifo1_sink_valid1
    SLICE_X78Y124        LUT6 (Prop_lut6_I2_O)        0.237    13.457 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4/O
                         net (fo=1, routed)           0.192    13.649    basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_4_n_0
    SLICE_X79Y124        LUT6 (Prop_lut6_I5_O)        0.097    13.746 r  basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data[63]_i_1/O
                         net (fo=72, routed)          0.469    14.215    basesoc_ad9361_rx_buffer_sink_sink_ready
    SLICE_X87Y125        LUT4 (Prop_lut4_I3_O)        0.097    14.312 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2/O
                         net (fo=9, routed)           0.777    15.089    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[2]_i_2_n_0
    SLICE_X100Y126       LUT3 (Prop_lut3_I1_O)        0.103    15.192 r  basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary[1]_i_1/O
                         net (fo=67, routed)          0.844    16.036    storage_14_reg_0_3_24_29/ADDRA1
    SLICE_X102Y125       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242    16.278 r  storage_14_reg_0_3_24_29/RAMA/O
                         net (fo=1, routed)           0.404    16.682    storage_14_dat10[24]
    SLICE_X103Y125       FDRE                                         r  storage_14_dat1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    C18                                               0.000     8.000 r  clk100 (IN)
                         net (fo=0)                   0.000     8.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     9.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977    11.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072    11.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327    12.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078    12.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180    13.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065    13.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767    15.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072    15.791 r  BUFG/O
                         net (fo=6919, routed)        1.168    16.959    sys_clk
    SLICE_X103Y125       FDRE                                         r  storage_14_dat1_reg[24]/C
                         clock pessimism              0.617    17.576    
                         clock uncertainty           -0.071    17.505    
    SLICE_X103Y125       FDRE (Setup_fdre_C_D)       -0.204    17.301    storage_14_dat1_reg[24]
  -------------------------------------------------------------------
                         required time                         17.301    
                         arrival time                         -16.682    
  -------------------------------------------------------------------
                         slack                                  0.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 litepcieendpoint_syncfifo3_level0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            litepcieendpoint_syncfifo3_level0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.256ns (60.787%)  route 0.165ns (39.213%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.235ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.619     4.211    sys_clk
    SLICE_X37Y149        FDRE                                         r  litepcieendpoint_syncfifo3_level0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDRE (Prop_fdre_C_Q)         0.141     4.352 r  litepcieendpoint_syncfifo3_level0_reg[4]/Q
                         net (fo=4, routed)           0.165     4.517    litepcieendpoint_syncfifo3_level0_reg[4]
    SLICE_X37Y150        LUT2 (Prop_lut2_I0_O)        0.045     4.562 r  litepcieendpoint_syncfifo3_level0[8]_i_6/O
                         net (fo=1, routed)           0.000     4.562    litepcieendpoint_syncfifo3_level0[8]_i_6_n_0
    SLICE_X37Y150        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     4.632 r  litepcieendpoint_syncfifo3_level0_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000     4.632    litepcieendpoint_syncfifo3_level0_reg[8]_i_2_n_7
    SLICE_X37Y150        FDRE                                         r  litepcieendpoint_syncfifo3_level0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.885     5.235    sys_clk
    SLICE_X37Y150        FDRE                                         r  litepcieendpoint_syncfifo3_level0_reg[5]/C
                         clock pessimism             -0.758     4.477    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.105     4.582    litepcieendpoint_syncfifo3_level0_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.632    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 basesoc_s7pciephy_tx_datapath_pipe_valid_source_first_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_4_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.274ns (39.086%)  route 0.427ns (60.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.688ns
    Source Clock Delay      (SCD):    8.946ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.252     1.252 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.977     3.229    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.072     3.301 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.327     4.628    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.078     4.706 r  clk100_inst/O
                         net (fo=9, routed)           1.180     5.886    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.065     5.951 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.767     7.719    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.072     7.791 r  BUFG/O
                         net (fo=6919, routed)        1.155     8.946    sys_clk
    SLICE_X43Y160        FDRE                                         r  basesoc_s7pciephy_tx_datapath_pipe_valid_source_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y160        FDRE (Prop_fdre_C_Q)         0.274     9.220 r  basesoc_s7pciephy_tx_datapath_pipe_valid_source_first_reg/Q
                         net (fo=2, routed)           0.427     9.647    basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w[72]
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         1.319     1.319 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.086     3.405    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.076     3.481 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.442     4.923    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.097     5.020 r  clk100_inst/O
                         net (fo=9, routed)           1.380     6.400    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.069     6.469 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.857     8.326    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.076     8.402 r  BUFG/O
                         net (fo=6919, routed)        1.286     9.688    sys_clk
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/CLKBWRCLK
                         clock pessimism             -0.687     9.001    
    RAMB18_X2Y66         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.593     9.594    storage_4_reg_1
  -------------------------------------------------------------------
                         required time                         -9.594    
                         arrival time                           9.647    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 basesoc_basesoc_mmap_sink_payload_adr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.226ns (52.182%)  route 0.207ns (47.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.583     4.175    sys_clk
    SLICE_X45Y151        FDRE                                         r  basesoc_basesoc_mmap_sink_payload_adr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y151        FDRE (Prop_fdre_C_Q)         0.128     4.303 r  basesoc_basesoc_mmap_sink_payload_adr_reg[4]/Q
                         net (fo=1, routed)           0.207     4.510    basesoc_basesoc_mmap_sink_payload_adr[4]
    SLICE_X45Y149        LUT5 (Prop_lut5_I0_O)        0.098     4.608 r  basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header[92]_i_1/O
                         net (fo=1, routed)           0.000     4.608    basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header[92]_i_1_n_0
    SLICE_X45Y149        FDRE                                         r  basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.860     5.210    sys_clk
    SLICE_X45Y149        FDRE                                         r  basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[92]/C
                         clock pessimism             -0.758     4.452    
    SLICE_X45Y149        FDRE (Hold_fdre_C_D)         0.092     4.544    basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header_reg[92]
  -------------------------------------------------------------------
                         required time                         -4.544    
                         arrival time                           4.608    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 litepcieendpoint_syncfifo6_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            litepcieendpoint_syncfifo6_consume_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.209ns (44.790%)  route 0.258ns (55.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.252ns
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.624     4.216    sys_clk
    SLICE_X8Y150         FDRE                                         r  litepcieendpoint_syncfifo6_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164     4.380 r  litepcieendpoint_syncfifo6_consume_reg[0]/Q
                         net (fo=9, routed)           0.258     4.638    litepcieendpoint_syncfifo6_consume[0]
    SLICE_X8Y149         LUT6 (Prop_lut6_I3_O)        0.045     4.683 r  litepcieendpoint_syncfifo6_consume[5]_i_1/O
                         net (fo=1, routed)           0.000     4.683    litepcieendpoint_syncfifo6_consume[5]_i_1_n_0
    SLICE_X8Y149         FDRE                                         r  litepcieendpoint_syncfifo6_consume_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.902     5.252    sys_clk
    SLICE_X8Y149         FDRE                                         r  litepcieendpoint_syncfifo6_consume_reg[5]/C
                         clock pessimism             -0.758     4.494    
    SLICE_X8Y149         FDRE (Hold_fdre_C_D)         0.121     4.615    litepcieendpoint_syncfifo6_consume_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.615    
                         arrival time                           4.683    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement0_latch_value_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            impl_xilinxmultiregimpl42_regs0_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.148ns (43.835%)  route 0.190ns (56.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.196ns
    Source Clock Delay      (SCD):    4.162ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.570     4.162    sys_clk
    SLICE_X76Y150        FDRE                                         r  basesoc_clkmeasurement0_latch_value_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y150        FDRE (Prop_fdre_C_Q)         0.148     4.310 r  basesoc_clkmeasurement0_latch_value_reg[36]/Q
                         net (fo=1, routed)           0.190     4.500    basesoc_clkmeasurement0_latch_value[36]
    SLICE_X77Y143        FDRE                                         r  impl_xilinxmultiregimpl42_regs0_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.846     5.196    sys_clk
    SLICE_X77Y143        FDRE                                         r  impl_xilinxmultiregimpl42_regs0_reg[36]/C
                         clock pessimism             -0.758     4.438    
    SLICE_X77Y143        FDRE (Hold_fdre_C_D)        -0.007     4.431    impl_xilinxmultiregimpl42_regs0_reg[36]
  -------------------------------------------------------------------
                         required time                         -4.431    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_63_15_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.476%)  route 0.199ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    1.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.577     4.169    sys_clk
    SLICE_X73Y138        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.141     4.310 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.199     4.509    storage_9_reg_0_63_15_17/ADDRD2
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.848     5.198    storage_9_reg_0_63_15_17/WCLK
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMA/CLK
                         clock pessimism             -1.013     4.185    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.439    storage_9_reg_0_63_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_63_15_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.476%)  route 0.199ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    1.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.577     4.169    sys_clk
    SLICE_X73Y138        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.141     4.310 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.199     4.509    storage_9_reg_0_63_15_17/ADDRD2
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.848     5.198    storage_9_reg_0_63_15_17/WCLK
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMB/CLK
                         clock pessimism             -1.013     4.185    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.439    storage_9_reg_0_63_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_63_15_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.476%)  route 0.199ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    1.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.577     4.169    sys_clk
    SLICE_X73Y138        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.141     4.310 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.199     4.509    storage_9_reg_0_63_15_17/ADDRD2
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.848     5.198    storage_9_reg_0_63_15_17/WCLK
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMC/CLK
                         clock pessimism             -1.013     4.185    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.439    storage_9_reg_0_63_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_basesoc_reader_table_table_produce_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_9_reg_0_63_15_17/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.476%)  route 0.199ns (58.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.198ns
    Source Clock Delay      (SCD):    4.169ns
    Clock Pessimism Removal (CPR):    1.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.577     4.169    sys_clk
    SLICE_X73Y138        FDRE                                         r  basesoc_basesoc_reader_table_table_produce_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y138        FDRE (Prop_fdre_C_Q)         0.141     4.310 r  basesoc_basesoc_reader_table_table_produce_reg[2]/Q
                         net (fo=625, routed)         0.199     4.509    storage_9_reg_0_63_15_17/ADDRD2
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.848     5.198    storage_9_reg_0_63_15_17/WCLK
    SLICE_X70Y138        RAMD64E                                      r  storage_9_reg_0_63_15_17/RAMD/CLK
                         clock pessimism             -1.013     4.185    
    SLICE_X70Y138        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     4.439    storage_9_reg_0_63_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.509    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 basesoc_si5351_master_tx_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_7_36_41/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by basesoc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_crg_clkout0 rise@0.000ns - basesoc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.777%)  route 0.253ns (64.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.200ns
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    1.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.936     1.175    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     1.201 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.680     1.881    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.045     1.926 r  clk100_inst/O
                         net (fo=9, routed)           0.785     2.711    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.761 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.805     3.567    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     3.593 r  BUFG/O
                         net (fo=6919, routed)        0.581     4.173    sys_clk
    SLICE_X51Y118        FDRE                                         r  basesoc_si5351_master_tx_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y118        FDRE (Prop_fdre_C_Q)         0.141     4.314 r  basesoc_si5351_master_tx_fifo_produce_reg[1]/Q
                         net (fo=66, routed)          0.253     4.567    storage_reg_0_7_36_41/ADDRD1
    SLICE_X52Y117        RAMD32                                       r  storage_reg_0_7_36_41/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    C18                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.015     1.442    clk100_IBUF
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     1.471 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.962     2.432    clk100_IBUF_BUFG
    SLICE_X12Y199        LUT1 (Prop_lut1_I0_O)        0.056     2.488 r  clk100_inst/O
                         net (fo=9, routed)           0.904     3.393    basesoc_crg_clkin
    PLLE2_ADV_X0Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.446 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.876     4.322    basesoc_crg_clkout0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     4.351 r  BUFG/O
                         net (fo=6919, routed)        0.850     5.200    storage_reg_0_7_36_41/WCLK
    SLICE_X52Y117        RAMD32                                       r  storage_reg_0_7_36_41/RAMA/CLK
                         clock pessimism             -1.012     4.188    
    SLICE_X52Y117        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     4.497    storage_reg_0_7_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -4.497    
                         arrival time                           4.567    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         8.000       4.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y22    storage_10_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y24    storage_10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y25    storage_10_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y23    storage_10_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y23    storage_11_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X3Y24    storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y23    storage_12_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X4Y24    storage_12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         8.000       5.766      RAMB36_X1Y31    storage_18_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.050         4.000       2.950      SLICE_X40Y150   storage_16_reg_0_7_0_4/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_crg_clkout1
  To Clock:  basesoc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       60.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_crg_clkout1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1        n/a            1.592         100.000     98.408     BUFGCTRL_X0Y28  BUFGMUX/I1
Min Period  n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y29  BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_pll_fb
  To Clock:  crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y4  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dna_clk
  To Clock:  dna_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.550ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            DNA_PORT/READ
                            (rising edge-triggered cell DNA_PORT clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.630ns (22.521%)  route 2.167ns (77.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.608ns = ( 17.608 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.193     3.339    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT6 (Prop_lut6_I5_O)        0.215     3.554 r  DNA_PORT_i_1/O
                         net (fo=1, routed)           0.975     4.529    READ0
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/READ
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.608    17.608    dna_clk
    DNA_PORT_X0Y0        DNA_PORT                                     r  DNA_PORT/CLK
                         clock pessimism              0.209    17.817    
                         clock uncertainty           -0.071    17.746    
    DNA_PORT_X0Y0        DNA_PORT (Setup_dna_port_CLK_READ)
                                                     -3.667    14.079    DNA_PORT
  -------------------------------------------------------------------
                         required time                         14.079    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  9.550    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[23]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[23]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[24]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[24]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[25]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[25]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[26]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[26]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[27]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[27]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[28]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[28]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[55]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[55]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             10.914ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.630ns (13.782%)  route 3.941ns (86.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 17.276 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.928     6.302    basesoc_dna_status[56]_i_1_n_0
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.276    17.276    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[56]/C
                         clock pessimism              0.080    17.356    
                         clock uncertainty           -0.071    17.285    
    SLICE_X86Y135        FDRE (Setup_fdre_C_CE)      -0.068    17.217    basesoc_dna_status_reg[56]
  -------------------------------------------------------------------
                         required time                         17.217    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                 10.914    

Slack (MET) :             11.074ns  (required time - arrival time)
  Source:                 basesoc_dna_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (dna_clk rise@16.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 0.630ns (14.172%)  route 3.815ns (85.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.279ns = ( 17.279 - 16.000 ) 
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.731     1.731    dna_clk
    SLICE_X37Y134        FDRE                                         r  basesoc_dna_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y134        FDRE (Prop_fdre_C_Q)         0.415     2.146 f  basesoc_dna_count_reg[2]/Q
                         net (fo=6, routed)           1.013     3.159    basesoc_dna_count_reg[2]
    SLICE_X36Y134        LUT5 (Prop_lut5_I1_O)        0.215     3.374 r  basesoc_dna_status[56]_i_1/O
                         net (fo=63, routed)          2.802     6.177    basesoc_dna_status[56]_i_1_n_0
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)   16.000    16.000 r  
    SLICE_X66Y174        FDRE                         0.000    16.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.279    17.279    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[16]/C
                         clock pessimism              0.080    17.359    
                         clock uncertainty           -0.071    17.287    
    SLICE_X84Y134        FDRE (Setup_fdre_C_CE)      -0.037    17.250    basesoc_dna_status_reg[16]
  -------------------------------------------------------------------
                         required time                         17.250    
                         arrival time                          -6.177    
  -------------------------------------------------------------------
                         slack                                 11.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.194ns (27.994%)  route 0.499ns (72.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.698     0.698    dna_clk
    SLICE_X77Y132        FDRE                                         r  basesoc_dna_status_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y132        FDRE (Prop_fdre_C_Q)         0.194     0.892 r  basesoc_dna_status_reg[44]/Q
                         net (fo=2, routed)           0.499     1.391    basesoc_dna_status[44]
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.952     0.952    dna_clk
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[45]/C
                         clock pessimism             -0.048     0.904    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.138     1.042    basesoc_dna_status_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.194ns (32.384%)  route 0.405ns (67.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.807     0.807    dna_clk
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.194     1.001 r  basesoc_dna_status_reg[15]/Q
                         net (fo=2, routed)           0.405     1.406    basesoc_dna_status[15]
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.968     0.968    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[16]/C
                         clock pessimism             -0.099     0.869    
    SLICE_X84Y134        FDRE (Hold_fdre_C_D)         0.155     1.024    basesoc_dna_status_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.217ns (37.032%)  route 0.369ns (62.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.824     0.824    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.217     1.041 r  basesoc_dna_status_reg[29]/Q
                         net (fo=2, routed)           0.369     1.410    basesoc_dna_status[29]
    SLICE_X82Y133        FDRE                                         r  basesoc_dna_status_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.958     0.958    dna_clk
    SLICE_X82Y133        FDRE                                         r  basesoc_dna_status_reg[30]/C
                         clock pessimism             -0.099     0.859    
    SLICE_X82Y133        FDRE (Hold_fdre_C_D)         0.136     0.995    basesoc_dna_status_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.201ns (37.976%)  route 0.328ns (62.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.824     0.824    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.201     1.025 r  basesoc_dna_status_reg[54]/Q
                         net (fo=2, routed)           0.328     1.353    basesoc_dna_status[54]
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.955     0.955    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[55]/C
                         clock pessimism             -0.113     0.842    
    SLICE_X86Y135        FDRE (Hold_fdre_C_D)         0.089     0.931    basesoc_dna_status_reg[55]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.194ns (26.073%)  route 0.550ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.698     0.698    dna_clk
    SLICE_X77Y132        FDRE                                         r  basesoc_dna_status_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y132        FDRE (Prop_fdre_C_Q)         0.194     0.892 r  basesoc_dna_status_reg[12]/Q
                         net (fo=2, routed)           0.550     1.442    basesoc_dna_status[12]
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.952     0.952    dna_clk
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[13]/C
                         clock pessimism             -0.048     0.904    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.112     1.016    basesoc_dna_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.194ns (34.005%)  route 0.376ns (65.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.807     0.807    dna_clk
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y132        FDRE (Prop_fdre_C_Q)         0.194     1.001 r  basesoc_dna_status_reg[45]/Q
                         net (fo=2, routed)           0.376     1.378    basesoc_dna_status[45]
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.952     0.952    dna_clk
    SLICE_X85Y132        FDRE                                         r  basesoc_dna_status_reg[46]/C
                         clock pessimism             -0.145     0.807    
    SLICE_X85Y132        FDRE (Hold_fdre_C_D)         0.141     0.948    basesoc_dna_status_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.201ns (38.077%)  route 0.327ns (61.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.824     0.824    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.201     1.025 r  basesoc_dna_status_reg[53]/Q
                         net (fo=2, routed)           0.327     1.351    basesoc_dna_status[53]
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.968     0.968    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[54]/C
                         clock pessimism             -0.144     0.824    
    SLICE_X84Y134        FDRE (Hold_fdre_C_D)         0.076     0.900    basesoc_dna_status_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.217ns (31.494%)  route 0.472ns (68.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.824     0.824    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.217     1.041 r  basesoc_dna_status_reg[17]/Q
                         net (fo=2, routed)           0.472     1.513    basesoc_dna_status[17]
    SLICE_X84Y135        FDRE                                         r  basesoc_dna_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.031     1.031    dna_clk
    SLICE_X84Y135        FDRE                                         r  basesoc_dna_status_reg[18]/C
                         clock pessimism             -0.113     0.918    
    SLICE_X84Y135        FDRE (Hold_fdre_C_D)         0.141     1.059    basesoc_dna_status_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.194ns (34.048%)  route 0.376ns (65.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.813     0.813    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y135        FDRE (Prop_fdre_C_Q)         0.194     1.007 r  basesoc_dna_status_reg[23]/Q
                         net (fo=2, routed)           0.376     1.383    basesoc_dna_status[23]
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.955     0.955    dna_clk
    SLICE_X86Y135        FDRE                                         r  basesoc_dna_status_reg[24]/C
                         clock pessimism             -0.142     0.813    
    SLICE_X86Y135        FDRE (Hold_fdre_C_D)         0.113     0.926    basesoc_dna_status_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 basesoc_dna_status_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            basesoc_dna_status_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by dna_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             dna_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dna_clk rise@0.000ns - dna_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.201ns (32.397%)  route 0.419ns (67.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.824ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          0.824     0.824    dna_clk
    SLICE_X84Y134        FDRE                                         r  basesoc_dna_status_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y134        FDRE (Prop_fdre_C_Q)         0.201     1.025 r  basesoc_dna_status_reg[49]/Q
                         net (fo=2, routed)           0.419     1.444    basesoc_dna_status[49]
    SLICE_X84Y135        FDRE                                         r  basesoc_dna_status_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock dna_clk rise edge)    0.000     0.000 r  
    SLICE_X66Y174        FDRE                         0.000     0.000 r  dna_clk_reg/Q
                         net (fo=64, routed)          1.031     1.031    dna_clk
    SLICE_X84Y135        FDRE                                         r  basesoc_dna_status_reg[50]/C
                         clock pessimism             -0.113     0.918    
    SLICE_X84Y135        FDRE (Hold_fdre_C_D)         0.066     0.984    basesoc_dna_status_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.460    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dna_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { dna_clk_reg/Q }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DNA_PORT/CLK  n/a            10.000        16.000      6.000      DNA_PORT_X0Y0  DNA_PORT/CLK
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y134  basesoc_dna_count_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y134  basesoc_dna_count_reg[1]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X37Y134  basesoc_dna_count_reg[2]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y134  basesoc_dna_count_reg[3]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y134  basesoc_dna_count_reg[4]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y134  basesoc_dna_count_reg[5]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X36Y134  basesoc_dna_status_reg[0]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X58Y126  basesoc_dna_status_reg[10]/C
Min Period        n/a     FDRE/C        n/a            1.000         16.000      15.000     SLICE_X59Y129  basesoc_dna_status_reg[11]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[4]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[0]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[0]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[1]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[1]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[2]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X37Y134  basesoc_dna_count_reg[2]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[3]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[3]/C
High Pulse Width  Slow    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[4]/C
High Pulse Width  Fast    FDRE/C        n/a            0.500         8.000       7.500      SLICE_X36Y134  basesoc_dna_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  icap_clk
  To Clock:  icap_clk

Setup :            0  Failing Endpoints,  Worst Slack      121.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       63.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             121.407ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.677ns (27.359%)  route 1.798ns (72.641%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.934ns = ( 128.934 - 128.000 ) 
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.697     0.697    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.341     1.038 f  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          1.040     2.078    icap_resetinserter_state[2]
    SLICE_X37Y129        LUT2 (Prop_lut2_I1_O)        0.097     2.175 r  ICAPE2_i_36/O
                         net (fo=3, routed)           0.212     2.387    ICAPE2_i_36_n_0
    SLICE_X37Y128        LUT6 (Prop_lut6_I0_O)        0.239     2.626 r  ICAPE2_i_2/O
                         net (fo=1, routed)           0.545     3.171    basesoc_icap_rdwrb
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.934   128.934    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.934    
                         clock uncertainty           -0.071   128.863    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -4.285   124.578    ICAPE2
  -------------------------------------------------------------------
                         required time                        124.578    
                         arrival time                          -3.171    
  -------------------------------------------------------------------
                         slack                                121.407    

Slack (MET) :             122.535ns  (required time - arrival time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.778ns (22.564%)  route 2.670ns (77.436%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.934ns = ( 128.934 - 128.000 ) 
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.697     0.697    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.341     1.038 f  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          1.261     2.299    icap_resetinserter_state[1]
    SLICE_X41Y127        LUT3 (Prop_lut3_I0_O)        0.101     2.400 r  ICAPE2_i_50/O
                         net (fo=1, routed)           0.583     2.982    ICAPE2_i_50_n_0
    SLICE_X39Y127        LUT6 (Prop_lut6_I0_O)        0.239     3.221 f  ICAPE2_i_42/O
                         net (fo=1, routed)           0.288     3.509    ICAPE2_i_42_n_0
    SLICE_X37Y127        LUT6 (Prop_lut6_I0_O)        0.097     3.606 r  ICAPE2_i_8/O
                         net (fo=1, routed)           0.539     4.145    basesoc_icap__i[29]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.934   128.934    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000   128.934    
                         clock uncertainty           -0.071   128.863    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[26])
                                                     -2.184   126.679    ICAPE2
  -------------------------------------------------------------------
                         required time                        126.679    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                122.535    

Slack (MET) :             122.582ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.809ns  (logic 4.160ns (86.513%)  route 0.649ns (13.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.548ns = ( 128.548 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[1])
                                                      4.160     5.212 r  ICAPE2/O[1]
                         net (fo=1, routed)           0.649     5.861    basesoc_icap_o_icap[1]
    SLICE_X37Y128        FDRE                                         r  basesoc_icap_read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.548   128.548    icap_clk
    SLICE_X37Y128        FDRE                                         r  basesoc_icap_read_data_reg[6]/C
                         clock pessimism              0.000   128.548    
                         clock uncertainty           -0.071   128.477    
    SLICE_X37Y128        FDRE (Setup_fdre_C_D)       -0.034   128.443    basesoc_icap_read_data_reg[6]
  -------------------------------------------------------------------
                         required time                        128.443    
                         arrival time                          -5.861    
  -------------------------------------------------------------------
                         slack                                122.582    

Slack (MET) :             122.611ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.765ns  (logic 4.160ns (87.311%)  route 0.605ns (12.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.548ns = ( 128.548 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[26])
                                                      4.160     5.212 r  ICAPE2/O[26]
                         net (fo=1, routed)           0.605     5.817    basesoc_icap_o_icap[26]
    SLICE_X37Y128        FDRE                                         r  basesoc_icap_read_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.548   128.548    icap_clk
    SLICE_X37Y128        FDRE                                         r  basesoc_icap_read_data_reg[29]/C
                         clock pessimism              0.000   128.548    
                         clock uncertainty           -0.071   128.477    
    SLICE_X37Y128        FDRE (Setup_fdre_C_D)       -0.049   128.428    basesoc_icap_read_data_reg[29]
  -------------------------------------------------------------------
                         required time                        128.428    
                         arrival time                          -5.817    
  -------------------------------------------------------------------
                         slack                                122.611    

Slack (MET) :             122.616ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 4.160ns (87.219%)  route 0.610ns (12.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.548ns = ( 128.548 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[7])
                                                      4.160     5.212 r  ICAPE2/O[7]
                         net (fo=1, routed)           0.610     5.822    basesoc_icap_o_icap[7]
    SLICE_X37Y128        FDRE                                         r  basesoc_icap_read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.548   128.548    icap_clk
    SLICE_X37Y128        FDRE                                         r  basesoc_icap_read_data_reg[0]/C
                         clock pessimism              0.000   128.548    
                         clock uncertainty           -0.071   128.477    
    SLICE_X37Y128        FDRE (Setup_fdre_C_D)       -0.039   128.438    basesoc_icap_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                        128.438    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                122.616    

Slack (MET) :             122.683ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 4.160ns (87.426%)  route 0.598ns (12.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 128.630 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[30])
                                                      4.160     5.212 r  ICAPE2/O[30]
                         net (fo=1, routed)           0.598     5.811    basesoc_icap_o_icap[30]
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630   128.630    icap_clk
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[25]/C
                         clock pessimism              0.000   128.630    
                         clock uncertainty           -0.071   128.559    
    SLICE_X37Y130        FDRE (Setup_fdre_C_D)       -0.065   128.494    basesoc_icap_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                        128.494    
                         arrival time                          -5.811    
  -------------------------------------------------------------------
                         slack                                122.683    

Slack (MET) :             122.708ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.816ns  (logic 4.160ns (86.387%)  route 0.656ns (13.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.660ns = ( 128.660 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[14])
                                                      4.160     5.212 r  ICAPE2/O[14]
                         net (fo=1, routed)           0.656     5.868    basesoc_icap_o_icap[14]
    SLICE_X39Y129        FDRE                                         r  basesoc_icap_read_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.660   128.660    icap_clk
    SLICE_X39Y129        FDRE                                         r  basesoc_icap_read_data_reg[9]/C
                         clock pessimism              0.017   128.677    
                         clock uncertainty           -0.071   128.606    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)       -0.030   128.576    basesoc_icap_read_data_reg[9]
  -------------------------------------------------------------------
                         required time                        128.576    
                         arrival time                          -5.868    
  -------------------------------------------------------------------
                         slack                                122.708    

Slack (MET) :             122.716ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 4.160ns (86.870%)  route 0.629ns (13.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.660ns = ( 128.660 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[27])
                                                      4.160     5.212 r  ICAPE2/O[27]
                         net (fo=1, routed)           0.629     5.841    basesoc_icap_o_icap[27]
    SLICE_X39Y129        FDRE                                         r  basesoc_icap_read_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.660   128.660    icap_clk
    SLICE_X39Y129        FDRE                                         r  basesoc_icap_read_data_reg[28]/C
                         clock pessimism              0.017   128.677    
                         clock uncertainty           -0.071   128.606    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)       -0.049   128.557    basesoc_icap_read_data_reg[28]
  -------------------------------------------------------------------
                         required time                        128.557    
                         arrival time                          -5.841    
  -------------------------------------------------------------------
                         slack                                122.716    

Slack (MET) :             122.723ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 4.160ns (86.816%)  route 0.632ns (13.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.660ns = ( 128.660 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[22])
                                                      4.160     5.212 r  ICAPE2/O[22]
                         net (fo=1, routed)           0.632     5.844    basesoc_icap_o_icap[22]
    SLICE_X39Y129        FDRE                                         r  basesoc_icap_read_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.660   128.660    icap_clk
    SLICE_X39Y129        FDRE                                         r  basesoc_icap_read_data_reg[17]/C
                         clock pessimism              0.017   128.677    
                         clock uncertainty           -0.071   128.606    
    SLICE_X39Y129        FDRE (Setup_fdre_C_D)       -0.039   128.567    basesoc_icap_read_data_reg[17]
  -------------------------------------------------------------------
                         required time                        128.567    
                         arrival time                          -5.844    
  -------------------------------------------------------------------
                         slack                                122.723    

Slack (MET) :             122.727ns  (required time - arrival time)
  Source:                 ICAPE2/CLK
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            128.000ns  (icap_clk rise@128.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 4.160ns (88.281%)  route 0.552ns (11.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.630ns = ( 128.630 - 128.000 ) 
    Source Clock Delay      (SCD):    1.052ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          1.052     1.052    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
  -------------------------------------------------------------------    -------------------
    ICAP_X0Y1            ICAPE2 (Prop_icape2_CLK_O[18])
                                                      4.160     5.212 r  ICAPE2/O[18]
                         net (fo=1, routed)           0.552     5.765    basesoc_icap_o_icap[18]
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                    128.000   128.000 r  
    SLICE_X23Y128        FDRE                         0.000   128.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.630   128.630    icap_clk
    SLICE_X37Y130        FDRE                                         r  basesoc_icap_read_data_reg[21]/C
                         clock pessimism              0.000   128.630    
                         clock uncertainty           -0.071   128.559    
    SLICE_X37Y130        FDRE (Setup_fdre_C_D)       -0.067   128.492    basesoc_icap_read_data_reg[21]
  -------------------------------------------------------------------
                         required time                        128.492    
                         arrival time                          -5.765    
  -------------------------------------------------------------------
                         slack                                122.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            FSM_sequential_icap_resetinserter_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.897%)  route 0.238ns (56.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.509ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  FSM_sequential_icap_resetinserter_state_reg[0]/Q
                         net (fo=49, routed)          0.238     0.845    icap_resetinserter_state[0]
    SLICE_X38Y127        LUT6 (Prop_lut6_I0_O)        0.045     0.890 r  FSM_sequential_icap_resetinserter_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.890    FSM_sequential_icap_resetinserter_state[0]_i_1_n_0
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.509     0.509    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[0]/C
                         clock pessimism             -0.042     0.467    
    SLICE_X38Y127        FDRE (Hold_fdre_C_D)         0.092     0.559    FSM_sequential_icap_resetinserter_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[26]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.186ns (29.611%)  route 0.442ns (70.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.156     0.763    icap_resetinserter_state[1]
    SLICE_X37Y127        LUT6 (Prop_lut6_I3_O)        0.045     0.808 r  ICAPE2_i_8/O
                         net (fo=1, routed)           0.287     1.095    basesoc_icap__i[29]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[26]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.759     0.759    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.759    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[26])
                                                      0.000     0.759    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.493%)  route 0.445ns (70.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.160     0.767    icap_resetinserter_state[1]
    SLICE_X36Y127        LUT6 (Prop_lut6_I2_O)        0.045     0.812 r  ICAPE2_i_1/O
                         net (fo=1, routed)           0.285     1.097    basesoc_icap_csib
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.759     0.759    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.759    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_CSIB)
                                                      0.000     0.759    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.574%)  route 0.323ns (63.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.323     0.930    icap_resetinserter_state[1]
    SLICE_X37Y127        LUT6 (Prop_lut6_I3_O)        0.045     0.975 r  basesoc_icap_count[3]_i_3/O
                         net (fo=1, routed)           0.000     0.975    basesoc_icap_count_icap_next_value0[3]
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.542     0.542    icap_clk
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[3]/C
                         clock pessimism              0.000     0.542    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.092     0.634    basesoc_icap_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.502%)  route 0.324ns (63.498%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.542ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  FSM_sequential_icap_resetinserter_state_reg[1]/Q
                         net (fo=50, routed)          0.324     0.931    icap_resetinserter_state[1]
    SLICE_X37Y127        LUT6 (Prop_lut6_I3_O)        0.045     0.976 r  basesoc_icap_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.976    basesoc_icap_count_icap_next_value0[2]
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.542     0.542    icap_clk
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[2]/C
                         clock pessimism              0.000     0.542    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.092     0.634    basesoc_icap_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.451%)  route 0.263ns (58.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.498     0.498    icap_clk
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.141     0.639 f  basesoc_icap_count_reg[3]/Q
                         net (fo=15, routed)          0.128     0.767    basesoc_icap_count[3]
    SLICE_X37Y128        LUT6 (Prop_lut6_I0_O)        0.045     0.812 r  basesoc_icap_read_data[31]_i_1/O
                         net (fo=33, routed)          0.135     0.947    basesoc_icap_read_data[31]_i_1_n_0
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_read_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_read_data_reg[11]/C
                         clock pessimism              0.000     0.618    
    SLICE_X38Y128        FDRE (Hold_fdre_C_CE)       -0.039     0.579    basesoc_icap_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.451%)  route 0.263ns (58.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.498     0.498    icap_clk
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.141     0.639 f  basesoc_icap_count_reg[3]/Q
                         net (fo=15, routed)          0.128     0.767    basesoc_icap_count[3]
    SLICE_X37Y128        LUT6 (Prop_lut6_I0_O)        0.045     0.812 r  basesoc_icap_read_data[31]_i_1/O
                         net (fo=33, routed)          0.135     0.947    basesoc_icap_read_data[31]_i_1_n_0
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_read_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_read_data_reg[5]/C
                         clock pessimism              0.000     0.618    
    SLICE_X38Y128        FDRE (Hold_fdre_C_CE)       -0.039     0.579    basesoc_icap_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_read_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.451%)  route 0.263ns (58.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.498     0.498    icap_clk
    SLICE_X37Y127        FDRE                                         r  basesoc_icap_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y127        FDRE (Prop_fdre_C_Q)         0.141     0.639 f  basesoc_icap_count_reg[3]/Q
                         net (fo=15, routed)          0.128     0.767    basesoc_icap_count[3]
    SLICE_X37Y128        LUT6 (Prop_lut6_I0_O)        0.045     0.812 r  basesoc_icap_read_data[31]_i_1/O
                         net (fo=33, routed)          0.135     0.947    basesoc_icap_read_data[31]_i_1_n_0
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_read_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.618     0.618    icap_clk
    SLICE_X38Y128        FDRE                                         r  basesoc_icap_read_data_reg[7]/C
                         clock pessimism              0.000     0.618    
    SLICE_X38Y128        FDRE (Hold_fdre_C_CE)       -0.039     0.579    basesoc_icap_read_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 FSM_sequential_icap_resetinserter_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            ICAPE2/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.204%)  route 0.498ns (72.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X38Y127        FDRE                                         r  FSM_sequential_icap_resetinserter_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y127        FDRE (Prop_fdre_C_Q)         0.141     0.608 r  FSM_sequential_icap_resetinserter_state_reg[2]/Q
                         net (fo=49, routed)          0.192     0.799    icap_resetinserter_state[2]
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.045     0.844 r  ICAPE2_i_26/O
                         net (fo=1, routed)           0.306     1.150    basesoc_icap__i[15]
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.759     0.759    icap_clk
    ICAP_X0Y1            ICAPE2                                       r  ICAPE2/CLK
                         clock pessimism              0.000     0.759    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[8])
                                                      0.000     0.759    ICAPE2
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 basesoc_icap_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Destination:            basesoc_icap_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by icap_clk  {rise@0.000ns fall@64.000ns period=128.000ns})
  Path Group:             icap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (icap_clk rise@0.000ns - icap_clk rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.226ns (44.735%)  route 0.279ns (55.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.509ns
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    0.042ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.467     0.467    icap_clk
    SLICE_X39Y127        FDRE                                         r  basesoc_icap_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y127        FDRE (Prop_fdre_C_Q)         0.128     0.595 r  basesoc_icap_count_reg[1]/Q
                         net (fo=16, routed)          0.279     0.874    basesoc_icap_count[1]
    SLICE_X39Y127        LUT5 (Prop_lut5_I3_O)        0.098     0.972 r  basesoc_icap_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.972    basesoc_icap_count_icap_next_value0[1]
    SLICE_X39Y127        FDRE                                         r  basesoc_icap_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock icap_clk rise edge)
                                                      0.000     0.000 r  
    SLICE_X23Y128        FDRE                         0.000     0.000 r  icap_clk_reg/Q
                         net (fo=40, routed)          0.509     0.509    icap_clk
    SLICE_X39Y127        FDRE                                         r  basesoc_icap_count_reg[1]/C
                         clock pessimism             -0.042     0.467    
    SLICE_X39Y127        FDRE (Hold_fdre_C_D)         0.107     0.574    basesoc_icap_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.574    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         icap_clk
Waveform(ns):       { 0.000 64.000 }
Period(ns):         128.000
Sources:            { icap_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        128.000     118.000    ICAP_X0Y1      ICAPE2/CLK
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y127  basesoc_icap_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X39Y127  basesoc_icap_count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X37Y127  basesoc_icap_count_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X37Y127  basesoc_icap_count_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X37Y128  basesoc_icap_read_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         128.000     127.000    SLICE_X36Y129  basesoc_icap_read_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X38Y127  FSM_sequential_icap_resetinserter_state_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         64.000      63.500     SLICE_X39Y127  basesoc_icap_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  jtag_clk
  To Clock:  jtag_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 FDPE_12/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_13/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.162ns  (logic 0.341ns (29.353%)  route 0.821ns (70.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.922     0.922    jtag_clk
    SLICE_X47Y124        FDPE                                         r  FDPE_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y124        FDPE (Prop_fdpe_C_Q)         0.341     1.263 r  FDPE_12/Q
                         net (fo=1, routed)           0.821     2.083    impl_xilinxasyncresetsynchronizerimpl6_rst_meta
    SLICE_X47Y124        FDPE                                         r  FDPE_13/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.793     2.793    jtag_clk
    SLICE_X47Y124        FDPE                                         r  FDPE_13/C
                         clock pessimism              0.129     2.922    
                         clock uncertainty           -0.035     2.886    
    SLICE_X47Y124        FDPE (Setup_fdpe_C_D)       -0.026     2.860    FDPE_13
  -------------------------------------------------------------------
                         required time                          2.860    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.975ns  (logic 0.341ns (34.971%)  route 0.634ns (65.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.567ns
    Source Clock Delay      (SCD):    0.666ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.666     0.666    jtag_clk
    SLICE_X37Y125        FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.341     1.007 r  FDPE_6/Q
                         net (fo=1, routed)           0.634     1.641    impl_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X37Y125        FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.567     2.567    jtag_clk
    SLICE_X37Y125        FDPE                                         r  FDPE_7/C
                         clock pessimism              0.099     2.666    
                         clock uncertainty           -0.035     2.631    
    SLICE_X37Y125        FDPE (Setup_fdpe_C_D)       -0.026     2.605    FDPE_7
  -------------------------------------------------------------------
                         required time                          2.605    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 FDPE_10/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.961ns  (logic 0.341ns (35.478%)  route 0.620ns (64.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.576ns
    Source Clock Delay      (SCD):    0.676ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.676     0.676    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.341     1.017 r  FDPE_10/Q
                         net (fo=1, routed)           0.620     1.637    impl_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X37Y126        FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BSCAN_X0Y0           BSCANE2                      0.000     2.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.576     2.576    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
                         clock pessimism              0.100     2.676    
                         clock uncertainty           -0.035     2.640    
    SLICE_X37Y126        FDPE (Setup_fdpe_C_D)       -0.026     2.614    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.614    
                         arrival time                          -1.637    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             45.525ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.635ns (14.897%)  route 3.628ns (85.103%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 50.676 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.152     4.275    storage_2_reg_0_3_6_7__0/DPRA1
    SLICE_X42Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     4.375 r  storage_2_reg_0_3_6_7__0/DP/O
                         net (fo=1, routed)           0.584     4.958    storage_2_dat10[7]
    SLICE_X41Y125        FDRE                                         r  storage_2_dat1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.676    50.676    jtag_clk
    SLICE_X41Y125        FDRE                                         r  storage_2_dat1_reg[7]/C
                         clock pessimism              0.023    50.699    
                         clock uncertainty           -0.035    50.664    
    SLICE_X41Y125        FDRE (Setup_fdre_C_D)       -0.181    50.483    storage_2_dat1_reg[7]
  -------------------------------------------------------------------
                         required time                         50.483    
                         arrival time                          -4.958    
  -------------------------------------------------------------------
                         slack                                 45.525    

Slack (MET) :             45.691ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.635ns (14.983%)  route 3.603ns (85.017%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 50.795 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.374     4.496    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X44Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     4.596 r  storage_2_reg_0_3_0_5/RAMA/O
                         net (fo=1, routed)           0.337     4.934    storage_2_dat10[0]
    SLICE_X45Y127        FDRE                                         r  storage_2_dat1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.795    50.795    jtag_clk
    SLICE_X45Y127        FDRE                                         r  storage_2_dat1_reg[0]/C
                         clock pessimism              0.041    50.836    
                         clock uncertainty           -0.035    50.800    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)       -0.176    50.624    storage_2_dat1_reg[0]
  -------------------------------------------------------------------
                         required time                         50.624    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                 45.691    

Slack (MET) :             45.787ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.633ns (15.378%)  route 3.483ns (84.622%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 50.795 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.371     4.493    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X44Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.098     4.591 r  storage_2_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.220     4.812    storage_2_dat10[2]
    SLICE_X45Y127        FDRE                                         r  storage_2_dat1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.795    50.795    jtag_clk
    SLICE_X45Y127        FDRE                                         r  storage_2_dat1_reg[2]/C
                         clock pessimism              0.041    50.836    
                         clock uncertainty           -0.035    50.800    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)       -0.202    50.598    storage_2_dat1_reg[2]
  -------------------------------------------------------------------
                         required time                         50.598    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 45.787    

Slack (MET) :             45.842ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.632ns (14.915%)  route 3.605ns (85.085%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 50.808 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.371     4.493    storage_2_reg_0_3_0_5/ADDRB1
    SLICE_X44Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     4.590 r  storage_2_reg_0_3_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.343     4.933    storage_2_dat10[3]
    SLICE_X44Y125        FDRE                                         r  storage_2_dat1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.808    50.808    jtag_clk
    SLICE_X44Y125        FDRE                                         r  storage_2_dat1_reg[3]/C
                         clock pessimism              0.023    50.831    
                         clock uncertainty           -0.035    50.796    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)       -0.021    50.775    storage_2_dat1_reg[3]
  -------------------------------------------------------------------
                         required time                         50.775    
                         arrival time                          -4.933    
  -------------------------------------------------------------------
                         slack                                 45.842    

Slack (MET) :             45.907ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.635ns (15.791%)  route 3.386ns (84.209%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.795ns = ( 50.795 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.152     4.274    storage_2_reg_0_3_0_5/ADDRC1
    SLICE_X44Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.100     4.374 r  storage_2_reg_0_3_0_5/RAMC/O
                         net (fo=1, routed)           0.342     4.717    storage_2_dat10[4]
    SLICE_X45Y127        FDRE                                         r  storage_2_dat1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.795    50.795    jtag_clk
    SLICE_X45Y127        FDRE                                         r  storage_2_dat1_reg[4]/C
                         clock pessimism              0.041    50.836    
                         clock uncertainty           -0.035    50.800    
    SLICE_X45Y127        FDRE (Setup_fdre_C_D)       -0.176    50.624    storage_2_dat1_reg[4]
  -------------------------------------------------------------------
                         required time                         50.624    
                         arrival time                          -4.717    
  -------------------------------------------------------------------
                         slack                                 45.907    

Slack (MET) :             45.975ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 0.632ns (15.357%)  route 3.483ns (84.643%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 50.808 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.374     4.496    storage_2_reg_0_3_0_5/ADDRA1
    SLICE_X44Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     4.593 r  storage_2_reg_0_3_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.218     4.811    storage_2_dat10[1]
    SLICE_X44Y125        FDRE                                         r  storage_2_dat1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.808    50.808    jtag_clk
    SLICE_X44Y125        FDRE                                         r  storage_2_dat1_reg[1]/C
                         clock pessimism              0.023    50.831    
                         clock uncertainty           -0.035    50.796    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)       -0.010    50.786    storage_2_dat1_reg[1]
  -------------------------------------------------------------------
                         required time                         50.786    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 45.975    

Slack (MET) :             46.085ns  (required time - arrival time)
  Source:                 FSM_onehot_jtagphy_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            storage_2_dat1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (jtag_clk rise@50.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        4.009ns  (logic 0.632ns (15.765%)  route 3.377ns (84.235%))
  Logic Levels:           3  (LUT2=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.808ns = ( 50.808 - 50.000 ) 
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.696     0.696    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.341     1.037 r  FSM_onehot_jtagphy_state_reg[2]/Q
                         net (fo=27, routed)          1.515     2.551    FSM_onehot_jtagphy_state_reg_n_0_[2]
    SLICE_X39Y125        LUT2 (Prop_lut2_I1_O)        0.097     2.648 r  storage_2_reg_0_3_0_5_i_11/O
                         net (fo=1, routed)           0.377     3.025    storage_2_reg_0_3_0_5_i_11_n_0
    SLICE_X38Y126        LUT6 (Prop_lut6_I2_O)        0.097     3.122 r  storage_2_reg_0_3_0_5_i_8/O
                         net (fo=10, routed)          1.152     4.275    storage_2_reg_0_3_6_7/DPRA1
    SLICE_X42Y126        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.097     4.372 r  storage_2_reg_0_3_6_7/DP/O
                         net (fo=1, routed)           0.333     4.704    storage_2_dat10[6]
    SLICE_X44Y125        FDRE                                         r  storage_2_dat1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                     50.000    50.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    50.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.808    50.808    jtag_clk
    SLICE_X44Y125        FDRE                                         r  storage_2_dat1_reg[6]/C
                         clock pessimism              0.023    50.831    
                         clock uncertainty           -0.035    50.796    
    SLICE_X44Y125        FDRE (Setup_fdre_C_D)       -0.007    50.789    storage_2_dat1_reg[6]
  -------------------------------------------------------------------
                         required time                         50.789    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                 46.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            FSM_onehot_jtagphy_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.481%)  route 0.223ns (49.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.462ns
    Source Clock Delay      (SCD):    0.366ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.366     0.366    jtag_clk
    SLICE_X37Y125        FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDPE (Prop_fdpe_C_Q)         0.128     0.494 f  FDPE_7/Q
                         net (fo=4, routed)           0.223     0.717    jtag_rst
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.099     0.816 r  FSM_onehot_jtagphy_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.816    FSM_onehot_jtagphy_state[2]_i_1_n_0
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.462     0.462    jtag_clk
    SLICE_X38Y125        FDRE                                         r  FSM_onehot_jtagphy_state_reg[2]/C
                         clock pessimism             -0.013     0.449    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.091     0.540    FSM_onehot_jtagphy_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.635%)  route 0.179ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.373     0.373    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.128     0.501 r  FDPE_11/Q
                         net (fo=6, routed)           0.179     0.680    to1380_rst
    SLICE_X39Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.488     0.488    jtag_clk
    SLICE_X39Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism             -0.013     0.475    
    SLICE_X39Y126        FDRE (Hold_fdre_C_R)        -0.072     0.403    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.635%)  route 0.179ns (58.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.373     0.373    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.128     0.501 r  FDPE_11/Q
                         net (fo=6, routed)           0.179     0.680    to1380_rst
    SLICE_X39Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.488     0.488    jtag_clk
    SLICE_X39Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]/C
                         clock pessimism             -0.013     0.475    
    SLICE_X39Y126        FDRE (Hold_fdre_C_R)        -0.072     0.403    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.373     0.373    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.128     0.501 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.684    to1380_rst
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.488     0.488    jtag_clk
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism             -0.013     0.475    
    SLICE_X38Y126        FDRE (Hold_fdre_C_R)        -0.072     0.403    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.373     0.373    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.128     0.501 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.684    to1380_rst
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.488     0.488    jtag_clk
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]/C
                         clock pessimism             -0.013     0.475    
    SLICE_X38Y126        FDRE (Hold_fdre_C_R)        -0.072     0.403    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.373     0.373    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.128     0.501 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.684    to1380_rst
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.488     0.488    jtag_clk
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]/C
                         clock pessimism             -0.013     0.475    
    SLICE_X38Y126        FDRE (Hold_fdre_C_R)        -0.072     0.403    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 FDPE_11/C
                            (rising edge-triggered cell FDPE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.199%)  route 0.183ns (58.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    0.373ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.373     0.373    jtag_clk
    SLICE_X37Y126        FDPE                                         r  FDPE_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDPE (Prop_fdpe_C_Q)         0.128     0.501 r  FDPE_11/Q
                         net (fo=6, routed)           0.183     0.684    to1380_rst
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.488     0.488    jtag_clk
    SLICE_X38Y126        FDRE                                         r  basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.013     0.475    
    SLICE_X38Y126        FDRE (Hold_fdre_C_R)        -0.072     0.403    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.403    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.227ns (37.770%)  route 0.374ns (62.230%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    0.406ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.406     0.406    jtag_clk
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_fdre_C_Q)         0.128     0.534 r  basesoc_basesoc_jtagbone_phy_data_reg[7]/Q
                         net (fo=2, routed)           0.374     0.908    basesoc_basesoc_jtagbone_phy_data__0[7]
    SLICE_X44Y124        LUT4 (Prop_lut4_I0_O)        0.099     1.007 r  basesoc_basesoc_jtagbone_phy_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.007    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1[6]
    SLICE_X44Y124        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.605     0.605    jtag_clk
    SLICE_X44Y124        FDRE                                         r  basesoc_basesoc_jtagbone_phy_data_reg[6]/C
                         clock pessimism             -0.013     0.592    
    SLICE_X44Y124        FDRE (Hold_fdre_C_D)         0.121     0.713    basesoc_basesoc_jtagbone_phy_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.184ns (44.675%)  route 0.228ns (55.325%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.462ns
    Source Clock Delay      (SCD):    0.406ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.406     0.406    jtag_clk
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_fdre_C_Q)         0.141     0.547 r  basesoc_basesoc_jtagbone_phy_count_reg[1]/Q
                         net (fo=3, routed)           0.228     0.774    basesoc_basesoc_jtagbone_phy_count__0[1]
    SLICE_X39Y125        LUT4 (Prop_lut4_I2_O)        0.043     0.817 r  basesoc_basesoc_jtagbone_phy_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.817    basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2[2]
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.462     0.462    jtag_clk
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[2]/C
                         clock pessimism             -0.056     0.406    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.107     0.513    basesoc_basesoc_jtagbone_phy_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.513    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 basesoc_basesoc_jtagbone_phy_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            basesoc_basesoc_jtagbone_phy_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by jtag_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             jtag_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (jtag_clk rise@0.000ns - jtag_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.942%)  route 0.228ns (55.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.462ns
    Source Clock Delay      (SCD):    0.406ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.406     0.406    jtag_clk
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDRE (Prop_fdre_C_Q)         0.141     0.547 r  basesoc_basesoc_jtagbone_phy_count_reg[1]/Q
                         net (fo=3, routed)           0.228     0.774    basesoc_basesoc_jtagbone_phy_count__0[1]
    SLICE_X39Y125        LUT3 (Prop_lut3_I2_O)        0.045     0.819 r  basesoc_basesoc_jtagbone_phy_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.819    basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2[1]
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock jtag_clk rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  BSCANE2/TCK
                         net (fo=65, routed)          0.462     0.462    jtag_clk
    SLICE_X39Y125        FDRE                                         r  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
                         clock pessimism             -0.056     0.406    
    SLICE_X39Y125        FDRE (Hold_fdre_C_D)         0.092     0.498    basesoc_basesoc_jtagbone_phy_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         jtag_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { BSCANE2/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y126  FDPE_10/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y126  FDPE_11/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X47Y124  FDPE_12/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X47Y124  FDPE_13/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y125  FDPE_6/C
Min Period        n/a     FDPE/C      n/a            1.000         50.000      49.000     SLICE_X37Y125  FDPE_7/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X38Y125  FSM_onehot_jtagphy_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X38Y125  FSM_onehot_jtagphy_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X39Y125  basesoc_basesoc_jtagbone_phy_count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X39Y125  basesoc_basesoc_jtagbone_phy_count_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         25.000      23.950     SLICE_X46Y125  storage_3_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pcie_x1_m2_clk_p
  To Clock:  pcie_x1_m2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pcie_x1_m2_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_x1_m2_clk_p }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.515         10.000      8.485      GTPE2_COMMON_X0Y1  GTPE2_COMMON/GTREFCLK0
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.219         10.000      8.781      IBUFDS_GTE2_X0Y2   IBUFDS_GTE2/I



---------------------------------------------------------------------------------------------------
From Clock:  rfic_clk
  To Clock:  rfic_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.888ns (26.749%)  route 2.432ns (73.251%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 5.250 - 4.069 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.327     1.327    rfic_clk
    SLICE_X140Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y123       FDRE (Prop_fdre_C_Q)         0.393     1.720 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/Q
                         net (fo=2, routed)           1.046     2.766    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[6]
    SLICE_X123Y123       LUT6 (Prop_lut6_I4_O)        0.097     2.863 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.863    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X123Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.164 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.737     3.900    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.097     3.997 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.649     4.646    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.181     5.250    rfic_clk
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]/C
                         clock pessimism              0.060     5.310    
                         clock uncertainty           -0.035     5.274    
    SLICE_X134Y128       FDRE (Setup_fdre_C_R)       -0.314     4.960    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[1]
  -------------------------------------------------------------------
                         required time                          4.960    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.888ns (26.749%)  route 2.432ns (73.251%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 5.250 - 4.069 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.327     1.327    rfic_clk
    SLICE_X140Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y123       FDRE (Prop_fdre_C_Q)         0.393     1.720 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/Q
                         net (fo=2, routed)           1.046     2.766    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[6]
    SLICE_X123Y123       LUT6 (Prop_lut6_I4_O)        0.097     2.863 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.863    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X123Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.164 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.737     3.900    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.097     3.997 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.649     4.646    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.181     5.250    rfic_clk
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]/C
                         clock pessimism              0.060     5.310    
                         clock uncertainty           -0.035     5.274    
    SLICE_X134Y128       FDRE (Setup_fdre_C_R)       -0.314     4.960    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[2]
  -------------------------------------------------------------------
                         required time                          4.960    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.888ns (26.749%)  route 2.432ns (73.251%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 5.250 - 4.069 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.327     1.327    rfic_clk
    SLICE_X140Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y123       FDRE (Prop_fdre_C_Q)         0.393     1.720 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/Q
                         net (fo=2, routed)           1.046     2.766    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[6]
    SLICE_X123Y123       LUT6 (Prop_lut6_I4_O)        0.097     2.863 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.863    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X123Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.164 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.737     3.900    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.097     3.997 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.649     4.646    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.181     5.250    rfic_clk
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]/C
                         clock pessimism              0.060     5.310    
                         clock uncertainty           -0.035     5.274    
    SLICE_X134Y128       FDRE (Setup_fdre_C_R)       -0.314     4.960    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.960    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.888ns (26.749%)  route 2.432ns (73.251%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 5.250 - 4.069 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.327     1.327    rfic_clk
    SLICE_X140Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y123       FDRE (Prop_fdre_C_Q)         0.393     1.720 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/Q
                         net (fo=2, routed)           1.046     2.766    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[6]
    SLICE_X123Y123       LUT6 (Prop_lut6_I4_O)        0.097     2.863 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.863    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X123Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.164 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.737     3.900    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.097     3.997 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.649     4.646    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.181     5.250    rfic_clk
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]/C
                         clock pessimism              0.060     5.310    
                         clock uncertainty           -0.035     5.274    
    SLICE_X134Y128       FDRE (Setup_fdre_C_R)       -0.314     4.960    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.960    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.888ns (26.749%)  route 2.432ns (73.251%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 5.250 - 4.069 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.327     1.327    rfic_clk
    SLICE_X140Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y123       FDRE (Prop_fdre_C_Q)         0.393     1.720 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/Q
                         net (fo=2, routed)           1.046     2.766    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[6]
    SLICE_X123Y123       LUT6 (Prop_lut6_I4_O)        0.097     2.863 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.863    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X123Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.164 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.737     3.900    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.097     3.997 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.649     4.646    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.181     5.250    rfic_clk
    SLICE_X134Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]/C
                         clock pessimism              0.060     5.310    
                         clock uncertainty           -0.035     5.274    
    SLICE_X134Y128       FDRE (Setup_fdre_C_R)       -0.314     4.960    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.960    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.888ns (27.533%)  route 2.337ns (72.467%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.181ns = ( 5.250 - 4.069 ) 
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.327     1.327    rfic_clk
    SLICE_X140Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y123       FDRE (Prop_fdre_C_Q)         0.393     1.720 r  basesoc_ad9361_ad9361phy_source_payload_ia_reg[6]/Q
                         net (fo=2, routed)           1.046     2.766    basesoc_ad9361_ad9361phy_source_payload_ia_reg_n_0_[6]
    SLICE_X123Y123       LUT6 (Prop_lut6_I4_O)        0.097     2.863 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4/O
                         net (fo=1, routed)           0.000     2.863    basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_4_n_0
    SLICE_X123Y123       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.164 r  basesoc_ad9361rfic_ad9361prbschecker0_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.737     3.900    basesoc_ad9361rfic_ad9361prbschecker0_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I0_O)        0.097     3.997 r  basesoc_ad9361rfic_ad9361prbschecker0_data[15]_i_1/O
                         net (fo=27, routed)          0.555     4.552    basesoc_ad9361rfic_ad9361prbschecker0_error
    SLICE_X132Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.181     5.250    rfic_clk
    SLICE_X132Y128       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]/C
                         clock pessimism              0.060     5.310    
                         clock uncertainty           -0.035     5.274    
    SLICE_X132Y128       FDRE (Setup_fdre_C_R)       -0.373     4.901    basesoc_ad9361rfic_ad9361prbschecker0_count_reg[0]
  -------------------------------------------------------------------
                         required time                          4.901    
                         arrival time                          -4.552    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.014ns (31.954%)  route 2.159ns (68.046%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 5.262 - 4.069 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.280     1.280    rfic_clk
    SLICE_X136Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y123       FDRE (Prop_fdre_C_Q)         0.393     1.673 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           0.738     2.410    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X129Y123       LUT6 (Prop_lut6_I3_O)        0.097     2.507 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.507    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X129Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.919 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.647     3.567    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I1_O)        0.112     3.679 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.774     4.453    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X129Y143       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.193     5.262    rfic_clk
    SLICE_X129Y143       FDSE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]/C
                         clock pessimism              0.060     5.321    
                         clock uncertainty           -0.035     5.286    
    SLICE_X129Y143       FDSE (Setup_fdse_C_S)       -0.451     4.835    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[10]
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.014ns (31.954%)  route 2.159ns (68.046%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 5.262 - 4.069 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.280     1.280    rfic_clk
    SLICE_X136Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y123       FDRE (Prop_fdre_C_Q)         0.393     1.673 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           0.738     2.410    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X129Y123       LUT6 (Prop_lut6_I3_O)        0.097     2.507 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.507    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X129Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.919 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.647     3.567    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I1_O)        0.112     3.679 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.774     4.453    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X129Y143       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.193     5.262    rfic_clk
    SLICE_X129Y143       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]/C
                         clock pessimism              0.060     5.321    
                         clock uncertainty           -0.035     5.286    
    SLICE_X129Y143       FDRE (Setup_fdre_C_R)       -0.451     4.835    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[6]
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.014ns (31.954%)  route 2.159ns (68.046%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 5.262 - 4.069 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.280     1.280    rfic_clk
    SLICE_X136Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y123       FDRE (Prop_fdre_C_Q)         0.393     1.673 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           0.738     2.410    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X129Y123       LUT6 (Prop_lut6_I3_O)        0.097     2.507 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.507    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X129Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.919 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.647     3.567    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I1_O)        0.112     3.679 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.774     4.453    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X129Y143       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.193     5.262    rfic_clk
    SLICE_X129Y143       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]/C
                         clock pessimism              0.060     5.321    
                         clock uncertainty           -0.035     5.286    
    SLICE_X129Y143       FDRE (Setup_fdre_C_R)       -0.451     4.835    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (rfic_clk rise@4.069ns - rfic_clk rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 1.014ns (31.954%)  route 2.159ns (68.046%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.193ns = ( 5.262 - 4.069 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.060ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         1.280     1.280    rfic_clk
    SLICE_X136Y123       FDRE                                         r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y123       FDRE (Prop_fdre_C_Q)         0.393     1.673 r  basesoc_ad9361_ad9361phy_source_payload_ib_reg[5]/Q
                         net (fo=2, routed)           0.738     2.410    basesoc_ad9361_ad9361phy_source_payload_ib_reg_n_0_[5]
    SLICE_X129Y123       LUT6 (Prop_lut6_I3_O)        0.097     2.507 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5/O
                         net (fo=1, routed)           0.000     2.507    basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_5_n_0
    SLICE_X129Y123       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     2.919 r  basesoc_ad9361rfic_ad9361prbschecker1_data_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.647     3.567    basesoc_ad9361rfic_ad9361prbschecker1_error0
    SLICE_X128Y124       LUT2 (Prop_lut2_I1_O)        0.112     3.679 r  basesoc_ad9361rfic_ad9361prbschecker1_data[15]_i_1/O
                         net (fo=27, routed)          0.774     4.453    basesoc_ad9361rfic_ad9361prbschecker1_error
    SLICE_X129Y143       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      4.069     4.069 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.069 r  BUFG_8/O
                         net (fo=452, routed)         1.193     5.262    rfic_clk
    SLICE_X129Y143       FDRE                                         r  basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]/C
                         clock pessimism              0.060     5.321    
                         clock uncertainty           -0.035     5.286    
    SLICE_X129Y143       FDRE (Setup_fdre_C_R)       -0.451     4.835    basesoc_ad9361rfic_ad9361prbschecker1_count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.835    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  0.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.469%)  route 0.280ns (66.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.565     0.565    rfic_clk
    SLICE_X83Y143        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_clkmeasurement3_counter_reg[14]/Q
                         net (fo=2, routed)           0.280     0.986    basesoc_clkmeasurement3_counter_reg[14]
    SLICE_X85Y152        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.834     0.834    rfic_clk
    SLICE_X85Y152        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[14]/C
                         clock pessimism              0.000     0.834    
    SLICE_X85Y152        FDRE (Hold_fdre_C_D)         0.046     0.880    basesoc_clkmeasurement3_latch_value_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.995%)  route 0.286ns (67.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.566     0.566    rfic_clk
    SLICE_X83Y149        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y149        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  basesoc_clkmeasurement3_counter_reg[38]/Q
                         net (fo=2, routed)           0.286     0.993    basesoc_clkmeasurement3_counter_reg[38]
    SLICE_X84Y149        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.837     0.837    rfic_clk
    SLICE_X84Y149        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[38]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X84Y149        FDRE (Hold_fdre_C_D)         0.052     0.884    basesoc_clkmeasurement3_latch_value_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.328%)  route 0.309ns (68.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.565     0.565    rfic_clk
    SLICE_X83Y144        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_clkmeasurement3_counter_reg[19]/Q
                         net (fo=2, routed)           0.309     1.015    basesoc_clkmeasurement3_counter_reg[19]
    SLICE_X85Y148        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.837     0.837    rfic_clk
    SLICE_X85Y148        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[19]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X85Y148        FDRE (Hold_fdre_C_D)         0.072     0.904    basesoc_clkmeasurement3_latch_value_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.595%)  route 0.292ns (67.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.566     0.566    rfic_clk
    SLICE_X83Y147        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  basesoc_clkmeasurement3_counter_reg[29]/Q
                         net (fo=2, routed)           0.292     0.998    basesoc_clkmeasurement3_counter_reg[29]
    SLICE_X81Y154        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.834     0.834    rfic_clk
    SLICE_X81Y154        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[29]/C
                         clock pessimism              0.000     0.834    
    SLICE_X81Y154        FDRE (Hold_fdre_C_D)         0.046     0.880    basesoc_clkmeasurement3_latch_value_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.710%)  route 0.318ns (69.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.564     0.564    rfic_clk
    SLICE_X83Y152        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y152        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_clkmeasurement3_counter_reg[51]/Q
                         net (fo=2, routed)           0.318     1.023    basesoc_clkmeasurement3_counter_reg[51]
    SLICE_X85Y152        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.834     0.834    rfic_clk
    SLICE_X85Y152        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[51]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X85Y152        FDRE (Hold_fdre_C_D)         0.075     0.904    basesoc_clkmeasurement3_latch_value_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.373%)  route 0.308ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.564     0.564    rfic_clk
    SLICE_X83Y141        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y141        FDRE (Prop_fdre_C_Q)         0.141     0.705 r  basesoc_clkmeasurement3_counter_reg[5]/Q
                         net (fo=2, routed)           0.308     1.013    basesoc_clkmeasurement3_counter_reg[5]
    SLICE_X84Y140        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.835     0.835    rfic_clk
    SLICE_X84Y140        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[5]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X84Y140        FDRE (Hold_fdre_C_D)         0.063     0.893    basesoc_clkmeasurement3_latch_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_40/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_41/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.576     0.576    rfic_clk
    SLICE_X93Y113        FDPE                                         r  FDPE_40/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y113        FDPE (Prop_fdpe_C_Q)         0.141     0.717 r  FDPE_40/Q
                         net (fo=1, routed)           0.055     0.771    impl_xilinxasyncresetsynchronizerimpl20_rst_meta
    SLICE_X93Y113        FDPE                                         r  FDPE_41/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.845     0.845    rfic_clk
    SLICE_X93Y113        FDPE                                         r  FDPE_41/C
                         clock pessimism             -0.269     0.576    
    SLICE_X93Y113        FDPE (Hold_fdpe_C_D)         0.075     0.651    FDPE_41
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_42/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_43/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.571     0.571    rfic_clk
    SLICE_X101Y126       FDPE                                         r  FDPE_42/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y126       FDPE (Prop_fdpe_C_Q)         0.141     0.712 r  FDPE_42/Q
                         net (fo=1, routed)           0.055     0.766    impl_xilinxasyncresetsynchronizerimpl21_rst_meta
    SLICE_X101Y126       FDPE                                         r  FDPE_43/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.839     0.839    rfic_clk
    SLICE_X101Y126       FDPE                                         r  FDPE_43/C
                         clock pessimism             -0.268     0.571    
    SLICE_X101Y126       FDPE (Hold_fdpe_C_D)         0.075     0.646    FDPE_43
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_52/C
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            FDPE_53/D
                            (rising edge-triggered cell FDPE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.564     0.564    rfic_clk
    SLICE_X85Y154        FDPE                                         r  FDPE_52/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y154        FDPE (Prop_fdpe_C_Q)         0.141     0.705 r  FDPE_52/Q
                         net (fo=1, routed)           0.055     0.760    impl_xilinxasyncresetsynchronizerimpl26_rst_meta
    SLICE_X85Y154        FDPE                                         r  FDPE_53/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.833     0.833    rfic_clk
    SLICE_X85Y154        FDPE                                         r  FDPE_53/C
                         clock pessimism             -0.270     0.564    
    SLICE_X85Y154        FDPE (Hold_fdpe_C_D)         0.075     0.639    FDPE_53
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement3_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            basesoc_clkmeasurement3_latch_value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rfic_clk  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             rfic_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rfic_clk rise@0.000ns - rfic_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.505%)  route 0.307ns (68.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.565     0.565    rfic_clk
    SLICE_X83Y144        FDRE                                         r  basesoc_clkmeasurement3_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  basesoc_clkmeasurement3_counter_reg[16]/Q
                         net (fo=2, routed)           0.307     1.012    basesoc_clkmeasurement3_counter_reg[16]
    SLICE_X84Y149        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rfic_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG_8/O
                         net (fo=452, routed)         0.837     0.837    rfic_clk
    SLICE_X84Y149        FDRE                                         r  basesoc_clkmeasurement3_latch_value_reg[16]/C
                         clock pessimism             -0.005     0.832    
    SLICE_X84Y149        FDRE (Hold_fdre_C_D)         0.059     0.891    basesoc_clkmeasurement3_latch_value_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rfic_clk
Waveform(ns):       { 0.000 2.034 }
Period(ns):         4.069
Sources:            { BUFG_8/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y110   IDDR/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y118   IDDR_1/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y120   IDDR_2/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y114   IDDR_3/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y112   IDDR_4/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y102   IDDR_5/C
Min Period        n/a     IDDR/C      n/a            1.263         4.069       2.806      ILOGIC_X1Y108   IDDR_6/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y122   ODDR/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y106   ODDR_1/C
Min Period        n/a     ODDR/C      n/a            1.263         4.069       2.806      OLOGIC_X1Y138   ODDR_2/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.050         2.034       0.984      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.050         2.035       0.985      SLICE_X100Y123  storage_14_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk0
  To Clock:  si5351_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 FDPE_50/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            FDPE_51/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.688ns  (logic 0.393ns (23.281%)  route 1.295ns (76.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.531     3.821    clk2_counter_clk
    SLICE_X84Y160        FDPE                                         r  FDPE_50/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y160        FDPE (Prop_fdpe_C_Q)         0.393     4.214 r  FDPE_50/Q
                         net (fo=1, routed)           1.295     5.509    impl_xilinxasyncresetsynchronizerimpl25_rst_meta
    SLICE_X84Y160        FDPE                                         r  FDPE_51/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    J19                                               0.000     2.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223     3.223 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.160     5.383    clk2_counter_clk
    SLICE_X84Y160        FDPE                                         r  FDPE_51/C
                         clock pessimism              0.438     5.821    
                         clock uncertainty           -0.035     5.786    
    SLICE_X84Y160        FDPE (Setup_fdpe_C_D)       -0.001     5.785    FDPE_51
  -------------------------------------------------------------------
                         required time                          5.785    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             20.883ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 0.528ns (11.605%)  route 4.022ns (88.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 29.168 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          2.107     8.391    basesoc_clkmeasurement2_o
    SLICE_X75Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.903    29.168    clk2_counter_clk
    SLICE_X75Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[59]/C
                         clock pessimism              0.292    29.459    
                         clock uncertainty           -0.035    29.424    
    SLICE_X75Y161        FDRE (Setup_fdre_C_CE)      -0.150    29.274    basesoc_clkmeasurement2_latch_value_reg[59]
  -------------------------------------------------------------------
                         required time                         29.274    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 20.883    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.528ns (12.211%)  route 3.796ns (87.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 29.052 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.881     8.165    basesoc_clkmeasurement2_o
    SLICE_X74Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.788    29.052    clk2_counter_clk
    SLICE_X74Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[57]/C
                         clock pessimism              0.292    29.344    
                         clock uncertainty           -0.035    29.309    
    SLICE_X74Y159        FDRE (Setup_fdre_C_CE)      -0.119    29.190    basesoc_clkmeasurement2_latch_value_reg[57]
  -------------------------------------------------------------------
                         required time                         29.190    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.025ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.528ns (12.211%)  route 3.796ns (87.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.011ns = ( 29.052 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.881     8.165    basesoc_clkmeasurement2_o
    SLICE_X74Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.788    29.052    clk2_counter_clk
    SLICE_X74Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[58]/C
                         clock pessimism              0.292    29.344    
                         clock uncertainty           -0.035    29.309    
    SLICE_X74Y159        FDRE (Setup_fdre_C_CE)      -0.119    29.190    basesoc_clkmeasurement2_latch_value_reg[58]
  -------------------------------------------------------------------
                         required time                         29.190    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                 21.025    

Slack (MET) :             21.034ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.528ns (11.918%)  route 3.902ns (88.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 29.168 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.988     8.271    basesoc_clkmeasurement2_o
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.903    29.168    clk2_counter_clk
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[60]/C
                         clock pessimism              0.292    29.459    
                         clock uncertainty           -0.035    29.424    
    SLICE_X74Y161        FDRE (Setup_fdre_C_CE)      -0.119    29.305    basesoc_clkmeasurement2_latch_value_reg[60]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 21.034    

Slack (MET) :             21.034ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.528ns (11.918%)  route 3.902ns (88.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 29.168 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.988     8.271    basesoc_clkmeasurement2_o
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.903    29.168    clk2_counter_clk
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[61]/C
                         clock pessimism              0.292    29.459    
                         clock uncertainty           -0.035    29.424    
    SLICE_X74Y161        FDRE (Setup_fdre_C_CE)      -0.119    29.305    basesoc_clkmeasurement2_latch_value_reg[61]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 21.034    

Slack (MET) :             21.034ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.528ns (11.918%)  route 3.902ns (88.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 29.168 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.988     8.271    basesoc_clkmeasurement2_o
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.903    29.168    clk2_counter_clk
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[62]/C
                         clock pessimism              0.292    29.459    
                         clock uncertainty           -0.035    29.424    
    SLICE_X74Y161        FDRE (Setup_fdre_C_CE)      -0.119    29.305    basesoc_clkmeasurement2_latch_value_reg[62]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 21.034    

Slack (MET) :             21.034ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.528ns (11.918%)  route 3.902ns (88.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 29.168 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.988     8.271    basesoc_clkmeasurement2_o
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.903    29.168    clk2_counter_clk
    SLICE_X74Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[63]/C
                         clock pessimism              0.292    29.459    
                         clock uncertainty           -0.035    29.424    
    SLICE_X74Y161        FDRE (Setup_fdre_C_CE)      -0.119    29.305    basesoc_clkmeasurement2_latch_value_reg[63]
  -------------------------------------------------------------------
                         required time                         29.305    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 21.034    

Slack (MET) :             21.362ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.528ns (12.736%)  route 3.618ns (87.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 29.242 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.703     7.986    basesoc_clkmeasurement2_o
    SLICE_X78Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.978    29.242    clk2_counter_clk
    SLICE_X78Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[43]/C
                         clock pessimism              0.292    29.534    
                         clock uncertainty           -0.035    29.499    
    SLICE_X78Y159        FDRE (Setup_fdre_C_CE)      -0.150    29.349    basesoc_clkmeasurement2_latch_value_reg[43]
  -------------------------------------------------------------------
                         required time                         29.349    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 21.362    

Slack (MET) :             21.362ns  (required time - arrival time)
  Source:                 impl_xilinxmultiregimpl45_regs1_reg/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.041ns  (si5351_clk0 rise@26.041ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 0.528ns (12.736%)  route 3.618ns (87.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.201ns = ( 29.242 - 26.041 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.290     1.290 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         2.551     3.841    clk2_counter_clk
    SLICE_X81Y149        FDRE                                         r  impl_xilinxmultiregimpl45_regs1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDRE (Prop_fdre_C_Q)         0.313     4.154 r  impl_xilinxmultiregimpl45_regs1_reg/Q
                         net (fo=2, routed)           1.915     6.068    impl_xilinxmultiregimpl45_regs1
    SLICE_X81Y149        LUT2 (Prop_lut2_I1_O)        0.215     6.283 r  basesoc_clkmeasurement2_latch_value[63]_i_1/O
                         net (fo=64, routed)          1.703     7.986    basesoc_clkmeasurement2_o
    SLICE_X78Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                     26.041    26.041 r  
    J19                                               0.000    26.041 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000    26.041    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         1.223    27.264 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.978    29.242    clk2_counter_clk
    SLICE_X78Y159        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[49]/C
                         clock pessimism              0.292    29.534    
                         clock uncertainty           -0.035    29.499    
    SLICE_X78Y159        FDRE (Setup_fdre_C_CE)      -0.150    29.349    basesoc_clkmeasurement2_latch_value_reg[49]
  -------------------------------------------------------------------
                         required time                         29.349    
                         arrival time                          -7.986    
  -------------------------------------------------------------------
                         slack                                 21.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.373ns (40.322%)  route 0.552ns (59.678%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.434 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.434    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_7
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.633     2.030    clk2_counter_clk
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[32]/C
                         clock pessimism             -0.349     1.681    
    SLICE_X80Y154        FDRE (Hold_fdre_C_D)         0.134     1.815    basesoc_clkmeasurement2_counter_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.413ns (42.796%)  route 0.552ns (57.204%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.421 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.421    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X80Y155        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.474 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.474    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_7
    SLICE_X80Y155        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.668     2.066    clk2_counter_clk
    SLICE_X80Y155        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[36]/C
                         clock pessimism             -0.349     1.716    
    SLICE_X80Y155        FDRE (Hold_fdre_C_D)         0.134     1.850    basesoc_clkmeasurement2_counter_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.386ns (41.149%)  route 0.552ns (58.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.447 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.447    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_5
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.633     2.030    clk2_counter_clk
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[34]/C
                         clock pessimism             -0.349     1.681    
    SLICE_X80Y154        FDRE (Hold_fdre_C_D)         0.134     1.815    basesoc_clkmeasurement2_counter_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.426ns (43.556%)  route 0.552ns (56.444%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.421 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.421    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X80Y155        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.487 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.487    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_5
    SLICE_X80Y155        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.668     2.066    clk2_counter_clk
    SLICE_X80Y155        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[38]/C
                         clock pessimism             -0.349     1.716    
    SLICE_X80Y155        FDRE (Hold_fdre_C_D)         0.134     1.850    basesoc_clkmeasurement2_counter_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.164ns (17.940%)  route 0.750ns (82.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[28]/Q
                         net (fo=2, routed)           0.750     2.423    basesoc_clkmeasurement2_counter_reg[28]
    SLICE_X81Y155        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.668     2.066    clk2_counter_clk
    SLICE_X81Y155        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[28]/C
                         clock pessimism             -0.349     1.716    
    SLICE_X81Y155        FDRE (Hold_fdre_C_D)         0.070     1.786    basesoc_clkmeasurement2_latch_value_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_latch_value_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.164ns (18.658%)  route 0.715ns (81.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.370     1.580    clk2_counter_clk
    SLICE_X80Y160        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y160        FDRE (Prop_fdre_C_Q)         0.164     1.744 r  basesoc_clkmeasurement2_counter_reg[56]/Q
                         net (fo=2, routed)           0.715     2.459    basesoc_clkmeasurement2_counter_reg[56]
    SLICE_X78Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.672     2.070    clk2_counter_clk
    SLICE_X78Y161        FDRE                                         r  basesoc_clkmeasurement2_latch_value_reg[56]/C
                         clock pessimism             -0.326     1.743    
    SLICE_X78Y161        FDRE (Hold_fdre_C_D)         0.070     1.813    basesoc_clkmeasurement2_latch_value_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.409ns (42.558%)  route 0.552ns (57.442%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.470 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.470    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_6
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.633     2.030    clk2_counter_clk
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[33]/C
                         clock pessimism             -0.349     1.681    
    SLICE_X80Y154        FDRE (Hold_fdre_C_D)         0.134     1.815    basesoc_clkmeasurement2_counter_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.275ns (34.831%)  route 0.515ns (65.169%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[29]/Q
                         net (fo=2, routed)           0.515     2.188    basesoc_clkmeasurement2_counter_reg[29]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.299 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.299    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_6
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.507     1.905    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[29]/C
                         clock pessimism             -0.395     1.509    
    SLICE_X80Y153        FDRE (Hold_fdre_C_D)         0.134     1.643    basesoc_clkmeasurement2_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.411ns (42.677%)  route 0.552ns (57.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.472 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.472    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_4
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.633     2.030    clk2_counter_clk
    SLICE_X80Y154        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[35]/C
                         clock pessimism             -0.349     1.681    
    SLICE_X80Y154        FDRE (Hold_fdre_C_D)         0.134     1.815    basesoc_clkmeasurement2_counter_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement2_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Destination:            basesoc_clkmeasurement2_counter_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk0  {rise@0.000ns fall@13.021ns period=26.041ns})
  Path Group:             si5351_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk0 rise@0.000ns - si5351_clk0 rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.449ns (44.853%)  route 0.552ns (55.147%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.299     1.509    clk2_counter_clk
    SLICE_X80Y153        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y153        FDRE (Prop_fdre_C_Q)         0.164     1.673 r  basesoc_clkmeasurement2_counter_reg[30]/Q
                         net (fo=2, routed)           0.552     2.225    basesoc_clkmeasurement2_counter_reg[30]
    SLICE_X80Y153        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.381 r  basesoc_clkmeasurement2_counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.381    basesoc_clkmeasurement2_counter_reg[28]_i_1_n_0
    SLICE_X80Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.421 r  basesoc_clkmeasurement2_counter_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.421    basesoc_clkmeasurement2_counter_reg[32]_i_1_n_0
    SLICE_X80Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.510 r  basesoc_clkmeasurement2_counter_reg[36]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.510    basesoc_clkmeasurement2_counter_reg[36]_i_1_n_6
    SLICE_X80Y155        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk0 rise edge)
                                                      0.000     0.000 r  
    J19                                               0.000     0.000 r  si5351_clk0 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk0
    J19                  IBUF (Prop_ibuf_I_O)         0.398     0.398 r  si5351_clk0_IBUF_inst/O
                         net (fo=133, routed)         1.668     2.066    clk2_counter_clk
    SLICE_X80Y155        FDRE                                         r  basesoc_clkmeasurement2_counter_reg[37]/C
                         clock pessimism             -0.349     1.716    
    SLICE_X80Y155        FDRE (Hold_fdre_C_D)         0.134     1.850    basesoc_clkmeasurement2_counter_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk0
Waveform(ns):       { 0.000 13.021 }
Period(ns):         26.041
Sources:            { si5351_clk0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X84Y160  FDPE_50/C
Min Period        n/a     FDPE/C   n/a            1.000         26.041      25.041     SLICE_X84Y160  FDPE_51/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y146  basesoc_clkmeasurement2_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y149  basesoc_clkmeasurement2_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y149  basesoc_clkmeasurement2_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y149  basesoc_clkmeasurement2_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y149  basesoc_clkmeasurement2_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         26.041      25.041     SLICE_X80Y150  basesoc_clkmeasurement2_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_50/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_50/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_51/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_51/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y146  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y146  basesoc_clkmeasurement2_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_50/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_50/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_51/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         13.021      12.521     SLICE_X84Y160  FDPE_51/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y146  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y146  basesoc_clkmeasurement2_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         13.021      12.521     SLICE_X80Y148  basesoc_clkmeasurement2_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  si5351_clk1
  To Clock:  si5351_clk1

Setup :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.688ns  (logic 0.341ns (20.198%)  route 1.347ns (79.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.035     4.339    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDPE (Prop_fdpe_C_Q)         0.341     4.680 r  FDPE_54/Q
                         net (fo=1, routed)           1.347     6.027    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X75Y155        FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E19                                               0.000     2.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     2.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237     3.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.590     5.827    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_55/C
                         clock pessimism              0.512     6.339    
                         clock uncertainty           -0.035     6.303    
    SLICE_X75Y155        FDPE (Setup_fdpe_C_D)       -0.026     6.277    FDPE_55
  -------------------------------------------------------------------
                         required time                          6.277    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.244ns (19.309%)  route 5.199ns (80.691%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.591    11.777    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y120        FDSE                                         r  basesoc_ppsgenerator_count_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.907    14.144    clk4_counter_clk
    SLICE_X74Y120        FDSE                                         r  basesoc_ppsgenerator_count_reg[20]/C
                         clock pessimism              0.324    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X74Y120        FDSE (Setup_fdse_C_S)       -0.373    14.059    basesoc_ppsgenerator_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.244ns (19.309%)  route 5.199ns (80.691%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.591    11.777    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y120        FDRE                                         r  basesoc_ppsgenerator_count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.907    14.144    clk4_counter_clk
    SLICE_X74Y120        FDRE                                         r  basesoc_ppsgenerator_count_reg[21]/C
                         clock pessimism              0.324    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X74Y120        FDRE (Setup_fdre_C_R)       -0.373    14.059    basesoc_ppsgenerator_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.244ns (19.309%)  route 5.199ns (80.691%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.591    11.777    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y120        FDRE                                         r  basesoc_ppsgenerator_count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.907    14.144    clk4_counter_clk
    SLICE_X74Y120        FDRE                                         r  basesoc_ppsgenerator_count_reg[22]/C
                         clock pessimism              0.324    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X74Y120        FDRE (Setup_fdre_C_R)       -0.373    14.059    basesoc_ppsgenerator_count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.282ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.443ns  (logic 1.244ns (19.309%)  route 5.199ns (80.691%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 14.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.591    11.777    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y120        FDSE                                         r  basesoc_ppsgenerator_count_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.907    14.144    clk4_counter_clk
    SLICE_X74Y120        FDSE                                         r  basesoc_ppsgenerator_count_reg[23]/C
                         clock pessimism              0.324    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X74Y120        FDSE (Setup_fdse_C_S)       -0.373    14.059    basesoc_ppsgenerator_count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                         -11.777    
  -------------------------------------------------------------------
                         slack                                  2.282    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.239%)  route 5.222ns (80.761%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.614    11.800    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y119        FDRE                                         r  basesoc_ppsgenerator_count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.988    14.225    clk4_counter_clk
    SLICE_X74Y119        FDRE                                         r  basesoc_ppsgenerator_count_reg[16]/C
                         clock pessimism              0.324    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X74Y119        FDRE (Setup_fdre_C_R)       -0.373    14.140    basesoc_ppsgenerator_count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.239%)  route 5.222ns (80.761%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.614    11.800    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y119        FDRE                                         r  basesoc_ppsgenerator_count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.988    14.225    clk4_counter_clk
    SLICE_X74Y119        FDRE                                         r  basesoc_ppsgenerator_count_reg[17]/C
                         clock pessimism              0.324    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X74Y119        FDRE (Setup_fdre_C_R)       -0.373    14.140    basesoc_ppsgenerator_count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.239%)  route 5.222ns (80.761%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.614    11.800    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y119        FDRE                                         r  basesoc_ppsgenerator_count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.988    14.225    clk4_counter_clk
    SLICE_X74Y119        FDRE                                         r  basesoc_ppsgenerator_count_reg[18]/C
                         clock pessimism              0.324    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X74Y119        FDRE (Setup_fdre_C_R)       -0.373    14.140    basesoc_ppsgenerator_count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.244ns (19.239%)  route 5.222ns (80.761%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.614    11.800    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y119        FDSE                                         r  basesoc_ppsgenerator_count_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.988    14.225    clk4_counter_clk
    SLICE_X74Y119        FDSE                                         r  basesoc_ppsgenerator_count_reg[19]/C
                         clock pessimism              0.324    14.548    
                         clock uncertainty           -0.035    14.513    
    SLICE_X74Y119        FDSE (Setup_fdse_C_S)       -0.373    14.140    basesoc_ppsgenerator_count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.140    
                         arrival time                         -11.800    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 basesoc_ppsgenerator_time_next_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_ppsgenerator_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (si5351_clk1 rise@10.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.244ns (18.654%)  route 5.425ns (81.346%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.429ns = ( 14.429 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.303     1.303 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         4.031     5.334    clk4_counter_clk
    SLICE_X94Y139        FDRE                                         r  basesoc_ppsgenerator_time_next_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y139        FDRE (Prop_fdre_C_Q)         0.393     5.727 r  basesoc_ppsgenerator_time_next_reg[28]/Q
                         net (fo=4, routed)           1.908     7.635    basesoc_ppsgenerator_time_next_reg_n_0_[28]
    SLICE_X93Y141        LUT4 (Prop_lut4_I2_O)        0.097     7.732 r  basesoc_ppsgenerator_time_next[63]_i_46/O
                         net (fo=1, routed)           0.000     7.732    basesoc_ppsgenerator_time_next[63]_i_46_n_0
    SLICE_X93Y141        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.033 r  basesoc_ppsgenerator_time_next_reg[63]_i_31/CO[3]
                         net (fo=1, routed)           0.000     8.033    basesoc_ppsgenerator_time_next_reg[63]_i_31_n_0
    SLICE_X93Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.122 r  basesoc_ppsgenerator_time_next_reg[63]_i_22/CO[3]
                         net (fo=1, routed)           0.000     8.122    basesoc_ppsgenerator_time_next_reg[63]_i_22_n_0
    SLICE_X93Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.211 r  basesoc_ppsgenerator_time_next_reg[63]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.211    basesoc_ppsgenerator_time_next_reg[63]_i_13_n_0
    SLICE_X93Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.300 r  basesoc_ppsgenerator_time_next_reg[63]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.300    basesoc_ppsgenerator_time_next_reg[63]_i_4_n_0
    SLICE_X93Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.389 r  basesoc_ppsgenerator_time_next_reg[63]_i_2/CO[3]
                         net (fo=46, routed)          1.700    10.089    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce0
    SLICE_X93Y137        LUT2 (Prop_lut2_I0_O)        0.097    10.186 r  basesoc_ppsgenerator_count[0]_i_1/O
                         net (fo=24, routed)          1.817    12.003    basesoc_ppsgenerator_count[0]_i_1_n_0
    SLICE_X74Y115        FDRE                                         r  basesoc_ppsgenerator_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000    10.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         1.237    11.237 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         3.192    14.429    clk4_counter_clk
    SLICE_X74Y115        FDRE                                         r  basesoc_ppsgenerator_count_reg[0]/C
                         clock pessimism              0.324    14.753    
                         clock uncertainty           -0.035    14.717    
    SLICE_X74Y115        FDRE (Setup_fdre_C_R)       -0.373    14.344    basesoc_ppsgenerator_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.344    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  2.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 FDPE_54/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDPE_55/D
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.141ns (14.282%)  route 0.846ns (85.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.754     1.978    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_54/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDPE (Prop_fdpe_C_Q)         0.141     2.119 r  FDPE_54/Q
                         net (fo=1, routed)           0.846     2.965    impl_xilinxasyncresetsynchronizerimpl27_rst_meta
    SLICE_X75Y155        FDPE                                         r  FDPE_55/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.028     2.439    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_55/C
                         clock pessimism             -0.462     1.978    
    SLICE_X75Y155        FDPE (Hold_fdpe_C_D)         0.075     2.053    FDPE_55
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.965    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.273ns (25.382%)  route 0.803ns (74.618%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.773     1.996    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_fdre_C_Q)         0.164     2.160 r  basesoc_clkmeasurement4_counter_reg[63]/Q
                         net (fo=2, routed)           0.803     2.963    basesoc_clkmeasurement4_counter_reg[63]
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     3.072 r  basesoc_clkmeasurement4_counter_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.072    basesoc_clkmeasurement4_counter_reg[60]_i_1_n_4
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.047     2.458    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[63]/C
                         clock pessimism             -0.462     1.996    
    SLICE_X74Y154        FDRE (Hold_fdre_C_D)         0.134     2.130    basesoc_clkmeasurement4_counter_reg[63]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_latch_value_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.164ns (17.442%)  route 0.776ns (82.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.773     1.996    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_fdre_C_Q)         0.164     2.160 r  basesoc_clkmeasurement4_counter_reg[60]/Q
                         net (fo=2, routed)           0.776     2.937    basesoc_clkmeasurement4_counter_reg[60]
    SLICE_X74Y156        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.952     2.363    clk4_counter_clk
    SLICE_X74Y156        FDRE                                         r  basesoc_clkmeasurement4_latch_value_reg[60]/C
                         clock pessimism             -0.431     1.932    
    SLICE_X74Y156        FDRE (Hold_fdre_C_D)         0.059     1.991    basesoc_clkmeasurement4_latch_value_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.957ns  (arrival time - required time)
  Source:                 basesoc_clkmeasurement4_counter_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.274ns (25.107%)  route 0.817ns (74.893%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.773     1.996    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y154        FDRE (Prop_fdre_C_Q)         0.164     2.160 r  basesoc_clkmeasurement4_counter_reg[62]/Q
                         net (fo=2, routed)           0.817     2.978    basesoc_clkmeasurement4_counter_reg[62]
    SLICE_X74Y154        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     3.088 r  basesoc_clkmeasurement4_counter_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.088    basesoc_clkmeasurement4_counter_reg[60]_i_1_n_5
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.047     2.458    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/C
                         clock pessimism             -0.462     1.996    
    SLICE_X74Y154        FDRE (Hold_fdre_C_D)         0.134     2.130    basesoc_clkmeasurement4_counter_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           3.088    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.140%)  route 0.846ns (86.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.754     1.978    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDPE (Prop_fdpe_C_Q)         0.128     2.106 r  FDPE_55/Q
                         net (fo=128, routed)         0.846     2.952    clk4_counter_rst
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.047     2.458    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[60]/C
                         clock pessimism             -0.431     2.027    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)        -0.045     1.982    basesoc_clkmeasurement4_counter_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.140%)  route 0.846ns (86.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.754     1.978    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDPE (Prop_fdpe_C_Q)         0.128     2.106 r  FDPE_55/Q
                         net (fo=128, routed)         0.846     2.952    clk4_counter_rst
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.047     2.458    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[61]/C
                         clock pessimism             -0.431     2.027    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)        -0.045     1.982    basesoc_clkmeasurement4_counter_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.140%)  route 0.846ns (86.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.754     1.978    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDPE (Prop_fdpe_C_Q)         0.128     2.106 r  FDPE_55/Q
                         net (fo=128, routed)         0.846     2.952    clk4_counter_rst
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.047     2.458    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[62]/C
                         clock pessimism             -0.431     2.027    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)        -0.045     1.982    basesoc_clkmeasurement4_counter_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 FDPE_55/C
                            (rising edge-triggered cell FDPE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_clkmeasurement4_counter_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.128ns (13.140%)  route 0.846ns (86.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.754     1.978    clk4_counter_clk
    SLICE_X75Y155        FDPE                                         r  FDPE_55/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y155        FDPE (Prop_fdpe_C_Q)         0.128     2.106 r  FDPE_55/Q
                         net (fo=128, routed)         0.846     2.952    clk4_counter_rst
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         2.047     2.458    clk4_counter_clk
    SLICE_X74Y154        FDRE                                         r  basesoc_clkmeasurement4_counter_reg[63]/C
                         clock pessimism             -0.431     2.027    
    SLICE_X74Y154        FDRE (Hold_fdre_C_R)        -0.045     1.982    basesoc_clkmeasurement4_counter_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.978ns  (arrival time - required time)
  Source:                 basesoc_time_sync_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.209ns (19.017%)  route 0.890ns (80.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.705     1.928    clk4_counter_clk
    SLICE_X84Y167        FDRE                                         r  basesoc_time_sync_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDRE (Prop_fdre_C_Q)         0.164     2.092 r  basesoc_time_sync_count_reg[6]/Q
                         net (fo=3, routed)           0.890     2.982    basesoc_time_sync_count_reg[6]
    SLICE_X84Y167        LUT3 (Prop_lut3_I2_O)        0.045     3.027 r  basesoc_time_sync_count[7]_i_3/O
                         net (fo=1, routed)           0.000     3.027    basesoc_time_sync_count0[7]
    SLICE_X84Y167        FDSE                                         r  basesoc_time_sync_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.972     2.383    clk4_counter_clk
    SLICE_X84Y167        FDSE                                         r  basesoc_time_sync_count_reg[7]/C
                         clock pessimism             -0.455     1.928    
    SLICE_X84Y167        FDSE (Hold_fdse_C_D)         0.121     2.049    basesoc_time_sync_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 basesoc_time_sync_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_time_sync_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by si5351_clk1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             si5351_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (si5351_clk1 rise@0.000ns - si5351_clk1 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.209ns (18.931%)  route 0.895ns (81.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.705     1.928    clk4_counter_clk
    SLICE_X84Y167        FDRE                                         r  basesoc_time_sync_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y167        FDRE (Prop_fdre_C_Q)         0.164     2.092 r  basesoc_time_sync_count_reg[6]/Q
                         net (fo=3, routed)           0.895     2.987    basesoc_time_sync_count_reg[6]
    SLICE_X84Y167        LUT2 (Prop_lut2_I0_O)        0.045     3.032 r  basesoc_time_sync_count[6]_i_1/O
                         net (fo=1, routed)           0.000     3.032    basesoc_time_sync_count0[6]
    SLICE_X84Y167        FDRE                                         r  basesoc_time_sync_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock si5351_clk1 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  si5351_clk1 (IN)
                         net (fo=0)                   0.000     0.000    si5351_clk1
    E19                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  si5351_clk1_IBUF_inst/O
                         net (fo=748, routed)         1.972     2.383    clk4_counter_clk
    SLICE_X84Y167        FDRE                                         r  basesoc_time_sync_count_reg[6]/C
                         clock pessimism             -0.455     1.928    
    SLICE_X84Y167        FDRE (Hold_fdre_C_D)         0.120     2.048    basesoc_time_sync_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.984    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         si5351_clk1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { si5351_clk1 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X75Y155  FDPE_54/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X75Y155  FDPE_55/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y139  basesoc_clkmeasurement4_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y142  basesoc_clkmeasurement4_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y142  basesoc_clkmeasurement4_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y142  basesoc_clkmeasurement4_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y142  basesoc_clkmeasurement4_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X74Y143  basesoc_clkmeasurement4_counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_54/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_54/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_55/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_55/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y139  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y139  basesoc_clkmeasurement4_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_54/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_54/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_55/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X75Y155  FDPE_55/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y139  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y139  basesoc_clkmeasurement4_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y141  basesoc_clkmeasurement4_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         10.000      8.408      BUFGCTRL_X0Y31      BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout0
  To Clock:  basesoc_s7pciephy_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            BUFGCTRL/S0
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout0 fall@4.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.341ns (39.988%)  route 0.512ns (60.012%))
  Logic Levels:           0  
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 8.374 - 4.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.256     5.957    pclk_clk
    SLICE_X85Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.341     6.298 f  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.512     6.810    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 fall edge)
                                                      4.000     4.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     6.623 f  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     8.271 f  BUFG_4/O
                         net (fo=62, routed)          0.103     8.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I0
                         clock pessimism              0.245     8.620    
                         clock uncertainty           -0.071     8.549    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_S0)
                                                     -0.118     8.431    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          8.431    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.735ns (26.087%)  route 2.083ns (73.913%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.548     8.936    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X48Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X48Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/C
                         clock pessimism              0.338    14.094    
                         clock uncertainty           -0.071    14.023    
    SLICE_X48Y235        FDSE (Setup_fdse_C_S)       -0.515    13.508    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.735ns (26.087%)  route 2.083ns (73.913%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.548     8.936    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X48Y235        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X48Y235        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/C
                         clock pessimism              0.338    14.094    
                         clock uncertainty           -0.071    14.023    
    SLICE_X48Y235        FDRE (Setup_fdre_C_R)       -0.515    13.508    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.508    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.393ns (13.346%)  route 2.552ns (86.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 13.755 - 8.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.406     6.108    pcie_s7/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X44Y223        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y223        FDRE (Prop_fdre_C_Q)         0.393     6.501 r  pcie_s7/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=85, routed)          2.552     9.053    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/SS[0]
    SLICE_X46Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.308    13.755    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X46Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism              0.322    14.077    
                         clock uncertainty           -0.071    14.006    
    SLICE_X46Y233        FDRE (Setup_fdre_C_R)       -0.373    13.633    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                         13.633    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X46Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X46Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]/C
                         clock pessimism              0.340    14.096    
                         clock uncertainty           -0.071    14.025    
    SLICE_X46Y235        FDSE (Setup_fdse_C_S)       -0.515    13.510    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.510    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
                         clock pessimism              0.362    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456    13.591    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                         clock pessimism              0.362    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456    13.591    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]/C
                         clock pessimism              0.362    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456    13.591    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                         clock pessimism              0.362    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456    13.591    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout0 rise@8.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 13.756 - 8.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_4/O
                         net (fo=62, routed)          0.109     4.626    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_4/O
                         net (fo=62, routed)          0.103    12.374    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.072    12.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309    13.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]/C
                         clock pessimism              0.362    14.118    
                         clock uncertainty           -0.071    14.047    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456    13.591    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  4.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.315%)  route 0.491ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y222        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y222        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.491     3.321    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.148%)  route 0.496ns (77.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.496     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.179%)  route 0.495ns (77.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.495     3.325    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.925%)  route 0.502ns (78.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/Q
                         net (fo=1, routed)           0.502     3.333    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0ELECIDLE)
                                                      0.472     3.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.148ns (25.458%)  route 0.433ns (74.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y222        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y222        FDRE (Prop_fdre_C_Q)         0.148     2.838 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.433     3.271    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.404     3.174    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.437%)  route 0.517ns (78.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y225        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y225        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[2]/Q
                         net (fo=1, routed)           0.517     3.344    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[2])
                                                      0.473     3.243    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.518%)  route 0.546ns (79.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y225        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y225        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.546     3.374    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[6]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[6])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.099%)  route 0.065ns (25.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.658     2.686    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y225        FDRE (Prop_fdre_C_Q)         0.141     2.827 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=2, routed)           0.065     2.892    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg_n_0_[6]
    SLICE_X48Y225        LUT3 (Prop_lut3_I0_O)        0.045     2.937 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.937    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm[2]_i_1__0_n_0
    SLICE_X48Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.930     3.340    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.641     2.699    
    SLICE_X48Y225        FDRE (Hold_fdre_C_D)         0.120     2.819    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.295ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.672     2.644    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y247        FDRE (Prop_fdre_C_Q)         0.141     2.785 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1_reg[9]/Q
                         net (fo=1, routed)           0.055     2.839    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg1[9]
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.947     3.295    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/pipe_dclk_in
    SLICE_X51Y247        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]/C
                         clock pessimism             -0.651     2.644    
    SLICE_X51Y247        FDRE (Hold_fdre_C_D)         0.076     2.720    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gtp_pipe_drp.gtp_pipe_drp_i/do_reg2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.720    
                         arrival time                           2.839    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout0 rise@0.000ns - basesoc_s7pciephy_clkout0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_4/O
                         net (fo=62, routed)          0.030     2.001    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.700     2.728    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y242        FDRE (Prop_fdre_C_Q)         0.141     2.869 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.923    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X39Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout0 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_4/O
                         net (fo=62, routed)          0.033     2.381    basesoc_s7pciephy_clkout_buf0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.976     3.386    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C
                         clock pessimism             -0.658     2.728    
    SLICE_X39Y242        FDRE (Hold_fdre_C_D)         0.076     2.804    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK     n/a               5.714         8.000       2.286      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/DRPCLK
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         8.000       4.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         8.000       4.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I0              n/a               1.592         8.000       6.408      BUFGCTRL_X0Y2       BUFGCTRL/I0
Min Period        n/a     BUFG/I                   n/a               1.592         8.000       6.408      BUFGCTRL_X0Y1       BUFG_4/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a               1.249         8.000       6.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Min Period        n/a     FDRE/C                   n/a               1.000         8.000       7.000      SLICE_X85Y146       basesoc_s7pciephy_pclk_sel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a               213.360       8.000       205.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         4.000       3.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout1
  To Clock:  basesoc_s7pciephy_clkout1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.159ns,  Total Violation       -0.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.031ns,  Total Violation       -0.031ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.159ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_pclk_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            BUFGCTRL/S1
                            (falling edge-triggered cell BUFGCTRL clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (basesoc_s7pciephy_clkout1 fall@2.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.341ns (53.365%)  route 0.298ns (46.635%))
  Logic Levels:           0  
  Clock Path Skew:        -1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 6.374 - 2.000 ) 
    Source Clock Delay      (SCD):    5.957ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.256     5.957    pclk_clk
    SLICE_X85Y146        FDRE                                         r  basesoc_s7pciephy_pclk_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.341     6.298 r  basesoc_s7pciephy_pclk_sel_reg/Q
                         net (fo=2, routed)           0.298     6.596    basesoc_s7pciephy_pclk_sel
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  BUFGCTRL/S1
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 fall edge)
                                                      2.000     2.000 f  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 f  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     4.623 f  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     6.271 f  BUFG_5/O
                         net (fo=1, routed)           0.103     6.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL                                     f  BUFGCTRL/I1
                         clock pessimism              0.245     6.620    
                         clock uncertainty           -0.065     6.555    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I1_S1)
                                                     -0.118     6.437    BUFGCTRL
  -------------------------------------------------------------------
                         required time                          6.437    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                 -0.159    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.735ns (26.087%)  route 2.083ns (73.913%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.548     8.936    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X48Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X48Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]/C
                         clock pessimism              0.338    10.094    
                         clock uncertainty           -0.065    10.029    
    SLICE_X48Y235        FDSE (Setup_fdse_C_S)       -0.515     9.514    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.735ns (26.087%)  route 2.083ns (73.913%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.548     8.936    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X48Y235        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X48Y235        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]/C
                         clock pessimism              0.338    10.094    
                         clock uncertainty           -0.065    10.029    
    SLICE_X48Y235        FDRE (Setup_fdre_C_R)       -0.515     9.514    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          9.514    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.393ns (13.346%)  route 2.552ns (86.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.755ns = ( 9.755 - 4.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.406     6.108    pcie_s7/inst/inst/gt_top_i/pipe_pclk_in
    SLICE_X44Y223        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/phy_rdy_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y223        FDRE (Prop_fdre_C_Q)         0.393     6.501 r  pcie_s7/inst/inst/gt_top_i/phy_rdy_n_int_reg/Q
                         net (fo=85, routed)          2.552     9.053    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/SS[0]
    SLICE_X46Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.308     9.755    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/pipe_pclk_in
    SLICE_X46Y233        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg/C
                         clock pessimism              0.322    10.077    
                         clock uncertainty           -0.065    10.012    
    SLICE_X46Y233        FDRE (Setup_fdre_C_R)       -0.373     9.639    pcie_s7/inst/inst/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/gt_rx_phy_status_q_reg
  -------------------------------------------------------------------
                         required time                          9.639    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X46Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X46Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]/C
                         clock pessimism              0.340    10.096    
                         clock uncertainty           -0.065    10.031    
    SLICE_X46Y235        FDSE (Setup_fdse_C_S)       -0.515     9.516    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          9.516    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]/C
                         clock pessimism              0.362    10.118    
                         clock uncertainty           -0.065    10.053    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456     9.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                         clock pessimism              0.362    10.118    
                         clock uncertainty           -0.065    10.053    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456     9.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]/C
                         clock pessimism              0.362    10.118    
                         clock uncertainty           -0.065    10.053    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456     9.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]/C
                         clock pessimism              0.362    10.118    
                         clock uncertainty           -0.065    10.053    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456     9.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (basesoc_s7pciephy_clkout1 rise@4.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.735ns (26.267%)  route 2.063ns (73.733%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.756ns = ( 9.756 - 4.000 ) 
    Source Clock Delay      (SCD):    6.118ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_5/O
                         net (fo=1, routed)           0.109     4.626    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.076     4.702 r  BUFGCTRL/O
                         net (fo=333, routed)         1.416     6.118    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y235        FDSE (Prop_fdse_C_Q)         0.313     6.431 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]/Q
                         net (fo=6, routed)           0.429     6.860    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[1]
    SLICE_X47Y235        LUT4 (Prop_lut4_I2_O)        0.211     7.071 f  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2/O
                         net (fo=4, routed)           0.403     7.474    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[2]_i_2_n_0
    SLICE_X48Y235        LUT5 (Prop_lut5_I0_O)        0.097     7.571 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2/O
                         net (fo=4, routed)           0.702     8.273    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/FSM_onehot_resetovrd.fsm[3]_i_2_n_0
    SLICE_X48Y240        LUT4 (Prop_lut4_I0_O)        0.114     8.387 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1/O
                         net (fo=8, routed)           0.529     8.916    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt[7]_i_1_n_0
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      4.000     4.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     4.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     5.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     5.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     6.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.065     6.623 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.576     8.199    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.072     8.271 r  BUFG_5/O
                         net (fo=1, routed)           0.103     8.374    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.072     8.446 r  BUFGCTRL/O
                         net (fo=333, routed)         1.309     9.756    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/pipe_pclk_in
    SLICE_X47Y235        FDSE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]/C
                         clock pessimism              0.362    10.118    
                         clock uncertainty           -0.065    10.053    
    SLICE_X47Y235        FDSE (Setup_fdse_C_S)       -0.456     9.597    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/resetovrd.reset_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.141ns (22.315%)  route 0.491ns (77.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y222        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y222        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.491     3.321    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[0]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[0])
                                                      0.466     3.236    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.321    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.148%)  route 0.496ns (77.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[2]/Q
                         net (fo=1, routed)           0.496     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[2])
                                                      0.469     3.239    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.239    
                         arrival time                           3.326    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.179%)  route 0.495ns (77.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_status_q_reg[1]/Q
                         net (fo=1, routed)           0.495     3.325    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i_7[1]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0STATUS[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0STATUS[1])
                                                      0.467     3.237    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.141ns (21.925%)  route 0.502ns (78.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X45Y221        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y221        FDRE (Prop_fdre_C_Q)         0.141     2.831 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_elec_idle_q_reg/Q
                         net (fo=1, routed)           0.502     3.333    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_elec_idle
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0ELECIDLE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0ELECIDLE)
                                                      0.472     3.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.242    
                         arrival time                           3.333    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.148ns (25.458%)  route 0.433ns (74.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.690ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.662     2.690    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X42Y222        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y222        FDRE (Prop_fdre_C_Q)         0.148     2.838 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_valid_q_reg/Q
                         net (fo=1, routed)           0.433     3.271    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_rx0_valid
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0VALID
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0VALID)
                                                      0.404     3.174    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.271    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[2]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.437%)  route 0.517ns (78.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y225        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y225        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[2]/Q
                         net (fo=1, routed)           0.517     3.344    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[2]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[2])
                                                      0.473     3.243    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.243    
                         arrival time                           3.344    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.141ns (20.518%)  route 0.546ns (79.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.659     2.687    pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X43Y225        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y225        FDRE (Prop_fdre_C_Q)         0.141     2.828 r  pcie_s7/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[6]/Q
                         net (fo=1, routed)           0.546     3.374    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/Q[6]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[6]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.980     3.390    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.620     2.770    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[6])
                                                      0.486     3.256    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.256    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.099%)  route 0.065ns (25.901%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.641ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.658     2.686    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X49Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y225        FDRE (Prop_fdre_C_Q)         0.141     2.827 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[6]/Q
                         net (fo=2, routed)           0.065     2.892    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg_n_0_[6]
    SLICE_X48Y225        LUT3 (Prop_lut3_I0_O)        0.045     2.937 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.937    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm[2]_i_1__0_n_0
    SLICE_X48Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.930     3.340    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X48Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]/C
                         clock pessimism             -0.641     2.699    
    SLICE_X48Y225        FDRE (Hold_fdre_C_D)         0.120     2.819    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/FSM_onehot_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.819    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.728ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.700     2.728    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y242        FDRE (Prop_fdre_C_Q)         0.141     2.869 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.923    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg1[4]
    SLICE_X39Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.976     3.386    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X39Y242        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]/C
                         clock pessimism             -0.658     2.728    
    SLICE_X39Y242        FDRE (Hold_fdre_C_D)         0.076     2.804    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_deemph_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             basesoc_s7pciephy_clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout1 rise@0.000ns - basesoc_s7pciephy_clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.991%)  route 0.055ns (28.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.340ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_5/O
                         net (fo=1, routed)           0.030     2.001    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.027 r  BUFGCTRL/O
                         net (fo=333, routed)         0.658     2.686    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y225        FDRE (Prop_fdre_C_Q)         0.141     2.827 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.881    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg1
    SLICE_X47Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_5/O
                         net (fo=1, routed)           0.033     2.381    basesoc_s7pciephy_clkout_buf1
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.410 r  BUFGCTRL/O
                         net (fo=333, routed)         0.930     3.340    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/pipe_pclk_in
    SLICE_X47Y225        FDRE                                         r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg/C
                         clock pessimism             -0.654     2.686    
    SLICE_X47Y225        FDRE (Hold_fdre_C_D)         0.075     2.761    pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/gtp_pipe_reset.gtp_pipe_reset_i/plllock_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.761    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a               4.000         4.000       0.000      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a               3.030         4.000       0.970      GTPE2_CHANNEL_X0Y7  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXUSRCLK2
Min Period        n/a     BUFGCTRL/I1              n/a               1.592         4.000       2.408      BUFGCTRL_X0Y2       BUFGCTRL/I1
Min Period        n/a     BUFG/I                   n/a               1.592         4.000       2.408      BUFGCTRL_X0Y3       BUFG_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a               1.249         4.000       2.751      MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X85Y146       basesoc_s7pciephy_pclk_sel_reg/C
Min Period        n/a     FDRE/C                   n/a               1.000         4.000       3.000      SLICE_X70Y175       impl_xilinxmultiregimpl21_regs0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a               213.360       4.000       209.360    MMCME2_ADV_X0Y1     MMCME2_ADV/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a               0.770         2.000       1.230      SLICE_X52Y197       pcie_s7/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Max Skew          Fast    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.560         0.591       -0.031     PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Max Skew          Slow    PCIE_2_1/PIPECLK         PCIE_2_1/USERCLK  0.640         0.566       0.074      PCIE_X0Y0           pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout2
  To Clock:  basesoc_s7pciephy_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        4.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.532ns (21.841%)  route 1.904ns (78.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.467ns = ( 13.467 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.532     6.538 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           1.904     8.442    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.195    13.467    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.251    13.718    
                         clock uncertainty           -0.071    13.647    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.442    13.205    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.205    
                         arrival time                          -8.442    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.660ns  (logic 0.542ns (20.376%)  route 2.118ns (79.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.693ns = ( 13.693 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           2.118     8.666    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.421    13.693    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.005    
                         clock uncertainty           -0.071    13.934    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.492    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.545ns (24.657%)  route 1.665ns (75.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[0])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[0]
                         net (fo=4, routed)           1.665     8.217    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[0]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.546ns (22.163%)  route 1.918ns (77.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 13.692 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[1])
                                                      0.546     6.552 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[1]
                         net (fo=4, routed)           1.918     8.470    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[1]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.420    13.692    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.004    
                         clock uncertainty           -0.071    13.933    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.442    13.491    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.549ns (26.089%)  route 1.555ns (73.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.549     6.555 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           1.555     8.111    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.111    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.544ns (22.974%)  route 1.824ns (77.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.696ns = ( 13.696 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[4])
                                                      0.544     6.550 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[4]
                         net (fo=4, routed)           1.824     8.374    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[4]
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.424    13.696    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y42         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.008    
                         clock uncertainty           -0.071    13.937    
    RAMB36_X1Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.442    13.495    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.495    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.556ns (23.559%)  route 1.804ns (76.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.689ns = ( 13.689 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXRADDR[3])
                                                      0.556     6.562 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXRADDR[3]
                         net (fo=4, routed)           1.804     8.366    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXRADDR[3]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.417    13.689    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.001    
                         clock uncertainty           -0.071    13.930    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.488    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.488    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.545ns (26.417%)  route 1.518ns (73.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.462ns = ( 13.462 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[3])
                                                      0.545     6.551 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[3]
                         net (fo=4, routed)           1.518     8.069    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[3]
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.190    13.462    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.251    13.713    
                         clock uncertainty           -0.071    13.642    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.442    13.200    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -8.069    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.132ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.542ns (23.012%)  route 1.813ns (76.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.695ns = ( 13.695 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[7])
                                                      0.542     6.548 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[7]
                         net (fo=4, routed)           1.813     8.362    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/MIMTXRADDR[7]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.423    13.695    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism              0.312    14.007    
                         clock uncertainty           -0.071    13.936    
    RAMB36_X1Y40         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.442    13.494    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  5.132    

Slack (MET) :             5.137ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout2 rise@8.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.509ns (21.685%)  route 1.838ns (78.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.692ns = ( 13.692 - 8.000 ) 
    Source Clock Delay      (SCD):    6.006ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.490     6.006    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWADDR[10])
                                                      0.509     6.515 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWADDR[10]
                         net (fo=4, routed)           1.838     8.354    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/MIMRXWADDR[10]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_6/O
                         net (fo=17, routed)          1.420    13.692    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.312    14.004    
                         clock uncertainty           -0.071    13.933    
    RAMB36_X1Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.442    13.491    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.354    
  -------------------------------------------------------------------
                         slack                                  5.137    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.100ns (14.977%)  route 0.568ns (85.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[7])
                                                      0.100     5.754 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[7]
                         net (fo=1, routed)           0.568     6.322    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.322    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.098ns (14.180%)  route 0.593ns (85.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.035ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.593     6.345    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[17]
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.518     6.035    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y44         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.723    
    RAMB36_X1Y44         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.593     6.316    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.316    
                         arrival time                           6.345    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.097ns (15.229%)  route 0.540ns (84.771%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[33])
                                                      0.097     5.751 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[33]
                         net (fo=1, routed)           0.540     6.291    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[15]
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.444     5.961    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.649    
    RAMB36_X2Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.593     6.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.242    
                         arrival time                           6.291    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.098ns (15.290%)  route 0.543ns (84.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[25])
                                                      0.098     5.752 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[25]
                         net (fo=1, routed)           0.543     6.295    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.444     5.961    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X2Y45         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.649    
    RAMB36_X2Y45         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.242    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.242    
                         arrival time                           6.295    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.067ns (9.246%)  route 0.658ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[56])
                                                      0.067     5.721 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[56]
                         net (fo=1, routed)           0.658     6.379    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[2]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.379    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.060ns (8.245%)  route 0.668ns (91.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[58])
                                                      0.060     5.714 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[58]
                         net (fo=1, routed)           0.668     6.382    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[4]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.382    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.081ns (11.099%)  route 0.649ns (88.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[67])
                                                      0.081     5.735 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[67]
                         net (fo=1, routed)           0.649     6.384    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[13]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.384    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.086ns (11.753%)  route 0.646ns (88.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[61])
                                                      0.086     5.740 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[61]
                         net (fo=1, routed)           0.646     6.386    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl_1[7]
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.525     6.042    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y43         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.730    
    RAMB36_X1Y43         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.593     6.323    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.323    
                         arrival time                           6.386    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.073ns (9.772%)  route 0.674ns (90.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.053ns
    Source Clock Delay      (SCD):    5.654ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     1.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     1.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     2.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.065     2.623 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.576     4.199    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.072     4.271 r  BUFG_6/O
                         net (fo=17, routed)          1.383     5.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[30])
                                                      0.073     5.727 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[30]
                         net (fo=1, routed)           0.674     6.401    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/wdata[12]
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_6/O
                         net (fo=17, routed)          1.536     6.053    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y40         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.312     5.741    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.593     6.334    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -6.334    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by basesoc_s7pciephy_clkout2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout2 rise@0.000ns - basesoc_s7pciephy_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.047ns (7.994%)  route 0.541ns (92.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_6/O
                         net (fo=17, routed)          0.703     2.675    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[67])
                                                      0.047     2.722 r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[67]
                         net (fo=1, routed)           0.541     3.263    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/wdata[13]
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout2 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_6/O
                         net (fo=17, routed)          0.930     3.278    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X1Y39         RAMB36E1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.381     2.897    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.193    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y44     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X2Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y45     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y43     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a                1.962         8.000       6.038      RAMB36_X1Y42     pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.527       0.033      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew    Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.381       0.259      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_18/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_19/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    5.767ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.250     5.767    pcie_clk
    SLICE_X46Y169        FDPE                                         r  FDPE_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y169        FDPE (Prop_fdpe_C_Q)         0.393     6.160 r  FDPE_18/Q
                         net (fo=1, routed)           0.122     6.282    impl_xilinxasyncresetsynchronizerimpl9_rst_meta
    SLICE_X46Y169        FDPE                                         r  FDPE_19/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.150     7.422    pcie_clk
    SLICE_X46Y169        FDPE                                         r  FDPE_19/C
                         clock pessimism              0.345     7.767    
                         clock uncertainty           -0.071     7.695    
    SLICE_X46Y169        FDPE (Setup_fdpe_C_D)       -0.001     7.694    FDPE_19
  -------------------------------------------------------------------
                         required time                          7.694    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.413ns  (required time - arrival time)
  Source:                 FDPE_26/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_27/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.515ns  (logic 0.393ns (76.332%)  route 0.122ns (23.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns
    Source Clock Delay      (SCD):    5.766ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.249     5.766    pcie_clk
    SLICE_X46Y179        FDPE                                         r  FDPE_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y179        FDPE (Prop_fdpe_C_Q)         0.393     6.159 r  FDPE_26/Q
                         net (fo=1, routed)           0.122     6.281    impl_xilinxasyncresetsynchronizerimpl13_rst_meta
    SLICE_X46Y179        FDPE                                         r  FDPE_27/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.149     7.421    pcie_clk
    SLICE_X46Y179        FDPE                                         r  FDPE_27/C
                         clock pessimism              0.345     7.766    
                         clock uncertainty           -0.071     7.694    
    SLICE_X46Y179        FDPE (Setup_fdpe_C_D)       -0.001     7.693    FDPE_27
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.413    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 FDPE_48/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_49/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.471ns  (logic 0.341ns (72.441%)  route 0.130ns (27.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.234     5.751    pcie_clk
    SLICE_X86Y163        FDPE                                         r  FDPE_48/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y163        FDPE (Prop_fdpe_C_Q)         0.341     6.092 r  FDPE_48/Q
                         net (fo=1, routed)           0.130     6.221    impl_xilinxasyncresetsynchronizerimpl24_rst_meta
    SLICE_X86Y163        FDPE                                         r  FDPE_49/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.132     7.404    pcie_clk
    SLICE_X86Y163        FDPE                                         r  FDPE_49/C
                         clock pessimism              0.347     7.751    
                         clock uncertainty           -0.071     7.679    
    SLICE_X86Y163        FDPE (Setup_fdpe_C_D)       -0.026     7.653    FDPE_49
  -------------------------------------------------------------------
                         required time                          7.653    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 FDPE_20/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FDPE_21/D
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.463ns  (logic 0.341ns (73.673%)  route 0.122ns (26.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.419ns
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.246     5.763    pcie_clk
    SLICE_X43Y172        FDPE                                         r  FDPE_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y172        FDPE (Prop_fdpe_C_Q)         0.341     6.104 r  FDPE_20/Q
                         net (fo=1, routed)           0.122     6.226    impl_xilinxasyncresetsynchronizerimpl10_rst_meta
    SLICE_X43Y172        FDPE                                         r  FDPE_21/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     2.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     3.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     3.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414     4.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065     4.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576     6.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072     6.271 r  BUFG_7/O
                         net (fo=623, routed)         1.147     7.419    pcie_clk
    SLICE_X43Y172        FDPE                                         r  FDPE_21/C
                         clock pessimism              0.344     7.763    
                         clock uncertainty           -0.071     7.691    
    SLICE_X43Y172        FDPE (Setup_fdpe_C_D)       -0.026     7.665    FDPE_21
  -------------------------------------------------------------------
                         required time                          7.665    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.520ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.637ns (40.491%)  route 3.875ns (59.509%))
  Logic Levels:           5  (LUT3=3 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.287     5.804    pcie_clk
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.650 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.349     8.999    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X40Y185        LUT3 (Prop_lut3_I1_O)        0.112     9.111 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.335    10.445    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT3 (Prop_lut3_I0_O)        0.235    10.680 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.444    11.124    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X46Y204        LUT6 (Prop_lut6_I5_O)        0.250    11.374 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.379    11.753    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X47Y206        LUT6 (Prop_lut6_I5_O)        0.097    11.850 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.369    12.219    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X46Y206        LUT3 (Prop_lut3_I0_O)        0.097    12.316 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.316    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_i_1_n_0
    SLICE_X46Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X46Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X46Y206        FDRE (Setup_fdre_C_D)        0.070    13.836    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  1.520    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 2.637ns (40.735%)  route 3.837ns (59.265%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 13.587 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.287     5.804    pcie_clk
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.650 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.349     8.999    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X40Y185        LUT3 (Prop_lut3_I1_O)        0.112     9.111 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.335    10.445    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT3 (Prop_lut3_I0_O)        0.235    10.680 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3/O
                         net (fo=2, routed)           0.444    11.124    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_3_n_0
    SLICE_X46Y204        LUT6 (Prop_lut6_I5_O)        0.250    11.374 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10/O
                         net (fo=1, routed)           0.379    11.753    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_10_n_0
    SLICE_X47Y206        LUT6 (Prop_lut6_I5_O)        0.097    11.850 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_5/O
                         net (fo=2, routed)           0.330    12.180    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tbuf_av_gap_trig
    SLICE_X44Y207        LUT5 (Prop_lut5_I3_O)        0.097    12.277 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_i_1/O
                         net (fo=1, routed)           0.000    12.277    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl0
    SLICE_X44Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.315    13.587    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X44Y207        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg/C
                         clock pessimism              0.251    13.838    
                         clock uncertainty           -0.071    13.767    
    SLICE_X44Y207        FDRE (Setup_fdre_C_D)        0.070    13.837    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl_reg
  -------------------------------------------------------------------
                         required time                         13.837    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.289ns (37.189%)  route 3.866ns (62.811%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.654ns = ( 13.654 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.287     5.804    pcie_clk
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.650 r  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.349     8.999    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X40Y185        LUT3 (Prop_lut3_I1_O)        0.112     9.111 r  pcie_s7_i_73/O
                         net (fo=9, routed)           1.335    10.445    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT5 (Prop_lut5_I3_O)        0.234    10.679 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.427    11.107    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X46Y206        LUT4 (Prop_lut4_I1_O)        0.097    11.204 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_30/O
                         net (fo=1, routed)           0.755    11.959    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_tcfg_gnt
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTCFGGNT
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.383    13.654    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism              0.251    13.905    
                         clock uncertainty           -0.071    13.834    
    PCIE_X0Y0            PCIE_2_1 (Setup_pcie_2_1_USERCLK2_TRNTCFGGNT)
                                                     -0.085    13.749    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         13.749    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 2.386ns (40.313%)  route 3.533ns (59.687%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.287     5.804    pcie_clk
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.650 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.349     8.999    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X40Y185        LUT3 (Prop_lut3_I1_O)        0.112     9.111 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.335    10.445    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT5 (Prop_lut5_I3_O)        0.234    10.679 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.336    11.016    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X46Y206        LUT6 (Prop_lut6_I3_O)        0.097    11.113 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_26/O
                         net (fo=2, routed)           0.513    11.625    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_pm_turnoff_ok_n
    SLICE_X46Y206        LUT2 (Prop_lut2_I0_O)        0.097    11.722 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_i_1/O
                         net (fo=1, routed)           0.000    11.722    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_i_1_n_0
    SLICE_X46Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X46Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X46Y206        FDRE (Setup_fdre_C_D)        0.069    13.835    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/cfg_turnoff_ok_pending_reg
  -------------------------------------------------------------------
                         required time                         13.835    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 storage_4_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/D
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 2.289ns (43.119%)  route 3.020ns (56.881%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 13.586 - 8.000 ) 
    Source Clock Delay      (SCD):    5.804ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.287     5.804    pcie_clk
    RAMB18_X2Y66         RAMB18E1                                     r  storage_4_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y66         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.846     7.650 f  storage_4_reg_1/DOADO[1]
                         net (fo=2, routed)           1.349     8.999    basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last
    SLICE_X40Y185        LUT3 (Prop_lut3_I1_O)        0.112     9.111 f  pcie_s7_i_73/O
                         net (fo=9, routed)           1.335    10.445    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/s_axis_tx_tlast
    SLICE_X44Y207        LUT5 (Prop_lut5_I3_O)        0.234    10.679 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36/O
                         net (fo=3, routed)           0.336    11.015    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pcie_block_i_i_36_n_0
    SLICE_X47Y206        LUT6 (Prop_lut6_I4_O)        0.097    11.112 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_i_1/O
                         net (fo=1, routed)           0.000    11.112    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_i_1_n_0
    SLICE_X47Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.314    13.586    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/pipe_userclk2_in
    SLICE_X47Y206        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg/C
                         clock pessimism              0.251    13.837    
                         clock uncertainty           -0.071    13.766    
    SLICE_X47Y206        FDRE (Setup_fdre_C_D)        0.030    13.796    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tcfg_gnt_pending_reg
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.300ns (25.417%)  route 3.815ns (74.583%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.434ns = ( 13.434 - 8.000 ) 
    Source Clock Delay      (SCD):    5.763ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.246     5.763    pcie_clk
    SLICE_X43Y177        FDRE                                         r  basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y177        FDRE (Prop_fdre_C_Q)         0.341     6.104 r  basesoc_s7pciephy_rx_datapath_pipe_ready_valid_reg/Q
                         net (fo=92, routed)          1.736     7.840    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/m_axis_rx_tready
    SLICE_X49Y197        LUT2 (Prop_lut2_I1_O)        0.097     7.937 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.937    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry_i_5_n_0
    SLICE_X49Y197        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.240 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter_dec__0_carry/O[1]
                         net (fo=2, routed)           0.601     8.841    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/pkt_len_counter[2]
    SLICE_X48Y196        LUT5 (Prop_lut5_I1_O)        0.228     9.069 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_7/O
                         net (fo=1, routed)           0.848     9.916    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_7_n_0
    SLICE_X48Y199        LUT6 (Prop_lut6_I5_O)        0.234    10.150 f  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/reg_tkeep[4]_i_2/O
                         net (fo=5, routed)           0.630    10.780    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rdst_rdy_reg_0
    SLICE_X45Y197        LUT6 (Prop_lut6_I0_O)        0.097    10.877 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep[4]_i_1/O
                         net (fo=1, routed)           0.000    10.877    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep[7]
    SLICE_X45Y197        FDSE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.162    13.434    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/pipe_userclk2_in
    SLICE_X45Y197        FDSE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]/C
                         clock pessimism              0.305    13.739    
                         clock uncertainty           -0.071    13.667    
    SLICE_X45Y197        FDSE (Setup_fdse_C_D)        0.032    13.699    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/reg_tkeep_reg[4]
  -------------------------------------------------------------------
                         required time                         13.699    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  2.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FDPE_49/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_latch_value_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.681%)  route 0.165ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.560     2.531    pcie_clk
    SLICE_X86Y163        FDPE                                         r  FDPE_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y163        FDPE (Prop_fdpe_C_Q)         0.128     2.659 r  FDPE_49/Q
                         net (fo=128, routed)         0.165     2.824    clk1_counter_rst
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.829     3.177    pcie_clk
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[59]/C
                         clock pessimism             -0.381     2.796    
    SLICE_X80Y163        FDRE (Hold_fdre_C_R)        -0.045     2.751    basesoc_clkmeasurement1_latch_value_reg[59]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FDPE_49/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_latch_value_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.681%)  route 0.165ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.560     2.531    pcie_clk
    SLICE_X86Y163        FDPE                                         r  FDPE_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y163        FDPE (Prop_fdpe_C_Q)         0.128     2.659 r  FDPE_49/Q
                         net (fo=128, routed)         0.165     2.824    clk1_counter_rst
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.829     3.177    pcie_clk
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[60]/C
                         clock pessimism             -0.381     2.796    
    SLICE_X80Y163        FDRE (Hold_fdre_C_R)        -0.045     2.751    basesoc_clkmeasurement1_latch_value_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FDPE_49/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_latch_value_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.681%)  route 0.165ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.560     2.531    pcie_clk
    SLICE_X86Y163        FDPE                                         r  FDPE_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y163        FDPE (Prop_fdpe_C_Q)         0.128     2.659 r  FDPE_49/Q
                         net (fo=128, routed)         0.165     2.824    clk1_counter_rst
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.829     3.177    pcie_clk
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[61]/C
                         clock pessimism             -0.381     2.796    
    SLICE_X80Y163        FDRE (Hold_fdre_C_R)        -0.045     2.751    basesoc_clkmeasurement1_latch_value_reg[61]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 FDPE_49/C
                            (rising edge-triggered cell FDPE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            basesoc_clkmeasurement1_latch_value_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.128ns (43.681%)  route 0.165ns (56.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.560     2.531    pcie_clk
    SLICE_X86Y163        FDPE                                         r  FDPE_49/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y163        FDPE (Prop_fdpe_C_Q)         0.128     2.659 r  FDPE_49/Q
                         net (fo=128, routed)         0.165     2.824    clk1_counter_rst
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.829     3.177    pcie_clk
    SLICE_X80Y163        FDRE                                         r  basesoc_clkmeasurement1_latch_value_reg[62]/C
                         clock pessimism             -0.381     2.796    
    SLICE_X80Y163        FDRE (Hold_fdre_C_R)        -0.045     2.751    basesoc_clkmeasurement1_latch_value_reg[62]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.141ns (15.526%)  route 0.767ns (84.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[25]/Q
                         net (fo=1, routed)           0.767     3.493    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[57]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[57]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[57])
                                                      0.471     3.416    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[3]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.513%)  route 0.768ns (84.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X38Y193        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y193        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[35]/Q
                         net (fo=1, routed)           0.768     3.494    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[3]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[3]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[3])
                                                      0.471     3.416    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.494    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.907ns  (logic 0.141ns (15.540%)  route 0.766ns (84.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y194        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y194        FDRE (Prop_fdre_C_Q)         0.141     2.726 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[39]/Q
                         net (fo=1, routed)           0.766     3.493    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[7]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[7]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[7])
                                                      0.468     3.413    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.493    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.164ns (17.632%)  route 0.766ns (82.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.585ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.614     2.585    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X40Y193        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y193        FDRE (Prop_fdre_C_Q)         0.164     2.749 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/Q
                         net (fo=1, routed)           0.766     3.515    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[51]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[51]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[51])
                                                      0.486     3.431    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.431    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[56]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.128ns (14.406%)  route 0.761ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.579ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.608     2.579    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y182        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y182        FDRE (Prop_fdre_C_Q)         0.128     2.707 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/Q
                         net (fo=1, routed)           0.761     3.468    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[56]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[56]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[56])
                                                      0.438     3.383    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.383    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[61]
                            (rising edge-triggered cell PCIE_2_1 clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             basesoc_s7pciephy_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.141ns (15.560%)  route 0.765ns (84.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.613     2.584    pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X39Y191        FDRE                                         r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y191        FDRE (Prop_fdre_C_Q)         0.141     2.725 r  pcie_s7/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[29]/Q
                         net (fo=1, routed)           0.765     3.490    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/trn_td[61]
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/TRNTD[61]
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.978     3.326    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk2_in
    PCIE_X0Y0            PCIE_2_1                                     r  pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
                         clock pessimism             -0.381     2.945    
    PCIE_X0Y0            PCIE_2_1 (Hold_pcie_2_1_USERCLK2_TRNTD[61])
                                                      0.456     3.401    pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.401    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         basesoc_s7pciephy_clkout3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a            4.000         8.000       4.000      PCIE_X0Y0        pcie_s7/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y32     storage_4_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y66     storage_4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB36_X2Y34     storage_5_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         8.000       6.038      RAMB18_X2Y70     storage_5_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y5    BUFG_7/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y169    FDPE_18/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X46Y169    FDPE_19/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X43Y172    FDPE_20/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_18/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_18/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_19/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_19/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_20/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_20/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_21/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_21/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y179    FDPE_26/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y179    FDPE_26/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_18/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_18/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_19/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y169    FDPE_19/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_20/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_20/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_21/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X43Y172    FDPE_21/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y179    FDPE_26/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X46Y179    FDPE_26/C



---------------------------------------------------------------------------------------------------
From Clock:  s7pciephy_mmcm_fb
  To Clock:  s7pciephy_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s7pciephy_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  basesoc_s7pciephy_clkout3
  To Clock:  basesoc_s7pciephy_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        6.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.629ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.438ns (36.251%)  route 0.770ns (63.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.406     6.685    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y212        LUT2 (Prop_lut2_I0_O)        0.097     6.782 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.364     7.146    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.312    13.584    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.328    13.912    
                         clock uncertainty           -0.071    13.841    
    SLICE_X45Y211        FDPE (Recov_fdpe_C_PRE)     -0.259    13.582    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (basesoc_s7pciephy_clkout3 rise@8.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.438ns (36.251%)  route 0.770ns (63.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.125     1.125    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.076     1.201 r  BUFG_3/O
                         net (fo=1, routed)           1.516     2.716    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.069     2.785 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.655     4.441    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.076     4.517 r  BUFG_7/O
                         net (fo=623, routed)         1.421     5.938    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.341     6.279 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.406     6.685    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y212        LUT2 (Prop_lut2_I0_O)        0.097     6.782 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.364     7.146    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      8.000     8.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     8.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.072     9.072    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.072     9.144 r  BUFG_3/O
                         net (fo=1, routed)           1.414    10.558    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.065    10.623 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.576    12.199    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.072    12.271 r  BUFG_7/O
                         net (fo=623, routed)         1.312    13.584    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.328    13.912    
                         clock uncertainty           -0.071    13.841    
    SLICE_X45Y211        FDPE (Recov_fdpe_C_PRE)     -0.259    13.582    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                          -7.146    
  -------------------------------------------------------------------
                         slack                                  6.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.803%)  route 0.364ns (66.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.193     2.975    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y212        LUT2 (Prop_lut2_I0_O)        0.045     3.020 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.171     3.192    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.945     3.293    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.635     2.658    
    SLICE_X45Y211        FDPE (Remov_fdpe_C_PRE)     -0.095     2.563    pcie_s7/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.629ns  (arrival time - required time)
  Source:                 pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pcie_s7/inst/inst/user_reset_out_reg/PRE
                            (removal check against rising-edge clock basesoc_s7pciephy_clkout3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (basesoc_s7pciephy_clkout3 rise@0.000ns - basesoc_s7pciephy_clkout3 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.803%)  route 0.364ns (66.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.293ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.518 r  BUFG_3/O
                         net (fo=1, routed)           0.679     1.198    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.248 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.698     1.945    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.971 r  BUFG_7/O
                         net (fo=623, routed)         0.670     2.642    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y210        FDRE                                         r  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.783 f  pcie_s7/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.193     2.975    pcie_s7/inst/inst/pl_received_hot_rst
    SLICE_X45Y212        LUT2 (Prop_lut2_I0_O)        0.045     3.020 f  pcie_s7/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.171     3.192    pcie_s7/inst/inst/sys_or_hot_rst
    SLICE_X45Y211        FDPE                                         f  pcie_s7/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock basesoc_s7pciephy_clkout3 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y7   GTPE2_CHANNEL                0.000     0.000 r  pcie_s7/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtp_channel.gtpe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    basesoc_s7pciephy_pipe_txoutclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     0.558 r  BUFG_3/O
                         net (fo=1, routed)           0.953     1.510    basesoc_s7pciephy_clkin
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.563 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.755     2.319    basesoc_s7pciephy_clkout3
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     2.348 r  BUFG_7/O
                         net (fo=623, routed)         0.945     3.293    pcie_s7/inst/inst/pipe_userclk2_in
    SLICE_X45Y211        FDPE                                         r  pcie_s7/inst/inst/user_reset_out_reg/C
                         clock pessimism             -0.635     2.658    
    SLICE_X45Y211        FDPE (Remov_fdpe_C_PRE)     -0.095     2.563    pcie_s7/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  0.629    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
Reference     | Input                    | IO Reg    | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock         | Port                     | Type      | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+
clk100        | ad9361_rfic_stat[0]      | FDRE      | -     |    -0.976 (r) | FAST    |     5.764 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[1]      | FDRE      | -     |    -0.519 (r) | FAST    |     5.200 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[2]      | FDRE      | -     |    -1.173 (r) | FAST    |     6.039 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[3]      | FDRE      | -     |    -1.297 (r) | FAST    |     6.168 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[4]      | FDRE      | -     |    -0.900 (r) | FAST    |     5.747 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[5]      | FDRE      | -     |    -1.378 (r) | FAST    |     6.316 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[6]      | FDRE      | -     |    -1.148 (r) | FAST    |     6.088 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_rfic_stat[7]      | FDRE      | -     |    -0.988 (r) | FAST    |     5.803 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | ad9361_spi_miso          | FDRE      | -     |    -0.862 (r) | FAST    |     5.639 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | flash_miso               | FDRE      | -     |    -1.784 (r) | FAST    |     6.330 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.597 (r) | FAST    |     8.655 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_scl           | IDDR (IO) | -     |    -3.597 (f) | FAST    |     8.655 (f) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.596 (r) | FAST    |     8.653 (r) | SLOW    | basesoc_crg_clkout0       |
clk100        | si5351_i2c_sda           | IDDR (IO) | -     |    -3.596 (f) | FAST    |     8.653 (f) | SLOW    | basesoc_crg_clkout0       |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_n[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (r) | FAST    |     0.773 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[0] | IDDR (IO) | -     |    -0.193 (f) | FAST    |     0.773 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (r) | FAST    |     0.758 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[1] | IDDR (IO) | -     |    -0.179 (f) | FAST    |     0.758 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.764 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[2] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.764 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (r) | FAST    |     0.747 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[3] | IDDR (IO) | -     |    -0.164 (f) | FAST    |     0.747 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (r) | FAST    |     0.768 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[4] | IDDR (IO) | -     |    -0.183 (f) | FAST    |     0.768 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (r) | FAST    |     0.744 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_data_p[5] | IDDR (IO) | -     |    -0.159 (f) | FAST    |     0.744 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_n   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (r) | FAST    |     0.753 (r) | SLOW    |                           |
rfic_clk      | ad9361_rfic_rx_frame_p   | IDDR (IO) | -     |    -0.169 (f) | FAST    |     0.753 (f) | SLOW    |                           |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.217 (r) | FAST    |     1.891 (r) | SLOW    | basesoc_s7pciephy_clkout0 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDCE      | -     |     0.210 (r) | FAST    |     1.891 (r) | SLOW    | basesoc_s7pciephy_clkout1 |
txoutclk_x0y0 | pcie_x1_m2_rst_n         | FDRE      | -     |     0.059 (r) | FAST    |     2.105 (r) | SLOW    | basesoc_s7pciephy_clkout3 |
--------------+--------------------------+-----------+-------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
Reference | Output                   | IO Reg    | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal            |
Clock     | Port                     | Type      | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock               |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+
clk100    | ad9361_rfic_ctrl[0]      | FDRE      | -     |     16.235 (r) | SLOW    |      7.047 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[1]      | FDRE      | -     |     16.528 (r) | SLOW    |      7.290 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[2]      | FDRE      | -     |     16.511 (r) | SLOW    |      7.189 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_ctrl[3]      | FDRE      | -     |     17.011 (r) | SLOW    |      7.524 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_en_agc       | FDRE      | -     |     16.189 (r) | SLOW    |      7.014 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_enable       | FDRE      | -     |     16.751 (r) | SLOW    |      7.421 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_rst_n        | FDRE      | -     |     17.150 (r) | SLOW    |      7.541 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_rfic_txnrx        | FDRE      | -     |     17.023 (r) | SLOW    |      7.467 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_clk           | FDRE      | -     |     16.732 (r) | SLOW    |      7.362 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_cs_n          | FDRE      | -     |     18.447 (r) | SLOW    |      8.019 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | ad9361_spi_mosi          | FDRE      | -     |     16.608 (r) | SLOW    |      7.278 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_cs_n               | FDRE      | -     |     16.552 (r) | SLOW    |      7.007 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | flash_mosi               | FDRE      | -     |     16.341 (r) | SLOW    |      6.894 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.658 (r) | SLOW    |      5.090 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_scl           | ODDR (IO) | -     |     13.658 (f) | SLOW    |      5.090 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.652 (r) | SLOW    |      5.087 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_i2c_sda           | ODDR (IO) | -     |     13.652 (f) | SLOW    |      5.087 (f) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_pwm               | FDRE      | -     |     16.052 (r) | SLOW    |      6.739 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | user_led                 | FDRE      | -     |     16.721 (r) | SLOW    |      7.023 (r) | FAST    | basesoc_crg_clkout0 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.307 (r) | SLOW    |      5.518 (r) | FAST    | basesoc_crg_clkout1 |
clk100    | si5351_ssen_clkin        | PLLE2_ADV | -     |     14.307 (f) | SLOW    |      5.518 (f) | FAST    | basesoc_crg_clkout1 |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (r) | SLOW    |      1.499 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_n     | ODDR (IO) | -     |      3.168 (f) | SLOW    |      1.499 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (r) | SLOW    |      1.498 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_clk_p     | ODDR (IO) | -     |      3.167 (f) | SLOW    |      1.498 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (r) | SLOW    |      1.515 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[0] | ODDR (IO) | -     |      3.188 (f) | SLOW    |      1.515 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (r) | SLOW    |      1.526 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[1] | ODDR (IO) | -     |      3.195 (f) | SLOW    |      1.526 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.543 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[2] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.543 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (r) | SLOW    |      1.541 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[3] | ODDR (IO) | -     |      3.213 (f) | SLOW    |      1.541 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.532 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[4] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.532 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (r) | SLOW    |      1.537 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_n[5] | ODDR (IO) | -     |      3.207 (f) | SLOW    |      1.537 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (r) | SLOW    |      1.514 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[0] | ODDR (IO) | -     |      3.187 (f) | SLOW    |      1.514 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (r) | SLOW    |      1.525 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[1] | ODDR (IO) | -     |      3.194 (f) | SLOW    |      1.525 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.542 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[2] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.542 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (r) | SLOW    |      1.540 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[3] | ODDR (IO) | -     |      3.212 (f) | SLOW    |      1.540 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[4] | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.536 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_data_p[5] | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.536 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (r) | SLOW    |      1.531 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_n   | ODDR (IO) | -     |      3.206 (f) | SLOW    |      1.531 (f) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (r) | SLOW    |      1.530 (r) | FAST    |                     |
rfic_clk  | ad9361_rfic_tx_frame_p   | ODDR (IO) | -     |      3.205 (f) | SLOW    |      1.530 (f) | FAST    |                     |
----------+--------------------------+-----------+-------+----------------+---------+----------------+---------+---------------------+


Setup between Clocks

--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source        | Destination   |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock         | Clock         | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100        | clk100        |         7.536 | SLOW    |               |         |               |         |               |         |
dna_clk       | clk100        |        -1.647 | FAST    |               |         |               |         |               |         |
icap_clk      | clk100        |        -1.346 | FAST    |               |         |               |         |               |         |
jtag_clk      | clk100        |        -2.381 | FAST    |               |         |               |         |               |         |
rfic_clk      | clk100        |         0.099 | FAST    |               |         |               |         |               |         |
si5351_clk0   | clk100        |        -1.151 | FAST    |               |         |               |         |               |         |
si5351_clk1   | clk100        |         1.298 | FAST    |               |         |               |         |               |         |
txoutclk_x0y0 | clk100        |         2.193 | FAST    |               |         |               |         |               |         |
dna_clk       | dna_clk       |         6.450 | SLOW    |               |         |               |         |               |         |
clk100        | icap_clk      |        13.524 | SLOW    |               |         |               |         |               |         |
icap_clk      | icap_clk      |         6.593 | SLOW    |               |         |               |         |               |         |
clk100        | jtag_clk      |        13.874 | SLOW    |               |         |               |         |               |         |
jtag_clk      | jtag_clk      |         4.475 | SLOW    |               |         |               |         |               |         |
clk100        | rfic_clk      |        13.689 | SLOW    |               |         |               |         |               |         |
rfic_clk      | rfic_clk      |         3.755 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk0   |        10.514 | SLOW    |               |         |               |         |               |         |
si5351_clk0   | si5351_clk0   |         5.158 | SLOW    |               |         |               |         |               |         |
clk100        | si5351_clk1   |         9.548 | SLOW    |               |         |               |         |               |         |
si5351_clk1   | si5351_clk1   |         7.718 | SLOW    |               |         |               |         |               |         |
clk100        | txoutclk_x0y0 |         8.899 | SLOW    |               |         |               |         |               |         |
txoutclk_x0y0 | txoutclk_x0y0 |         6.480 | SLOW    |         2.745 | SLOW    |               |         |               |         |
--------------+---------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: rfic_clk
Worst Case Data Window: 0.613 ns
Ideal Clock Offset to Actual Clock: 0.466 ns
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
                         |            | Process |            | Process | Setup     |  Hold     | Source Offset |
Source                   |  Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
ad9361_rfic_rx_data_n[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_n[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[0] | -0.193 (f) | FAST    |  0.773 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (r) | FAST    |  0.758 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[1] | -0.179 (f) | FAST    |  0.758 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (r) | FAST    |  0.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[2] | -0.183 (f) | FAST    |  0.764 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (r) | FAST    |  0.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[3] | -0.164 (f) | FAST    |  0.747 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (r) | FAST    |  0.768 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[4] | -0.183 (f) | FAST    |  0.768 (f) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (r) | FAST    |  0.744 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_rx_data_p[5] | -0.159 (f) | FAST    |  0.744 (f) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary       | -0.159 (r) | FAST    |  0.773 (r) | SLOW    |       inf |       inf |             - |
-------------------------+------------+---------+------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 5.797 ns
Ideal Clock Offset to Actual Clock: 3.418 ns
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                    |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source              |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ad9361_rfic_stat[0] |  -0.976 (r) | FAST    |   5.764 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[1] |  -0.519 (r) | FAST    |   5.200 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[2] |  -1.173 (r) | FAST    |   6.039 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[3] |  -1.297 (r) | FAST    |   6.168 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[4] |  -0.900 (r) | FAST    |   5.747 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[5] |  -1.378 (r) | FAST    |   6.316 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[6] |  -1.148 (r) | FAST    |   6.088 (r) | SLOW    |       inf |       inf |             - |
ad9361_rfic_stat[7] |  -0.988 (r) | FAST    |   5.803 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary  |  -0.519 (r) | FAST    |   6.316 (r) | SLOW    |       inf |       inf |             - |
--------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.776 ns
--------------------+--------------+---------+-------------+---------+----------+
                    |      Max     | Process |     Min     | Process | Edge     |
Pad                 |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
--------------------+--------------+---------+-------------+---------+----------+
ad9361_rfic_ctrl[0] |   16.235 (r) | SLOW    |   7.047 (r) | FAST    |    0.000 |
ad9361_rfic_ctrl[1] |   16.528 (r) | SLOW    |   7.290 (r) | FAST    |    0.293 |
ad9361_rfic_ctrl[2] |   16.511 (r) | SLOW    |   7.189 (r) | FAST    |    0.276 |
ad9361_rfic_ctrl[3] |   17.011 (r) | SLOW    |   7.524 (r) | FAST    |    0.776 |
--------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary  |   17.011 (r) | SLOW    |   7.047 (r) | FAST    |    0.776 |
--------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: rfic_clk
Bus Skew: 0.029 ns
-------------------------+-------------+---------+-------------+---------+----------+
                         |     Max     | Process |     Min     | Process | Edge     |
Pad                      |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------------+-------------+---------+-------------+---------+----------+
ad9361_rfic_tx_data_n[0] |   3.188 (r) | SLOW    |   1.515 (r) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[0] |   3.188 (f) | SLOW    |   1.515 (f) | FAST    |    0.001 |
ad9361_rfic_tx_data_n[1] |   3.195 (r) | SLOW    |   1.526 (r) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[1] |   3.195 (f) | SLOW    |   1.526 (f) | FAST    |    0.012 |
ad9361_rfic_tx_data_n[2] |   3.213 (r) | SLOW    |   1.543 (r) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[2] |   3.213 (f) | SLOW    |   1.543 (f) | FAST    |    0.029 |
ad9361_rfic_tx_data_n[3] |   3.213 (r) | SLOW    |   1.541 (r) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[3] |   3.213 (f) | SLOW    |   1.541 (f) | FAST    |    0.027 |
ad9361_rfic_tx_data_n[4] |   3.206 (r) | SLOW    |   1.532 (r) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[4] |   3.206 (f) | SLOW    |   1.532 (f) | FAST    |    0.018 |
ad9361_rfic_tx_data_n[5] |   3.207 (r) | SLOW    |   1.537 (r) | FAST    |    0.024 |
ad9361_rfic_tx_data_n[5] |   3.207 (f) | SLOW    |   1.537 (f) | FAST    |    0.024 |
ad9361_rfic_tx_data_p[0] |   3.187 (r) | SLOW    |   1.514 (r) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[0] |   3.187 (f) | SLOW    |   1.514 (f) | FAST    |    0.000 |
ad9361_rfic_tx_data_p[1] |   3.194 (r) | SLOW    |   1.525 (r) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[1] |   3.194 (f) | SLOW    |   1.525 (f) | FAST    |    0.011 |
ad9361_rfic_tx_data_p[2] |   3.212 (r) | SLOW    |   1.542 (r) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[2] |   3.212 (f) | SLOW    |   1.542 (f) | FAST    |    0.028 |
ad9361_rfic_tx_data_p[3] |   3.212 (r) | SLOW    |   1.540 (r) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[3] |   3.212 (f) | SLOW    |   1.540 (f) | FAST    |    0.026 |
ad9361_rfic_tx_data_p[4] |   3.205 (r) | SLOW    |   1.531 (r) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[4] |   3.205 (f) | SLOW    |   1.531 (f) | FAST    |    0.017 |
ad9361_rfic_tx_data_p[5] |   3.206 (r) | SLOW    |   1.536 (r) | FAST    |    0.023 |
ad9361_rfic_tx_data_p[5] |   3.206 (f) | SLOW    |   1.536 (f) | FAST    |    0.023 |
-------------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary       |   3.213 (r) | SLOW    |   1.514 (r) | FAST    |    0.029 |
-------------------------+-------------+---------+-------------+---------+----------+




