Release 10.1.03 Map K.39 (lin64)
Xilinx Map Application Log File for Design 'nf2_top'

Design Information
------------------
Command Line   : map -intstyle ise -timing -xe n -detail -ol high -cm speed
-register_duplication -ignore_keep_hierarchy -pr b -k 4 -c 100 -tx off
nf2_top.ngd 
Target Device  : xc2vp50
Target Package : ff1152
Target Speed   : -7
Mapper Version : virtex2p -- $Revision: 1.46.12.2 $
Mapped Date    : Wed May 10 22:18:21 2023

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Running timing-driven packing...

Phase 1.1
Phase 1.1 (Checksum:52c05108) REAL time: 44 secs 

Phase 2.7
Phase 2.7 (Checksum:52c05108) REAL time: 44 secs 

Phase 3.31
Phase 3.31 (Checksum:52c05108) REAL time: 44 secs 

Phase 4.2

.
Phase 4.2 (Checksum:52c66d71) REAL time: 51 secs 

Phase 5.30
Phase 5.30 (Checksum:52c66d71) REAL time: 51 secs 

Phase 6.3
Phase 6.3 (Checksum:52c66d71) REAL time: 52 secs 

Phase 7.5
Phase 7.5 (Checksum:52c66d71) REAL time: 52 secs 

Phase 8.4
............................
................
Phase 8.4 (Checksum:52c66d71) REAL time: 1 mins 17 secs 

Phase 9.28
Phase 9.28 (Checksum:52c66d71) REAL time: 1 mins 20 secs 

Phase 10.8
...........................
.........................................
....................................................................................................................
.............................................................
......................
.............................
...............
Phase 10.8 (Checksum:a051957) REAL time: 2 mins 47 secs 

Phase 11.29
Phase 11.29 (Checksum:a051957) REAL time: 2 mins 47 secs 

Phase 12.5
Phase 12.5 (Checksum:a051957) REAL time: 2 mins 48 secs 

Phase 13.18
Phase 13.18 (Checksum:acd0f2b) REAL time: 9 mins 25 secs 

Phase 14.5
Phase 14.5 (Checksum:acd0f2b) REAL time: 9 mins 26 secs 

Phase 15.27
Phase 15.27 (Checksum:accefbb) REAL time: 9 mins 32 secs 

Phase 16.24
Phase 16.24 (Checksum:accefbb) REAL time: 9 mins 36 secs 

REAL time consumed by placer: 9 mins 38 secs 
CPU  time consumed by placer: 9 mins 33 secs 
Invoking physical synthesis ...

Physical synthesis completed.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings: 2939
Logic Utilization:
  Number of Slice Flip Flops:        16,339 out of  47,232   34%
  Number of 4 input LUTs:            29,613 out of  47,232   62%
Logic Distribution:
  Number of occupied Slices:         19,130 out of  23,616   81%
    Number of Slices containing only related logic:  19,130 out of  19,130 100%
    Number of Slices containing unrelated logic:          0 out of  19,130   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:      30,877 out of  47,232   65%
    Number used as logic:            25,505
    Number used as a route-thru:      1,264
    Number used for Dual Port RAMs:   2,988
      (Two LUTs used per Dual Port RAM)
    Number used for 32x1 RAMs:          384
      (Two LUTs used per 32x1 RAM)
    Number used as 16x1 RAMs:           160
    Number used as Shift registers:     576
  Number of bonded IOBs:                356 out of     692   51%
    IOB Flip Flops:                     651
  Number of RAMB16s:                    124 out of     232   53%
  Number of BUFGMUXs:                     8 out of      16   50%
  Number of DCMs:                         6 out of       8   75%

  Number of RPM macros:          144
Peak Memory Usage:  2039 MB
Total REAL time to MAP completion:  12 mins 12 secs 
Total CPU time to MAP completion:   12 mins 3 secs 

Mapping completed.
See MAP report file "nf2_top.mrp" for details.
