module traffic_control_test;
wire [2:0] n_lights,e_lights,s_lights,w_lights;
reg clk,rst;
traffic_control tt (n_lights,e_lights,s_lights,w_lights,clk,rst);
initial
begin
 clk=1'b1;
 forever #5 clk=~clk;
end
initial
begin
 rst=1'b1;
 #10 rst=1'b0;
 #1000;
 $stop;
end
endmodule
