--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/aylons/projetos/dsp-cores/hdl/syn/ml605/ddc_chain/iseconfig/filter.filter
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml ddc_chain.twx ddc_chain.ncd -o
ddc_chain.twr ddc_chain.pcf

Design file:              ddc_chain.ncd
Physical constraint file: ddc_chain.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 
50% INPUT_JITTER         0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_p_i = PERIOD TIMEGRP "sys_clk_p_i" 200 MHz HIGH 50% INPUT_JITTER
        0.05 ns;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: sys_clk_gen
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: cmp_sys_pll_inst/cmp_mmcm/CLKOUT0
  Logical resource: cmp_sys_pll_inst/cmp_mmcm/CLKOUT0
  Location pin: MMCM_ADV_X0Y0.CLKOUT0
  Clock network: cmp_sys_pll_inst/s_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP 
"cmp_sys_pll_inst_s_clk0"         TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 
0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1419120 paths analyzed, 201672 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.151ns.
--------------------------------------------------------------------------------

Paths for end point cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1 (DSP48_X4Y65.C40), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/cmp_monit_ds/cmp_divider_x/sl_init (FF)
  Destination:          cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1 (DSP)
  Requirement:          4.166ns
  Data Path Delay:      4.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (1.689 - 1.628)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/cmp_monit_ds/cmp_divider_x/sl_init to cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y154.CQ     Tcko                  0.337   cmp_position/cmp_monit_ds/cmp_divider_x/sl_init
                                                       cmp_position/cmp_monit_ds/cmp_divider_x/sl_init
    SLICE_X102Y162.B2    net (fanout=50)       1.454   cmp_position/cmp_monit_ds/cmp_divider_x/sl_init
    SLICE_X102Y162.BMUX  Tilo                  0.205   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r<30>
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/Mmux_slv_r251
    DSP48_X4Y65.C40      net (fanout=17)       0.562   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r<31>
    DSP48_X4Y65.CLK      Tdspdck_C_PREG        1.571   cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      4.129ns (2.113ns logic, 2.016ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1 (DSP)
  Destination:          cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1 (DSP)
  Requirement:          4.166ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1 to cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X4Y65.P30      Tdspcko_P_PREG        0.494   cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    SLICE_X102Y162.B1    net (fanout=1)        0.802   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r_fb<30>
    SLICE_X102Y162.BMUX  Tilo                  0.205   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r<30>
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/Mmux_slv_r251
    DSP48_X4Y65.C40      net (fanout=17)       0.562   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r<31>
    DSP48_X4Y65.CLK      Tdspdck_C_PREG        1.571   cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (2.270ns logic, 1.364ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/cmp_monit_ds/cmp_divider_q/slv_n_hold_31 (FF)
  Destination:          cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1 (DSP)
  Requirement:          4.166ns
  Data Path Delay:      3.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (1.067 - 1.085)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/cmp_monit_ds/cmp_divider_q/slv_n_hold_31 to cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y162.AQ     Tcko                  0.337   cmp_position/cmp_monit_ds/cmp_divider_q/slv_alumode_init<0>
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/slv_n_hold_31
    SLICE_X102Y162.B4    net (fanout=1)        0.567   cmp_position/cmp_monit_ds/cmp_divider_q/slv_n_hold<31>
    SLICE_X102Y162.BMUX  Tilo                  0.201   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r<30>
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/Mmux_slv_r251
    DSP48_X4Y65.C40      net (fanout=17)       0.562   cmp_position/cmp_monit_ds/cmp_divider_q/slv_r<31>
    DSP48_X4Y65.CLK      Tdspdck_C_PREG        1.571   cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
                                                       cmp_position/cmp_monit_ds/cmp_divider_q/DSP48E_inst/DSP48E1
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (2.109ns logic, 1.129ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_28 (SLICE_X108Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[2].cmp_fofb_cic/cmp_cic_decim_I/val_reg0_1 (FF)
  Destination:          cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_28 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.335ns (1.503 - 1.838)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[2].cmp_fofb_cic/cmp_cic_decim_I/val_reg0_1 to cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y26.AQ     Tcko                  0.337   cmp_position/ce_fofb<2>_1
                                                       cmp_position/gen_ddc[2].cmp_fofb_cic/cmp_cic_decim_I/val_reg0_1
    SLICE_X103Y59.C6     net (fanout=46)       1.390   cmp_position/ce_fofb<2>_1
    SLICE_X103Y59.C      Tilo                  0.068   cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/ce_i_10
                                                       cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/ce_i_10
    SLICE_X108Y92.CE     net (fanout=17)       1.652   cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/ce_i_10
    SLICE_X108Y92.CLK    Tceck                 0.284   cmp_position/fofb_amp_ch2_o<30>
                                                       cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_28
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.689ns logic, 3.042ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_29 (SLICE_X108Y92.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmp_position/gen_ddc[2].cmp_fofb_cic/cmp_cic_decim_I/val_reg0_1 (FF)
  Destination:          cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_29 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.335ns (1.503 - 1.838)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 4.166ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmp_position/gen_ddc[2].cmp_fofb_cic/cmp_cic_decim_I/val_reg0_1 to cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y26.AQ     Tcko                  0.337   cmp_position/ce_fofb<2>_1
                                                       cmp_position/gen_ddc[2].cmp_fofb_cic/cmp_cic_decim_I/val_reg0_1
    SLICE_X103Y59.C6     net (fanout=46)       1.390   cmp_position/ce_fofb<2>_1
    SLICE_X103Y59.C      Tilo                  0.068   cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/ce_i_10
                                                       cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/ce_i_10
    SLICE_X108Y92.CE     net (fanout=17)       1.652   cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/ce_i_10
    SLICE_X108Y92.CLK    Tceck                 0.284   cmp_position/fofb_amp_ch2_o<30>
                                                       cmp_position/gen_ddc[2].cmp_fofb_cordic/cmp_core/CORE_STAGES[33].cmp_x_stage/result_o_29
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (0.689ns logic, 3.042ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP "cmp_sys_pll_inst_s_clk0"
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_66 (SLICE_X25Y79.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_114 (FF)
  Destination:          cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_66 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.741 - 0.633)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_114 to cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.CQ      Tcko                  0.098   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<115>
                                                       cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_114
    SLICE_X25Y79.CX      net (fanout=1)        0.092   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<114>
    SLICE_X25Y79.CLK     Tckdi       (-Th)     0.076   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<67>
                                                       cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_66
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_64 (SLICE_X25Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_112 (FF)
  Destination:          cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_64 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.741 - 0.633)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_112 to cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.AQ      Tcko                  0.098   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<115>
                                                       cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_112
    SLICE_X25Y79.AX      net (fanout=1)        0.093   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<112>
    SLICE_X25Y79.CLK     Tckdi       (-Th)     0.076   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<67>
                                                       cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_64
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_67 (SLICE_X25Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_115 (FF)
  Destination:          cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_67 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.741 - 0.633)
  Source Clock:         clk_fast rising at 0.000ns
  Destination Clock:    clk_fast rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_115 to cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y80.DQ      Tcko                  0.098   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<115>
                                                       cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_115
    SLICE_X25Y79.DX      net (fanout=1)        0.093   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<115>
    SLICE_X25Y79.CLK     Tckdi       (-Th)     0.076   cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2<67>
                                                       cmp_position/gen_ddc[3].cmp_fofb_cic/cmp_cic_decim_Q/diffdelay<1>_2_67
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cmp_sys_pll_inst_s_clk0 = PERIOD TIMEGRP "cmp_sys_pll_inst_s_clk0"
        TS_sys_clk_p_i * 1.2 HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X1Y22.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[3].cmp_mixer/cmp_dds/cmp_cos_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X1Y23.CLKBWRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------
Slack: 1.666ns (period - min period limit)
  Period: 4.166ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: cmp_position/gen_ddc[2].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Logical resource: cmp_position/gen_ddc[2].cmp_mixer/cmp_dds/cmp_sin_lut/true_dp/gen_single_clk.U_RAM_SC/Mram_ram2/CLKBWRCLK
  Location pin: RAMB18_X3Y12.WRCLK
  Clock network: clk_fast
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_p_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_p_i                 |      5.000ns|      2.800ns|      4.981ns|            0|            0|            0|      1419120|
| TS_cmp_sys_pll_inst_s_clk0    |      4.167ns|      4.151ns|          N/A|            0|            0|      1419120|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_n_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    4.151|         |    2.033|    3.391|
sys_clk_p_i    |    4.151|         |    2.033|    3.391|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk_p_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_n_i    |    4.151|         |    2.033|    3.391|
sys_clk_p_i    |    4.151|         |    2.033|    3.391|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1419120 paths, 0 nets, and 111662 connections

Design statistics:
   Minimum period:   4.151ns{1}   (Maximum frequency: 240.906MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jun 26 11:16:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1510 MB



