-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.4
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity vivado_activity_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    kernel_u_a_0_rfir : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_current_price : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_volatility : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_initial_volatility : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_volatility_volatility : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_rho : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_kappa : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_theta : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_correlation_matrix_0_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_correlation_matrix_0_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_correlation_matrix_1_0 : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_u_a_0_correlation_matrix_1_1 : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_second_barrier : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_barrier : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_out : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_down : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_strike_price : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_time_period : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_call : IN STD_LOGIC_VECTOR (31 downto 0);
    kernel_o_a_0_points : IN STD_LOGIC_VECTOR (31 downto 0);
    seed_0_s1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    seed_0_s1_empty_n : IN STD_LOGIC;
    seed_0_s1_read : OUT STD_LOGIC;
    seed_0_s2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    seed_0_s2_empty_n : IN STD_LOGIC;
    seed_0_s2_read : OUT STD_LOGIC;
    seed_0_s3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    seed_0_s3_empty_n : IN STD_LOGIC;
    seed_0_s3_read : OUT STD_LOGIC;
    seed_0_offset_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    seed_0_offset_empty_n : IN STD_LOGIC;
    seed_0_offset_read : OUT STD_LOGIC;
    thread_result_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    thread_result_0_full_n : IN STD_LOGIC;
    thread_result_0_write : OUT STD_LOGIC;
    thread_result_sqrd_0_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    thread_result_sqrd_0_full_n : IN STD_LOGIC;
    thread_result_sqrd_0_write : OUT STD_LOGIC );
end;


architecture behav of vivado_activity_thread is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "vivado_activity_thread,hls_ip_2013_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.626000,HLS_SYN_LAT=204,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (5 downto 0) := "000110";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (5 downto 0) := "000111";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (5 downto 0) := "001001";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (5 downto 0) := "001011";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (5 downto 0) := "001100";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (5 downto 0) := "001101";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (5 downto 0) := "001110";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (5 downto 0) := "001111";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (5 downto 0) := "010001";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (5 downto 0) := "010010";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (5 downto 0) := "010011";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (5 downto 0) := "010100";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (5 downto 0) := "010101";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (5 downto 0) := "010110";
    constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (5 downto 0) := "010111";
    constant ap_ST_st25_fsm_24 : STD_LOGIC_VECTOR (5 downto 0) := "011000";
    constant ap_ST_st26_fsm_25 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_ST_st27_fsm_26 : STD_LOGIC_VECTOR (5 downto 0) := "011010";
    constant ap_ST_st28_fsm_27 : STD_LOGIC_VECTOR (5 downto 0) := "011011";
    constant ap_ST_st29_fsm_28 : STD_LOGIC_VECTOR (5 downto 0) := "011100";
    constant ap_ST_st30_fsm_29 : STD_LOGIC_VECTOR (5 downto 0) := "011101";
    constant ap_ST_st31_fsm_30 : STD_LOGIC_VECTOR (5 downto 0) := "011110";
    constant ap_ST_st32_fsm_31 : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_ST_st33_fsm_32 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_ST_st34_fsm_33 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_ST_st35_fsm_34 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_ST_st36_fsm_35 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_ST_st37_fsm_36 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_ST_st38_fsm_37 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_ST_st39_fsm_38 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_ST_st40_fsm_39 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_ST_st41_fsm_40 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_ST_st42_fsm_41 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_ST_st43_fsm_42 : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_ST_st44_fsm_43 : STD_LOGIC_VECTOR (5 downto 0) := "101011";
    constant ap_ST_st45_fsm_44 : STD_LOGIC_VECTOR (5 downto 0) := "101100";
    constant ap_ST_st46_fsm_45 : STD_LOGIC_VECTOR (5 downto 0) := "101101";
    constant ap_ST_st47_fsm_46 : STD_LOGIC_VECTOR (5 downto 0) := "101110";
    constant ap_ST_st48_fsm_47 : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_41200000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001001000000000000000000000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal grp_fu_193_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_216 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_200_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal delta_time_0_reg_253 : STD_LOGIC_VECTOR (31 downto 0);
    signal pp_1_fu_228_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal pp_1_reg_282 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_188_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_v_0_gamma_reg_287 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_298 : STD_LOGIC_VECTOR (0 downto 0);
    signal temp_value_fu_240_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_value_reg_303 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_pn_reg_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_v_gamma_read_assign_reg_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal pp_reg_176 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_188_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_188_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_200_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_200_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_206_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_206_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_211_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_188_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_fu_222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_188_ce : STD_LOGIC;
    signal grp_fu_193_ce : STD_LOGIC;
    signal grp_fu_200_ce : STD_LOGIC;
    signal grp_fu_206_ce : STD_LOGIC;
    signal grp_fu_206_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_211_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_211_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component vivado_activity_thread_fdiv_32ns_32ns_32_16 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component vivado_activity_thread_fcmp_32ns_32ns_1_3 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1 : component vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_188_p0,
        din1 => grp_fu_188_p1,
        opcode => grp_fu_188_opcode,
        ce => grp_fu_188_ce,
        dout => grp_fu_188_p2);

    vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2 : component vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 2,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_193_p0,
        din1 => grp_fu_193_p1,
        ce => grp_fu_193_ce,
        dout => grp_fu_193_p2);

    vivado_activity_thread_fdiv_32ns_32ns_32_16_U3 : component vivado_activity_thread_fdiv_32ns_32ns_32_16
    generic map (
        ID => 3,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_200_p0,
        din1 => grp_fu_200_p1,
        ce => grp_fu_200_ce,
        dout => grp_fu_200_p2);

    vivado_activity_thread_fcmp_32ns_32ns_1_3_U4 : component vivado_activity_thread_fcmp_32ns_32ns_1_3
    generic map (
        ID => 4,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_206_p0,
        din1 => grp_fu_206_p1,
        ce => grp_fu_206_ce,
        opcode => grp_fu_206_opcode,
        dout => grp_fu_206_p2);

    vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U5 : component vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp
    generic map (
        ID => 5,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_211_p0,
        din1 => grp_fu_211_p1,
        ce => grp_fu_211_ce,
        dout => grp_fu_211_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- pp_reg_176 assign process. --
    pp_reg_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st37_fsm_36 = ap_CS_fsm)) then 
                pp_reg_176 <= pp_1_reg_282;
            elsif ((ap_ST_st20_fsm_19 = ap_CS_fsm)) then 
                pp_reg_176 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    -- tmp_pn_reg_152 assign process. --
    tmp_pn_reg_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st37_fsm_36 = ap_CS_fsm)) then 
                tmp_pn_reg_152 <= grp_fu_211_p2;
            elsif ((ap_ST_st20_fsm_19 = ap_CS_fsm)) then 
                tmp_pn_reg_152 <= ap_const_lv32_3F800000;
            end if; 
        end if;
    end process;

    -- u_v_gamma_read_assign_reg_164 assign process. --
    u_v_gamma_read_assign_reg_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st37_fsm_36 = ap_CS_fsm)) then 
                u_v_gamma_read_assign_reg_164 <= u_v_0_gamma_reg_287;
            elsif ((ap_ST_st20_fsm_19 = ap_CS_fsm)) then 
                u_v_gamma_read_assign_reg_164 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st16_fsm_15 = ap_CS_fsm)) then
                delta_time_0_reg_253 <= grp_fu_200_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then
                pp_1_reg_282 <= pp_1_fu_228_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st20_fsm_19 = ap_CS_fsm) or (ap_ST_st24_fsm_23 = ap_CS_fsm))) then
                reg_216 <= grp_fu_193_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st44_fsm_43 = ap_CS_fsm) and not((thread_result_0_full_n = ap_const_logic_0)))) then
                temp_value_reg_303 <= temp_value_fu_240_p3;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st39_fsm_38 = ap_CS_fsm)) then
                tmp_2_reg_298 <= tmp_2_fu_234_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st28_fsm_27 = ap_CS_fsm)) then
                u_v_0_gamma_reg_287 <= grp_fu_188_p2;
            end if;
        end if;
    end process;

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , thread_result_0_full_n , thread_result_sqrd_0_full_n , exitcond_fu_222_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_st6_fsm_5;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st7_fsm_6;
            when ap_ST_st7_fsm_6 => 
                ap_NS_fsm <= ap_ST_st8_fsm_7;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                ap_NS_fsm <= ap_ST_st12_fsm_11;
            when ap_ST_st12_fsm_11 => 
                ap_NS_fsm <= ap_ST_st13_fsm_12;
            when ap_ST_st13_fsm_12 => 
                ap_NS_fsm <= ap_ST_st14_fsm_13;
            when ap_ST_st14_fsm_13 => 
                ap_NS_fsm <= ap_ST_st15_fsm_14;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                ap_NS_fsm <= ap_ST_st18_fsm_17;
            when ap_ST_st18_fsm_17 => 
                ap_NS_fsm <= ap_ST_st19_fsm_18;
            when ap_ST_st19_fsm_18 => 
                ap_NS_fsm <= ap_ST_st20_fsm_19;
            when ap_ST_st20_fsm_19 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when ap_ST_st21_fsm_20 => 
                ap_NS_fsm <= ap_ST_st22_fsm_21;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st23_fsm_22;
            when ap_ST_st23_fsm_22 => 
                ap_NS_fsm <= ap_ST_st24_fsm_23;
            when ap_ST_st24_fsm_23 => 
                if (not((ap_const_lv1_0 = exitcond_fu_222_p2))) then
                    ap_NS_fsm <= ap_ST_st38_fsm_37;
                else
                    ap_NS_fsm <= ap_ST_st25_fsm_24;
                end if;
            when ap_ST_st25_fsm_24 => 
                ap_NS_fsm <= ap_ST_st26_fsm_25;
            when ap_ST_st26_fsm_25 => 
                ap_NS_fsm <= ap_ST_st27_fsm_26;
            when ap_ST_st27_fsm_26 => 
                ap_NS_fsm <= ap_ST_st28_fsm_27;
            when ap_ST_st28_fsm_27 => 
                ap_NS_fsm <= ap_ST_st29_fsm_28;
            when ap_ST_st29_fsm_28 => 
                ap_NS_fsm <= ap_ST_st30_fsm_29;
            when ap_ST_st30_fsm_29 => 
                ap_NS_fsm <= ap_ST_st31_fsm_30;
            when ap_ST_st31_fsm_30 => 
                ap_NS_fsm <= ap_ST_st32_fsm_31;
            when ap_ST_st32_fsm_31 => 
                ap_NS_fsm <= ap_ST_st33_fsm_32;
            when ap_ST_st33_fsm_32 => 
                ap_NS_fsm <= ap_ST_st34_fsm_33;
            when ap_ST_st34_fsm_33 => 
                ap_NS_fsm <= ap_ST_st35_fsm_34;
            when ap_ST_st35_fsm_34 => 
                ap_NS_fsm <= ap_ST_st36_fsm_35;
            when ap_ST_st36_fsm_35 => 
                ap_NS_fsm <= ap_ST_st37_fsm_36;
            when ap_ST_st37_fsm_36 => 
                ap_NS_fsm <= ap_ST_st21_fsm_20;
            when ap_ST_st38_fsm_37 => 
                ap_NS_fsm <= ap_ST_st39_fsm_38;
            when ap_ST_st39_fsm_38 => 
                ap_NS_fsm <= ap_ST_st40_fsm_39;
            when ap_ST_st40_fsm_39 => 
                ap_NS_fsm <= ap_ST_st41_fsm_40;
            when ap_ST_st41_fsm_40 => 
                ap_NS_fsm <= ap_ST_st42_fsm_41;
            when ap_ST_st42_fsm_41 => 
                ap_NS_fsm <= ap_ST_st43_fsm_42;
            when ap_ST_st43_fsm_42 => 
                ap_NS_fsm <= ap_ST_st44_fsm_43;
            when ap_ST_st44_fsm_43 => 
                if (not((thread_result_0_full_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st45_fsm_44;
                else
                    ap_NS_fsm <= ap_ST_st44_fsm_43;
                end if;
            when ap_ST_st45_fsm_44 => 
                ap_NS_fsm <= ap_ST_st46_fsm_45;
            when ap_ST_st46_fsm_45 => 
                ap_NS_fsm <= ap_ST_st47_fsm_46;
            when ap_ST_st47_fsm_46 => 
                ap_NS_fsm <= ap_ST_st48_fsm_47;
            when ap_ST_st48_fsm_47 => 
                if (not((thread_result_sqrd_0_full_n = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st48_fsm_47;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_CS_fsm, thread_result_sqrd_0_full_n)
    begin
        if (((ap_ST_st48_fsm_47 = ap_CS_fsm) and not((thread_result_sqrd_0_full_n = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, thread_result_sqrd_0_full_n)
    begin
        if (((ap_ST_st48_fsm_47 = ap_CS_fsm) and not((thread_result_sqrd_0_full_n = ap_const_logic_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_222_p2 <= "1" when (pp_reg_176 = ap_const_lv4_A) else "0";

    -- grp_fu_188_ce assign process. --
    grp_fu_188_ce_assign_proc : process(ap_CS_fsm, thread_result_0_full_n, tmp_2_reg_298, exitcond_fu_222_p2)
    begin
        if (((ap_ST_st28_fsm_27 = ap_CS_fsm) or ((ap_ST_st24_fsm_23 = ap_CS_fsm) and (ap_const_lv1_0 = exitcond_fu_222_p2)) or (ap_ST_st25_fsm_24 = ap_CS_fsm) or (ap_ST_st26_fsm_25 = ap_CS_fsm) or (ap_ST_st27_fsm_26 = ap_CS_fsm) or ((ap_ST_st40_fsm_39 = ap_CS_fsm) and ((tmp_2_reg_298 = ap_const_lv1_0) or not((tmp_2_reg_298 = ap_const_lv1_0)))) or (((tmp_2_reg_298 = ap_const_lv1_0) or not((tmp_2_reg_298 = ap_const_lv1_0))) and (ap_ST_st41_fsm_40 = ap_CS_fsm)) or (((tmp_2_reg_298 = ap_const_lv1_0) or not((tmp_2_reg_298 = ap_const_lv1_0))) and (ap_ST_st42_fsm_41 = ap_CS_fsm)) or (((tmp_2_reg_298 = ap_const_lv1_0) or not((tmp_2_reg_298 = ap_const_lv1_0))) and (ap_ST_st43_fsm_42 = ap_CS_fsm)) or ((ap_ST_st44_fsm_43 = ap_CS_fsm) and not((thread_result_0_full_n = ap_const_logic_0)) and ((tmp_2_reg_298 = ap_const_lv1_0) or not((tmp_2_reg_298 = ap_const_lv1_0)))))) then 
            grp_fu_188_ce <= ap_const_logic_1;
        else 
            grp_fu_188_ce <= ap_const_logic_0;
        end if; 
    end process;


    -- grp_fu_188_opcode assign process. --
    grp_fu_188_opcode_assign_proc : process(ap_CS_fsm, tmp_2_reg_298, exitcond_fu_222_p2)
    begin
        if ((((ap_ST_st40_fsm_39 = ap_CS_fsm) and not((tmp_2_reg_298 = ap_const_lv1_0))) or ((ap_ST_st40_fsm_39 = ap_CS_fsm) and (tmp_2_reg_298 = ap_const_lv1_0)))) then 
            grp_fu_188_opcode <= ap_const_lv2_1;
        elsif (((ap_ST_st24_fsm_23 = ap_CS_fsm) and (ap_const_lv1_0 = exitcond_fu_222_p2))) then 
            grp_fu_188_opcode <= ap_const_lv2_0;
        else 
            grp_fu_188_opcode <= "XX";
        end if; 
    end process;


    -- grp_fu_188_p0 assign process. --
    grp_fu_188_p0_assign_proc : process(ap_CS_fsm, kernel_o_a_0_strike_price, reg_216, tmp_2_reg_298)
    begin
        if (((ap_ST_st40_fsm_39 = ap_CS_fsm) and (tmp_2_reg_298 = ap_const_lv1_0))) then 
            grp_fu_188_p0 <= kernel_o_a_0_strike_price;
        elsif (((ap_ST_st24_fsm_23 = ap_CS_fsm) or ((ap_ST_st40_fsm_39 = ap_CS_fsm) and not((tmp_2_reg_298 = ap_const_lv1_0))))) then 
            grp_fu_188_p0 <= reg_216;
        else 
            grp_fu_188_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_188_p1 assign process. --
    grp_fu_188_p1_assign_proc : process(ap_CS_fsm, kernel_o_a_0_strike_price, reg_216, tmp_2_reg_298, u_v_gamma_read_assign_reg_164)
    begin
        if (((ap_ST_st40_fsm_39 = ap_CS_fsm) and (tmp_2_reg_298 = ap_const_lv1_0))) then 
            grp_fu_188_p1 <= reg_216;
        elsif (((ap_ST_st40_fsm_39 = ap_CS_fsm) and not((tmp_2_reg_298 = ap_const_lv1_0)))) then 
            grp_fu_188_p1 <= kernel_o_a_0_strike_price;
        elsif ((ap_ST_st24_fsm_23 = ap_CS_fsm)) then 
            grp_fu_188_p1 <= u_v_gamma_read_assign_reg_164;
        else 
            grp_fu_188_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_193_ce assign process. --
    grp_fu_193_ce_assign_proc : process(ap_CS_fsm, thread_result_sqrd_0_full_n)
    begin
        if (((ap_ST_st20_fsm_19 = ap_CS_fsm) or (ap_ST_st24_fsm_23 = ap_CS_fsm) or (ap_ST_st17_fsm_16 = ap_CS_fsm) or ((ap_ST_st48_fsm_47 = ap_CS_fsm) and not((thread_result_sqrd_0_full_n = ap_const_logic_0))) or (ap_ST_st21_fsm_20 = ap_CS_fsm) or (ap_ST_st45_fsm_44 = ap_CS_fsm) or (ap_ST_st18_fsm_17 = ap_CS_fsm) or (ap_ST_st19_fsm_18 = ap_CS_fsm) or (ap_ST_st22_fsm_21 = ap_CS_fsm) or (ap_ST_st23_fsm_22 = ap_CS_fsm) or (ap_ST_st46_fsm_45 = ap_CS_fsm) or (ap_ST_st47_fsm_46 = ap_CS_fsm))) then 
            grp_fu_193_ce <= ap_const_logic_1;
        else 
            grp_fu_193_ce <= ap_const_logic_0;
        end if; 
    end process;


    -- grp_fu_193_p0 assign process. --
    grp_fu_193_p0_assign_proc : process(ap_CS_fsm, kernel_u_a_0_rfir, kernel_u_a_0_current_price, temp_value_reg_303)
    begin
        if ((ap_ST_st45_fsm_44 = ap_CS_fsm)) then 
            grp_fu_193_p0 <= temp_value_reg_303;
        elsif ((ap_ST_st21_fsm_20 = ap_CS_fsm)) then 
            grp_fu_193_p0 <= kernel_u_a_0_current_price;
        elsif ((ap_ST_st17_fsm_16 = ap_CS_fsm)) then 
            grp_fu_193_p0 <= kernel_u_a_0_rfir;
        else 
            grp_fu_193_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- grp_fu_193_p1 assign process. --
    grp_fu_193_p1_assign_proc : process(ap_CS_fsm, delta_time_0_reg_253, temp_value_reg_303, tmp_pn_reg_152)
    begin
        if ((ap_ST_st45_fsm_44 = ap_CS_fsm)) then 
            grp_fu_193_p1 <= temp_value_reg_303;
        elsif ((ap_ST_st21_fsm_20 = ap_CS_fsm)) then 
            grp_fu_193_p1 <= tmp_pn_reg_152;
        elsif ((ap_ST_st17_fsm_16 = ap_CS_fsm)) then 
            grp_fu_193_p1 <= delta_time_0_reg_253;
        else 
            grp_fu_193_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_200_ce <= ap_const_logic_1;
    grp_fu_200_p0 <= kernel_o_a_0_time_period;
    grp_fu_200_p1 <= ap_const_lv32_41200000;
    grp_fu_206_ce <= ap_const_logic_1;
    grp_fu_206_opcode <= ap_const_lv5_1;
    grp_fu_206_p0 <= kernel_o_a_0_call;
    grp_fu_206_p1 <= ap_const_lv32_0;
    grp_fu_211_ce <= ap_const_logic_1;
    grp_fu_211_p0 <= ap_const_lv32_1;
    grp_fu_211_p1 <= u_v_0_gamma_reg_287;
    pp_1_fu_228_p2 <= std_logic_vector(unsigned(pp_reg_176) + unsigned(ap_const_lv4_1));
    seed_0_offset_read <= ap_const_logic_0;
    seed_0_s1_read <= ap_const_logic_0;
    seed_0_s2_read <= ap_const_logic_0;
    seed_0_s3_read <= ap_const_logic_0;
    temp_value_fu_240_p3 <= 
        grp_fu_188_p2 when (tmp_2_reg_298(0) = '1') else 
        grp_fu_188_p2;
    thread_result_0_din <= 
        grp_fu_188_p2 when (tmp_2_reg_298(0) = '1') else 
        grp_fu_188_p2;

    -- thread_result_0_write assign process. --
    thread_result_0_write_assign_proc : process(ap_CS_fsm, thread_result_0_full_n)
    begin
        if (((ap_ST_st44_fsm_43 = ap_CS_fsm) and not((thread_result_0_full_n = ap_const_logic_0)))) then 
            thread_result_0_write <= ap_const_logic_1;
        else 
            thread_result_0_write <= ap_const_logic_0;
        end if; 
    end process;

    thread_result_sqrd_0_din <= grp_fu_193_p2;

    -- thread_result_sqrd_0_write assign process. --
    thread_result_sqrd_0_write_assign_proc : process(ap_CS_fsm, thread_result_sqrd_0_full_n)
    begin
        if (((ap_ST_st48_fsm_47 = ap_CS_fsm) and not((thread_result_sqrd_0_full_n = ap_const_logic_0)))) then 
            thread_result_sqrd_0_write <= ap_const_logic_1;
        else 
            thread_result_sqrd_0_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_2_fu_234_p2 <= (grp_fu_206_p2 xor ap_const_lv1_1);
end behav;
