{
    "versionMajor": "0",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "TOP",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "numComputeUnits": "60",
    "defaultOutputType": "hw_export",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "false"
        },
        "embedded": {
            "value": "false",
            "explicit": "false"
        },
        "externalHost": {
            "value": "false",
            "explicit": "false"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "false"
        }
    },
    "board": {
        "name": "infn.it:mpmt:1.0",
        "vendor": "infn.it",
        "part": "xc7z014sclg484-2",
        "boardPart": "infn.it:mpmt:part0:1.0",
        "imageFileHdpi": "MainBoardV2.png"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "zynq:xc7z014s:clg484:-2",
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "numComputeUnits": "60"
            }
        }
    ],
    "files": [
        {
            "name": "TOP.bit",
            "type": "FULL_BIT"
        },
        {
            "name": "sim.bin",
            "type": "SIM_BINARY"
        }
    ],
    "vendor": "xilinx",
    "boardId": "mpmt",
    "description": "Vivado generated Hardware Platform",
    "uniqueName": "xilinx:mpmt::0.0",
    "prettyName": "MPMT ()",
    "fpgaPart": "zynq",
    "fpgaDevice": "xc7z014s",
    "ddrCount": "0",
    "memoryType": "ddr4",
    "memorySize": "8 GB",
    "defaultClockId": "0",
    "unifiedPlatform": "true",
    "expandablePlatform": "false",
    "softwareEmulation": "true",
    "hardwareEmulation": "false",
    "busInterfaceMaxDataWidth": "0",
    "generatedName": "Vivado",
    "generatedVersion": "2019.2",
    "generatedChangeList": "2708876",
    "generatedTimestamp": "Fri Jan 21 11:22:16 2022",
    "cpuClockNames": [
        "CPU"
    ]
}

