Compiling process started (2024-07-24 10:01:40), please wait...<br><font color="blue">
------------------------------------------------hil0------------------------------------------------</font><br><font color="blue">Compiling model for device with id 0 
</font><br><font color="blue">PWM Modulators scheduling completed.</font><br><font color="green"><font color=blue><br>Circuit is divided into 3 subcircuits.<br></font></font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 0:</font></font><br><font color="green"><font color=blue>   <a href='show://component/gnd9'>gnd9</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/R_VSC1'>R_VSC1</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/Short.S_sc'>Short.S_sc</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 1:</font></font><br><font color="green"><font color=blue>   <a href='show://component/VSC1.GRID FORMING'>VSC1.GRID FORMING</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/VSC1.Meter'>VSC1.Meter</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/VSC1.R3'>VSC1.R3</a></font></font><br><font color="green"> </font><br><font color="green"><font color=blue>Partial list of components in subcircuit (SPC) 2:</font></font><br><font color="green"><font color=blue>   <a href='show://component/VSC2.GRID FORMING'>VSC2.GRID FORMING</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/VSC2.L6'>VSC2.L6</a></font></font><br><font color="green"><font color=blue>   <a href='show://component/VSC2.Meter'>VSC2.Meter</a></font></font><br><font color="green"> </font><br><font color="blue">Communication lines scheduling completed.</font><br><font color="blue">
Running Device specific hw utilization analysis:</font><br><font color="blue">	Standard processing core utilization:		3 out of 16	18.75%</font><br><font color="blue">	Machine solver utilization:          		0 out of 16	0.0%</font><br><font color="blue">	DC-DC converter solvers utilization: 		0 out of 16	0.0%</font><br><font color="blue">	Signal generator utilization:        		3 out of 16	18.75%</font><br><font color="blue">	Look up tables utilization:          		0 out of 16	0.0%</font><br><font color="blue">	PWM modulator utilization:   				0 out of 32	0.0%</font><br><font color="blue">	PWM analyzer utilization:    				0 out of 4	0.0%</font><br><font color="blue">	Parallel DTV Conv. Detectors utilization:	0 out of 3	0.0%</font><br><font color="blue">
Running core0 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	0 out of 6	0.0%</font><br><font color="blue">	Contactor utilization:                   	4 out of 16	25.0%</font><br><font color="blue">	TVE solvers utilization:                 	3 out of 16	18.75%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 64	0.0%</font><br><font color="blue">
Running core1 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	1 out of 6	16.67%</font><br><font color="blue">	Contactor utilization:                   	0 out of 16	0.0%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 16	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 64	0.0%</font><br><font color="blue">
Running core2 specific hardware utilization analysis:</font><br><font color="blue">	Power Electronics Converters utilization:	1 out of 6	16.67%</font><br><font color="blue">	Contactor utilization:                   	0 out of 16	0.0%</font><br><font color="blue">	TVE solvers utilization:                 	0 out of 16	0.0%</font><br><font color="blue">	SP sources utilization:                  	0 out of 16	0.0%</font><br><font color="blue">	Delayed controlled sources utilization:  	0 out of 12	0.0%</font><br><font color="blue">	Non-ideal switches utilization:          	0 out of 64	0.0%</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Forward voltage drop unit scheduling completed.</font><br><font color="blue">
Machine losses calculation scheduling completed.</font><br><font color="blue">
Calculating continuous state space matrices for core0...</font><br><font color="blue">
Calculating continuous state space matrices for core1...</font><br><font color="blue">
Calculating continuous state space matrices for core2...</font><br><font color="blue">
Discretization of state space matrices...</font><br><font color="blue">Simulation step set to 	 2.5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 2.5e-07 s</font><br><font color="blue">Simulation step set to 	 2.5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 2.5e-07 s</font><br><font color="blue">Simulation step set to 	 2.5e-07 s</font><br><font color="blue">Scaled discretization step set to 	 2.5e-07 s</font><br><font color="blue">
Memory utilization analysis...</font><br><font color="blue">	Matrix memory utilization of core0 is 		0.0%</font><br><font color="blue">	Matrix memory utilization of core1 is 		0.0%</font><br><font color="blue">	Matrix memory utilization of core2 is 		0.0%</font><br><font color="blue">
Timing constraint analysis...</font><br><font color="blue">	Time slot utilization of core0 is 	0.78%</font><br><font color="blue">	Time slot utilization of core1 is 	0.56%</font><br><font color="blue">	Time slot utilization of core2 is 	0.56%</font><br><font color="blue">	Time slot utilization of other functional units is 	0.54%</font><br><font color="blue">Timing constraints met!</font><br><font color="blue">Coupling stability analysis in progress...</font><br><font color="green">Coupling element VSC1.Core Coupling 2 inside <a href='show://component/VSC1'>VSC1</a> is stable.</font><br><font color="green">Coupling element VSC2.Core Coupling 2 inside <a href='show://component/VSC2'>VSC2</a> is stable.</font><br><font color="blue">Coupling stability analysis completed.</font><br><font color="blue">
Losses calculation scheduling completed.</font><br><font color="blue">
Machine dynamic model scheduling completed.</font><br><font color="blue">
Writing device configuration files...</font><br><font color="green">
Electrical part of compiler successfully finished.
</font><br><font color="blue">
Starting code generation for user 0 CPU</font><br><font color="blue">	Signal processing IO variables utilization:   	32 out of 4194304</font><br><font color="blue">	Signal processing Probes utilization: 			72 out of 10240</font><br><font color="blue">	Signal processing Digital Probes utilization: 	2 out of 512</font><br><font color="blue">	Signal processing tunable parameters utilization: 0 out of 4194304</font><br><font color="blue">	Nothing to generate.</font><br><font color="blue">
Compiling model for device with id 0 finished successfully</font><br><font color="blue">----------------------------------------------------------------------------------------------------</font><br><font color="green">
Compilation finished successfully.</font><br>Compiling process finished.<br>