-- VHDL test case input
--  The leftmost index bound of array REG.
REG'LEFT(1)              

