Analysis & Synthesis report for heapsort
Tue Sep 01 14:36:46 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |heapsort|SM_heapsort
 11. State Machine - |heapsort|sorting_node:sorting_node_4|SM_sorting
 12. State Machine - |heapsort|sorting_node:sorting_node_3|SM_sorting
 13. State Machine - |heapsort|sorting_node:sorting_node_2|SM_sorting
 14. State Machine - |heapsort|sorting_node:sorting_node_1|SM_sorting
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_q7h2:auto_generated
 20. Source assignments for RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_u7h2:auto_generated
 21. Source assignments for RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component|altsyncram_48h2:auto_generated
 22. Source assignments for RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_e8h2:auto_generated
 23. Source assignments for RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_abh2:auto_generated
 24. Parameter Settings for User Entity Instance: Top-level Entity: |heapsort
 25. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_1
 26. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: sorting_node:sorting_node_1
 28. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2
 29. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: sorting_node:sorting_node_2
 31. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3
 32. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: sorting_node:sorting_node_3
 34. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4
 35. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: sorting_node:sorting_node_4
 37. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5
 38. Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_5"
 41. Port Connectivity Checks: "sorting_node:sorting_node_4"
 42. Port Connectivity Checks: "sorting_node:sorting_node_1"
 43. Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_1"
 44. Post-Synthesis Netlist Statistics for Top Partition
 45. Elapsed Time Per Partition
 46. Analysis & Synthesis Messages
 47. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 01 14:36:46 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; heapsort                                    ;
; Top-level Entity Name              ; heapsort                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,183                                       ;
;     Total combinational functions  ; 1,104                                       ;
;     Dedicated logic registers      ; 494                                         ;
; Total registers                    ; 494                                         ;
; Total pins                         ; 68                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,504                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; heapsort           ; heapsort           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+---------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+---------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ; yes             ; User Wizard-Generated File   ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;         ;
; files/utils/strobe_relative.v               ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/strobe_relative.v               ;         ;
; heapsort.v                                  ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v                                  ;         ;
; files/sorting_node/sorting_node.v           ; yes             ; User Verilog HDL File        ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v           ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal181.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                 ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_q7h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_q7h2.tdf                      ;         ;
; db/altsyncram_u7h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf                      ;         ;
; db/altsyncram_48h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf                      ;         ;
; db/altsyncram_e8h2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf                      ;         ;
; db/altsyncram_abh2.tdf                      ; yes             ; Auto-Generated Megafunction  ; D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_abh2.tdf                      ;         ;
+---------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,183     ;
;                                             ;           ;
; Total combinational functions               ; 1104      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 274       ;
;     -- 3 input functions                    ; 790       ;
;     -- <=2 input functions                  ; 40        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 728       ;
;     -- arithmetic mode                      ; 376       ;
;                                             ;           ;
; Total registers                             ; 494       ;
;     -- Dedicated logic registers            ; 494       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 68        ;
; Total memory bits                           ; 1504      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 654       ;
; Total fan-out                               ; 6707      ;
; Average fan-out                             ; 3.54      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |heapsort                                 ; 1104 (315)          ; 494 (45)                  ; 1504        ; 0            ; 0       ; 0         ; 68   ; 0            ; |heapsort                                                                                           ; heapsort        ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_1|           ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_1                                                                ; RAM_2_port_gen  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_q7h2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_q7h2:auto_generated ; altsyncram_q7h2 ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_2|           ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2                                                                ; RAM_2_port_gen  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_u7h2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_u7h2:auto_generated ; altsyncram_u7h2 ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_3|           ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3                                                                ; RAM_2_port_gen  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_48h2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component|altsyncram_48h2:auto_generated ; altsyncram_48h2 ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_4|           ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4                                                                ; RAM_2_port_gen  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_e8h2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_e8h2:auto_generated ; altsyncram_e8h2 ; work         ;
;    |RAM_2_port_gen:RAM_LEVEL_5|           ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5                                                                ; RAM_2_port_gen  ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_abh2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_abh2:auto_generated ; altsyncram_abh2 ; work         ;
;    |sorting_node:sorting_node_1|          ; 187 (187)           ; 109 (109)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_1                                                               ; sorting_node    ; work         ;
;    |sorting_node:sorting_node_2|          ; 198 (198)           ; 113 (113)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_2                                                               ; sorting_node    ; work         ;
;    |sorting_node:sorting_node_3|          ; 235 (235)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_3                                                               ; sorting_node    ; work         ;
;    |sorting_node:sorting_node_4|          ; 168 (168)           ; 114 (114)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|sorting_node:sorting_node_4                                                               ; sorting_node    ; work         ;
;    |strobe_relative:fs_stb_rise|          ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |heapsort|strobe_relative:fs_stb_rise                                                               ; strobe_relative ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                 ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_q7h2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1            ; 32           ; 1            ; 32           ; 32   ; None ;
; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_u7h2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 2            ; 32           ; 2            ; 32           ; 64   ; None ;
; RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component|altsyncram_48h2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4            ; 32           ; 4            ; 32           ; 128  ; None ;
; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_e8h2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 8            ; 32           ; 8            ; 32           ; 256  ; None ;
; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_abh2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
+------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------+
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_1 ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_2 ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_3 ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_4 ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
; Altera ; RAM: 2-PORT  ; 18.1    ; N/A          ; N/A          ; |heapsort|RAM_2_port_gen:RAM_LEVEL_5 ; files/utils/RAM_2_port_gen/RAM_2_port_gen.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+---------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|SM_heapsort                                                                                            ;
+------------------------------+--------------------------+-----------------------+------------------------------+-----------------+
; Name                         ; SM_heapsort.first_buffer ; SM_heapsort.wait_odds ; SM_heapsort.first_buffer_odd ; SM_heapsort.000 ;
+------------------------------+--------------------------+-----------------------+------------------------------+-----------------+
; SM_heapsort.000              ; 0                        ; 0                     ; 0                            ; 0               ;
; SM_heapsort.first_buffer_odd ; 0                        ; 0                     ; 1                            ; 1               ;
; SM_heapsort.wait_odds        ; 0                        ; 1                     ; 0                            ; 1               ;
; SM_heapsort.first_buffer     ; 1                        ; 0                     ; 0                            ; 1               ;
+------------------------------+--------------------------+-----------------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_4|SM_sorting                                                              ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; Name                  ; SM_sorting.Step2_LN ; SM_sorting.wait_level ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.Step2_RN ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; SM_sorting.000        ; 0                   ; 0                     ; 0                ; 0              ; 0                   ;
; SM_sorting.Step1      ; 0                   ; 0                     ; 1                ; 1              ; 0                   ;
; SM_sorting.wait_level ; 0                   ; 1                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_LN   ; 1                   ; 0                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_RN   ; 0                   ; 0                     ; 0                ; 1              ; 1                   ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_3|SM_sorting                                                              ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; Name                  ; SM_sorting.Step2_LN ; SM_sorting.wait_level ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.Step2_RN ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; SM_sorting.000        ; 0                   ; 0                     ; 0                ; 0              ; 0                   ;
; SM_sorting.Step1      ; 0                   ; 0                     ; 1                ; 1              ; 0                   ;
; SM_sorting.wait_level ; 0                   ; 1                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_LN   ; 1                   ; 0                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_RN   ; 0                   ; 0                     ; 0                ; 1              ; 1                   ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_2|SM_sorting                                                              ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; Name                  ; SM_sorting.Step2_LN ; SM_sorting.wait_level ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.Step2_RN ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; SM_sorting.000        ; 0                   ; 0                     ; 0                ; 0              ; 0                   ;
; SM_sorting.Step1      ; 0                   ; 0                     ; 1                ; 1              ; 0                   ;
; SM_sorting.wait_level ; 0                   ; 1                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_LN   ; 1                   ; 0                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_RN   ; 0                   ; 0                     ; 0                ; 1              ; 1                   ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |heapsort|sorting_node:sorting_node_1|SM_sorting                                                              ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; Name                  ; SM_sorting.Step2_LN ; SM_sorting.wait_level ; SM_sorting.Step1 ; SM_sorting.000 ; SM_sorting.Step2_RN ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+
; SM_sorting.000        ; 0                   ; 0                     ; 0                ; 0              ; 0                   ;
; SM_sorting.Step1      ; 0                   ; 0                     ; 1                ; 1              ; 0                   ;
; SM_sorting.wait_level ; 0                   ; 1                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_LN   ; 1                   ; 0                     ; 0                ; 1              ; 0                   ;
; SM_sorting.Step2_RN   ; 0                   ; 0                     ; 0                ; 1              ; 1                   ;
+-----------------------+---------------------+-----------------------+------------------+----------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+---------------------------------------------------+---------------------------------------------------------------+
; Register name                                     ; Reason for Removal                                            ;
+---------------------------------------------------+---------------------------------------------------------------+
; SM_heapsort~6                                     ; Lost fanout                                                   ;
; SM_heapsort~7                                     ; Lost fanout                                                   ;
; SM_heapsort~8                                     ; Lost fanout                                                   ;
; sorting_node:sorting_node_4|SM_sorting~3          ; Lost fanout                                                   ;
; sorting_node:sorting_node_4|SM_sorting~4          ; Lost fanout                                                   ;
; sorting_node:sorting_node_3|SM_sorting~3          ; Lost fanout                                                   ;
; sorting_node:sorting_node_3|SM_sorting~4          ; Lost fanout                                                   ;
; sorting_node:sorting_node_2|SM_sorting~3          ; Lost fanout                                                   ;
; sorting_node:sorting_node_2|SM_sorting~4          ; Lost fanout                                                   ;
; sorting_node:sorting_node_1|SM_sorting~3          ; Lost fanout                                                   ;
; sorting_node:sorting_node_1|SM_sorting~4          ; Lost fanout                                                   ;
; SM_heapsort.first_buffer                          ; Lost fanout                                                   ;
; sorting_node:sorting_node_3|SM_sorting.Step2_RN   ; Merged with sorting_node:sorting_node_1|SM_sorting.Step2_RN   ;
; sorting_node:sorting_node_3|SM_sorting.000        ; Merged with sorting_node:sorting_node_1|SM_sorting.000        ;
; sorting_node:sorting_node_3|SM_sorting.Step2_LN   ; Merged with sorting_node:sorting_node_1|SM_sorting.Step2_LN   ;
; sorting_node:sorting_node_3|SM_sorting.wait_level ; Merged with sorting_node:sorting_node_1|SM_sorting.wait_level ;
; sorting_node:sorting_node_4|SM_sorting.wait_level ; Merged with sorting_node:sorting_node_2|SM_sorting.wait_level ;
; sorting_node:sorting_node_4|SM_sorting.Step2_RN   ; Merged with sorting_node:sorting_node_2|SM_sorting.Step2_RN   ;
; sorting_node:sorting_node_4|SM_sorting.000        ; Merged with sorting_node:sorting_node_2|SM_sorting.000        ;
; sorting_node:sorting_node_4|SM_sorting.Step2_LN   ; Merged with sorting_node:sorting_node_2|SM_sorting.Step2_LN   ;
; sorting_node:sorting_node_4|SM_sorting.Step1      ; Merged with sorting_node:sorting_node_2|SM_sorting.Step1      ;
; sorting_node:sorting_node_3|SM_sorting.Step1      ; Merged with sorting_node:sorting_node_1|SM_sorting.Step1      ;
; Total Number of Removed Registers = 22            ;                                                               ;
+---------------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                 ;
+---------------+--------------------+----------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
+---------------+--------------------+----------------------------------------+
; SM_heapsort~6 ; Lost Fanouts       ; SM_heapsort.first_buffer               ;
+---------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 494   ;
; Number of registers using Synchronous Clear  ; 246   ;
; Number of registers using Synchronous Load   ; 96    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 326   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_1|counter_clear[1] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_2|counter_clear[2] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_3|counter_clear[0] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_4|counter_clear[4] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_3|addr_L_reg[0]    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_4|addr_L_reg[2]    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_3|addr_U_reg[1]    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_1|data_U_reg[9]    ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_2|addr_U_reg[1]    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_2|data_U_reg[25]   ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_3|data_U_reg[15]   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_4|addr_U_reg[0]    ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; |heapsort|sorting_node:sorting_node_4|data_U_reg[0]    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |heapsort|sorting_node:sorting_node_1|addr_L_reg[1]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_q7h2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_u7h2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component|altsyncram_48h2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_e8h2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_abh2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |heapsort ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 4     ; Signed Integer                                  ;
; WIDTH          ; 31    ; Signed Integer                                  ;
; WINDOW_LENGTH  ; 31    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
; LENGHT         ; 1     ; Signed Integer                                 ;
; LENGHT_EXP     ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 1                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 1                    ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 1                    ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_q7h2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 1     ; Signed Integer                                  ;
; LENGTH         ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
; LENGHT         ; 2     ; Signed Integer                                 ;
; LENGHT_EXP     ; 2     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 2                    ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 2                    ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_u7h2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 2     ; Signed Integer                                  ;
; LENGTH         ; 4     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
; LENGHT         ; 3     ; Signed Integer                                 ;
; LENGHT_EXP     ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_48h2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_3 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 3     ; Signed Integer                                  ;
; LENGTH         ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
; LENGHT         ; 4     ; Signed Integer                                 ;
; LENGHT_EXP     ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_e8h2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sorting_node:sorting_node_4 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; LEVEL          ; 4     ; Signed Integer                                  ;
; LENGTH         ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                 ;
; LENGHT         ; 5     ; Signed Integer                                 ;
; LENGHT_EXP     ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                              ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                              ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_abh2      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                       ;
+-------------------------------------------+------------------------------------------------------------+
; Name                                      ; Value                                                      ;
+-------------------------------------------+------------------------------------------------------------+
; Number of entity instances                ; 5                                                          ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 1                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 1                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 2                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 2                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 4                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 4                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 8                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 8                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
; Entity Instance                           ; RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                         ;
;     -- NUMWORDS_A                         ; 32                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                               ;
;     -- WIDTH_B                            ; 32                                                         ;
;     -- NUMWORDS_B                         ; 32                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                  ;
+-------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_5"                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren_a     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren_a[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_a     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sorting_node:sorting_node_4"                                                                       ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; address_updated_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sorting_node:sorting_node_1"                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_updated_in    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_updated_in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM_2_port_gen:RAM_LEVEL_1"                                                                                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_b    ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; q_b          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 68                          ;
; cycloneiii_ff         ; 494                         ;
;     ENA               ; 225                         ;
;     ENA SCLR          ; 5                           ;
;     ENA SCLR SLD      ; 96                          ;
;     SCLR              ; 145                         ;
;     plain             ; 23                          ;
; cycloneiii_lcell_comb ; 1104                        ;
;     arith             ; 376                         ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 372                         ;
;     normal            ; 728                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 418                         ;
;         4 data inputs ; 274                         ;
; cycloneiii_ram_block  ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 28.20                       ;
; Average LUT depth     ; 15.52                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Sep 01 14:36:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off heapsort -c heapsort
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file files/utils/ram_2_port_gen/ram_2_port_gen.v
    Info (12023): Found entity 1: RAM_2_port_gen File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/utils/strobe_relative.v
    Info (12023): Found entity 1: strobe_relative File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/strobe_relative.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file heapsort.v
    Info (12023): Found entity 1: heapsort File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/sorting_node/sorting_node.v
    Info (12023): Found entity 1: sorting_node File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file absolute_value.v
    Info (12023): Found entity 1: absolute_value_altfp_abs_t0a File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/absolute_value.v Line: 46
    Info (12023): Found entity 2: absolute_value File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/absolute_value.v Line: 67
Info (12021): Found 2 design units, including 2 entities, in source file compare_in.v
    Info (12023): Found entity 1: compare_in_altfp_compare_88b File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/compare_in.v Line: 46
    Info (12023): Found entity 2: compare_in File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/compare_in.v Line: 319
Info (12127): Elaborating entity "heapsort" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at heapsort.v(14): object "median" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at heapsort.v(205): object "update_in_1_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 205
Warning (10230): Verilog HDL assignment warning at heapsort.v(131): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 131
Warning (10230): Verilog HDL assignment warning at heapsort.v(233): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 233
Warning (10230): Verilog HDL assignment warning at heapsort.v(235): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 235
Warning (10230): Verilog HDL assignment warning at heapsort.v(236): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 236
Info (12128): Elaborating entity "strobe_relative" for hierarchy "strobe_relative:fs_stb_rise" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 140
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_1" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 286
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1"
    Info (12134): Parameter "numwords_b" = "1"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q7h2.tdf
    Info (12023): Found entity 1: altsyncram_q7h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_q7h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q7h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_1|altsyncram:altsyncram_component|altsyncram_q7h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_1" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 312
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(54): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(55): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(58): object "upper_updated" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "swap_flag" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 63
Warning (10230): Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (2) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 105
Warning (10230): Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (2) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 147
Warning (10230): Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 2 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 172
Warning (10230): Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (2) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 184
Warning (10230): Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 185
Warning (10230): Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (2) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 199
Warning (10230): Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 200
Warning (10230): Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (2) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 219
Warning (10230): Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (2) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 229
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_2" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 329
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 2 memory words in side A specified but total number of address lines is 2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf Line: 1175
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 2 memory words in side B specified but total number of address lines is 2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf Line: 1178
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u7h2.tdf
    Info (12023): Found entity 1: altsyncram_u7h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_u7h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_u7h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_2|altsyncram:altsyncram_component|altsyncram_u7h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_2" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 353
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(54): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(55): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(58): object "upper_updated" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "swap_flag" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 63
Warning (10230): Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (3) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 105
Warning (10230): Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (3) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 147
Warning (10230): Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 3 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 172
Warning (10230): Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (3) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 184
Warning (10230): Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 185
Warning (10230): Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (3) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 199
Warning (10230): Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 200
Warning (10230): Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (3) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 219
Warning (10230): Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (3) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 229
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_3" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 370
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4 memory words in side A specified but total number of address lines is 3 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf Line: 1175
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 4 memory words in side B specified but total number of address lines is 3 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf Line: 1178
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_48h2.tdf
    Info (12023): Found entity 1: altsyncram_48h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_48h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_48h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_3|altsyncram:altsyncram_component|altsyncram_48h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_3" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(54): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(55): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(58): object "upper_updated" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "swap_flag" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 63
Warning (10230): Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (4) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 105
Warning (10230): Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (4) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 147
Warning (10230): Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 4 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 172
Warning (10230): Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (4) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 184
Warning (10230): Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 185
Warning (10230): Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (4) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 199
Warning (10230): Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 200
Warning (10230): Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (4) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 219
Warning (10230): Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (4) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 229
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_4" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 408
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8 memory words in side A specified but total number of address lines is 4 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf Line: 1175
Warning (287001): Assertion warning: Not using extra address lines in altsyncram megafunction design -- 8 memory words in side B specified but total number of address lines is 4 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf Line: 1178
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e8h2.tdf
    Info (12023): Found entity 1: altsyncram_e8h2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_e8h2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e8h2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_4|altsyncram:altsyncram_component|altsyncram_e8h2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sorting_node" for hierarchy "sorting_node:sorting_node_4" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 430
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(54): object "address_updated_out_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 54
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(55): object "address_updated_in_reg" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 55
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(58): object "upper_updated" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 58
Warning (10036): Verilog HDL or VHDL warning at sorting_node.v(63): object "swap_flag" assigned a value but never read File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 63
Warning (10230): Verilog HDL assignment warning at sorting_node.v(105): truncated value with size 32 to match size of target (5) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 105
Warning (10230): Verilog HDL assignment warning at sorting_node.v(147): truncated value with size 32 to match size of target (5) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 147
Warning (10230): Verilog HDL assignment warning at sorting_node.v(172): truncated value with size 5 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 172
Warning (10230): Verilog HDL assignment warning at sorting_node.v(184): truncated value with size 32 to match size of target (5) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 184
Warning (10230): Verilog HDL assignment warning at sorting_node.v(185): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 185
Warning (10230): Verilog HDL assignment warning at sorting_node.v(199): truncated value with size 32 to match size of target (5) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 199
Warning (10230): Verilog HDL assignment warning at sorting_node.v(200): truncated value with size 32 to match size of target (1) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 200
Warning (10230): Verilog HDL assignment warning at sorting_node.v(219): truncated value with size 32 to match size of target (5) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 219
Warning (10230): Verilog HDL assignment warning at sorting_node.v(229): truncated value with size 32 to match size of target (5) File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/sorting_node/sorting_node.v Line: 229
Info (12128): Elaborating entity "RAM_2_port_gen" for hierarchy "RAM_2_port_gen:RAM_LEVEL_5" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/heapsort.v Line: 446
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12130): Elaborated megafunction instantiation "RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component" File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
Info (12133): Instantiated megafunction "RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component" with the following parameter: File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/files/utils/RAM_2_port_gen/RAM_2_port_gen.v Line: 99
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_abh2.tdf
    Info (12023): Found entity 1: altsyncram_abh2 File: D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/db/altsyncram_abh2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_abh2" for hierarchy "RAM_2_port_gen:RAM_LEVEL_5|altsyncram:altsyncram_component|altsyncram_abh2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/output_files/heapsort.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1612 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 1384 logic cells
    Info (21064): Implemented 160 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 4820 megabytes
    Info: Processing ended: Tue Sep 01 14:36:46 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/VITOR/UFSC/Linse/Wavelet/FPGA/heapsort/output_files/heapsort.map.smsg.


