{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 14:01:58 2017 " "Info: Processing started: Fri Dec 15 14:01:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DrowsinessDetector -c DrowsinessDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/med203-8/desktop/fyp_drowsinessdetector/weightoptimization/counter.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/med203-8/desktop/fyp_drowsinessdetector/weightoptimization/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../WeightOptimization/counter.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightOptimization/counter.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/med203-8/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/med203-8/desktop/fyp_drowsinessdetector/weightinitiallize/lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Info: Found entity 1: LFSR" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/med203-8/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/med203-8/desktop/fyp_drowsinessdetector/weightinitiallize/weightram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WeightRAM " "Info: Found entity 1: WeightRAM" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drowsinessdetector.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file drowsinessdetector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DrowsinessDetector " "Info: Found entity 1: DrowsinessDetector" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DrowsinessDetector " "Info: Elaborating entity \"DrowsinessDetector\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "on DrowsinessDetector.sv(38) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable \"on\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState DrowsinessDetector.sv(38) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WE DrowsinessDetector.sv(38) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable \"WE\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataIn DrowsinessDetector.sv(38) " "Warning (10240): Verilog HDL Always Construct warning at DrowsinessDetector.sv(38): inferring latch(es) for variable \"dataIn\", which holds its previous value in one or more paths through the always construct" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[0\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[0\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[1\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[1\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[2\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[2\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[3\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[3\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[4\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[4\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[5\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[5\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[6\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[6\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[7\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[7\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[8\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[8\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataIn\[9\] DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"dataIn\[9\]\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WE DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"WE\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.halt1 DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"nextState.halt1\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.readWeight DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"nextState.readWeight\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.weightInitiallize DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"nextState.weightInitiallize\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "on DrowsinessDetector.sv(38) " "Info (10041): Inferred latch for \"on\" at DrowsinessDetector.sv(38)" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:rndnm " "Info: Elaborating entity \"LFSR\" for hierarchy \"LFSR:rndnm\"" {  } { { "DrowsinessDetector.sv" "rndnm" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:count65 " "Info: Elaborating entity \"counter\" for hierarchy \"counter:count65\"" {  } { { "DrowsinessDetector.sv" "count65" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WeightRAM WeightRAM:ram " "Info: Elaborating entity \"WeightRAM\" for hierarchy \"WeightRAM:ram\"" {  } { { "DrowsinessDetector.sv" "ram" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count WeightRAM.sv(13) " "Warning (10240): Verilog HDL Always Construct warning at WeightRAM.sv(13): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "../WeightInitiallize/WeightRAM.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightInitiallize/WeightRAM.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "nextState.weightInitiallize_168 " "Warning: Latch nextState.weightInitiallize_168 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.halt " "Warning: Ports D and ENA on the latch are fed by the same signal state.halt" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "nextState.halt1_148 " "Warning: Latch nextState.halt1_148 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.weightInitiallize " "Warning: Ports D and ENA on the latch are fed by the same signal state.weightInitiallize" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "nextState.readWeight_158 " "Warning: Latch nextState.readWeight_158 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA state.halt1 " "Warning: Ports D and ENA on the latch are fed by the same signal state.halt1" {  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 22 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "DrowsinessDetector.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/DrowsinessDectetor/DrowsinessDetector.sv" 38 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../WeightInitiallize/LFSR.sv" "" { Text "C:/Users/MED203-8/Desktop/FYP_DrowsinessDetector/WeightInitiallize/LFSR.sv" 12 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~4 " "Info: Register \"state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1245 " "Info: Implemented 1245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1222 " "Info: Implemented 1222 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Info: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 14:02:01 2017 " "Info: Processing ended: Fri Dec 15 14:02:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
