Generating HDL for page 16.20.13.1 TRUE ADD COMPLEMENT CONT-ACC at 10/3/2020 12:00:16 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_20_13_1_TRUE_ADD_COMPLEMENT_CONT_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 1A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5F has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 1G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Generating Statement for block at 2A with output pin(s) of OUT_2A_G
	and inputs of MS_MPLY_DOT_LAST_INSN_RO_CYCLE,MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_P
	and inputs of MS_LB_OP_DOT_LIROC
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_G
	and inputs of MS_A_OR_S_DOT_B_CYCLE,MS_MPLY_DOT_1_OR_N_OR_3_DOT_D,MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B
	and logic function of NAND
Generating Statement for block at 1B with output pin(s) of OUT_1B_D
	and inputs of MB_DIV_DOT_X_DOT_B_DOT_S_DOT_NOT_RC,MB_MPLY_DOT_MQ_DOT_B_DOT_B0,MB_MPLY_DOT_MQ_DOT_B_DOT_B1_4
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of MS_A_CYCLE,MS_DIV_DOT_U_OR_Y_DOT_B
	and logic function of NAND
Generating Statement for block at 1C with output pin(s) of OUT_1C_A
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_BW
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_G
	and inputs of MS_MPLY_DOT_N_DOT_C,MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN,MS_RA_OR_RS_DOT_B_DOT_NOT_1401
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_F
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_B5_8
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of MB_DIV_DOT_X_DOT_B
	and logic function of NOT
Generating Statement for block at 5F with output pin(s) of OUT_5F_C
	and inputs of MB_MPLY_DOT_MQ_DOT_B_DOT_S_DOT_B9_DOT_NOT_BW,MB_DIV_DOT_X_DOT_B_DOT_S_DOT_RC,MB_MPLY_DOT_MQ_DOT_B_DOT_T_DOT_B9
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_K
	and inputs of MS_DIV_DOT_LAST_INSN_RO_CYCLE,MS_DIV_DOT_2_DOT_D
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_G
	and inputs of MS_DIV_DOT_U_OR_Y_DOT_B,MS_DIV_DOT_MQ_DOT_B,MS_A_CYCLE
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_G
	and inputs of MS_MPLY_DOT_U_OR_Y_OR_X_DOT_B,MS_MPLY_DOT_1_OR_N_OR_3_DOT_D,MS_A_OR_S_DOT_B_CYCLE
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_2A_G,OUT_1A_P,OUT_1B_D,OUT_1C_A
	and logic function of OR
Generating Statement for block at 3B with output pin(s) of OUT_DOT_3B
	and inputs of OUT_3B_G,OUT_3C_C,OUT_3D_G,OUT_3E_D
	and logic function of OR
Generating Statement for block at 5F with output pin(s) of OUT_DOT_5F
	and inputs of OUT_5E_F,OUT_5F_C,OUT_5G_K
	and logic function of OR
Generating Statement for block at 1G with output pin(s) of OUT_DOT_1G
	and inputs of OUT_3G_G,OUT_3H_G
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal PS_SET_TRUE
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal PS_REGEN_TRUE
	from gate output OUT_DOT_3B
Generating output sheet edge signal assignment to 
	signal PS_SET_COMPL_CTRL_LATCH
	from gate output OUT_DOT_5F
Generating output sheet edge signal assignment to 
	signal PS_REGEN_COMPL
	from gate output OUT_DOT_1G
