# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXIProjectSources.ip_user_files/bd/SingleReadBRAM/ip/SingleReadBRAM_axi_bram_ctrl_0_0/sim/SingleReadBRAM_axi_bram_ctrl_0_0.vhd" \

# Do not sort compile order
nosort
