============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Sat Nov 11 14:31:04 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/MCU.v
HDL-1007 : analyze verilog file ../../al_ip/divider_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/divider_gate.v(209)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/divider_gate.v(216)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/divider_gate.v(223)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/divider_gate.v(230)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/divider_gate.v(237)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/divider_gate.v(244)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/divider_gate.v(251)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/divider_gate.v(258)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/divider_gate.v(265)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/divider_gate.v(272)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/divider_gate.v(279)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/divider_gate.v(286)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/divider_gate.v(293)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/divider_gate.v(300)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/divider_gate.v(307)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/divider_gate.v(314)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/divider_gate.v(321)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/divider_gate.v(328)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/divider_gate.v(335)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/divider_gate.v(342)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/divider_gate.v(349)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/divider_gate.v(356)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/divider_gate.v(363)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/divider_gate.v(370)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/divider_gate.v(377)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1424)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/divider_gate.v(1431)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../hall_sensor.v
HDL-1007 : analyze verilog file ../../TOP.v
HDL-1007 : analyze verilog file ../../AS5600_sensor.v
HDL-1007 : analyze verilog file ../../ahb_foc_controller.v
RUN-1001 : Project manager successfully analyzed 10 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model fpga_top
SYN-5055 WARNING: The kept net u_mcu/hsize_int[2] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[2]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[1] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[1]
SYN-5055 WARNING: The kept net u_mcu/hsize_int[0] will be merged to another kept net u_ahb_foc_controller/I_ahb_hsize[0]
SYN-5055 WARNING: The kept net u_mcu/hrdata[31] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[31]
SYN-5055 WARNING: The kept net u_mcu/hrdata[30] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[30]
SYN-5055 WARNING: The kept net u_mcu/hrdata[29] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[29]
SYN-5055 WARNING: The kept net u_mcu/hrdata[28] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[28]
SYN-5055 WARNING: The kept net u_mcu/hrdata[27] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[27]
SYN-5055 WARNING: The kept net u_mcu/hrdata[26] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[26]
SYN-5055 WARNING: The kept net u_mcu/hrdata[25] will be merged to another kept net u_ahb_foc_controller/O_ahb_hrdata[25]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_mcu/hclk driven by BUFG (958 clock/control pins, 1 other pins).
SYN-4027 : Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk is clkc1 of pll u_pll/pll_inst.
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk" drives clk pins.
SYN-4024 : Net "u_ahb_foc_controller/u_foc_controller/S_angle_position_clk" drives clk pins.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk as clock net
SYN-4025 : Tag rtl::Net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk as clock net
SYN-4025 : Tag rtl::Net u_mcu/hclk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk to drive 1056 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk to drive 31 clock pins.
PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 3343 instances
RUN-0007 : 892 luts, 2236 seqs, 134 mslices, 45 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 3581 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3039 nets have 2 pins
RUN-1001 : 367 nets have [3 - 5] pins
RUN-1001 : 64 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 78 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     59      
RUN-1001 :   No   |  No   |  Yes  |     188     
RUN-1001 :   No   |  Yes  |  No   |     29      
RUN-1001 :   Yes  |  No   |  No   |    1040     
RUN-1001 :   Yes  |  No   |  Yes  |     920     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |  33   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 39
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3341 instances, 892 luts, 2236 seqs, 179 slices, 37 macros(179 instances: 134 mslices 45 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 2158 pins
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 340218
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 222782, overlap = 3.1875
PHY-3002 : Step(2): len = 175824, overlap = 5.46875
PHY-3002 : Step(3): len = 125484, overlap = 11.0312
PHY-3002 : Step(4): len = 111291, overlap = 17.375
PHY-3002 : Step(5): len = 90181.8, overlap = 22.4062
PHY-3002 : Step(6): len = 89334.7, overlap = 24.5312
PHY-3002 : Step(7): len = 81376.7, overlap = 27.1875
PHY-3002 : Step(8): len = 80925.7, overlap = 27.875
PHY-3002 : Step(9): len = 79322.6, overlap = 34.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.26914e-05
PHY-3002 : Step(10): len = 75289.9, overlap = 32.9688
PHY-3002 : Step(11): len = 75222.8, overlap = 30.2812
PHY-3002 : Step(12): len = 75889.7, overlap = 27.0625
PHY-3002 : Step(13): len = 76892.6, overlap = 21.0938
PHY-3002 : Step(14): len = 75312.3, overlap = 17.0938
PHY-3002 : Step(15): len = 74021.3, overlap = 15.6875
PHY-3002 : Step(16): len = 70376.3, overlap = 19.9375
PHY-3002 : Step(17): len = 70261.8, overlap = 18.2188
PHY-3002 : Step(18): len = 69894.9, overlap = 18.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.53828e-05
PHY-3002 : Step(19): len = 69201.3, overlap = 19.375
PHY-3002 : Step(20): len = 69304.5, overlap = 17.75
PHY-3002 : Step(21): len = 69623.9, overlap = 16.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.24325e-05
PHY-3002 : Step(22): len = 74268.9, overlap = 16.875
PHY-3002 : Step(23): len = 75481.7, overlap = 18.2812
PHY-3002 : Step(24): len = 72730.1, overlap = 16.2812
PHY-3002 : Step(25): len = 72585.5, overlap = 18.1562
PHY-3002 : Step(26): len = 71502.3, overlap = 14.4375
PHY-3002 : Step(27): len = 71384.3, overlap = 14.4688
PHY-3002 : Step(28): len = 71354.6, overlap = 15.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.60727e-05
PHY-3002 : Step(29): len = 71098.4, overlap = 15.4062
PHY-3002 : Step(30): len = 71236, overlap = 15.4062
PHY-3002 : Step(31): len = 78230.1, overlap = 7.5
PHY-3002 : Step(32): len = 79023.6, overlap = 6.5625
PHY-3002 : Step(33): len = 75975.1, overlap = 7
PHY-3002 : Step(34): len = 75833.8, overlap = 7.125
PHY-3002 : Step(35): len = 75068.2, overlap = 5.875
PHY-3002 : Step(36): len = 75005.6, overlap = 7.875
PHY-3002 : Step(37): len = 73971.9, overlap = 10.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000152145
PHY-3002 : Step(38): len = 73736.3, overlap = 10.0625
PHY-3002 : Step(39): len = 73997.4, overlap = 9.4375
PHY-3002 : Step(40): len = 73997.4, overlap = 9.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003360s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 100392, over cnt = 502(4%), over = 1845, worst = 24
PHY-1001 : End global iterations;  0.331122s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (23.6%)

PHY-1001 : Congestion index: top1 = 54.03, top5 = 43.71, top10 = 38.80, top15 = 35.55.
PHY-3001 : End congestion estimation;  0.378069s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (20.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.63727e-06
PHY-3002 : Step(41): len = 70640.3, overlap = 24.1562
PHY-3002 : Step(42): len = 71180.8, overlap = 27.9375
PHY-3002 : Step(43): len = 65528.8, overlap = 30.7812
PHY-3002 : Step(44): len = 61352.8, overlap = 51.0312
PHY-3002 : Step(45): len = 61696.9, overlap = 53.5
PHY-3002 : Step(46): len = 58534, overlap = 66.7188
PHY-3002 : Step(47): len = 56481.2, overlap = 75.625
PHY-3002 : Step(48): len = 56418.5, overlap = 77.5
PHY-3002 : Step(49): len = 54700.7, overlap = 75.7812
PHY-3002 : Step(50): len = 54294, overlap = 68.7188
PHY-3002 : Step(51): len = 54505.8, overlap = 65.9062
PHY-3002 : Step(52): len = 53436.3, overlap = 63.7188
PHY-3002 : Step(53): len = 53851.6, overlap = 65.75
PHY-3002 : Step(54): len = 53352.8, overlap = 64.4062
PHY-3002 : Step(55): len = 53947.2, overlap = 65.5
PHY-3002 : Step(56): len = 53976.1, overlap = 66.1562
PHY-3002 : Step(57): len = 53179.5, overlap = 64.875
PHY-3002 : Step(58): len = 52725.6, overlap = 63.6562
PHY-3002 : Step(59): len = 52727.6, overlap = 66.0312
PHY-3002 : Step(60): len = 52133.7, overlap = 63.1875
PHY-3002 : Step(61): len = 51643.3, overlap = 57.0938
PHY-3002 : Step(62): len = 51727.9, overlap = 56.4062
PHY-3002 : Step(63): len = 50011, overlap = 59.1875
PHY-3002 : Step(64): len = 48894.1, overlap = 60.8438
PHY-3002 : Step(65): len = 48095.3, overlap = 60.1562
PHY-3002 : Step(66): len = 47100.9, overlap = 62.6875
PHY-3002 : Step(67): len = 46336.4, overlap = 63
PHY-3002 : Step(68): len = 45182.3, overlap = 63.3125
PHY-3002 : Step(69): len = 44171.5, overlap = 62.75
PHY-3002 : Step(70): len = 44047.9, overlap = 61.8438
PHY-3002 : Step(71): len = 43331.3, overlap = 64.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.27454e-06
PHY-3002 : Step(72): len = 42569.7, overlap = 61.2812
PHY-3002 : Step(73): len = 43148.4, overlap = 58.125
PHY-3002 : Step(74): len = 44392.2, overlap = 53.7812
PHY-3002 : Step(75): len = 45106.4, overlap = 53.1562
PHY-3002 : Step(76): len = 43694, overlap = 47.3125
PHY-3002 : Step(77): len = 43900.9, overlap = 45.9062
PHY-3002 : Step(78): len = 44073.5, overlap = 46.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85491e-05
PHY-3002 : Step(79): len = 43974.9, overlap = 45.6875
PHY-3002 : Step(80): len = 44546, overlap = 45.625
PHY-3002 : Step(81): len = 46166.7, overlap = 43.4688
PHY-3002 : Step(82): len = 47986.8, overlap = 40.625
PHY-3002 : Step(83): len = 46899.2, overlap = 35.9062
PHY-3002 : Step(84): len = 46980.3, overlap = 35.9375
PHY-3002 : Step(85): len = 47378.8, overlap = 35.4062
PHY-3002 : Step(86): len = 47221, overlap = 31.5938
PHY-3002 : Step(87): len = 47707.8, overlap = 29.4688
PHY-3002 : Step(88): len = 48163.5, overlap = 28.0312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.70982e-05
PHY-3002 : Step(89): len = 47407.2, overlap = 26.7812
PHY-3002 : Step(90): len = 48825.6, overlap = 24.125
PHY-3002 : Step(91): len = 49842.7, overlap = 22.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.41964e-05
PHY-3002 : Step(92): len = 51492.9, overlap = 18.4375
PHY-3002 : Step(93): len = 54520.7, overlap = 17.4062
PHY-3002 : Step(94): len = 57637.6, overlap = 14.0312
PHY-3002 : Step(95): len = 55524.7, overlap = 14.8438
PHY-3002 : Step(96): len = 55565.8, overlap = 14.3438
PHY-3002 : Step(97): len = 56626.8, overlap = 12.875
PHY-3002 : Step(98): len = 55973.2, overlap = 12.625
PHY-3002 : Step(99): len = 55748.2, overlap = 12.625
PHY-3002 : Step(100): len = 56167.3, overlap = 11.9688
PHY-3002 : Step(101): len = 56377.9, overlap = 13.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000148393
PHY-3002 : Step(102): len = 57448.3, overlap = 12.375
PHY-3002 : Step(103): len = 58135.5, overlap = 12.1875
PHY-3002 : Step(104): len = 58386.7, overlap = 9.5625
PHY-3002 : Step(105): len = 58958.1, overlap = 8.3125
PHY-3002 : Step(106): len = 59197.7, overlap = 8.6875
PHY-3002 : Step(107): len = 60216.5, overlap = 6.875
PHY-3002 : Step(108): len = 60294.8, overlap = 5.53125
PHY-3002 : Step(109): len = 59821.4, overlap = 5.875
PHY-3002 : Step(110): len = 59719.6, overlap = 7.03125
PHY-3002 : Step(111): len = 59678.6, overlap = 6.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000296785
PHY-3002 : Step(112): len = 60213.2, overlap = 6.6875
PHY-3002 : Step(113): len = 60861.1, overlap = 6.0625
PHY-3002 : Step(114): len = 61120.6, overlap = 6.3125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000554305
PHY-3002 : Step(115): len = 60963.5, overlap = 5.5
PHY-3002 : Step(116): len = 61128.2, overlap = 4.9375
PHY-3002 : Step(117): len = 62657.7, overlap = 4.25
PHY-3002 : Step(118): len = 64797.8, overlap = 4.21875
PHY-3002 : Step(119): len = 65801.7, overlap = 1.65625
PHY-3002 : Step(120): len = 65950.4, overlap = 1.3125
PHY-3002 : Step(121): len = 66391.6, overlap = 1.0625
PHY-3002 : Step(122): len = 65836.5, overlap = 1.25
PHY-3002 : Step(123): len = 65582.6, overlap = 0.9375
PHY-3002 : Step(124): len = 64824.2, overlap = 1.03125
PHY-3002 : Step(125): len = 64442, overlap = 1.1875
PHY-3002 : Step(126): len = 64103.8, overlap = 1.21875
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 24/3581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 86728, over cnt = 330(2%), over = 1223, worst = 23
PHY-1001 : End global iterations;  0.305933s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.5%)

PHY-1001 : Congestion index: top1 = 50.21, top5 = 39.63, top10 = 33.56, top15 = 29.53.
PHY-3001 : End congestion estimation;  0.360208s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (26.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.13406e-05
PHY-3002 : Step(127): len = 65701.8, overlap = 69.3438
PHY-3002 : Step(128): len = 67341.1, overlap = 69.5
PHY-3002 : Step(129): len = 67003.8, overlap = 63.2812
PHY-3002 : Step(130): len = 64487, overlap = 60.4062
PHY-3002 : Step(131): len = 65020.7, overlap = 60.125
PHY-3002 : Step(132): len = 65494.4, overlap = 60.2188
PHY-3002 : Step(133): len = 61812.5, overlap = 62.7812
PHY-3002 : Step(134): len = 61485.6, overlap = 65.7812
PHY-3002 : Step(135): len = 61585.6, overlap = 67.25
PHY-3002 : Step(136): len = 57003.3, overlap = 68.125
PHY-3002 : Step(137): len = 56187.8, overlap = 66.0625
PHY-3002 : Step(138): len = 56392.3, overlap = 63.6562
PHY-3002 : Step(139): len = 55137.3, overlap = 67.7812
PHY-3002 : Step(140): len = 55309.8, overlap = 68.0625
PHY-3002 : Step(141): len = 55306.2, overlap = 68.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.26811e-05
PHY-3002 : Step(142): len = 55068, overlap = 67.0938
PHY-3002 : Step(143): len = 55662.4, overlap = 65.5
PHY-3002 : Step(144): len = 56269.9, overlap = 63.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000156348
PHY-3002 : Step(145): len = 56461.2, overlap = 58.125
PHY-3002 : Step(146): len = 57238.1, overlap = 54.4062
PHY-3002 : Step(147): len = 57972, overlap = 53.6875
PHY-3002 : Step(148): len = 58123.4, overlap = 50.8125
PHY-3002 : Step(149): len = 57858.3, overlap = 48.6562
PHY-3002 : Step(150): len = 57896.6, overlap = 46.0312
PHY-3002 : Step(151): len = 57951.1, overlap = 44.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000261552
PHY-3002 : Step(152): len = 58216.5, overlap = 45.0312
PHY-3002 : Step(153): len = 58521.4, overlap = 47.375
PHY-3002 : Step(154): len = 58898.8, overlap = 46.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 46.19 peak overflow 1.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/3581.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 85296, over cnt = 395(3%), over = 1273, worst = 13
PHY-1001 : End global iterations;  0.285341s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (32.9%)

PHY-1001 : Congestion index: top1 = 48.47, top5 = 40.07, top10 = 35.16, top15 = 31.72.
PHY-1001 : End incremental global routing;  0.337207s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (41.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 15583, tnet num: 3579, tinst num: 3341, tnode num: 23176, tedge num: 24699.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.410082s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (45.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.814200s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (42.2%)

OPT-1001 : Current memory(MB): used = 225, reserve = 197, peak = 225.
OPT-1001 : End physical optimization;  0.852095s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (44.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 892 LUT to BLE ...
SYN-4008 : Packed 892 LUT and 191 SEQ to BLE.
SYN-4003 : Packing 2045 remaining SEQ's ...
SYN-4005 : Packed 770 SEQ with LUT/SLICE
SYN-4006 : 3 single LUT's are left
SYN-4006 : 1275 single SEQ's are left
SYN-4011 : Packing model "fpga_top" (AL_USER_NORMAL) with 2167/2452 primitive instances ...
PHY-3001 : End packing;  0.264257s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.5%)

PHY-1001 : Populate physical database on model fpga_top.
RUN-1001 : There are total 1461 instances
RUN-1001 : 713 mslices, 712 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 3412 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2828 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 1459 instances, 1425 slices, 37 macros(179 instances: 134 mslices 45 lslices)
PHY-3001 : Huge net I_rstn_dup_5 with 1233 pins
PHY-3001 : Cell area utilization is 56%
PHY-3001 : After packing: Len = 63971.4, Over = 117.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1352/3412.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 89712, over cnt = 344(3%), over = 680, worst = 8
PHY-1002 : len = 92168, over cnt = 179(1%), over = 292, worst = 7
PHY-1002 : len = 94544, over cnt = 45(0%), over = 77, worst = 4
PHY-1002 : len = 95568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.349864s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.4%)

PHY-1001 : Congestion index: top1 = 49.51, top5 = 38.98, top10 = 34.42, top15 = 31.69.
PHY-3001 : End congestion estimation;  0.414229s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (22.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50259e-05
PHY-3002 : Step(155): len = 60014.7, overlap = 108.5
PHY-3002 : Step(156): len = 59492.1, overlap = 107.5
PHY-3002 : Step(157): len = 58996.3, overlap = 114.25
PHY-3002 : Step(158): len = 57979.5, overlap = 117.5
PHY-3002 : Step(159): len = 57116.5, overlap = 120
PHY-3002 : Step(160): len = 56981.4, overlap = 121
PHY-3002 : Step(161): len = 56750, overlap = 121
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.00518e-05
PHY-3002 : Step(162): len = 57693.4, overlap = 108.5
PHY-3002 : Step(163): len = 58611.8, overlap = 108
PHY-3002 : Step(164): len = 59570.5, overlap = 103.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.01036e-05
PHY-3002 : Step(165): len = 60995.2, overlap = 91.5
PHY-3002 : Step(166): len = 62141.9, overlap = 87.75
PHY-3002 : Step(167): len = 63218.9, overlap = 79.5
PHY-3002 : Step(168): len = 63725.5, overlap = 76.5
PHY-3002 : Step(169): len = 63521.6, overlap = 76.75
PHY-3002 : Step(170): len = 63517.5, overlap = 78.5
PHY-3002 : Step(171): len = 63318.4, overlap = 79.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000113296
PHY-3002 : Step(172): len = 64586.4, overlap = 74.5
PHY-3002 : Step(173): len = 65445.7, overlap = 71
PHY-3002 : Step(174): len = 66782.4, overlap = 65
PHY-3002 : Step(175): len = 67647.9, overlap = 63.75
PHY-3002 : Step(176): len = 68330.2, overlap = 61.25
PHY-3002 : Step(177): len = 68297.8, overlap = 63
PHY-3002 : Step(178): len = 68237.1, overlap = 63
PHY-3002 : Step(179): len = 67907.9, overlap = 61.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000207025
PHY-3002 : Step(180): len = 69108.9, overlap = 60
PHY-3002 : Step(181): len = 70237.2, overlap = 59.5
PHY-3002 : Step(182): len = 70991.6, overlap = 61
PHY-3002 : Step(183): len = 71583.4, overlap = 61
PHY-3002 : Step(184): len = 72244.3, overlap = 56.75
PHY-3002 : Step(185): len = 72736.7, overlap = 56
PHY-3002 : Step(186): len = 73017.4, overlap = 57.75
PHY-3002 : Step(187): len = 73202.9, overlap = 57.75
PHY-3002 : Step(188): len = 73249.4, overlap = 57
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000371724
PHY-3002 : Step(189): len = 74195.1, overlap = 56
PHY-3002 : Step(190): len = 75107.7, overlap = 54.5
PHY-3002 : Step(191): len = 75682.7, overlap = 49.5
PHY-3002 : Step(192): len = 75946.8, overlap = 48.75
PHY-3002 : Step(193): len = 76444.3, overlap = 45.75
PHY-3002 : Step(194): len = 77153.2, overlap = 46.25
PHY-3002 : Step(195): len = 77568.1, overlap = 46.25
PHY-3002 : Step(196): len = 77680.4, overlap = 45.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000637442
PHY-3002 : Step(197): len = 78104, overlap = 45.5
PHY-3002 : Step(198): len = 78820.5, overlap = 45.5
PHY-3002 : Step(199): len = 79711.7, overlap = 46.75
PHY-3002 : Step(200): len = 80631.3, overlap = 45.75
PHY-3002 : Step(201): len = 81084.7, overlap = 45
PHY-3002 : Step(202): len = 81289.9, overlap = 46.75
PHY-3002 : Step(203): len = 81461.4, overlap = 46.25
PHY-3002 : Step(204): len = 81774.3, overlap = 43
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.117411s wall, 0.140625s user + 0.109375s system = 0.250000s CPU (22.4%)

PHY-3001 : Trial Legalized: Len = 87163.8
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 55%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/3412.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 112632, over cnt = 252(2%), over = 393, worst = 6
PHY-1002 : len = 114296, over cnt = 103(0%), over = 139, worst = 4
PHY-1002 : len = 115352, over cnt = 37(0%), over = 47, worst = 3
PHY-1002 : len = 115912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.483677s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (35.5%)

PHY-1001 : Congestion index: top1 = 39.44, top5 = 34.20, top10 = 31.61, top15 = 29.76.
PHY-3001 : End congestion estimation;  0.549404s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (34.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.70297e-05
PHY-3002 : Step(205): len = 78515.2, overlap = 31.75
PHY-3002 : Step(206): len = 75057.8, overlap = 47
PHY-3002 : Step(207): len = 73604.1, overlap = 52
PHY-3002 : Step(208): len = 72892.2, overlap = 58
PHY-3002 : Step(209): len = 72717.1, overlap = 59.75
PHY-3002 : Step(210): len = 71982.5, overlap = 59.5
PHY-3002 : Step(211): len = 71733.1, overlap = 59.25
PHY-3002 : Step(212): len = 71376.9, overlap = 61.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000134059
PHY-3002 : Step(213): len = 72335.5, overlap = 56
PHY-3002 : Step(214): len = 72975.6, overlap = 56.5
PHY-3002 : Step(215): len = 73250.1, overlap = 55.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000268119
PHY-3002 : Step(216): len = 73879.6, overlap = 54.25
PHY-3002 : Step(217): len = 74583.9, overlap = 51.5
PHY-3002 : Step(218): len = 75153.3, overlap = 48.5
PHY-3002 : Step(219): len = 75523.2, overlap = 46.75
PHY-3002 : Step(220): len = 75917.5, overlap = 45
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006620s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 78860.3, Over = 0
PHY-3001 : Spreading special nets. 19 overflows in 930 tiles.
PHY-3001 : End spreading;  0.013551s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (115.3%)

PHY-3001 : 27 instances has been re-located, deltaX = 2, deltaY = 22, maxDist = 1.
PHY-3001 : Final: Len = 79122.3, Over = 0
RUN-1003 : finish command "place" in  10.603731s wall, 2.625000s user + 0.671875s system = 3.296875s CPU (31.1%)

RUN-1004 : used memory is 207 MB, reserved memory is 179 MB, peak memory is 226 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 1461 instances
RUN-1001 : 713 mslices, 712 lslices, 27 pads, 0 brams, 1 dsps
RUN-1001 : There are total 3412 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2828 nets have 2 pins
RUN-1001 : 407 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 22 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model fpga_top.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 13171, tnet num: 3410, tinst num: 1459, tnode num: 18532, tedge num: 21248.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 713 mslices, 712 lslices, 27 pads, 0 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3410 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 2576 clock pins, and constraint 5355 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 104224, over cnt = 266(2%), over = 425, worst = 6
PHY-1002 : len = 106112, over cnt = 109(0%), over = 166, worst = 6
PHY-1002 : len = 108016, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 108168, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.621766s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (35.2%)

PHY-1001 : Congestion index: top1 = 40.42, top5 = 34.73, top10 = 31.78, top15 = 29.77.
PHY-1001 : End global routing;  0.687684s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (38.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 271, reserve = 244, peak = 271.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_mcu/hclk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_position_clk
PHY-1001 : clock net u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_syn_4 will be merged with clock u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk
PHY-1001 : net u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_foc_controller/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 355, reserve = 329, peak = 355.
PHY-1001 : End build detailed router design. 2.016789s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (27.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 46888, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.552124s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.3%)

PHY-1001 : Current memory(MB): used = 366, reserve = 341, peak = 366.
PHY-1001 : End phase 1; 0.553945s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (28.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 79% nets.
PHY-1001 : Routed 94% nets.
PHY-1022 : len = 397816, over cnt = 356(0%), over = 365, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 367, reserve = 342, peak = 367.
PHY-1001 : End initial routed; 3.416357s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (34.3%)

PHY-1001 : Current memory(MB): used = 367, reserve = 342, peak = 367.
PHY-1001 : End phase 2; 3.416405s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (34.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 376416, over cnt = 80(0%), over = 80, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.966236s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (31.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 375520, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.230939s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (47.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 375320, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.050306s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-1001 : 171 feed throughs used by 80 nets
PHY-1001 : End commit to database; 0.479233s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (48.9%)

PHY-1001 : Current memory(MB): used = 385, reserve = 360, peak = 385.
PHY-1001 : End phase 3; 2.786475s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (35.9%)

PHY-1003 : Routed, final wirelength = 375320
PHY-1001 : Current memory(MB): used = 386, reserve = 360, peak = 386.
PHY-1001 : End export database. 0.012863s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  8.915526s wall, 2.921875s user + 0.031250s system = 2.953125s CPU (33.1%)

RUN-1003 : finish command "route" in  10.301214s wall, 3.406250s user + 0.046875s system = 3.453125s CPU (33.5%)

RUN-1004 : used memory is 328 MB, reserved memory is 305 MB, peak memory is 386 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: fpga_top Device: SF1S60CG121I***

IO Statistics
#IO                        21
  #input                   10
  #output                  10
  #inout                    1

Utilization Statistics
#lut                     1295   out of   5824   22.24%
#reg                     2237   out of   5824   38.41%
#le                      2570
  #lut only               333   out of   2570   12.96%
  #reg only              1275   out of   2570   49.61%
  #lut&reg                962   out of   2570   37.43%
#dsp                        1   out of     10   10.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       21   out of     55   38.18%
  #ireg                     0
  #oreg                     5
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                                                              Type               DriverType         Driver                                                                      Fanout
#1        u_pll/clk0_buf                                                        GCLK               pll                u_pll/pll_inst.clkc0                                                        608
#2        u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk            GCLK               mslice             u_ahb_foc_controller/u_foc_controller/S_angle_velocity_clk_reg_syn_9.q1     539
#3        u_ahb_foc_controller/u_foc_controller/u_hall_encoder/u_divider/clk    GCLK               pll                u_pll/pll_inst.clkc1                                                        122
#4        u_ahb_foc_controller/u_foc_controller/S_angle_position_clk            GCLK               lslice             u_ahb_foc_controller/u_foc_controller/S_angle_position_clk_reg_syn_12.q0    24
#5        I_clk_25m_dup_1                                                       GCLK               io                 I_clk_25m_syn_2.di                                                          1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_u       INPUT        G10        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_v       INPUT        H11        LVCMOS18          N/A          PULLUP       NONE     
   I_hall_w       INPUT        H10        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP       NONE     
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP       NONE     
    I_rstn        INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  I_spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP       NONE     
  O_i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE        NONE     
   O_pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   O_pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   O_pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   O_pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
  O_spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  O_spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   O_spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        NONE     
  IO_i2c_sda      INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  
  hold_n_io3     OUTPUT        S6_1       LVCMOS18           8            NONE        NONE     
   mosi_io0       INOUT        S6_5       LVCMOS18           8           PULLUP       NONE     

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------+
|Instance               |Module             |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------+
|top                    |fpga_top           |2570   |1116    |179     |2243    |0       |1       |
|  u_ahb_foc_controller |ahb_foc_controller |2562   |1112    |175     |2235    |0       |1       |
|    u_foc_controller   |foc_controller     |1597   |453     |175     |1283    |0       |1       |
|      u_adc_ad7928     |adc_ad7928         |40     |36      |4       |26      |0       |0       |
|      u_as5600_encoder |as5600_encoder     |233    |131     |85      |93      |0       |1       |
|        u_as5600_read  |i2c_register_read  |233    |131     |85      |93      |0       |0       |
|      u_hall_encoder   |hall_encoder       |164    |97      |33      |101     |0       |0       |
|        u_divider      |Divider            |108    |68      |18      |68      |0       |0       |
|  u_mcu                |MCU                |0      |0       |0       |0       |0       |0       |
|  u_pll                |pll                |0      |0       |0       |0       |0       |0       |
+------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2807  
    #2          2       247   
    #3          3       114   
    #4          4        45   
    #5        5-10       68   
    #6        11-50      93   
    #7       51-100      1    
    #8       101-500     5    
    #9        >500       1    
  Average     2.50            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 1459
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 3412, pip num: 29586
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 171
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 1081 valid insts, and 74107 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  3.182622s wall, 16.671875s user + 0.093750s system = 16.765625s CPU (526.8%)

RUN-1004 : used memory is 328 MB, reserved memory is 306 MB, peak memory is 510 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231111_143104.log"
