xpm_cdc.sv,systemverilog,xpm,F:/vivado/2023.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,F:/vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,F:/vivado/2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
ila_pixclk.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/sim/ila_pixclk.v,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
ila_refclk.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/sim/ila_refclk.v,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
DVI_Constants.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/DVI_Constants.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
ChannelBond.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/ChannelBond.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
SyncAsync.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/SyncAsync.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
GlitchFilter.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/GlitchFilter.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
TWI_SlaveCtl.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/TWI_SlaveCtl.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
EEPROM_8b.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/EEPROM_8b.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
InputSERDES.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/InputSERDES.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
PhaseAlign.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/PhaseAlign.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
ResyncToBUFG.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/ResyncToBUFG.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
SyncAsyncReset.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/SyncAsyncReset.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
SyncBase.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/SyncBase.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
TMDS_Clocking.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/TMDS_Clocking.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
TMDS_Decoder.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/TMDS_Decoder.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
dvi2rgb.vhd,vhdl,xil_defaultlib,../../../ipstatic/src/dvi2rgb.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
dvi2rgb_0.vhd,vhdl,xil_defaultlib,../../../../project_1.gen/sources_1/ip/dvi2rgb_0/sim/dvi2rgb_0.vhd,incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_pixclk/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/dvi2rgb_0/src/ila_refclk/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
