/// Auto-generated register definitions for FPU
/// Device: ATSAMV71J21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samv71::atsamv71j21b::fpu {

// ============================================================================
// FPU - Floating Point Unit
// Base Address: 0xE000EF30
// ============================================================================

/// FPU Register Structure
struct FPU_Registers {
    uint8_t RESERVED_0000[4]; ///< Reserved

    /// Floating-point Context Control Register
    /// Offset: 0x0004
    /// Reset value: 0xC0000000
    volatile uint32_t FPCCR;

    /// Floating-point Context Address Register
    /// Offset: 0x0008
    volatile uint32_t FPCAR;

    /// Floating-point Default Status Control Register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    volatile uint32_t FPDSCR;

    /// Media and VFP Feature Register 0
    /// Offset: 0x0010
    /// Reset value: 0x10110021
    /// Access: read-only
    volatile uint32_t MVFR0;

    /// Media and VFP Feature Register 1
    /// Offset: 0x0014
    /// Reset value: 0x11000011
    /// Access: read-only
    volatile uint32_t MVFR1;

    /// Media and VFP Feature Register 2
    /// Offset: 0x0018
    /// Reset value: 0x00000040
    /// Access: read-only
    volatile uint32_t MVFR2;
};

static_assert(sizeof(FPU_Registers) >= 28, "FPU_Registers size mismatch");

/// FPU peripheral instance
inline FPU_Registers* FPU() {
    return reinterpret_cast<FPU_Registers*>(0xE000EF30);
}

}  // namespace alloy::hal::atmel::samv71::atsamv71j21b::fpu
