<HTML>
<HEAD><TITLE>HTML_REPORT_FILE</TITLE>
<STYLE TYPE="text/css">
<!--
.blink {text-decoration:blink}
.ms  {font-size: 10pt; font-family: monospace; font-weight: normal}
.msb {font-size: 10pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
</HEAD>
<PRE>
<A name="Top"></A><H2 align=center> ispLEVER Classic 1.4.01.04.23.l1 Fitter Report File </H2>
<H2 align=center>Copyright(C), 1992-2010, Lattice Semiconductor Corporation</H2>
<H2 align=center>All Rights Reserved</H2>


The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

<A name="Project_Summary"></A><FONT COLOR=maroon><U><B><big>Project_Summary</big></B></U></FONT>
<BR>
Project Name         :  mach64board_project
Project Path         :  C:\Users\tmcphillips\Hobbies\MACH64 Projects\PellerinChap6\AddressableLatch
Project Fitted on    :  Mon Jan 16 16:21:04 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  ABEL_Schematic


<font color=green size=4><span class=blink><strong><B>Project 'mach64board_project' Fit Successfully!</B></strong></span></font>


<A name="Compilation_Times"></A><FONT COLOR=maroon><U><B><big>Compilation_Times</big></B></U></FONT>
<BR>
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


<A name="Design_Summary"></A><FONT COLOR=maroon><U><B><big>Design_Summary</big></B></U></FONT>
<BR>
Total Input Pins                6
Total Logic Functions           8
  Total Output Pins             8
  Total Bidir I/O Pins          0
  Total Buried Nodes            0
Total Flip-Flops                8
  Total D Flip-Flops            0
  Total T Flip-Flops            0
  Total Latches                 8
Total Product Terms             48

Total Reserved Pins             0
Total Locked Pins               14
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               1


<A name="Device_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>Device_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
</B>Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       14     16    -->    46
Logic Functions                    64        8     56    -->    12
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       20    124    -->    13
Logical Product Terms             320       32    288    -->    10
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64        8     56    -->    12

Control Product Terms:
  GLB Clock/Clock Enables           4        2      2    -->    50
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        0     64    -->     0
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       14     86    -->    14
  GRP from IFB                     ..        6     ..    -->    ..
    (from input signals)           ..        6     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        8     ..    -->    ..
----------------------------------------------------------------------

&lt;Note&gt; 1 : The available PT is the product term that has not been used.
&lt;Note&gt; 2 : IFB is I/O feedback.
&lt;Note&gt; 3 : MFB is macrocell feedback.


<A name="GLB_Resource_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Resource_Summary</big></B></U></FONT>
<BR>
<B>                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
</B>-------------------------------------------------------------------------------------------
  GLB    A      7     0     7      1/8      0    1      0             15        4        1
  GLB    B      0     0     0      4/8      0    0      0             16        0        0
  GLB    C      0     0     0      2/8      0    0      0             16        0        0
  GLB    D      7     6    13      7/8      0    7      0              9       28        7
-------------------------------------------------------------------------------------------
TOTALS:        14     6    20     14/32     0    8      0             56       32        8

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
&lt;Note&gt; 2 : Four rightmost columns above reflect last status of the placement process.


<A name="GLB_Control_Summary"></A><FONT COLOR=maroon><U><B><big>GLB_Control_Summary</big></B></U></FONT>
<BR>
<B>           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
</B>  GLB    A   1      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------

&lt;Note&gt; 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.


<A name="Optimizer_and_Fitter_Options"></A><FONT COLOR=maroon><U><B><big>Optimizer_and_Fitter_Options</big></B></U></FONT>
<BR>
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
&lt;Note&gt; 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
&lt;Note&gt; 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.


<A name="Pinout_Listing"></A><FONT COLOR=maroon><U><B><big>Pinout_Listing</big></B></U></FONT>
<BR>
<B>      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
</B>--------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Input |<A href=#6>s0</A>
8     |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |<A href=#7>s1</A>
9     |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |<A href=#8>s2</A>
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Input |<A href=#9>d</A>
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Input |<A href=#11>clr</A>
21    |  I_O  |   1  |C2  |        |                 |       |
22    |  I_O  |   1  |C4  |        |                 |       |
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Input |<A href=#10>g</A>
27    |  I_O  |   1  |C12 |        |                 |       |
28    |  I_O  |   1  |C14 |        |                 |       |
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Output|<A href=#12>q0</A>
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Output|<A href=#13>q1</A>
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         | Output|<A href=#14>q2</A>
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         | Output|<A href=#15>q3</A>
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         | Output|<A href=#16>q4</A>
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         | Output|<A href=#17>q5</A>
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         | Output|<A href=#18>q6</A>
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |        |                 |       |
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Output|<A href=#19>q7</A>
46    |  I_O  |   0  |A4  |        |                 |       |
47    |  I_O  |   0  |A6  |        |                 |       |
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------

&lt;Note&gt; GLB Pad : This notation refers to the GLB I/O pad number in the device.
&lt;Note&gt; Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
&lt;Note&gt; Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected


<A name="Input_Signal_List"></A><FONT COLOR=maroon><U><B><big>Input_Signal_List</big></B></U></FONT>
<BR>
<B>                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
</B>-------------------------------------
  20   C  I/O   2 A--D      Up <A name=11>clr</A>
  17   B  I/O   2 A--D      Up <A name=9>d</A>
  26   C  I/O   2 A--D      Up <A name=10>g</A>
   7   B  I/O   2 A--D      Up <A name=6>s0</A>
   8   B  I/O   2 A--D      Up <A name=7>s1</A>
   9   B  I/O   2 A--D      Up <A name=8>s2</A>
-------------------------------------


<A name="Output_Signal_List"></A><FONT COLOR=maroon><U><B><big>Output_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
  31   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#12>q0</A>
  32   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#13>q1</A>
  33   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#14>q2</A>
  34   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#15>q3</A>
  38   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#16>q4</A>
  39   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#17>q5</A>
  40   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up <A href=#18>q6</A>
  45   A  7  1   4  1 LAT    * R         1 A---  Fast     Up <A href=#19>q7</A>
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Bidir_Signal_List"></A><FONT COLOR=maroon><U><B><big>Bidir_Signal_List</big></B></U></FONT>
<BR>
<B>          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
</B>-------------------------------------------------------------------
-------------------------------------------------------------------

&lt;Note&gt; CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used


<A name="Buried_Signal_List"></A><FONT COLOR=maroon><U><B><big>Buried_Signal_List</big></B></U></FONT>
<BR>


<A name="PostFit_Equations"></A><FONT COLOR=maroon><U><B><big>PostFit_Equations</big></B></U></FONT>
<BR>
<A name=12>q0.D</A> = <A href=#6>s0</A> & <A href=#7>s1</A> & <A href=#8>s2</A> & !<A href=#9>d</A>
    # !s0 & <A href=#12>q0.Q</A>
    # !s1 & q0.Q
    # !s2 & q0.Q ; (4 pterms, 5 signals)
q0.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q0.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=13>q1.D</A> = !<A href=#6>s0</A> & <A href=#7>s1</A> & <A href=#8>s2</A> & !<A href=#9>d</A>
    # s0 & <A href=#13>q1.Q</A>
    # !s1 & q1.Q
    # !s2 & q1.Q ; (4 pterms, 5 signals)
q1.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q1.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=14>q2.D</A> = <A href=#6>s0</A> & !<A href=#7>s1</A> & <A href=#8>s2</A> & !<A href=#9>d</A>
    # !s0 & <A href=#14>q2.Q</A>
    # s1 & q2.Q
    # !s2 & q2.Q ; (4 pterms, 5 signals)
q2.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q2.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=15>q3.D</A> = !<A href=#6>s0</A> & !<A href=#7>s1</A> & <A href=#8>s2</A> & !<A href=#9>d</A>
    # s0 & <A href=#15>q3.Q</A>
    # s1 & q3.Q
    # !s2 & q3.Q ; (4 pterms, 5 signals)
q3.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q3.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=16>q4.D</A> = <A href=#6>s0</A> & <A href=#7>s1</A> & !<A href=#8>s2</A> & !<A href=#9>d</A>
    # !s0 & <A href=#16>q4.Q</A>
    # !s1 & q4.Q
    # s2 & q4.Q ; (4 pterms, 5 signals)
q4.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q4.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=17>q5.D</A> = !<A href=#6>s0</A> & <A href=#7>s1</A> & !<A href=#8>s2</A> & !<A href=#9>d</A>
    # s0 & <A href=#17>q5.Q</A>
    # !s1 & q5.Q
    # s2 & q5.Q ; (4 pterms, 5 signals)
q5.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q5.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=18>q6.D</A> = <A href=#6>s0</A> & !<A href=#7>s1</A> & !<A href=#8>s2</A> & !<A href=#9>d</A>
    # !s0 & <A href=#18>q6.Q</A>
    # s1 & q6.Q
    # s2 & q6.Q ; (4 pterms, 5 signals)
q6.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q6.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<A name=19>q7.D</A> = !<A href=#6>s0</A> & !<A href=#7>s1</A> & !<A href=#8>s2</A> & !<A href=#9>d</A>
    # s0 & <A href=#19>q7.Q</A>
    # s1 & q7.Q
    # s2 & q7.Q ; (4 pterms, 5 signals)
q7.LH = <A href=#10>g</A> ; (1 pterm, 1 signal)
q7.AR = !<A href=#10>g</A> & <A href=#11>clr</A> ; (1 pterm, 2 signals)

<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>


