Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.006693456,S0-C0,Frontend_Bound,31.04,% Slots,,,0.00,6.8,
1.006693456,S0-C0,Bad_Speculation,19.02,% Slots,,,0.00,6.41,
1.006693456,S0-C0,Backend_Bound,12.48,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.41,
1.006693456,S0-C0,Frontend_Bound.Frontend_Latency,20.47,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.006693456,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.16,
1.006693456,S0-C0,Bad_Speculation.Branch_Mispredicts,18.77,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.18,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.006693456,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,<==
1.006693456,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.08,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.006693456,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.87,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,10.51,
1.006693456,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.006693456,S0-C1,Frontend_Bound,28.92,% Slots,,,0.00,6.8,
1.006693456,S0-C1,Bad_Speculation,19.28,% Slots,,,0.00,6.41,
1.006693456,S0-C1,Backend_Bound,17.22,% Slots,,,0.00,6.41,
1.006693456,S0-C1,Retiring,31.14,% Slots,,uops_retired.retire_slots:pp,0.00,6.26,
1.006693456,S0-C1,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.49,
1.006693456,S0-C1,Frontend_Bound.Frontend_Bandwidth,26.90,% Slots,,,0.00,6.16,
1.006693456,S0-C1,Bad_Speculation.Branch_Mispredicts,19.01,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S0-C1,Backend_Bound.Memory_Bound,13.30,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.48,
1.006693456,S0-C1,Retiring.Microcode_Sequencer,2.66,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.14,<==
1.006693456,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.54,
1.006693456,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006693456,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.30,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.006693456,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.13,% Core_Clocks,,,0.00,5.22,
1.006693456,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006693456,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006693456,S0-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C2,Frontend_Bound,38.18,% Slots,,,0.00,6.79,
1.006693456,S0-C2,Bad_Speculation,12.94,% Slots,,,0.00,6.4,
1.006693456,S0-C2,Backend_Bound,22.84,% Slots,,,0.00,6.4,
1.006693456,S0-C2,Frontend_Bound.Frontend_Latency,33.91,% Slots,,rs_events.empty_end,0.00,5.49,
1.006693456,S0-C2,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006693456,S0-C2,Backend_Bound.Core_Bound,14.63,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.48,
1.006693456,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.55,
1.006693456,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006693456,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S0-C3,Frontend_Bound,37.95,% Slots,,,0.00,6.8,
1.006693456,S0-C3,Bad_Speculation,16.52,% Slots,,,0.00,6.4,
1.006693456,S0-C3,Backend_Bound,19.82,% Slots,,,0.00,6.4,
1.006693456,S0-C3,Frontend_Bound.Frontend_Latency,34.60,% Slots,,rs_events.empty_end,0.00,5.49,
1.006693456,S0-C3,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S0-C3,Backend_Bound.Memory_Bound,34.36,% Slots,,,0.00,5.49,
1.006693456,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.72,% Clocks,,,0.00,5.55,
1.006693456,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006693456,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006693456,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S0-C4,Frontend_Bound,35.86,% Slots,,,0.00,6.79,
1.006693456,S0-C4,Bad_Speculation,14.59,% Slots,,,0.00,6.4,
1.006693456,S0-C4,Backend_Bound,17.74,% Slots,,,0.00,6.4,
1.006693456,S0-C4,Frontend_Bound.Frontend_Latency,31.84,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S0-C4,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S0-C4,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.49,
1.006693456,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.54,
1.006693456,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006693456,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006693456,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S0-C5,Frontend_Bound,30.14,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.79,<==
1.006693456,S0-C5,Bad_Speculation,19.19,% Slots,,,0.00,6.4,
1.006693456,S0-C5,Backend_Bound,23.18,% Slots,,,0.00,6.4,
1.006693456,S0-C5,Retiring,14.94,% Slots,,uops_retired.retire_slots:pp,0.00,6.24,
1.006693456,S0-C5,Bad_Speculation.Branch_Mispredicts,18.74,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S0-C5,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.49,
1.006693456,S0-C5,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,6.14,
1.006693456,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.37,% Clocks,,idq.ms_switches,0.00,5.54,
1.006693456,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.09,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.1,
1.006693456,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S0-C6,Frontend_Bound,28.00,% Slots,,,0.00,6.78,
1.006693456,S0-C6,Bad_Speculation,21.27,% Slots,,,0.00,6.39,
1.006693456,S0-C6,Backend_Bound,19.93,% Slots,,,0.00,6.39,
1.006693456,S0-C6,Frontend_Bound.Frontend_Latency,25.87,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S0-C6,Bad_Speculation.Branch_Mispredicts,21.05,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S0-C6,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.49,
1.006693456,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006693456,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.83,% Clocks,,,0.00,5.09,
1.006693456,S0-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C7,Frontend_Bound,35.79,% Slots,,,0.00,6.77,
1.006693456,S0-C7,Bad_Speculation,15.56,% Slots,,,0.00,6.38,
1.006693456,S0-C7,Backend_Bound,24.25,% Slots,,,0.00,6.38,
1.006693456,S0-C7,Retiring,19.94,% Slots,,uops_retired.retire_slots:pp,0.00,6.24,
1.006693456,S0-C7,Frontend_Bound.Frontend_Latency,39.92,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S0-C7,Bad_Speculation.Branch_Mispredicts,15.25,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006693456,S0-C7,Backend_Bound.Memory_Bound,25.33,% Slots,,,0.00,5.49,
1.006693456,S0-C7,Retiring.Microcode_Sequencer,4.10,% Slots,,idq.ms_uops,0.00,6.15,
1.006693456,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.95,% Clocks,,,0.00,5.55,
1.006693456,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006693456,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.54,
1.006693456,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C0,Frontend_Bound,38.41,% Slots,,,0.00,6.79,
1.006693456,S1-C0,Bad_Speculation,16.67,% Slots,,,0.00,6.39,
1.006693456,S1-C0,Backend_Bound,15.35,% Slots,,,0.00,6.39,
1.006693456,S1-C0,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S1-C0,Frontend_Bound.Frontend_Bandwidth,36.29,% Slots,,,0.00,6.16,
1.006693456,S1-C0,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006693456,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006693456,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.29,% Core_Clocks,,,0.00,5.25,<==
1.006693456,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C1,Frontend_Bound,35.65,% Slots,,,0.00,6.79,
1.006693456,S1-C1,Bad_Speculation,15.00,% Slots,,,0.00,6.39,
1.006693456,S1-C1,Backend_Bound,23.31,% Slots,,,0.00,6.39,
1.006693456,S1-C1,Frontend_Bound.Frontend_Latency,47.30,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S1-C1,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S1-C1,Backend_Bound.Core_Bound,29.32,% Slots,,,0.00,5.49,
1.006693456,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.55,
1.006693456,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006693456,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.79,% Clocks,,,0.00,5.1,
1.006693456,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C2,Frontend_Bound,35.56,% Slots,,,0.00,6.78,
1.006693456,S1-C2,Bad_Speculation,16.77,% Slots,,,0.00,6.38,
1.006693456,S1-C2,Backend_Bound,21.01,% Slots,,,0.00,6.38,
1.006693456,S1-C2,Frontend_Bound.Frontend_Latency,29.00,% Slots,,rs_events.empty_end,0.00,5.5,<==
1.006693456,S1-C2,Bad_Speculation.Branch_Mispredicts,16.10,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006693456,S1-C2,Backend_Bound.Core_Bound,27.70,% Slots,,,0.00,5.49,
1.006693456,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.06,% Clocks,,,0.00,5.55,
1.006693456,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006693456,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C3,Backend_Bound,77.69,% Slots,,,0.00,6.38,
1.006693456,S1-C3,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.006693456,S1-C3,Backend_Bound.Memory_Bound,16.76,% Slots,,,0.00,5.51,
1.006693456,S1-C3,Backend_Bound.Core_Bound,60.93,% Slots,,,0.00,5.51,<==
1.006693456,S1-C3,Retiring.Microcode_Sequencer,9.57,% Slots,,idq.ms_uops,0.00,6.15,
1.006693456,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.80,% Clocks,,idq.ms_switches,0.00,5.55,
1.006693456,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006693456,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.0,
1.006693456,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C4,Frontend_Bound,27.71,% Slots,,,0.00,6.77,
1.006693456,S1-C4,Bad_Speculation,17.14,% Slots,,,0.00,6.37,
1.006693456,S1-C4,Backend_Bound,22.25,% Slots,,,0.00,6.37,
1.006693456,S1-C4,Retiring,28.72,% Slots,,uops_retired.retire_slots:pp,0.00,6.22,
1.006693456,S1-C4,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.60,% Slots,,,0.00,6.16,
1.006693456,S1-C4,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006693456,S1-C4,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.49,
1.006693456,S1-C4,Retiring.Microcode_Sequencer,2.92,% Slots,,idq.ms_uops,0.00,6.15,<==
1.006693456,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.55,
1.006693456,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006693456,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.70,% Clocks,,idq.ms_switches,0.00,5.54,
1.006693456,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.43,% Core_Clocks,,,0.00,5.22,
1.006693456,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S1-C5,Frontend_Bound,27.96,% Slots,,,0.00,6.76,<==
1.006693456,S1-C5,Bad_Speculation,21.25,% Slots,,,0.00,6.36,
1.006693456,S1-C5,Backend_Bound,18.58,% Slots,,,0.00,6.36,
1.006693456,S1-C5,Frontend_Bound.Frontend_Latency,24.67,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S1-C5,Frontend_Bound.Frontend_Bandwidth,25.03,% Slots,,,0.00,6.16,
1.006693456,S1-C5,Bad_Speculation.Branch_Mispredicts,20.76,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006693456,S1-C5,Backend_Bound.Memory_Bound,74.18,% Slots,,,0.00,5.49,
1.006693456,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.55,
1.006693456,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006693456,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.53,% Core_Clocks,,,0.00,5.22,
1.006693456,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.67,% Core_Clocks,,,0.00,5.25,
1.006693456,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006693456,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S1-C6,Frontend_Bound,38.78,% Slots,,,0.00,6.76,
1.006693456,S1-C6,Bad_Speculation,15.18,% Slots,,,0.00,6.36,
1.006693456,S1-C6,Backend_Bound,24.17,% Slots,,,0.00,6.36,
1.006693456,S1-C6,Retiring,34.08,% Slots,,uops_retired.retire_slots:pp,0.00,6.21,
1.006693456,S1-C6,Frontend_Bound.Frontend_Latency,24.62,% Slots,,rs_events.empty_end,0.00,5.5,
1.006693456,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.61,% Slots,,,0.00,6.16,
1.006693456,S1-C6,Bad_Speculation.Branch_Mispredicts,14.52,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006693456,S1-C6,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.49,
1.006693456,S1-C6,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.49,
1.006693456,S1-C6,Retiring.Microcode_Sequencer,2.42,% Slots,,idq.ms_uops,0.00,6.14,
1.006693456,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.55,
1.006693456,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006693456,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.54,
1.006693456,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.12,% Core_Clocks,,,0.00,5.23,
1.006693456,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006693456,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S1-C7,Frontend_Bound,34.23,% Slots,,,0.00,6.76,
1.006693456,S1-C7,Bad_Speculation,16.31,% Slots,,,0.00,6.35,
1.006693456,S1-C7,Backend_Bound,25.86,% Slots,,,0.00,6.35,
1.006693456,S1-C7,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.006693456,S1-C7,Frontend_Bound.Frontend_Latency,28.23,% Slots,,rs_events.empty_end,0.00,5.49,
1.006693456,S1-C7,Bad_Speculation.Branch_Mispredicts,15.90,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006693456,S1-C7,Backend_Bound.Memory_Bound,16.65,% Slots,,,0.00,5.49,
1.006693456,S1-C7,Retiring.Microcode_Sequencer,10.28,% Slots,,idq.ms_uops,0.00,6.14,
1.006693456,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.79,% Clocks,,,0.00,5.54,
1.006693456,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006693456,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.97,% Clocks,,idq.ms_switches,0.00,5.54,
1.006693456,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006693456,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006693456,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.006693456,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.006693456,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.006693456,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.006693456,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.076524597,S0-C0,Backend_Bound,63.58,% Slots,,,0.00,5.22,
2.076524597,S0-C0,Backend_Bound.Memory_Bound,21.21,% Slots,,,0.00,5.22,
2.076524597,S0-C0,Backend_Bound.Core_Bound,42.37,% Slots,,,0.00,5.22,<==
2.076524597,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,
2.076524597,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.62,
2.076524597,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
2.076524597,S0-C1,Bad_Speculation,17.70,% Slots,,,0.00,5.23,
2.076524597,S0-C1,Bad_Speculation.Branch_Mispredicts,17.56,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076524597,S0-C1,Backend_Bound,40.43,% Slots,,,0.00,5.23,
2.076524597,S0-C1,Retiring,18.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S0-C1,Backend_Bound.Core_Bound,69.42,% Slots,,,0.00,5.23,<==
2.076524597,S0-C1,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C2,Frontend_Bound,22.52,% Slots,,,0.00,5.23,<==
2.076524597,S0-C2,Bad_Speculation,20.09,% Slots,,,0.00,5.23,
2.076524597,S0-C2,Backend_Bound,19.98,% Slots,,,0.00,5.23,
2.076524597,S0-C2,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
2.076524597,S0-C2,Bad_Speculation.Branch_Mispredicts,19.94,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076524597,S0-C2,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.22,
2.076524597,S0-C2,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.21,
2.076524597,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.31,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
2.076524597,S0-C3,Frontend_Bound,22.47,% Slots,,,0.00,5.22,
2.076524597,S0-C3,Bad_Speculation,23.40,% Slots,,,0.00,5.22,
2.076524597,S0-C3,Backend_Bound,17.54,% Slots,,,0.00,5.22,
2.076524597,S0-C3,Retiring,33.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S0-C3,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S0-C3,Frontend_Bound.Frontend_Bandwidth,83.23,% Slots,,,0.00,5.22,
2.076524597,S0-C3,Bad_Speculation.Branch_Mispredicts,23.20,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076524597,S0-C3,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.22,
2.076524597,S0-C3,Retiring.Microcode_Sequencer,2.52,% Slots,,idq.ms_uops,0.00,5.22,<==
2.076524597,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.23,
2.076524597,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.076524597,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.82,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.97,% Core_Clocks,,,0.00,5.23,
2.076524597,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C4,Frontend_Bound,36.89,% Slots,,,0.00,5.22,
2.076524597,S0-C4,Backend_Bound,38.89,% Slots,,,0.00,5.22,
2.076524597,S0-C4,Retiring,35.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S0-C4,Frontend_Bound.Frontend_Latency,22.04,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S0-C4,Backend_Bound.Core_Bound,31.62,% Slots,,,0.00,5.22,<==
2.076524597,S0-C4,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.19,% Clocks,,,0.00,5.23,
2.076524597,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076524597,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.74,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C5,Bad_Speculation,19.91,% Slots,,,0.00,5.22,
2.076524597,S0-C5,Bad_Speculation.Branch_Mispredicts,19.53,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076524597,S0-C5,Backend_Bound,29.76,% Slots,,,0.00,5.22,
2.076524597,S0-C5,Backend_Bound.Core_Bound,21.15,% Slots,,,0.00,5.22,<==
2.076524597,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C6,Frontend_Bound,37.95,% Slots,,,0.00,5.22,
2.076524597,S0-C6,Backend_Bound,40.38,% Slots,,,0.00,5.22,
2.076524597,S0-C6,Frontend_Bound.Frontend_Latency,33.98,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S0-C6,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.22,
2.076524597,S0-C6,Backend_Bound.Core_Bound,29.46,% Slots,,,0.00,5.22,<==
2.076524597,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076524597,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
2.076524597,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.62,
2.076524597,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C7,Frontend_Bound,34.87,% Slots,,,0.00,5.22,
2.076524597,S0-C7,Bad_Speculation,11.97,% Slots,,,0.00,5.22,
2.076524597,S0-C7,Backend_Bound,22.78,% Slots,,,0.00,5.22,
2.076524597,S0-C7,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S0-C7,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076524597,S0-C7,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.22,
2.076524597,S0-C7,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.22,
2.076524597,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.23,
2.076524597,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.076524597,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.61,
2.076524597,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.59,% Clocks,,,0.00,5.24,
2.076524597,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C0,Frontend_Bound,26.59,% Slots,,,0.00,5.22,
2.076524597,S1-C0,Backend_Bound,30.05,% Slots,,,0.00,5.22,<==
2.076524597,S1-C0,Frontend_Bound.Frontend_Latency,15.54,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.23,% Slots,,,0.00,5.22,
2.076524597,S1-C0,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.22,
2.076524597,S1-C0,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.22,
2.076524597,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.21,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.13,% Core_Clocks,,,0.00,5.24,
2.076524597,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C1,Frontend_Bound,22.86,% Slots,,,0.00,5.22,
2.076524597,S1-C1,Backend_Bound,44.69,% Slots,,,0.00,5.22,
2.076524597,S1-C1,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.22,
2.076524597,S1-C1,Backend_Bound.Core_Bound,66.02,% Slots,,,0.00,5.22,<==
2.076524597,S1-C1,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.55,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C2,Frontend_Bound,29.21,% Slots,,,0.00,5.23,
2.076524597,S1-C2,Backend_Bound,32.92,% Slots,,,0.00,5.23,
2.076524597,S1-C2,Frontend_Bound.Frontend_Latency,16.60,% Slots,,rs_events.empty_end,0.00,5.23,
2.076524597,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.47,% Slots,,,0.00,5.22,
2.076524597,S1-C2,Backend_Bound.Memory_Bound,28.63,% Slots,,,0.00,5.23,
2.076524597,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.23,
2.076524597,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.076524597,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.26,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.14,% Core_Clocks,,,0.00,5.24,
2.076524597,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.61,<==
2.076524597,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.70,% Slots,,,0.00,5.22,
2.076524597,S1-C3,Backend_Bound.Core_Bound,56.03,% Slots,,,0.00,5.22,
2.076524597,S1-C3,Retiring.Microcode_Sequencer,8.93,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S1-C3,Backend_Bound,48.44,% Slots,,,0.00,5.22,
2.076524597,S1-C3,Retiring,21.20,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.57,% Clocks,,idq.ms_switches,0.00,5.24,
2.076524597,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.89,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.44,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.34,% Clocks,,,0.00,5.24,<==
2.076524597,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C4,Frontend_Bound,23.45,% Slots,,,0.00,5.22,
2.076524597,S1-C4,Backend_Bound,44.49,% Slots,,,0.00,5.22,<==
2.076524597,S1-C4,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S1-C4,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S1-C4,Frontend_Bound.Frontend_Bandwidth,21.99,% Slots,,,0.00,5.22,
2.076524597,S1-C4,Retiring.Microcode_Sequencer,15.24,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.23,
2.076524597,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.076524597,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.63,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C5,Frontend_Bound,22.82,% Slots,,,0.00,5.22,
2.076524597,S1-C5,Backend_Bound,45.17,% Slots,,,0.00,5.22,
2.076524597,S1-C5,Retiring,39.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S1-C5,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.22,
2.076524597,S1-C5,Backend_Bound.Memory_Bound,28.65,% Slots,,,0.00,5.22,
2.076524597,S1-C5,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.22,
2.076524597,S1-C5,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.15,% Core_Clocks,,,0.00,5.23,
2.076524597,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
2.076524597,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C6,Frontend_Bound,26.04,% Slots,,,0.00,5.22,
2.076524597,S1-C6,Backend_Bound,42.62,% Slots,,,0.00,5.22,
2.076524597,S1-C6,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S1-C6,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S1-C6,Backend_Bound.Memory_Bound,82.51,% Slots,,,0.00,5.22,
2.076524597,S1-C6,Retiring.Microcode_Sequencer,15.72,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.23,
2.076524597,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076524597,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
2.076524597,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C7,Frontend_Bound,22.90,% Slots,,,0.00,5.22,
2.076524597,S1-C7,Backend_Bound,46.49,% Slots,,,0.00,5.22,
2.076524597,S1-C7,Retiring,19.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076524597,S1-C7,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.22,
2.076524597,S1-C7,Frontend_Bound.Frontend_Bandwidth,62.60,% Slots,,,0.00,5.22,
2.076524597,S1-C7,Backend_Bound.Core_Bound,78.66,% Slots,,,0.00,5.22,
2.076524597,S1-C7,Retiring.Microcode_Sequencer,8.02,% Slots,,idq.ms_uops,0.00,5.22,
2.076524597,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076524597,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.36,% Clocks,,idq.ms_switches,0.00,5.23,
2.076524597,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.43,% Core_Clocks,,,0.00,5.24,
2.076524597,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.03,% Clocks,,,0.00,5.24,<==
2.076524597,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
2.076524597,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
2.076524597,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.076524597,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
3.588513981,S0-C0,Frontend_Bound,43.17,% Slots,,,0.00,5.29,
3.588513981,S0-C0,Backend_Bound,27.88,% Slots,,,0.00,5.29,
3.588513981,S0-C0,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S0-C0,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S0-C0,Backend_Bound.Core_Bound,18.36,% Slots,,,0.00,5.08,
3.588513981,S0-C0,Retiring.Microcode_Sequencer,8.70,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.18,% Clocks,,,0.00,5.29,
3.588513981,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.588513981,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
3.588513981,S0-C1,Frontend_Bound,40.39,% Slots,,,0.00,5.29,
3.588513981,S0-C1,Backend_Bound,34.56,% Slots,,,0.00,5.29,
3.588513981,S0-C1,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S0-C1,Frontend_Bound.Frontend_Latency,25.20,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.29,
3.588513981,S0-C1,Backend_Bound.Memory_Bound,17.80,% Slots,,,0.00,5.09,
3.588513981,S0-C1,Backend_Bound.Core_Bound,16.76,% Slots,,,0.00,5.09,
3.588513981,S0-C1,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.29,
3.588513981,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.588513981,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.53,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.04,% Core_Clocks,,,0.00,5.29,
3.588513981,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.588513981,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C2,Frontend_Bound,52.40,% Slots,,,0.00,5.29,
3.588513981,S0-C2,Backend_Bound,20.85,% Slots,,,0.00,5.29,
3.588513981,S0-C2,Retiring,27.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S0-C2,Frontend_Bound.Frontend_Latency,27.18,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S0-C2,Frontend_Bound.Frontend_Bandwidth,51.42,% Slots,,,0.00,5.29,
3.588513981,S0-C2,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.09,
3.588513981,S0-C2,Retiring.Microcode_Sequencer,5.00,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.29,
3.588513981,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.69,% Core_Clocks,,,0.00,5.29,<==
3.588513981,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C3,Frontend_Bound,35.78,% Slots,,,0.00,5.29,
3.588513981,S0-C3,Backend_Bound,41.11,% Slots,,,0.00,5.29,
3.588513981,S0-C3,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S0-C3,Frontend_Bound.Frontend_Latency,45.22,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S0-C3,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.09,
3.588513981,S0-C3,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.09,
3.588513981,S0-C3,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.29,
3.588513981,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
3.588513981,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
3.588513981,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.06,% Clocks,,,0.00,5.29,
3.588513981,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
3.588513981,S0-C4,Frontend_Bound,38.23,% Slots,,,0.00,5.3,
3.588513981,S0-C4,Backend_Bound,38.91,% Slots,,,0.00,5.3,
3.588513981,S0-C4,Retiring,18.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S0-C4,Frontend_Bound.Frontend_Latency,70.24,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.3,
3.588513981,S0-C4,Backend_Bound.Core_Bound,53.66,% Slots,,,0.00,5.09,<==
3.588513981,S0-C4,Retiring.Microcode_Sequencer,7.88,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.29,
3.588513981,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.45,% Clocks,,idq.ms_switches,0.00,5.28,
3.588513981,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.57,% Core_Clocks,,,0.00,5.29,
3.588513981,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.05,% Core_Clocks,,,0.00,5.29,
3.588513981,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C5,Frontend_Bound,41.35,% Slots,,,0.00,5.29,
3.588513981,S0-C5,Backend_Bound,35.23,% Slots,,,0.00,5.29,
3.588513981,S0-C5,Retiring,19.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S0-C5,Frontend_Bound.Frontend_Latency,40.49,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S0-C5,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.09,
3.588513981,S0-C5,Backend_Bound.Core_Bound,24.93,% Slots,,,0.00,5.09,
3.588513981,S0-C5,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.02,% Clocks,,,0.00,5.29,
3.588513981,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.588513981,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.59,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.588513981,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C6,Frontend_Bound,37.99,% Slots,,,0.00,5.3,
3.588513981,S0-C6,Bad_Speculation,12.10,% Slots,,,0.00,5.3,
3.588513981,S0-C6,Backend_Bound,26.28,% Slots,,,0.00,5.3,
3.588513981,S0-C6,Frontend_Bound.Frontend_Latency,27.75,% Slots,,rs_events.empty_end,0.00,5.29,<==
3.588513981,S0-C6,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.3,
3.588513981,S0-C6,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.09,
3.588513981,S0-C6,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.09,
3.588513981,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.70,% Clocks,,,0.00,5.29,
3.588513981,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.588513981,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C7,Frontend_Bound,35.67,% Slots,,,0.00,5.3,
3.588513981,S0-C7,Backend_Bound,41.36,% Slots,,,0.00,5.3,
3.588513981,S0-C7,Frontend_Bound.Frontend_Latency,103.68,% Slots,,rs_events.empty_end,0.00,5.28,
3.588513981,S0-C7,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.09,
3.588513981,S0-C7,Backend_Bound.Core_Bound,25.51,% Slots,,,0.00,5.09,<==
3.588513981,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.29,
3.588513981,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.588513981,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C0,Frontend_Bound,37.06,% Slots,,,0.00,5.3,
3.588513981,S1-C0,Backend_Bound,12.79,% Slots,,,0.00,5.3,
3.588513981,S1-C0,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.29,<==
3.588513981,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.94,% Slots,,,0.00,5.3,
3.588513981,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.29,
3.588513981,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.62,% Core_Clocks,,,0.00,5.29,
3.588513981,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C1,Frontend_Bound,34.27,% Slots,,,0.00,5.3,
3.588513981,S1-C1,Backend_Bound,41.30,% Slots,,,0.00,5.3,<==
3.588513981,S1-C1,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S1-C1,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S1-C1,Backend_Bound.Memory_Bound,21.64,% Slots,,,0.00,5.09,
3.588513981,S1-C1,Backend_Bound.Core_Bound,19.66,% Slots,,,0.00,5.09,
3.588513981,S1-C1,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.29,
3.588513981,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.91,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.588513981,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C2,Frontend_Bound,36.45,% Slots,,,0.00,5.3,
3.588513981,S1-C2,Backend_Bound,39.46,% Slots,,,0.00,5.3,
3.588513981,S1-C2,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S1-C2,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.3,
3.588513981,S1-C2,Backend_Bound.Memory_Bound,22.53,% Slots,,,0.00,5.09,
3.588513981,S1-C2,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.09,
3.588513981,S1-C2,Retiring.Microcode_Sequencer,15.76,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.29,
3.588513981,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.64,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.73,% Core_Clocks,,,0.00,5.29,
3.588513981,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
3.588513981,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C3,Frontend_Bound,32.43,% Slots,,,0.00,5.29,
3.588513981,S1-C3,Backend_Bound,32.16,% Slots,,,0.00,5.29,
3.588513981,S1-C3,Retiring,27.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S1-C3,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.29,<==
3.588513981,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.29,
3.588513981,S1-C3,Backend_Bound.Memory_Bound,16.50,% Slots,,,0.00,5.09,
3.588513981,S1-C3,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.09,
3.588513981,S1-C3,Retiring.Microcode_Sequencer,9.30,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.29,
3.588513981,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.36,% Core_Clocks,,,0.00,5.29,
3.588513981,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
3.588513981,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C4,Frontend_Bound,35.75,% Slots,,,0.00,5.3,
3.588513981,S1-C4,Backend_Bound,40.07,% Slots,,,0.00,5.3,<==
3.588513981,S1-C4,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S1-C4,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S1-C4,Backend_Bound.Memory_Bound,19.98,% Slots,,,0.00,5.1,
3.588513981,S1-C4,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.1,
3.588513981,S1-C4,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.29,
3.588513981,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
3.588513981,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.88,% Clocks,,,0.00,5.3,
3.588513981,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
3.588513981,S1-C5,Frontend_Bound,23.01,% Slots,,,0.00,5.3,
3.588513981,S1-C5,Backend_Bound,46.74,% Slots,,,0.00,5.3,
3.588513981,S1-C5,Retiring,24.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S1-C5,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S1-C5,Backend_Bound.Memory_Bound,19.09,% Slots,,,0.00,5.1,
3.588513981,S1-C5,Backend_Bound.Core_Bound,27.65,% Slots,,,0.00,5.1,<==
3.588513981,S1-C5,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C6,Frontend_Bound,32.50,% Slots,,,0.00,5.3,
3.588513981,S1-C6,Bad_Speculation,11.89,% Slots,,,0.00,5.3,
3.588513981,S1-C6,Backend_Bound,26.43,% Slots,,,0.00,5.3,
3.588513981,S1-C6,Frontend_Bound.Frontend_Latency,20.54,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.3,
3.588513981,S1-C6,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C6,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.1,
3.588513981,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.29,
3.588513981,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.588513981,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.35,% Core_Clocks,,,0.00,5.29,
3.588513981,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.70,% Core_Clocks,,,0.00,5.29,
3.588513981,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
3.588513981,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,
3.588513981,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
3.588513981,S1-C7,Frontend_Bound,29.28,% Slots,,,0.00,5.29,
3.588513981,S1-C7,Backend_Bound,31.40,% Slots,,,0.00,5.29,
3.588513981,S1-C7,Retiring,19.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
3.588513981,S1-C7,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.29,
3.588513981,S1-C7,Frontend_Bound.Frontend_Bandwidth,88.98,% Slots,,,0.00,5.29,
3.588513981,S1-C7,Backend_Bound.Core_Bound,38.36,% Slots,,,0.00,5.1,<==
3.588513981,S1-C7,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.3,
3.588513981,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.29,
3.588513981,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.588513981,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.29,
3.588513981,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.63,% Core_Clocks,,,0.00,5.29,
3.588513981,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
3.588513981,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
3.588513981,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
3.588513981,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
3.588513981,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
3.588513981,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
3.588513981,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
5.090334606,S0-C0,Frontend_Bound,26.15,% Slots,,,0.00,5.33,
5.090334606,S0-C0,Bad_Speculation,12.97,% Slots,,,0.00,5.33,
5.090334606,S0-C0,Backend_Bound,40.86,% Slots,,,0.00,5.33,
5.090334606,S0-C0,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S0-C0,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C0,Backend_Bound.Memory_Bound,26.69,% Slots,,,0.00,5.13,
5.090334606,S0-C0,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.13,
5.090334606,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.06,
5.090334606,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
5.090334606,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
5.090334606,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
5.090334606,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C1,Frontend_Bound,25.16,% Slots,,,0.00,5.32,
5.090334606,S0-C1,Bad_Speculation,16.61,% Slots,,,0.00,5.32,
5.090334606,S0-C1,Backend_Bound,26.90,% Slots,,,0.00,5.32,
5.090334606,S0-C1,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,0.00,5.32,
5.090334606,S0-C1,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C1,Backend_Bound.Core_Bound,43.41,% Slots,,,0.00,5.13,<==
5.090334606,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
5.090334606,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C2,Frontend_Bound,25.68,% Slots,,,0.00,5.33,
5.090334606,S0-C2,Bad_Speculation,14.23,% Slots,,,0.00,5.33,
5.090334606,S0-C2,Backend_Bound,31.81,% Slots,,,0.00,5.33,
5.090334606,S0-C2,Retiring,28.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
5.090334606,S0-C2,Frontend_Bound.Frontend_Latency,29.81,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S0-C2,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C2,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.13,
5.090334606,S0-C2,Backend_Bound.Core_Bound,12.10,% Slots,,,0.00,5.13,
5.090334606,S0-C2,Retiring.Microcode_Sequencer,1.64,% Slots,,idq.ms_uops,0.00,5.18,
5.090334606,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.74,% Clocks,,,0.00,5.06,
5.090334606,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
5.090334606,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.27,% Clocks,,idq.ms_switches,0.00,5.06,
5.090334606,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,<==
5.090334606,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.68,% Clocks,,,0.00,5.32,
5.090334606,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C3,Frontend_Bound,32.34,% Slots,,,0.00,5.33,
5.090334606,S0-C3,Bad_Speculation,15.54,% Slots,,,0.00,5.33,
5.090334606,S0-C3,Backend_Bound,19.81,% Slots,,,0.00,5.33,
5.090334606,S0-C3,Frontend_Bound.Frontend_Latency,17.24,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.62,% Slots,,,0.00,5.32,
5.090334606,S0-C3,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C3,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.13,
5.090334606,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.06,
5.090334606,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
5.090334606,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.33,% Core_Clocks,,,0.00,5.32,<==
5.090334606,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.28,% Core_Clocks,,,0.00,5.33,
5.090334606,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C4,Frontend_Bound,25.30,% Slots,,,0.00,5.33,
5.090334606,S0-C4,Bad_Speculation,19.97,% Slots,,,0.00,5.33,
5.090334606,S0-C4,Backend_Bound,26.40,% Slots,,,0.00,5.33,
5.090334606,S0-C4,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
5.090334606,S0-C4,Frontend_Bound.Frontend_Bandwidth,37.32,% Slots,,,0.00,5.32,
5.090334606,S0-C4,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C4,Backend_Bound.Memory_Bound,43.86,% Slots,,,0.00,5.12,<==
5.090334606,S0-C4,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.18,
5.090334606,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.44,% Clocks,,idq.ms_switches,0.00,5.12,
5.090334606,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.35,% Core_Clocks,,,0.00,5.32,
5.090334606,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.83,% Core_Clocks,,,0.00,5.33,
5.090334606,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
5.090334606,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C5,Frontend_Bound,30.41,% Slots,,,0.00,5.33,<==
5.090334606,S0-C5,Bad_Speculation,16.82,% Slots,,,0.00,5.33,
5.090334606,S0-C5,Backend_Bound,27.09,% Slots,,,0.00,5.33,
5.090334606,S0-C5,Frontend_Bound.Frontend_Latency,16.80,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.79,% Slots,,,0.00,5.32,
5.090334606,S0-C5,Bad_Speculation.Branch_Mispredicts,16.64,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C5,Backend_Bound.Memory_Bound,16.91,% Slots,,,0.00,5.12,
5.090334606,S0-C5,Backend_Bound.Core_Bound,10.19,% Slots,,,0.00,5.12,
5.090334606,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.10,% Clocks,,,0.00,5.15,
5.090334606,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.090334606,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.70,% Core_Clocks,,,0.00,5.32,
5.090334606,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.38,% Core_Clocks,,,0.00,5.33,
5.090334606,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.88,% Clocks,,,0.00,5.33,
5.090334606,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C6,Frontend_Bound,25.37,% Slots,,,0.00,5.33,
5.090334606,S0-C6,Bad_Speculation,14.48,% Slots,,,0.00,5.33,
5.090334606,S0-C6,Backend_Bound,27.58,% Slots,,,0.00,5.33,
5.090334606,S0-C6,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.32,
5.090334606,S0-C6,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.16,
5.090334606,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.090334606,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
5.090334606,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C7,Frontend_Bound,27.53,% Slots,,,0.00,5.33,<==
5.090334606,S0-C7,Bad_Speculation,20.76,% Slots,,,0.00,5.33,
5.090334606,S0-C7,Backend_Bound,14.76,% Slots,,,0.00,5.33,
5.090334606,S0-C7,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.79,% Slots,,,0.00,5.32,
5.090334606,S0-C7,Bad_Speculation.Branch_Mispredicts,20.49,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S0-C7,Backend_Bound.Core_Bound,20.46,% Slots,,,0.00,5.12,
5.090334606,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.85,% Clocks,,,0.00,5.16,
5.090334606,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
5.090334606,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.97,% Core_Clocks,,,0.00,5.32,
5.090334606,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.93,% Core_Clocks,,,0.00,5.33,
5.090334606,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.69,% Clocks,,,0.00,5.33,
5.090334606,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
5.090334606,S1-C0,Frontend_Bound,32.40,% Slots,,,0.00,5.33,
5.090334606,S1-C0,Backend_Bound,17.93,% Slots,,,0.00,5.33,
5.090334606,S1-C0,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.33,<==
5.090334606,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.32,
5.090334606,S1-C0,Backend_Bound.Memory_Bound,12.59,% Slots,,,0.00,5.13,
5.090334606,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.16,
5.090334606,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.090334606,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.09,% Core_Clocks,,,0.00,5.33,
5.090334606,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.74,% Core_Clocks,,,0.00,5.33,
5.090334606,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C1,Frontend_Bound,22.84,% Slots,,,0.00,5.33,
5.090334606,S1-C1,Bad_Speculation,10.61,% Slots,,,0.00,5.33,
5.090334606,S1-C1,Backend_Bound,39.35,% Slots,,,0.00,5.33,
5.090334606,S1-C1,Frontend_Bound.Frontend_Latency,26.02,% Slots,,rs_events.empty_end,0.00,5.32,
5.090334606,S1-C1,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S1-C1,Backend_Bound.Memory_Bound,23.41,% Slots,,,0.00,5.12,
5.090334606,S1-C1,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.12,
5.090334606,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.16,
5.090334606,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
5.090334606,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
5.090334606,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.76,% Clocks,,,0.00,5.32,
5.090334606,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C2,Frontend_Bound,42.84,% Slots,,,0.00,5.33,
5.090334606,S1-C2,Bad_Speculation,11.34,% Slots,,,0.00,5.33,
5.090334606,S1-C2,Backend_Bound,27.05,% Slots,,,0.00,5.33,
5.090334606,S1-C2,Frontend_Bound.Frontend_Latency,28.23,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S1-C2,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S1-C2,Backend_Bound.Memory_Bound,27.01,% Slots,,,0.00,5.12,
5.090334606,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
5.090334606,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
5.090334606,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C3,Frontend_Bound,20.45,% Slots,,,0.00,5.32,
5.090334606,S1-C3,Bad_Speculation,16.26,% Slots,,,0.00,5.32,
5.090334606,S1-C3,Backend_Bound,33.09,% Slots,,,0.00,5.32,
5.090334606,S1-C3,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S1-C3,Backend_Bound.Memory_Bound,10.00,% Slots,,,0.00,5.12,
5.090334606,S1-C3,Backend_Bound.Core_Bound,23.09,% Slots,,,0.00,5.12,<==
5.090334606,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C4,Backend_Bound,64.32,% Slots,,,0.00,5.32,
5.090334606,S1-C4,Backend_Bound.Memory_Bound,55.74,% Slots,,,0.00,5.12,<==
5.090334606,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C5,Frontend_Bound,20.39,% Slots,,,0.00,5.33,
5.090334606,S1-C5,Bad_Speculation,11.12,% Slots,,,0.00,5.33,
5.090334606,S1-C5,Backend_Bound,41.62,% Slots,,,0.00,5.33,
5.090334606,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.14,% Slots,,,0.00,5.32,
5.090334606,S1-C5,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S1-C5,Backend_Bound.Memory_Bound,59.54,% Slots,,,0.00,5.12,
5.090334606,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.23,% Core_Clocks,,,0.00,5.32,
5.090334606,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.83,% Core_Clocks,,,0.00,5.33,
5.090334606,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
5.090334606,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C6,Frontend_Bound,34.55,% Slots,,,0.00,5.33,
5.090334606,S1-C6,Bad_Speculation,10.95,% Slots,,,0.00,5.33,
5.090334606,S1-C6,Backend_Bound,29.81,% Slots,,,0.00,5.33,
5.090334606,S1-C6,Frontend_Bound.Frontend_Latency,32.09,% Slots,,rs_events.empty_end,0.00,5.33,
5.090334606,S1-C6,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
5.090334606,S1-C6,Backend_Bound.Memory_Bound,15.65,% Slots,,,0.00,5.12,
5.090334606,S1-C6,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.12,
5.090334606,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.16,
5.090334606,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
5.090334606,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
5.090334606,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C7,Backend_Bound,68.92,% Slots,,,0.00,5.33,
5.090334606,S1-C7,Backend_Bound.Memory_Bound,27.02,% Slots,,,0.00,5.11,
5.090334606,S1-C7,Backend_Bound.Core_Bound,41.90,% Slots,,,0.00,5.11,<==
5.090334606,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
5.090334606,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
5.090334606,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
5.090334606,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
6.624729831,S0-C0,Frontend_Bound,27.38,% Slots,,,0.00,5.2,
6.624729831,S0-C0,Bad_Speculation,15.10,% Slots,,,0.00,5.2,
6.624729831,S0-C0,Backend_Bound,18.62,% Slots,,,0.00,5.2,
6.624729831,S0-C0,Retiring,30.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.624729831,S0-C0,Frontend_Bound.Frontend_Latency,20.94,% Slots,,rs_events.empty_end,0.00,5.2,
6.624729831,S0-C0,Bad_Speculation.Branch_Mispredicts,14.90,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.624729831,S0-C0,Retiring.Microcode_Sequencer,2.80,% Slots,,idq.ms_uops,0.00,5.2,<==
6.624729831,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.48,
6.624729831,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.624729831,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.17,% Clocks,,idq.ms_switches,0.00,5.48,
6.624729831,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
6.624729831,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C1,Frontend_Bound,21.34,% Slots,,,0.00,5.21,
6.624729831,S0-C1,Bad_Speculation,13.31,% Slots,,,0.00,5.21,
6.624729831,S0-C1,Backend_Bound,35.66,% Slots,,,0.00,5.21,
6.624729831,S0-C1,Retiring,28.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.624729831,S0-C1,Frontend_Bound.Frontend_Latency,21.09,% Slots,,rs_events.empty_end,0.00,5.21,
6.624729831,S0-C1,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.624729831,S0-C1,Backend_Bound.Core_Bound,57.97,% Slots,,,0.00,5.21,
6.624729831,S0-C1,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.21,
6.624729831,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.47,
6.624729831,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.624729831,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.26,% Clocks,,idq.ms_switches,0.00,5.47,
6.624729831,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.99,% Clocks,,,0.00,5.21,<==
6.624729831,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S0-C2,Frontend_Bound,26.73,% Slots,,,0.00,5.21,
6.624729831,S0-C2,Bad_Speculation,16.47,% Slots,,,0.00,5.21,
6.624729831,S0-C2,Backend_Bound,24.85,% Slots,,,0.00,5.21,
6.624729831,S0-C2,Retiring,34.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.624729831,S0-C2,Frontend_Bound.Frontend_Latency,20.83,% Slots,,rs_events.empty_end,0.00,5.21,
6.624729831,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.65,% Slots,,,0.00,5.21,
6.624729831,S0-C2,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.624729831,S0-C2,Backend_Bound.Memory_Bound,42.35,% Slots,,,0.00,5.21,
6.624729831,S0-C2,Retiring.Microcode_Sequencer,3.31,% Slots,,idq.ms_uops,0.00,5.21,<==
6.624729831,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.624729831,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.47,
6.624729831,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.42,% Core_Clocks,,,0.00,5.21,
6.624729831,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.26,% Core_Clocks,,,0.00,5.22,
6.624729831,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S0-C3,Frontend_Bound,24.14,% Slots,,,0.00,5.21,
6.624729831,S0-C3,Backend_Bound,48.77,% Slots,,,0.00,5.21,
6.624729831,S0-C3,Retiring,31.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.624729831,S0-C3,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.2,
6.624729831,S0-C3,Backend_Bound.Core_Bound,54.35,% Slots,,,0.00,5.2,
6.624729831,S0-C3,Retiring.Microcode_Sequencer,3.41,% Slots,,idq.ms_uops,0.00,5.21,
6.624729831,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
6.624729831,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.47,
6.624729831,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.98,% Clocks,,,0.00,5.21,<==
6.624729831,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S0-C4,Frontend_Bound,29.18,% Slots,,,0.00,5.21,
6.624729831,S0-C4,Bad_Speculation,11.57,% Slots,,,0.00,5.21,
6.624729831,S0-C4,Backend_Bound,26.01,% Slots,,,0.00,5.21,
6.624729831,S0-C4,Retiring,32.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.624729831,S0-C4,Frontend_Bound.Frontend_Latency,16.84,% Slots,,rs_events.empty_end,0.00,5.21,
6.624729831,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.20,% Slots,,,0.00,5.21,
6.624729831,S0-C4,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.624729831,S0-C4,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.21,
6.624729831,S0-C4,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,5.21,<==
6.624729831,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.36,
6.624729831,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
6.624729831,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.36,
6.624729831,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.56,% Core_Clocks,,,0.00,5.2,
6.624729831,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.96,% Core_Clocks,,,0.00,5.21,
6.624729831,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
6.624729831,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.73,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
6.624729831,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C5,Frontend_Bound,32.07,% Slots,,,0.00,5.2,
6.624729831,S0-C5,Backend_Bound,32.31,% Slots,,,0.00,5.2,<==
6.624729831,S0-C5,Frontend_Bound.Frontend_Bandwidth,40.12,% Slots,,,0.00,5.2,
6.624729831,S0-C5,Backend_Bound.Memory_Bound,15.56,% Slots,,,0.00,5.2,
6.624729831,S0-C5,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.2,
6.624729831,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.48,% Core_Clocks,,,0.00,5.22,
6.624729831,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
6.624729831,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C6,Frontend_Bound,22.05,% Slots,,,0.00,5.21,
6.624729831,S0-C6,Backend_Bound,44.54,% Slots,,,0.00,5.21,
6.624729831,S0-C6,Retiring,27.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
6.624729831,S0-C6,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.2,
6.624729831,S0-C6,Backend_Bound.Core_Bound,53.33,% Slots,,,0.00,5.2,<==
6.624729831,S0-C6,Retiring.Microcode_Sequencer,2.98,% Slots,,idq.ms_uops,0.00,5.2,
6.624729831,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
6.624729831,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.36,
6.624729831,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C7,Frontend_Bound,35.65,% Slots,,,0.00,5.2,<==
6.624729831,S0-C7,Bad_Speculation,11.96,% Slots,,,0.00,5.2,
6.624729831,S0-C7,Backend_Bound,17.98,% Slots,,,0.00,5.2,
6.624729831,S0-C7,Retiring,27.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.624729831,S0-C7,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.2,
6.624729831,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.72,% Slots,,,0.00,5.2,
6.624729831,S0-C7,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.624729831,S0-C7,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.21,
6.624729831,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.36,
6.624729831,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
6.624729831,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.36,
6.624729831,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.42,% Core_Clocks,,,0.00,5.21,
6.624729831,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.87,% Core_Clocks,,,0.00,5.21,
6.624729831,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
6.624729831,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C0,Frontend_Bound,35.74,% Slots,,,0.00,5.2,
6.624729831,S1-C0,Bad_Speculation,11.22,% Slots,,,0.00,5.2,
6.624729831,S1-C0,Backend_Bound,13.39,% Slots,,,0.00,5.2,
6.624729831,S1-C0,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.2,<==
6.624729831,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.2,
6.624729831,S1-C0,Bad_Speculation.Branch_Mispredicts,11.00,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.624729831,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.35,
6.624729831,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
6.624729831,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.24,% Core_Clocks,,,0.00,5.22,
6.624729831,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C1,Frontend_Bound,27.79,% Slots,,,0.00,5.21,<==
6.624729831,S1-C1,Bad_Speculation,14.95,% Slots,,,0.00,5.21,
6.624729831,S1-C1,Backend_Bound,22.79,% Slots,,,0.00,5.21,
6.624729831,S1-C1,Frontend_Bound.Frontend_Latency,17.75,% Slots,,rs_events.empty_end,0.00,5.21,
6.624729831,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.21,
6.624729831,S1-C1,Bad_Speculation.Branch_Mispredicts,14.66,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.624729831,S1-C1,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.21,
6.624729831,S1-C1,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.21,
6.624729831,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.36,
6.624729831,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
6.624729831,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.10,% Core_Clocks,,,0.00,5.21,
6.624729831,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
6.624729831,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C2,Frontend_Bound,32.72,% Slots,,,0.00,5.21,
6.624729831,S1-C2,Backend_Bound,17.70,% Slots,,,0.00,5.21,
6.624729831,S1-C2,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.21,
6.624729831,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.29,% Slots,,,0.00,5.21,
6.624729831,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.35,
6.624729831,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
6.624729831,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.04,% Core_Clocks,,,0.00,5.22,
6.624729831,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.20,% Core_Clocks,,,0.00,5.22,
6.624729831,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C3,Frontend_Bound,31.87,% Slots,,,0.00,5.21,
6.624729831,S1-C3,Bad_Speculation,17.48,% Slots,,,0.00,5.21,
6.624729831,S1-C3,Backend_Bound,20.65,% Slots,,,0.00,5.21,
6.624729831,S1-C3,Frontend_Bound.Frontend_Bandwidth,39.31,% Slots,,,0.00,5.21,<==
6.624729831,S1-C3,Bad_Speculation.Branch_Mispredicts,17.25,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.624729831,S1-C3,Backend_Bound.Memory_Bound,56.31,% Slots,,,0.00,5.21,
6.624729831,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.98,% Core_Clocks,,,0.00,5.21,
6.624729831,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.41,% Core_Clocks,,,0.00,5.22,
6.624729831,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
6.624729831,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C4,Frontend_Bound,28.67,% Slots,,,0.00,5.21,
6.624729831,S1-C4,Bad_Speculation,21.89,% Slots,,,0.00,5.21,
6.624729831,S1-C4,Backend_Bound,16.18,% Slots,,,0.00,5.21,
6.624729831,S1-C4,Retiring,20.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
6.624729831,S1-C4,Frontend_Bound.Frontend_Bandwidth,92.60,% Slots,,,0.00,5.21,
6.624729831,S1-C4,Bad_Speculation.Branch_Mispredicts,21.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,
6.624729831,S1-C4,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.21,
6.624729831,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.13,% Clocks,,idq.ms_switches,0.00,5.35,
6.624729831,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.58,% Core_Clocks,,,0.00,5.22,<==
6.624729831,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C5,Bad_Speculation,13.76,% Slots,,,0.00,5.21,
6.624729831,S1-C5,Bad_Speculation.Branch_Mispredicts,13.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.624729831,S1-C5,Backend_Bound,31.87,% Slots,,,0.00,5.21,<==
6.624729831,S1-C5,Backend_Bound.Memory_Bound,14.44,% Slots,,,0.00,5.21,
6.624729831,S1-C5,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.21,
6.624729831,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C6,Frontend_Bound,21.68,% Slots,,,0.00,5.21,
6.624729831,S1-C6,Bad_Speculation,15.05,% Slots,,,0.00,5.21,
6.624729831,S1-C6,Backend_Bound,29.42,% Slots,,,0.00,5.21,
6.624729831,S1-C6,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.21,
6.624729831,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.19,% Slots,,,0.00,5.21,
6.624729831,S1-C6,Bad_Speculation.Branch_Mispredicts,14.94,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.624729831,S1-C6,Backend_Bound.Memory_Bound,38.22,% Slots,,,0.00,5.21,<==
6.624729831,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.35,
6.624729831,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
6.624729831,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.37,% Core_Clocks,,,0.00,5.21,
6.624729831,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
6.624729831,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
6.624729831,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C7,Bad_Speculation,18.63,% Slots,,,0.00,5.21,
6.624729831,S1-C7,Bad_Speculation.Branch_Mispredicts,18.42,% Slots,,br_misp_retired.all_branches,0.00,5.2,
6.624729831,S1-C7,Backend_Bound,24.94,% Slots,,,0.00,5.21,
6.624729831,S1-C7,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.21,
6.624729831,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
6.624729831,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
6.624729831,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
6.624729831,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
6.624729831,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
8.123993392,S0-C0,Frontend_Bound,44.53,% Slots,,,0.00,5.33,
8.123993392,S0-C0,Bad_Speculation,14.22,% Slots,,,0.00,5.33,
8.123993392,S0-C0,Backend_Bound,12.73,% Slots,,,0.00,5.33,
8.123993392,S0-C0,Frontend_Bound.Frontend_Latency,29.11,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.38,% Slots,,,0.00,5.33,
8.123993392,S0-C0,Bad_Speculation.Branch_Mispredicts,14.02,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S0-C0,Backend_Bound.Memory_Bound,82.43,% Slots,,,0.00,5.33,
8.123993392,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
8.123993392,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.44,% Core_Clocks,,,0.00,5.33,
8.123993392,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
8.123993392,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
8.123993392,S0-C1,Frontend_Bound,36.67,% Slots,,,0.00,5.33,
8.123993392,S0-C1,Bad_Speculation,10.93,% Slots,,,0.00,5.33,
8.123993392,S0-C1,Backend_Bound,26.44,% Slots,,,0.00,5.33,
8.123993392,S0-C1,Frontend_Bound.Frontend_Latency,27.64,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S0-C1,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S0-C1,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.33,
8.123993392,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.07,
8.123993392,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
8.123993392,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C2,Frontend_Bound,35.59,% Slots,,,0.00,5.33,
8.123993392,S0-C2,Bad_Speculation,16.88,% Slots,,,0.00,5.33,
8.123993392,S0-C2,Backend_Bound,18.18,% Slots,,,0.00,5.33,
8.123993392,S0-C2,Frontend_Bound.Frontend_Latency,33.65,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S0-C2,Bad_Speculation.Branch_Mispredicts,16.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.07,
8.123993392,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C3,Frontend_Bound,39.84,% Slots,,,0.00,5.33,
8.123993392,S0-C3,Bad_Speculation,19.47,% Slots,,,0.00,5.33,
8.123993392,S0-C3,Backend_Bound,18.42,% Slots,,,0.00,5.33,
8.123993392,S0-C3,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.25,% Slots,,,0.00,5.33,
8.123993392,S0-C3,Bad_Speculation.Branch_Mispredicts,19.24,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S0-C3,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.33,
8.123993392,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.07,
8.123993392,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.05,% Core_Clocks,,,0.00,5.33,
8.123993392,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.63,% Core_Clocks,,,0.00,5.34,
8.123993392,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C4,Bad_Speculation,11.44,% Slots,,,0.00,5.34,
8.123993392,S0-C4,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.34,
8.123993392,S0-C4,Backend_Bound,33.42,% Slots,,,0.00,5.34,
8.123993392,S0-C4,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.33,
8.123993392,S0-C4,Backend_Bound.Core_Bound,21.00,% Slots,,,0.00,5.33,
8.123993392,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.82,% Clocks,,,0.00,5.33,<==
8.123993392,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C5,Frontend_Bound,34.58,% Slots,,,0.00,5.33,
8.123993392,S0-C5,Bad_Speculation,17.14,% Slots,,,0.00,5.33,
8.123993392,S0-C5,Backend_Bound,19.19,% Slots,,,0.00,5.33,
8.123993392,S0-C5,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S0-C5,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S0-C5,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,5.33,
8.123993392,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.123993392,S0-C6,Frontend_Bound,24.31,% Slots,,,0.00,5.34,<==
8.123993392,S0-C6,Bad_Speculation,22.91,% Slots,,,0.00,5.34,
8.123993392,S0-C6,Backend_Bound,19.20,% Slots,,,0.00,5.34,
8.123993392,S0-C6,Bad_Speculation.Branch_Mispredicts,22.61,% Slots,,br_misp_retired.all_branches,0.00,5.34,
8.123993392,S0-C6,Backend_Bound.Memory_Bound,21.39,% Slots,,,0.00,5.33,
8.123993392,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C7,Frontend_Bound,37.03,% Slots,,,0.00,5.34,
8.123993392,S0-C7,Bad_Speculation,16.33,% Slots,,,0.00,5.34,
8.123993392,S0-C7,Backend_Bound,20.53,% Slots,,,0.00,5.34,
8.123993392,S0-C7,Frontend_Bound.Frontend_Latency,29.60,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S0-C7,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S0-C7,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.33,
8.123993392,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C0,Frontend_Bound,33.72,% Slots,,,0.00,5.33,
8.123993392,S1-C0,Bad_Speculation,10.45,% Slots,,,0.00,5.33,
8.123993392,S1-C0,Backend_Bound,20.32,% Slots,,,0.00,5.33,
8.123993392,S1-C0,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.33,<==
8.123993392,S1-C0,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S1-C0,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.33,
8.123993392,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.07,
8.123993392,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
8.123993392,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C1,Frontend_Bound,36.64,% Slots,,,0.00,5.33,
8.123993392,S1-C1,Bad_Speculation,10.89,% Slots,,,0.00,5.33,
8.123993392,S1-C1,Backend_Bound,32.02,% Slots,,,0.00,5.33,
8.123993392,S1-C1,Retiring,29.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
8.123993392,S1-C1,Frontend_Bound.Frontend_Latency,61.92,% Slots,,rs_events.empty_end,0.00,5.33,<==
8.123993392,S1-C1,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S1-C1,Backend_Bound.Memory_Bound,21.90,% Slots,,,0.00,5.33,
8.123993392,S1-C1,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.33,
8.123993392,S1-C1,Retiring.Microcode_Sequencer,3.07,% Slots,,idq.ms_uops,0.00,5.06,
8.123993392,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.07,
8.123993392,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
8.123993392,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.17,% Clocks,,idq.ms_switches,0.00,5.07,
8.123993392,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
8.123993392,S1-C2,Frontend_Bound,20.27,% Slots,,,0.00,5.33,
8.123993392,S1-C2,Bad_Speculation,16.16,% Slots,,,0.00,5.33,
8.123993392,S1-C2,Backend_Bound,32.50,% Slots,,,0.00,5.33,<==
8.123993392,S1-C2,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S1-C2,Backend_Bound.Memory_Bound,17.08,% Slots,,,0.00,5.33,
8.123993392,S1-C2,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.33,
8.123993392,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
8.123993392,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C3,Frontend_Bound,25.73,% Slots,,,0.00,5.33,
8.123993392,S1-C3,Bad_Speculation,13.27,% Slots,,,0.00,5.33,
8.123993392,S1-C3,Backend_Bound,35.05,% Slots,,,0.00,5.33,<==
8.123993392,S1-C3,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S1-C3,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.33,
8.123993392,S1-C3,Backend_Bound.Core_Bound,19.24,% Slots,,,0.00,5.33,
8.123993392,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
8.123993392,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.17,% Clocks,,,0.00,5.34,
8.123993392,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C4,Frontend_Bound,41.44,% Slots,,,0.00,5.32,
8.123993392,S1-C4,Bad_Speculation,13.81,% Slots,,,0.00,5.32,
8.123993392,S1-C4,Backend_Bound,26.72,% Slots,,,0.00,5.32,
8.123993392,S1-C4,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.32,
8.123993392,S1-C4,Bad_Speculation.Branch_Mispredicts,13.63,% Slots,,br_misp_retired.all_branches,0.00,5.32,
8.123993392,S1-C4,Backend_Bound.Core_Bound,19.27,% Slots,,,0.00,5.32,
8.123993392,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C5,Frontend_Bound,24.99,% Slots,,,0.00,5.33,
8.123993392,S1-C5,Bad_Speculation,10.66,% Slots,,,0.00,5.33,
8.123993392,S1-C5,Backend_Bound,31.40,% Slots,,,0.00,5.33,
8.123993392,S1-C5,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.84,% Slots,,,0.00,5.33,
8.123993392,S1-C5,Bad_Speculation.Branch_Mispredicts,10.46,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S1-C5,Backend_Bound.Memory_Bound,55.55,% Slots,,,0.00,5.33,<==
8.123993392,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
8.123993392,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.22,% Core_Clocks,,,0.00,5.33,
8.123993392,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
8.123993392,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
8.123993392,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
8.123993392,S1-C6,Frontend_Bound,27.45,% Slots,,,0.00,5.32,<==
8.123993392,S1-C6,Bad_Speculation,22.63,% Slots,,,0.00,5.32,
8.123993392,S1-C6,Backend_Bound,20.56,% Slots,,,0.00,5.32,
8.123993392,S1-C6,Bad_Speculation.Branch_Mispredicts,22.43,% Slots,,br_misp_retired.all_branches,0.00,5.32,
8.123993392,S1-C6,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.32,
8.123993392,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
8.123993392,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C7,Frontend_Bound,31.48,% Slots,,,0.00,5.33,
8.123993392,S1-C7,Bad_Speculation,22.84,% Slots,,,0.00,5.33,
8.123993392,S1-C7,Backend_Bound,19.70,% Slots,,,0.00,5.33,
8.123993392,S1-C7,Frontend_Bound.Frontend_Latency,25.66,% Slots,,rs_events.empty_end,0.00,5.33,
8.123993392,S1-C7,Bad_Speculation.Branch_Mispredicts,21.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
8.123993392,S1-C7,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.33,
8.123993392,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.07,
8.123993392,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
8.123993392,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
8.123993392,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
8.123993392,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.123993392,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
8.123993392,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
8.123993392,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
8.123993392,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
8.123993392,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
9.642768224,S0-C0,Frontend_Bound,30.29,% Slots,,,0.00,5.27,
9.642768224,S0-C0,Bad_Speculation,10.08,% Slots,,,0.00,5.27,
9.642768224,S0-C0,Backend_Bound,24.44,% Slots,,,0.00,5.27,
9.642768224,S0-C0,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S0-C0,Bad_Speculation.Branch_Mispredicts,9.92,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C0,Backend_Bound.Memory_Bound,18.18,% Slots,,,0.00,5.27,
9.642768224,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.28,
9.642768224,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
9.642768224,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
9.642768224,S0-C1,Frontend_Bound,21.62,% Slots,,,0.00,5.27,
9.642768224,S0-C1,Bad_Speculation,13.16,% Slots,,,0.00,5.27,
9.642768224,S0-C1,Backend_Bound,37.98,% Slots,,,0.00,5.27,
9.642768224,S0-C1,Retiring,26.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
9.642768224,S0-C1,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S0-C1,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C1,Backend_Bound.Memory_Bound,54.58,% Slots,,,0.00,5.27,
9.642768224,S0-C1,Retiring.Microcode_Sequencer,7.44,% Slots,,idq.ms_uops,0.00,5.27,
9.642768224,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.27,
9.642768224,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.75,% Clocks,,idq.ms_switches,0.00,5.27,
9.642768224,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
9.642768224,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S0-C2,Frontend_Bound,30.95,% Slots,,,0.00,5.27,
9.642768224,S0-C2,Backend_Bound,35.20,% Slots,,,0.00,5.27,
9.642768224,S0-C2,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.27,
9.642768224,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
9.642768224,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
9.642768224,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S0-C3,Frontend_Bound,42.71,% Slots,,,0.00,5.27,
9.642768224,S0-C3,Bad_Speculation,14.74,% Slots,,,0.00,5.27,
9.642768224,S0-C3,Backend_Bound,19.37,% Slots,,,0.00,5.27,
9.642768224,S0-C3,Retiring,27.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
9.642768224,S0-C3,Frontend_Bound.Frontend_Latency,32.57,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.27,
9.642768224,S0-C3,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C3,Backend_Bound.Core_Bound,42.00,% Slots,,,0.00,5.27,
9.642768224,S0-C3,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.27,
9.642768224,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.01,% Clocks,,,0.00,5.27,
9.642768224,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
9.642768224,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.27,
9.642768224,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.20,% Core_Clocks,,,0.00,5.27,
9.642768224,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.13,% Core_Clocks,,,0.00,5.27,
9.642768224,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S0-C4,Frontend_Bound,40.28,% Slots,,,0.00,5.27,
9.642768224,S0-C4,Bad_Speculation,13.13,% Slots,,,0.00,5.27,
9.642768224,S0-C4,Backend_Bound,25.34,% Slots,,,0.00,5.27,
9.642768224,S0-C4,Retiring,35.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
9.642768224,S0-C4,Frontend_Bound.Frontend_Latency,63.44,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S0-C4,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C4,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.27,
9.642768224,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.27,
9.642768224,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
9.642768224,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.30,% Clocks,,idq.ms_switches,0.00,5.27,
9.642768224,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S0-C5,Bad_Speculation,17.49,% Slots,,,0.00,5.27,
9.642768224,S0-C5,Bad_Speculation.Branch_Mispredicts,17.21,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C5,Backend_Bound,35.44,% Slots,,,0.00,5.27,
9.642768224,S0-C5,Backend_Bound.Memory_Bound,46.43,% Slots,,,0.00,5.27,
9.642768224,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
9.642768224,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
9.642768224,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S0-C6,Frontend_Bound,33.56,% Slots,,,0.00,5.27,
9.642768224,S0-C6,Bad_Speculation,12.61,% Slots,,,0.00,5.27,
9.642768224,S0-C6,Backend_Bound,27.91,% Slots,,,0.00,5.27,
9.642768224,S0-C6,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S0-C6,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S0-C6,Backend_Bound.Memory_Bound,97.62,% Slots,,,0.00,5.27,
9.642768224,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.28,
9.642768224,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
9.642768224,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
9.642768224,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S0-C7,Backend_Bound,53.60,% Slots,,,0.00,5.28,
9.642768224,S0-C7,Retiring,24.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
9.642768224,S0-C7,Backend_Bound.Memory_Bound,43.56,% Slots,,,0.00,5.27,
9.642768224,S0-C7,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.27,
9.642768224,S0-C7,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.27,
9.642768224,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.27,
9.642768224,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
9.642768224,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.57,% Clocks,,,0.00,5.24,
9.642768224,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
9.642768224,S1-C0,Frontend_Bound,36.25,% Slots,,,0.00,5.27,
9.642768224,S1-C0,Bad_Speculation,10.31,% Slots,,,0.00,5.27,
9.642768224,S1-C0,Backend_Bound,13.85,% Slots,,,0.00,5.27,
9.642768224,S1-C0,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.26,<==
9.642768224,S1-C0,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.27,
9.642768224,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S1-C1,Frontend_Bound,27.35,% Slots,,,0.00,5.27,<==
9.642768224,S1-C1,Bad_Speculation,15.22,% Slots,,,0.00,5.27,
9.642768224,S1-C1,Backend_Bound,27.26,% Slots,,,0.00,5.27,
9.642768224,S1-C1,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.31,% Slots,,,0.00,5.27,
9.642768224,S1-C1,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C1,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.27,
9.642768224,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.27,
9.642768224,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.88,% Core_Clocks,,,0.00,5.27,
9.642768224,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.79,% Core_Clocks,,,0.00,5.27,
9.642768224,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
9.642768224,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
9.642768224,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S1-C2,Frontend_Bound,24.73,% Slots,,,0.00,5.27,
9.642768224,S1-C2,Bad_Speculation,24.56,% Slots,,,0.00,5.27,
9.642768224,S1-C2,Backend_Bound,14.01,% Slots,,,0.00,5.27,
9.642768224,S1-C2,Frontend_Bound.Frontend_Bandwidth,40.59,% Slots,,,0.00,5.27,
9.642768224,S1-C2,Bad_Speculation.Branch_Mispredicts,24.36,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.08,% Core_Clocks,,,0.00,5.27,
9.642768224,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.98,% Core_Clocks,,,0.00,5.28,<==
9.642768224,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S1-C3,Bad_Speculation,17.36,% Slots,,,0.00,5.27,
9.642768224,S1-C3,Bad_Speculation.Branch_Mispredicts,17.24,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C3,Backend_Bound,33.04,% Slots,,,0.00,5.27,
9.642768224,S1-C3,Backend_Bound.Memory_Bound,12.51,% Slots,,,0.00,5.27,
9.642768224,S1-C3,Backend_Bound.Core_Bound,20.53,% Slots,,,0.00,5.27,
9.642768224,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.93,% Clocks,,,0.00,5.27,<==
9.642768224,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
9.642768224,S1-C4,Frontend_Bound,28.86,% Slots,,,0.00,5.27,
9.642768224,S1-C4,Bad_Speculation,14.75,% Slots,,,0.00,5.27,
9.642768224,S1-C4,Backend_Bound,26.21,% Slots,,,0.00,5.27,
9.642768224,S1-C4,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S1-C4,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C4,Backend_Bound.Memory_Bound,12.78,% Slots,,,0.00,5.27,
9.642768224,S1-C4,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.27,
9.642768224,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
9.642768224,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
9.642768224,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
9.642768224,S1-C5,Frontend_Bound,25.05,% Slots,,,0.00,5.27,
9.642768224,S1-C5,Backend_Bound,42.30,% Slots,,,0.00,5.27,
9.642768224,S1-C5,Retiring,24.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
9.642768224,S1-C5,Backend_Bound.Core_Bound,34.15,% Slots,,,0.00,5.27,<==
9.642768224,S1-C5,Retiring.Microcode_Sequencer,6.55,% Slots,,idq.ms_uops,0.00,5.28,
9.642768224,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.27,
9.642768224,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
9.642768224,S1-C6,Frontend_Bound,36.68,% Slots,,,0.00,5.27,
9.642768224,S1-C6,Bad_Speculation,11.91,% Slots,,,0.00,5.27,
9.642768224,S1-C6,Backend_Bound,23.36,% Slots,,,0.00,5.27,
9.642768224,S1-C6,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.27,
9.642768224,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.62,% Slots,,,0.00,5.27,
9.642768224,S1-C6,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C6,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.26,
9.642768224,S1-C6,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.26,
9.642768224,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.27,
9.642768224,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.81,% Core_Clocks,,,0.00,5.27,<==
9.642768224,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.04,% Core_Clocks,,,0.00,5.27,
9.642768224,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
9.642768224,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
9.642768224,S1-C7,Frontend_Bound,27.49,% Slots,,,0.00,5.27,
9.642768224,S1-C7,Bad_Speculation,21.19,% Slots,,,0.00,5.27,
9.642768224,S1-C7,Backend_Bound,22.23,% Slots,,,0.00,5.27,
9.642768224,S1-C7,Frontend_Bound.Frontend_Bandwidth,40.69,% Slots,,,0.00,5.27,
9.642768224,S1-C7,Bad_Speculation.Branch_Mispredicts,20.91,% Slots,,br_misp_retired.all_branches,0.00,5.27,
9.642768224,S1-C7,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.26,
9.642768224,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.29,% Core_Clocks,,,0.00,5.28,
9.642768224,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.40,% Core_Clocks,,,0.00,5.28,<==
9.642768224,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
9.642768224,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
9.642768224,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
9.642768224,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
9.642768224,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
9.642768224,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
9.642768224,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
9.642768224,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
9.642768224,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
9.642768224,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
9.642768224,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
11.142207484,S0-C0,Bad_Speculation,13.40,% Slots,,,0.00,5.07,
11.142207484,S0-C0,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.07,
11.142207484,S0-C0,Backend_Bound,30.85,% Slots,,,0.00,5.07,
11.142207484,S0-C0,Backend_Bound.Memory_Bound,24.24,% Slots,,,0.00,5.07,
11.142207484,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
11.142207484,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C1,Frontend_Bound,32.16,% Slots,,,0.00,5.07,
11.142207484,S0-C1,Backend_Bound,33.72,% Slots,,,0.00,5.07,<==
11.142207484,S0-C1,Frontend_Bound.Frontend_Latency,20.58,% Slots,,rs_events.empty_end,0.00,5.07,
11.142207484,S0-C1,Backend_Bound.Memory_Bound,18.87,% Slots,,,0.00,5.07,
11.142207484,S0-C1,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.07,
11.142207484,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.33,
11.142207484,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
11.142207484,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.142207484,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.30,% Clocks,,,0.00,5.07,
11.142207484,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C2,Backend_Bound,74.87,% Slots,,,0.00,5.07,
11.142207484,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C3,Frontend_Bound,31.55,% Slots,,,0.00,5.34,
11.142207484,S0-C3,Bad_Speculation,12.55,% Slots,,,0.00,5.34,
11.142207484,S0-C3,Backend_Bound,24.92,% Slots,,,0.00,5.34,
11.142207484,S0-C3,Frontend_Bound.Frontend_Latency,23.39,% Slots,,rs_events.empty_end,0.00,5.07,
11.142207484,S0-C3,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S0-C3,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.07,
11.142207484,S0-C3,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.07,
11.142207484,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.33,
11.142207484,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
11.142207484,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
11.142207484,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.142207484,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.67,% Clocks,,,0.00,5.07,
11.142207484,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C4,Bad_Speculation,11.80,% Slots,,,0.00,5.33,
11.142207484,S0-C4,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.33,
11.142207484,S0-C4,Backend_Bound,46.67,% Slots,,,0.00,5.33,
11.142207484,S0-C4,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.07,
11.142207484,S0-C4,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.07,
11.142207484,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
11.142207484,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.43,% Clocks,,,0.00,5.07,
11.142207484,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C5,Bad_Speculation,13.48,% Slots,,,0.00,5.33,
11.142207484,S0-C5,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.33,
11.142207484,S0-C5,Backend_Bound,34.24,% Slots,,,0.00,5.33,
11.142207484,S0-C5,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.07,
11.142207484,S0-C5,Backend_Bound.Core_Bound,20.69,% Slots,,,0.00,5.07,<==
11.142207484,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C6,Frontend_Bound.Frontend_Bandwidth,24.38,% Slots,,,0.00,5.07,
11.142207484,S0-C6,Bad_Speculation.Branch_Mispredicts,13.27,% Slots,,br_misp_retired.all_branches,0.00,5.33,
11.142207484,S0-C6,Backend_Bound.Core_Bound,28.86,% Slots,,,0.00,5.07,
11.142207484,S0-C6,Bad_Speculation,13.42,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.33,
11.142207484,S0-C6,Backend_Bound,38.82,% Slots,,,0.00,5.33,
11.142207484,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.30,% Clocks,,,0.00,5.07,<==
11.142207484,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.21,% Slots,,,0.00,5.07,
11.142207484,S0-C7,Backend_Bound.Memory_Bound,36.29,% Slots,,,0.00,5.07,
11.142207484,S0-C7,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.07,
11.142207484,S0-C7,Backend_Bound,52.68,% Slots,,,0.00,5.34,
11.142207484,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.18,% Core_Clocks,,,0.00,5.07,
11.142207484,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
11.142207484,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.67,% Clocks,,,0.00,5.06,
11.142207484,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C0,Frontend_Bound,28.14,% Slots,,,0.00,5.34,<==
11.142207484,S1-C0,Bad_Speculation,15.36,% Slots,,,0.00,5.34,
11.142207484,S1-C0,Backend_Bound,23.84,% Slots,,,0.00,5.34,
11.142207484,S1-C0,Frontend_Bound.Frontend_Latency,20.74,% Slots,,rs_events.empty_end,0.00,5.07,
11.142207484,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.17,% Slots,,,0.00,5.07,
11.142207484,S1-C0,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S1-C0,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.07,
11.142207484,S1-C0,Backend_Bound.Core_Bound,11.93,% Slots,,,0.00,5.07,
11.142207484,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.34,
11.142207484,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.12,% Core_Clocks,,,0.00,5.34,
11.142207484,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.53,% Core_Clocks,,,0.00,5.06,
11.142207484,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.07,% Clocks,,,0.00,5.07,
11.142207484,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C1,Frontend_Bound,25.13,% Slots,,,0.00,5.34,
11.142207484,S1-C1,Backend_Bound,40.23,% Slots,,,0.00,5.34,
11.142207484,S1-C1,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
11.142207484,S1-C1,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.07,
11.142207484,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.07,
11.142207484,S1-C1,Backend_Bound.Memory_Bound,14.09,% Slots,,,0.00,5.07,
11.142207484,S1-C1,Backend_Bound.Core_Bound,26.14,% Slots,,,0.00,5.07,<==
11.142207484,S1-C1,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.34,
11.142207484,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.34,
11.142207484,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.97,% Clocks,,idq.ms_switches,0.00,5.34,
11.142207484,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.53,% Core_Clocks,,,0.00,5.34,
11.142207484,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.12,% Core_Clocks,,,0.00,5.06,
11.142207484,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
11.142207484,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C2,Frontend_Bound,31.67,% Slots,,,0.00,5.33,<==
11.142207484,S1-C2,Backend_Bound,20.69,% Slots,,,0.00,5.33,
11.142207484,S1-C2,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.31,
11.142207484,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.78,% Slots,,,0.00,5.07,
11.142207484,S1-C2,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.28,
11.142207484,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.34,
11.142207484,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
11.142207484,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.80,% Core_Clocks,,,0.00,5.34,
11.142207484,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.07,
11.142207484,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C3,Frontend_Bound,20.46,% Slots,,,0.00,5.33,
11.142207484,S1-C3,Bad_Speculation,13.33,% Slots,,,0.00,5.33,
11.142207484,S1-C3,Backend_Bound,39.37,% Slots,,,0.00,5.33,
11.142207484,S1-C3,Retiring,23.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
11.142207484,S1-C3,Frontend_Bound.Frontend_Bandwidth,62.62,% Slots,,,0.00,5.07,
11.142207484,S1-C3,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.33,
11.142207484,S1-C3,Backend_Bound.Memory_Bound,12.86,% Slots,,,0.00,5.28,
11.142207484,S1-C3,Backend_Bound.Core_Bound,26.51,% Slots,,,0.00,5.28,<==
11.142207484,S1-C3,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.33,
11.142207484,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.07,% Clocks,,idq.ms_switches,0.00,5.34,
11.142207484,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.63,% Core_Clocks,,,0.00,5.34,
11.142207484,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.142207484,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C4,Frontend_Bound,34.92,% Slots,,,0.00,5.34,
11.142207484,S1-C4,Backend_Bound,32.67,% Slots,,,0.00,5.34,
11.142207484,S1-C4,Frontend_Bound.Frontend_Latency,38.77,% Slots,,rs_events.empty_end,0.00,5.3,
11.142207484,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.07,
11.142207484,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.35,
11.142207484,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
11.142207484,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.66,% Core_Clocks,,,0.00,5.33,
11.142207484,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.73,% Core_Clocks,,,0.00,5.07,
11.142207484,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
11.142207484,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
11.142207484,S1-C5,Frontend_Bound,30.30,% Slots,,,0.00,5.33,
11.142207484,S1-C5,Backend_Bound,35.51,% Slots,,,0.00,5.33,
11.142207484,S1-C5,Retiring,27.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
11.142207484,S1-C5,Frontend_Bound.Frontend_Latency,34.79,% Slots,,rs_events.empty_end,0.00,5.31,
11.142207484,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.66,% Slots,,,0.00,5.08,
11.142207484,S1-C5,Backend_Bound.Memory_Bound,61.03,% Slots,,,0.00,5.28,
11.142207484,S1-C5,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.34,
11.142207484,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.20,% Clocks,,idq.ms_switches,0.00,5.33,
11.142207484,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.03,% Core_Clocks,,,0.00,5.33,
11.142207484,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.01,% Core_Clocks,,,0.00,5.06,
11.142207484,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
11.142207484,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C6,Frontend_Bound,26.94,% Slots,,,0.00,5.34,
11.142207484,S1-C6,Backend_Bound,40.45,% Slots,,,0.00,5.34,
11.142207484,S1-C6,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.31,
11.142207484,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.87,% Slots,,,0.00,5.07,
11.142207484,S1-C6,Backend_Bound.Memory_Bound,83.87,% Slots,,,0.00,5.28,
11.142207484,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
11.142207484,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.65,% Core_Clocks,,,0.00,5.33,
11.142207484,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.25,% Core_Clocks,,,0.00,5.07,
11.142207484,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
11.142207484,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
11.142207484,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.00,% Slots,,,0.00,5.08,
11.142207484,S1-C7,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.33,
11.142207484,S1-C7,Backend_Bound,49.98,% Slots,,,0.00,5.34,
11.142207484,S1-C7,Retiring,19.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
11.142207484,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.34,
11.142207484,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
11.142207484,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
11.142207484,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
11.142207484,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
11.142207484,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
11.142207484,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
12.639803818,S0-C0,Frontend_Bound,25.67,% Slots,,,0.00,5.07,
12.639803818,S0-C0,Bad_Speculation,10.20,% Slots,,,0.00,5.07,
12.639803818,S0-C0,Backend_Bound,40.19,% Slots,,,0.00,5.07,
12.639803818,S0-C0,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.07,
12.639803818,S0-C0,Bad_Speculation.Branch_Mispredicts,10.08,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C0,Backend_Bound.Memory_Bound,23.47,% Slots,,,0.00,5.07,<==
12.639803818,S0-C0,Backend_Bound.Core_Bound,16.72,% Slots,,,0.00,5.07,
12.639803818,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.34,
12.639803818,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.639803818,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.639803818,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.639803818,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C1,Backend_Bound,66.79,% Slots,,,0.00,5.07,
12.639803818,S0-C1,Backend_Bound.Memory_Bound,40.21,% Slots,,,0.00,5.07,
12.639803818,S0-C1,Backend_Bound.Core_Bound,26.58,% Slots,,,0.00,5.07,
12.639803818,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
12.639803818,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C2,Frontend_Bound,40.97,% Slots,,,0.00,5.07,
12.639803818,S0-C2,Bad_Speculation,10.47,% Slots,,,0.00,5.07,
12.639803818,S0-C2,Backend_Bound,17.91,% Slots,,,0.00,5.07,
12.639803818,S0-C2,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.07,
12.639803818,S0-C2,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C2,Backend_Bound.Memory_Bound,10.59,% Slots,,,0.00,5.07,
12.639803818,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.20,% Clocks,,,0.00,5.34,
12.639803818,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
12.639803818,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C3,Frontend_Bound,39.14,% Slots,,,0.00,5.07,
12.639803818,S0-C3,Bad_Speculation,18.28,% Slots,,,0.00,5.07,
12.639803818,S0-C3,Backend_Bound,21.77,% Slots,,,0.00,5.07,
12.639803818,S0-C3,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.07,
12.639803818,S0-C3,Bad_Speculation.Branch_Mispredicts,18.07,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C3,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.07,
12.639803818,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.34,
12.639803818,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
12.639803818,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
12.639803818,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C4,Frontend_Bound,44.52,% Slots,,,0.00,5.07,
12.639803818,S0-C4,Bad_Speculation,11.74,% Slots,,,0.00,5.07,
12.639803818,S0-C4,Backend_Bound,24.71,% Slots,,,0.00,5.07,
12.639803818,S0-C4,Frontend_Bound.Frontend_Latency,67.24,% Slots,,rs_events.empty_end,0.00,5.07,
12.639803818,S0-C4,Bad_Speculation.Branch_Mispredicts,11.55,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C4,Backend_Bound.Core_Bound,84.73,% Slots,,,0.00,5.07,
12.639803818,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.34,
12.639803818,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
12.639803818,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C5,Bad_Speculation,13.46,% Slots,,,0.00,5.07,
12.639803818,S0-C5,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C5,Backend_Bound,37.46,% Slots,,,0.00,5.07,
12.639803818,S0-C5,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.07,
12.639803818,S0-C5,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.07,
12.639803818,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.639803818,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
12.639803818,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.38,% Clocks,,,0.00,5.34,
12.639803818,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C6,Bad_Speculation,14.78,% Slots,,,0.00,5.07,
12.639803818,S0-C6,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C6,Backend_Bound,42.32,% Slots,,,0.00,5.07,<==
12.639803818,S0-C6,Backend_Bound.Memory_Bound,23.56,% Slots,,,0.00,5.07,
12.639803818,S0-C6,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.07,
12.639803818,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.06,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
12.639803818,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.46,% Clocks,,,0.00,5.34,
12.639803818,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C7,Bad_Speculation,13.48,% Slots,,,0.00,5.07,
12.639803818,S0-C7,Bad_Speculation.Branch_Mispredicts,13.40,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S0-C7,Backend_Bound,42.55,% Slots,,,0.00,5.07,<==
12.639803818,S0-C7,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.07,
12.639803818,S0-C7,Backend_Bound.Core_Bound,22.68,% Slots,,,0.00,5.07,
12.639803818,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.64,% Clocks,,,0.00,5.35,
12.639803818,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C0,Backend_Bound,51.45,% Slots,,,0.00,5.07,
12.639803818,S1-C0,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.07,<==
12.639803818,S1-C0,Backend_Bound.Core_Bound,20.28,% Slots,,,0.00,5.07,
12.639803818,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
12.639803818,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,7.55,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
12.639803818,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,13.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.73,% Clocks,,,0.00,5.34,
12.639803818,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C1,Bad_Speculation,14.35,% Slots,,,0.00,5.07,
12.639803818,S1-C1,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S1-C1,Backend_Bound,48.44,% Slots,,,0.00,5.07,
12.639803818,S1-C1,Backend_Bound.Memory_Bound,32.92,% Slots,,,0.00,5.07,
12.639803818,S1-C1,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.07,
12.639803818,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,17.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
12.639803818,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C2,Bad_Speculation,11.39,% Slots,,,0.00,5.07,
12.639803818,S1-C2,Bad_Speculation.Branch_Mispredicts,11.31,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S1-C2,Backend_Bound,41.29,% Slots,,,0.00,5.07,
12.639803818,S1-C2,Backend_Bound.Memory_Bound,24.78,% Slots,,,0.00,5.07,<==
12.639803818,S1-C2,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.07,
12.639803818,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
12.639803818,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.31,% Clocks,,,0.00,5.34,
12.639803818,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C3,Frontend_Bound,34.17,% Slots,,,0.00,5.07,<==
12.639803818,S1-C3,Bad_Speculation,10.66,% Slots,,,0.00,5.07,
12.639803818,S1-C3,Backend_Bound,14.55,% Slots,,,0.00,5.07,
12.639803818,S1-C3,Frontend_Bound.Frontend_Latency,17.03,% Slots,,rs_events.empty_end,0.00,5.07,
12.639803818,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.77,% Slots,,,0.00,5.07,
12.639803818,S1-C3,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.34,
12.639803818,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.639803818,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.31,% Core_Clocks,,,0.00,5.07,
12.639803818,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C4,Frontend_Bound,21.54,% Slots,,,0.00,5.07,
12.639803818,S1-C4,Bad_Speculation,19.69,% Slots,,,0.00,5.07,
12.639803818,S1-C4,Backend_Bound,22.93,% Slots,,,0.00,5.07,
12.639803818,S1-C4,Bad_Speculation.Branch_Mispredicts,19.54,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S1-C4,Backend_Bound.Memory_Bound,38.83,% Slots,,,0.00,5.07,
12.639803818,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
12.639803818,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C5,Frontend_Bound,30.09,% Slots,,,0.00,5.06,
12.639803818,S1-C5,Backend_Bound,33.63,% Slots,,,0.00,5.06,<==
12.639803818,S1-C5,Backend_Bound.Memory_Bound,15.83,% Slots,,,0.00,5.06,
12.639803818,S1-C5,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.06,
12.639803818,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.639803818,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.50,% Clocks,,,0.00,5.34,
12.639803818,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
12.639803818,S1-C6,Bad_Speculation,13.88,% Slots,,,0.00,5.07,
12.639803818,S1-C6,Bad_Speculation.Branch_Mispredicts,13.80,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.639803818,S1-C6,Backend_Bound,39.81,% Slots,,,0.00,5.07,
12.639803818,S1-C6,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.07,
12.639803818,S1-C6,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.07,
12.639803818,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,<==
12.639803818,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.43,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.68,
12.639803818,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
12.639803818,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.57,% Clocks,,,0.00,5.34,
12.639803818,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C7,Frontend_Bound,42.31,% Slots,,,0.00,5.07,
12.639803818,S1-C7,Bad_Speculation,10.62,% Slots,,,0.00,5.07,
12.639803818,S1-C7,Backend_Bound,25.71,% Slots,,,0.00,5.07,
12.639803818,S1-C7,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.07,
12.639803818,S1-C7,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.06,
12.639803818,S1-C7,Backend_Bound.Memory_Bound,12.27,% Slots,,,0.00,5.07,
12.639803818,S1-C7,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.07,
12.639803818,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.05,% Clocks,,,0.00,5.34,
12.639803818,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
12.639803818,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.639803818,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
12.639803818,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
12.639803818,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.639803818,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.439893188,S0-C0,Frontend_Bound,32.10,% Slots,,,0.00,5.29,
15.439893188,S0-C0,Bad_Speculation,11.43,% Slots,,,0.00,5.29,
15.439893188,S0-C0,Backend_Bound,32.01,% Slots,,,0.00,5.29,
15.439893188,S0-C0,Retiring,27.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C0,Frontend_Bound.Frontend_Latency,30.26,% Slots,,rs_events.empty_end,0.00,5.29,
15.439893188,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.29,
15.439893188,S0-C0,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C0,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.14,
15.439893188,S0-C0,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.14,
15.439893188,S0-C0,Retiring.Microcode_Sequencer,5.21,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.29,
15.439893188,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
15.439893188,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.26,% Core_Clocks,,,0.00,5.29,
15.439893188,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C1,Frontend_Bound,44.28,% Slots,,,0.00,5.29,<==
15.439893188,S0-C1,Backend_Bound,14.13,% Slots,,,0.00,5.29,
15.439893188,S0-C1,Retiring,23.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C1,Frontend_Bound.Frontend_Latency,17.48,% Slots,,rs_events.empty_end,0.00,5.29,
15.439893188,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.29,
15.439893188,S0-C1,Retiring.Microcode_Sequencer,6.63,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.80,% Clocks,,,0.00,5.29,
15.439893188,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.27,% Core_Clocks,,,0.00,5.29,
15.439893188,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C2,Frontend_Bound,27.25,% Slots,,,0.00,5.28,
15.439893188,S0-C2,Bad_Speculation,10.69,% Slots,,,0.00,5.28,
15.439893188,S0-C2,Backend_Bound,42.34,% Slots,,,0.00,5.28,
15.439893188,S0-C2,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C2,Frontend_Bound.Frontend_Latency,31.19,% Slots,,rs_events.empty_end,0.00,5.28,
15.439893188,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.27,% Slots,,,0.00,5.28,
15.439893188,S0-C2,Bad_Speculation.Branch_Mispredicts,10.42,% Slots,,br_misp_retired.all_branches,0.00,5.28,
15.439893188,S0-C2,Backend_Bound.Memory_Bound,55.26,% Slots,,,0.00,5.14,<==
15.439893188,S0-C2,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.29,
15.439893188,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.32,% Core_Clocks,,,0.00,5.29,
15.439893188,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
15.439893188,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
15.439893188,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C3,Frontend_Bound,27.06,% Slots,,,0.00,5.29,
15.439893188,S0-C3,Bad_Speculation,14.93,% Slots,,,0.00,5.29,
15.439893188,S0-C3,Backend_Bound,28.88,% Slots,,,0.00,5.29,
15.439893188,S0-C3,Retiring,15.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C3,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.28,
15.439893188,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.29,
15.439893188,S0-C3,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C3,Backend_Bound.Core_Bound,65.80,% Slots,,,0.00,5.14,<==
15.439893188,S0-C3,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.29,
15.439893188,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.99,% Core_Clocks,,,0.00,5.29,
15.439893188,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C4,Frontend_Bound,40.70,% Slots,,,0.00,5.29,
15.439893188,S0-C4,Bad_Speculation,12.95,% Slots,,,0.00,5.29,
15.439893188,S0-C4,Backend_Bound,26.74,% Slots,,,0.00,5.29,
15.439893188,S0-C4,Retiring,14.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C4,Frontend_Bound.Frontend_Latency,29.72,% Slots,,rs_events.empty_end,0.00,5.28,
15.439893188,S0-C4,Frontend_Bound.Frontend_Bandwidth,66.85,% Slots,,,0.00,5.29,
15.439893188,S0-C4,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C4,Backend_Bound.Memory_Bound,12.71,% Slots,,,0.00,5.14,
15.439893188,S0-C4,Backend_Bound.Core_Bound,14.04,% Slots,,,0.00,5.14,
15.439893188,S0-C4,Retiring.Microcode_Sequencer,9.73,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.75,% Clocks,,,0.00,5.29,
15.439893188,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.39,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.57,% Core_Clocks,,,0.00,5.29,<==
15.439893188,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
15.439893188,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C5,Frontend_Bound,38.08,% Slots,,,0.00,5.29,
15.439893188,S0-C5,Bad_Speculation,15.35,% Slots,,,0.00,5.29,
15.439893188,S0-C5,Backend_Bound,26.63,% Slots,,,0.00,5.29,
15.439893188,S0-C5,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C5,Frontend_Bound.Frontend_Latency,26.98,% Slots,,rs_events.empty_end,0.00,5.28,
15.439893188,S0-C5,Frontend_Bound.Frontend_Bandwidth,32.67,% Slots,,,0.00,5.29,
15.439893188,S0-C5,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C5,Backend_Bound.Memory_Bound,46.67,% Slots,,,0.00,5.14,
15.439893188,S0-C5,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.29,
15.439893188,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.33,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.81,% Core_Clocks,,,0.00,5.29,<==
15.439893188,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
15.439893188,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C6,Backend_Bound,72.10,% Slots,,,0.00,5.29,
15.439893188,S0-C6,Retiring,19.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S0-C6,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.15,
15.439893188,S0-C6,Backend_Bound.Core_Bound,56.08,% Slots,,,0.00,5.15,
15.439893188,S0-C6,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.28,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
15.439893188,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.88,% Clocks,,,0.00,5.29,<==
15.439893188,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C7,Frontend_Bound,34.83,% Slots,,,0.00,5.29,
15.439893188,S0-C7,Bad_Speculation,10.52,% Slots,,,0.00,5.29,
15.439893188,S0-C7,Backend_Bound,32.37,% Slots,,,0.00,5.29,
15.439893188,S0-C7,Frontend_Bound.Frontend_Bandwidth,42.98,% Slots,,,0.00,5.29,
15.439893188,S0-C7,Bad_Speculation.Branch_Mispredicts,10.28,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S0-C7,Backend_Bound.Memory_Bound,17.57,% Slots,,,0.00,5.15,
15.439893188,S0-C7,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.15,
15.439893188,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.85,% Core_Clocks,,,0.00,5.29,<==
15.439893188,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.56,% Core_Clocks,,,0.00,5.29,
15.439893188,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.30,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.15,
15.439893188,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C0,Frontend_Bound,38.70,% Slots,,,0.00,5.29,<==
15.439893188,S1-C0,Backend_Bound,36.10,% Slots,,,0.00,5.29,
15.439893188,S1-C0,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.15,
15.439893188,S1-C0,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.15,
15.439893188,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.34,% Clocks,,,0.00,5.28,
15.439893188,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C1,Frontend_Bound,33.23,% Slots,,,0.00,5.29,<==
15.439893188,S1-C1,Bad_Speculation,14.33,% Slots,,,0.00,5.29,
15.439893188,S1-C1,Backend_Bound,31.47,% Slots,,,0.00,5.29,
15.439893188,S1-C1,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S1-C1,Backend_Bound.Core_Bound,63.16,% Slots,,,0.00,5.15,
15.439893188,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C2,Frontend_Bound,40.63,% Slots,,,0.00,5.29,
15.439893188,S1-C2,Backend_Bound,31.94,% Slots,,,0.00,5.29,
15.439893188,S1-C2,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S1-C2,Frontend_Bound.Frontend_Latency,29.80,% Slots,,rs_events.empty_end,0.00,5.29,<==
15.439893188,S1-C2,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.15,
15.439893188,S1-C2,Retiring.Microcode_Sequencer,2.60,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
15.439893188,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C3,Frontend_Bound,34.17,% Slots,,,0.00,5.29,
15.439893188,S1-C3,Backend_Bound,22.66,% Slots,,,0.00,5.29,
15.439893188,S1-C3,Retiring,24.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
15.439893188,S1-C3,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.29,
15.439893188,S1-C3,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.15,
15.439893188,S1-C3,Retiring.Microcode_Sequencer,4.98,% Slots,,idq.ms_uops,0.00,5.29,
15.439893188,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.29,
15.439893188,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
15.439893188,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.29,
15.439893188,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
15.439893188,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C4,Bad_Speculation,18.01,% Slots,,,0.00,5.29,
15.439893188,S1-C4,Bad_Speculation.Branch_Mispredicts,17.67,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S1-C4,Backend_Bound,31.82,% Slots,,,0.00,5.29,<==
15.439893188,S1-C4,Backend_Bound.Memory_Bound,16.90,% Slots,,,0.00,5.15,
15.439893188,S1-C4,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.15,
15.439893188,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C5,Backend_Bound,45.66,% Slots,,,0.00,5.28,
15.439893188,S1-C5,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.15,
15.439893188,S1-C5,Backend_Bound.Core_Bound,28.26,% Slots,,,0.00,5.15,
15.439893188,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
15.439893188,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
15.439893188,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.52,% Clocks,,,0.00,5.29,<==
15.439893188,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C6,Frontend_Bound,33.14,% Slots,,,0.00,5.29,
15.439893188,S1-C6,Backend_Bound,14.69,% Slots,,,0.00,5.29,
15.439893188,S1-C6,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.29,<==
15.439893188,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.29,
15.439893188,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.29,
15.439893188,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.65,% Core_Clocks,,,0.00,5.29,
15.439893188,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C7,Bad_Speculation,20.50,% Slots,,,0.00,5.29,
15.439893188,S1-C7,Bad_Speculation.Branch_Mispredicts,20.12,% Slots,,br_misp_retired.all_branches,0.00,5.29,
15.439893188,S1-C7,Backend_Bound,24.49,% Slots,,,0.00,5.29,
15.439893188,S1-C7,Backend_Bound.Memory_Bound,18.85,% Slots,,,0.00,5.15,<==
15.439893188,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
15.439893188,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
15.439893188,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
15.439893188,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
16.931834128,S0-C0,Frontend_Bound,25.39,% Slots,,,0.00,5.19,
16.931834128,S0-C0,Bad_Speculation,15.29,% Slots,,,0.00,5.19,
16.931834128,S0-C0,Backend_Bound,24.69,% Slots,,,0.00,5.19,
16.931834128,S0-C0,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.19,
16.931834128,S0-C0,Bad_Speculation.Branch_Mispredicts,15.09,% Slots,,br_misp_retired.all_branches,0.00,5.19,
16.931834128,S0-C0,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.19,
16.931834128,S0-C0,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.19,
16.931834128,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
16.931834128,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.22,% Clocks,,,0.00,5.1,
16.931834128,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C1,Frontend_Bound,37.65,% Slots,,,0.00,5.35,
16.931834128,S0-C1,Bad_Speculation,15.07,% Slots,,,0.00,5.35,
16.931834128,S0-C1,Backend_Bound,12.99,% Slots,,,0.00,5.35,
16.931834128,S0-C1,Frontend_Bound.Frontend_Latency,23.97,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C1,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.76,% Clocks,,,0.00,5.09,
16.931834128,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
16.931834128,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C2,Frontend_Bound,21.33,% Slots,,,0.00,5.35,
16.931834128,S0-C2,Bad_Speculation,14.33,% Slots,,,0.00,5.35,
16.931834128,S0-C2,Backend_Bound,33.79,% Slots,,,0.00,5.35,
16.931834128,S0-C2,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C2,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C2,Backend_Bound.Memory_Bound,43.29,% Slots,,,0.00,5.35,
16.931834128,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
16.931834128,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
16.931834128,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C3,Frontend_Bound,35.28,% Slots,,,0.00,5.35,
16.931834128,S0-C3,Bad_Speculation,16.26,% Slots,,,0.00,5.35,
16.931834128,S0-C3,Backend_Bound,14.78,% Slots,,,0.00,5.35,
16.931834128,S0-C3,Frontend_Bound.Frontend_Latency,28.28,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.94,% Slots,,,0.00,5.24,
16.931834128,S0-C3,Bad_Speculation.Branch_Mispredicts,16.10,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C3,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.35,
16.931834128,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.09,
16.931834128,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
16.931834128,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.81,% Core_Clocks,,,0.00,5.35,
16.931834128,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.28,% Core_Clocks,,,0.00,5.35,
16.931834128,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
16.931834128,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C4,Frontend_Bound,39.92,% Slots,,,0.00,5.35,
16.931834128,S0-C4,Bad_Speculation,13.96,% Slots,,,0.00,5.35,
16.931834128,S0-C4,Backend_Bound,15.62,% Slots,,,0.00,5.35,
16.931834128,S0-C4,Frontend_Bound.Frontend_Latency,29.39,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.99,% Slots,,,0.00,5.24,
16.931834128,S0-C4,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.08,
16.931834128,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
16.931834128,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.25,% Core_Clocks,,,0.00,5.35,
16.931834128,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C5,Frontend_Bound,36.63,% Slots,,,0.00,5.35,<==
16.931834128,S0-C5,Bad_Speculation,17.15,% Slots,,,0.00,5.35,
16.931834128,S0-C5,Backend_Bound,15.10,% Slots,,,0.00,5.35,
16.931834128,S0-C5,Frontend_Bound.Frontend_Latency,25.29,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.53,% Slots,,,0.00,5.24,
16.931834128,S0-C5,Bad_Speculation.Branch_Mispredicts,16.99,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C5,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.35,
16.931834128,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
16.931834128,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.40,% Core_Clocks,,,0.00,5.35,
16.931834128,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
16.931834128,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
16.931834128,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C6,Frontend_Bound,31.80,% Slots,,,0.00,5.35,<==
16.931834128,S0-C6,Bad_Speculation,18.87,% Slots,,,0.00,5.35,
16.931834128,S0-C6,Backend_Bound,16.72,% Slots,,,0.00,5.35,
16.931834128,S0-C6,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.03,% Slots,,,0.00,5.24,
16.931834128,S0-C6,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C6,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.35,
16.931834128,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.09,
16.931834128,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
16.931834128,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.11,% Core_Clocks,,,0.00,5.35,
16.931834128,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.14,% Core_Clocks,,,0.00,5.35,
16.931834128,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
16.931834128,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C7,Frontend_Bound,33.35,% Slots,,,0.00,5.35,<==
16.931834128,S0-C7,Bad_Speculation,16.93,% Slots,,,0.00,5.35,
16.931834128,S0-C7,Backend_Bound,16.19,% Slots,,,0.00,5.35,
16.931834128,S0-C7,Frontend_Bound.Frontend_Latency,22.40,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.63,% Slots,,,0.00,5.23,
16.931834128,S0-C7,Bad_Speculation.Branch_Mispredicts,16.74,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S0-C7,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.35,
16.931834128,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.08,
16.931834128,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
16.931834128,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.60,% Core_Clocks,,,0.00,5.36,
16.931834128,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.65,% Core_Clocks,,,0.00,5.36,
16.931834128,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
16.931834128,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C0,Frontend_Bound,36.80,% Slots,,,0.00,5.35,
16.931834128,S1-C0,Bad_Speculation,15.72,% Slots,,,0.00,5.35,
16.931834128,S1-C0,Backend_Bound,18.16,% Slots,,,0.00,5.35,
16.931834128,S1-C0,Frontend_Bound.Frontend_Latency,20.75,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.14,% Slots,,,0.00,5.24,
16.931834128,S1-C0,Bad_Speculation.Branch_Mispredicts,15.56,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C0,Backend_Bound.Memory_Bound,12.53,% Slots,,,0.00,5.35,
16.931834128,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.09,
16.931834128,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
16.931834128,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.00,% Core_Clocks,,,0.00,5.35,
16.931834128,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C1,Frontend_Bound,33.57,% Slots,,,0.00,5.35,<==
16.931834128,S1-C1,Bad_Speculation,18.81,% Slots,,,0.00,5.35,
16.931834128,S1-C1,Backend_Bound,14.23,% Slots,,,0.00,5.35,
16.931834128,S1-C1,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.59,% Slots,,,0.00,5.24,
16.931834128,S1-C1,Bad_Speculation.Branch_Mispredicts,18.67,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.09,
16.931834128,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
16.931834128,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.00,% Core_Clocks,,,0.00,5.36,
16.931834128,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.02,% Core_Clocks,,,0.00,5.35,
16.931834128,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C2,Frontend_Bound,38.85,% Slots,,,0.00,5.35,
16.931834128,S1-C2,Bad_Speculation,14.50,% Slots,,,0.00,5.35,
16.931834128,S1-C2,Backend_Bound,17.60,% Slots,,,0.00,5.35,
16.931834128,S1-C2,Frontend_Bound.Frontend_Latency,24.33,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.96,% Slots,,,0.00,5.24,
16.931834128,S1-C2,Bad_Speculation.Branch_Mispredicts,14.33,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C2,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.35,
16.931834128,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.09,
16.931834128,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
16.931834128,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
16.931834128,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C3,Frontend_Bound,36.09,% Slots,,,0.00,5.35,<==
16.931834128,S1-C3,Bad_Speculation,16.44,% Slots,,,0.00,5.35,
16.931834128,S1-C3,Backend_Bound,14.23,% Slots,,,0.00,5.35,
16.931834128,S1-C3,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.23,
16.931834128,S1-C3,Bad_Speculation.Branch_Mispredicts,16.30,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.09,
16.931834128,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
16.931834128,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.36,% Core_Clocks,,,0.00,5.36,
16.931834128,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.73,% Core_Clocks,,,0.00,5.35,
16.931834128,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C4,Frontend_Bound,36.60,% Slots,,,0.00,5.35,
16.931834128,S1-C4,Bad_Speculation,14.27,% Slots,,,0.00,5.35,
16.931834128,S1-C4,Backend_Bound,13.89,% Slots,,,0.00,5.35,
16.931834128,S1-C4,Frontend_Bound.Frontend_Latency,23.27,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C4,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.09,
16.931834128,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
16.931834128,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C5,Frontend_Bound,32.73,% Slots,,,0.00,5.35,<==
16.931834128,S1-C5,Bad_Speculation,18.25,% Slots,,,0.00,5.35,
16.931834128,S1-C5,Backend_Bound,16.72,% Slots,,,0.00,5.35,
16.931834128,S1-C5,Frontend_Bound.Frontend_Latency,21.05,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.23,
16.931834128,S1-C5,Bad_Speculation.Branch_Mispredicts,18.10,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C5,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.35,
16.931834128,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
16.931834128,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.18,% Core_Clocks,,,0.00,5.36,
16.931834128,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.54,% Core_Clocks,,,0.00,5.36,
16.931834128,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
16.931834128,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C6,Frontend_Bound,35.52,% Slots,,,0.00,5.35,<==
16.931834128,S1-C6,Bad_Speculation,13.67,% Slots,,,0.00,5.35,
16.931834128,S1-C6,Backend_Bound,14.33,% Slots,,,0.00,5.35,
16.931834128,S1-C6,Frontend_Bound.Frontend_Latency,18.10,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.76,% Slots,,,0.00,5.24,
16.931834128,S1-C6,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C6,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.35,
16.931834128,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.09,
16.931834128,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
16.931834128,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.59,% Core_Clocks,,,0.00,5.35,
16.931834128,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C7,Frontend_Bound,37.91,% Slots,,,0.00,5.35,
16.931834128,S1-C7,Bad_Speculation,13.90,% Slots,,,0.00,5.35,
16.931834128,S1-C7,Backend_Bound,16.21,% Slots,,,0.00,5.35,
16.931834128,S1-C7,Frontend_Bound.Frontend_Latency,25.15,% Slots,,rs_events.empty_end,0.00,5.35,
16.931834128,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.23,
16.931834128,S1-C7,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.35,
16.931834128,S1-C7,Backend_Bound.Memory_Bound,14.85,% Slots,,,0.00,5.35,
16.931834128,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.08,
16.931834128,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
16.931834128,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.53,% Core_Clocks,,,0.00,5.36,
16.931834128,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
16.931834128,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
16.931834128,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
16.931834128,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
16.931834128,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
18.415745406,S0-C0,Frontend_Bound,32.23,% Slots,,,0.00,5.13,
18.415745406,S0-C0,Bad_Speculation,13.95,% Slots,,,0.00,5.13,
18.415745406,S0-C0,Backend_Bound,25.04,% Slots,,,0.00,5.13,
18.415745406,S0-C0,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S0-C0,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S0-C0,Backend_Bound.Memory_Bound,20.14,% Slots,,,0.00,5.13,
18.415745406,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.4,
18.415745406,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
18.415745406,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
18.415745406,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C1,Frontend_Bound,29.43,% Slots,,,0.00,5.12,
18.415745406,S0-C1,Bad_Speculation,15.09,% Slots,,,0.00,5.12,
18.415745406,S0-C1,Backend_Bound,26.40,% Slots,,,0.00,5.12,
18.415745406,S0-C1,Frontend_Bound.Frontend_Latency,22.80,% Slots,,rs_events.empty_end,0.00,5.12,
18.415745406,S0-C1,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.12,
18.415745406,S0-C1,Backend_Bound.Memory_Bound,15.79,% Slots,,,0.00,5.12,
18.415745406,S0-C1,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.12,
18.415745406,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.4,
18.415745406,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
18.415745406,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.415745406,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.83,% Clocks,,,0.00,5.11,
18.415745406,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
18.415745406,S0-C2,Frontend_Bound,27.58,% Slots,,,0.00,5.12,
18.415745406,S0-C2,Bad_Speculation,15.40,% Slots,,,0.00,5.12,
18.415745406,S0-C2,Backend_Bound,29.51,% Slots,,,0.00,5.12,<==
18.415745406,S0-C2,Frontend_Bound.Frontend_Latency,25.82,% Slots,,rs_events.empty_end,0.00,5.12,
18.415745406,S0-C2,Bad_Speculation.Branch_Mispredicts,15.14,% Slots,,br_misp_retired.all_branches,0.00,5.12,
18.415745406,S0-C2,Backend_Bound.Memory_Bound,16.25,% Slots,,,0.00,5.12,
18.415745406,S0-C2,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.12,
18.415745406,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.4,
18.415745406,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
18.415745406,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C3,Frontend_Bound,30.98,% Slots,,,0.00,5.13,<==
18.415745406,S0-C3,Bad_Speculation,15.41,% Slots,,,0.00,5.13,
18.415745406,S0-C3,Backend_Bound,21.38,% Slots,,,0.00,5.13,
18.415745406,S0-C3,Frontend_Bound.Frontend_Latency,22.32,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S0-C3,Frontend_Bound.Frontend_Bandwidth,20.66,% Slots,,,0.00,5.13,
18.415745406,S0-C3,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S0-C3,Backend_Bound.Memory_Bound,16.79,% Slots,,,0.00,5.13,
18.415745406,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.4,
18.415745406,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.89,% Core_Clocks,,,0.00,5.13,
18.415745406,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.78,% Core_Clocks,,,0.00,5.12,
18.415745406,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
18.415745406,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
18.415745406,S0-C4,Frontend_Bound,27.93,% Slots,,,0.00,5.13,
18.415745406,S0-C4,Bad_Speculation,20.05,% Slots,,,0.00,5.13,
18.415745406,S0-C4,Backend_Bound,20.15,% Slots,,,0.00,5.13,
18.415745406,S0-C4,Frontend_Bound.Frontend_Latency,20.69,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.13,
18.415745406,S0-C4,Bad_Speculation.Branch_Mispredicts,19.78,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S0-C4,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.13,
18.415745406,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.4,
18.415745406,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
18.415745406,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.33,% Core_Clocks,,,0.00,5.13,
18.415745406,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.36,% Core_Clocks,,,0.00,5.13,
18.415745406,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.415745406,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C5,Frontend_Bound,35.95,% Slots,,,0.00,5.13,
18.415745406,S0-C5,Bad_Speculation,11.39,% Slots,,,0.00,5.13,
18.415745406,S0-C5,Backend_Bound,25.01,% Slots,,,0.00,5.13,
18.415745406,S0-C5,Frontend_Bound.Frontend_Latency,28.83,% Slots,,rs_events.empty_end,0.00,5.13,<==
18.415745406,S0-C5,Bad_Speculation.Branch_Mispredicts,11.23,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S0-C5,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.13,
18.415745406,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.39,
18.415745406,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
18.415745406,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
18.415745406,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.415745406,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C6,Frontend_Bound,36.04,% Slots,,,0.00,5.12,<==
18.415745406,S0-C6,Bad_Speculation,13.48,% Slots,,,0.00,5.12,
18.415745406,S0-C6,Backend_Bound,23.47,% Slots,,,0.00,5.12,
18.415745406,S0-C6,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.12,
18.415745406,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.20,% Slots,,,0.00,5.12,
18.415745406,S0-C6,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.12,
18.415745406,S0-C6,Backend_Bound.Memory_Bound,32.27,% Slots,,,0.00,5.12,
18.415745406,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.4,
18.415745406,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
18.415745406,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C7,Frontend_Bound,32.69,% Slots,,,0.00,5.13,
18.415745406,S0-C7,Bad_Speculation,13.65,% Slots,,,0.00,5.13,
18.415745406,S0-C7,Backend_Bound,29.14,% Slots,,,0.00,5.13,
18.415745406,S0-C7,Frontend_Bound.Frontend_Latency,24.31,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.13,
18.415745406,S0-C7,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S0-C7,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.13,
18.415745406,S0-C7,Backend_Bound.Core_Bound,11.60,% Slots,,,0.00,5.13,
18.415745406,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.81,% Clocks,,,0.00,5.4,
18.415745406,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
18.415745406,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.30,% Core_Clocks,,,0.00,5.13,
18.415745406,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
18.415745406,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.415745406,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
18.415745406,S1-C0,Frontend_Bound,39.20,% Slots,,,0.00,5.13,<==
18.415745406,S1-C0,Bad_Speculation,15.14,% Slots,,,0.00,5.13,
18.415745406,S1-C0,Backend_Bound,17.14,% Slots,,,0.00,5.13,
18.415745406,S1-C0,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C0,Frontend_Bound.Frontend_Bandwidth,22.35,% Slots,,,0.00,5.13,
18.415745406,S1-C0,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C0,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.13,
18.415745406,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.55,% Core_Clocks,,,0.00,5.13,
18.415745406,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
18.415745406,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C1,Frontend_Bound,39.07,% Slots,,,0.00,5.13,<==
18.415745406,S1-C1,Bad_Speculation,15.40,% Slots,,,0.00,5.13,
18.415745406,S1-C1,Backend_Bound,19.65,% Slots,,,0.00,5.13,
18.415745406,S1-C1,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C1,Frontend_Bound.Frontend_Bandwidth,23.42,% Slots,,,0.00,5.13,
18.415745406,S1-C1,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C1,Backend_Bound.Memory_Bound,17.73,% Slots,,,0.00,5.13,
18.415745406,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.39,
18.415745406,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.52,% Core_Clocks,,,0.00,5.13,
18.415745406,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.78,% Core_Clocks,,,0.00,5.12,
18.415745406,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
18.415745406,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.415745406,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C2,Frontend_Bound,32.63,% Slots,,,0.00,5.13,<==
18.415745406,S1-C2,Bad_Speculation,14.63,% Slots,,,0.00,5.13,
18.415745406,S1-C2,Backend_Bound,16.71,% Slots,,,0.00,5.13,
18.415745406,S1-C2,Frontend_Bound.Frontend_Latency,16.07,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.13,
18.415745406,S1-C2,Bad_Speculation.Branch_Mispredicts,14.22,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C2,Backend_Bound.Memory_Bound,10.80,% Slots,,,0.00,5.13,
18.415745406,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.39,
18.415745406,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.415745406,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C3,Frontend_Bound,31.20,% Slots,,,0.00,5.13,
18.415745406,S1-C3,Bad_Speculation,15.91,% Slots,,,0.00,5.13,
18.415745406,S1-C3,Backend_Bound,23.43,% Slots,,,0.00,5.13,
18.415745406,S1-C3,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C3,Bad_Speculation.Branch_Mispredicts,15.66,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C3,Backend_Bound.Memory_Bound,18.35,% Slots,,,0.00,5.13,
18.415745406,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.39,
18.415745406,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
18.415745406,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
18.415745406,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C4,Frontend_Bound,23.51,% Slots,,,0.00,5.13,
18.415745406,S1-C4,Bad_Speculation,10.92,% Slots,,,0.00,5.13,
18.415745406,S1-C4,Backend_Bound,34.04,% Slots,,,0.00,5.13,<==
18.415745406,S1-C4,Frontend_Bound.Frontend_Latency,15.28,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C4,Bad_Speculation.Branch_Mispredicts,10.75,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C4,Backend_Bound.Memory_Bound,18.25,% Slots,,,0.00,5.13,
18.415745406,S1-C4,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.13,
18.415745406,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.39,
18.415745406,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.415745406,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C5,Frontend_Bound,33.81,% Slots,,,0.00,5.12,
18.415745406,S1-C5,Bad_Speculation,15.05,% Slots,,,0.00,5.12,
18.415745406,S1-C5,Backend_Bound,24.58,% Slots,,,0.00,5.12,
18.415745406,S1-C5,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.12,
18.415745406,S1-C5,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.12,
18.415745406,S1-C5,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.12,
18.415745406,S1-C5,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.12,
18.415745406,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.39,
18.415745406,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
18.415745406,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.415745406,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.63,% Clocks,,,0.00,5.13,
18.415745406,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C6,Frontend_Bound,33.85,% Slots,,,0.00,5.13,
18.415745406,S1-C6,Bad_Speculation,11.14,% Slots,,,0.00,5.13,
18.415745406,S1-C6,Backend_Bound,23.77,% Slots,,,0.00,5.13,
18.415745406,S1-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C6,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C6,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.13,
18.415745406,S1-C6,Backend_Bound.Core_Bound,10.82,% Slots,,,0.00,5.13,
18.415745406,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.39,
18.415745406,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
18.415745406,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
18.415745406,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.14,% Clocks,,,0.00,5.12,
18.415745406,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C7,Frontend_Bound,30.78,% Slots,,,0.00,5.13,
18.415745406,S1-C7,Bad_Speculation,21.27,% Slots,,,0.00,5.13,
18.415745406,S1-C7,Backend_Bound,18.32,% Slots,,,0.00,5.13,
18.415745406,S1-C7,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.13,
18.415745406,S1-C7,Bad_Speculation.Branch_Mispredicts,21.05,% Slots,,br_misp_retired.all_branches,0.00,5.13,
18.415745406,S1-C7,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.13,
18.415745406,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
18.415745406,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.94,% Clocks,,,0.00,5.12,
18.415745406,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
18.415745406,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
18.415745406,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
18.415745406,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
18.415745406,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
19.920029765,S0-C0,Frontend_Bound,32.93,% Slots,,,0.00,5.32,
19.920029765,S0-C0,Backend_Bound,45.41,% Slots,,,0.00,5.32,
19.920029765,S0-C0,Retiring,16.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C0,Frontend_Bound.Frontend_Latency,35.82,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S0-C0,Backend_Bound.Memory_Bound,30.18,% Slots,,,0.00,5.05,<==
19.920029765,S0-C0,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.05,
19.920029765,S0-C0,Retiring.Microcode_Sequencer,12.30,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.31,
19.920029765,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
19.920029765,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.31,
19.920029765,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
19.920029765,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.82,% Clocks,,,0.00,5.31,
19.920029765,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C1,Backend_Bound,68.23,% Slots,,,0.00,5.32,<==
19.920029765,S0-C1,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C1,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.72,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C2,Frontend_Bound,28.36,% Slots,,,0.00,5.32,
19.920029765,S0-C2,Backend_Bound,52.43,% Slots,,,0.00,5.32,
19.920029765,S0-C2,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
19.920029765,S0-C2,Frontend_Bound.Frontend_Latency,31.92,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S0-C2,Backend_Bound.Memory_Bound,36.47,% Slots,,,0.00,5.05,
19.920029765,S0-C2,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.05,
19.920029765,S0-C2,Retiring.Microcode_Sequencer,13.86,% Slots,,idq.ms_uops,0.00,5.33,
19.920029765,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.31,
19.920029765,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.53,% Clocks,,idq.ms_switches,0.00,5.31,
19.920029765,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
19.920029765,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C3,Frontend_Bound,42.93,% Slots,,,0.00,5.33,
19.920029765,S0-C3,Backend_Bound,35.22,% Slots,,,0.00,5.33,
19.920029765,S0-C3,Retiring,15.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C3,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.31,
19.920029765,S0-C3,Frontend_Bound.Frontend_Bandwidth,65.68,% Slots,,,0.00,5.32,
19.920029765,S0-C3,Backend_Bound.Memory_Bound,22.78,% Slots,,,0.00,5.05,
19.920029765,S0-C3,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.05,
19.920029765,S0-C3,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.32,
19.920029765,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.22,% Core_Clocks,,,0.00,5.32,<==
19.920029765,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
19.920029765,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
19.920029765,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C4,Frontend_Bound,37.14,% Slots,,,0.00,5.32,
19.920029765,S0-C4,Backend_Bound,41.81,% Slots,,,0.00,5.32,
19.920029765,S0-C4,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C4,Frontend_Bound.Frontend_Latency,22.46,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S0-C4,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.05,<==
19.920029765,S0-C4,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.05,
19.920029765,S0-C4,Retiring.Microcode_Sequencer,12.79,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.20,% Clocks,,,0.00,5.32,
19.920029765,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.920029765,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.08,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
19.920029765,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.83,% Clocks,,,0.00,5.32,
19.920029765,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C5,Frontend_Bound,38.89,% Slots,,,0.00,5.32,
19.920029765,S0-C5,Backend_Bound,37.76,% Slots,,,0.00,5.32,
19.920029765,S0-C5,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C5,Frontend_Bound.Frontend_Latency,29.35,% Slots,,rs_events.empty_end,0.00,5.32,<==
19.920029765,S0-C5,Frontend_Bound.Frontend_Bandwidth,23.91,% Slots,,,0.00,5.32,
19.920029765,S0-C5,Backend_Bound.Memory_Bound,34.21,% Slots,,,0.00,5.05,
19.920029765,S0-C5,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.00,% Clocks,,,0.00,5.32,
19.920029765,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.920029765,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.84,% Core_Clocks,,,0.00,5.33,
19.920029765,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
19.920029765,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C6,Frontend_Bound,36.93,% Slots,,,0.00,5.32,
19.920029765,S0-C6,Bad_Speculation,11.90,% Slots,,,0.00,5.32,
19.920029765,S0-C6,Backend_Bound,33.02,% Slots,,,0.00,5.32,
19.920029765,S0-C6,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C6,Frontend_Bound.Frontend_Latency,17.40,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S0-C6,Frontend_Bound.Frontend_Bandwidth,73.58,% Slots,,,0.00,5.32,
19.920029765,S0-C6,Bad_Speculation.Branch_Mispredicts,10.91,% Slots,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S0-C6,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.05,
19.920029765,S0-C6,Retiring.Microcode_Sequencer,12.35,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.25,% Clocks,,,0.00,5.32,
19.920029765,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.920029765,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.62,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.90,% Core_Clocks,,,0.00,5.32,<==
19.920029765,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
19.920029765,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C7,Frontend_Bound,38.23,% Slots,,,0.00,5.32,
19.920029765,S0-C7,Backend_Bound,39.89,% Slots,,,0.00,5.32,
19.920029765,S0-C7,Retiring,15.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S0-C7,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S0-C7,Backend_Bound.Memory_Bound,24.83,% Slots,,,0.00,5.05,<==
19.920029765,S0-C7,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.05,
19.920029765,S0-C7,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.32,
19.920029765,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.920029765,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
19.920029765,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.06,% Clocks,,,0.00,5.31,
19.920029765,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C0,Frontend_Bound,33.62,% Slots,,,0.00,5.32,
19.920029765,S1-C0,Backend_Bound,42.99,% Slots,,,0.00,5.32,
19.920029765,S1-C0,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S1-C0,Frontend_Bound.Frontend_Latency,51.75,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C0,Backend_Bound.Memory_Bound,39.38,% Slots,,,0.00,5.05,
19.920029765,S1-C0,Retiring.Microcode_Sequencer,15.20,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.32,
19.920029765,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
19.920029765,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
19.920029765,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C1,Frontend_Bound,36.20,% Slots,,,0.00,5.32,
19.920029765,S1-C1,Backend_Bound,40.06,% Slots,,,0.00,5.32,
19.920029765,S1-C1,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
19.920029765,S1-C1,Frontend_Bound.Frontend_Latency,49.07,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C1,Backend_Bound.Memory_Bound,39.65,% Slots,,,0.00,5.05,<==
19.920029765,S1-C1,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.33,
19.920029765,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.32,
19.920029765,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.63,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
19.920029765,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
19.920029765,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C2,Frontend_Bound,33.06,% Slots,,,0.00,5.32,
19.920029765,S1-C2,Backend_Bound,14.16,% Slots,,,0.00,5.32,
19.920029765,S1-C2,Retiring,42.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
19.920029765,S1-C2,Frontend_Bound.Frontend_Latency,17.29,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.54,% Slots,,,0.00,5.32,
19.920029765,S1-C2,Retiring.Microcode_Sequencer,2.21,% Slots,,idq.ms_uops,0.00,5.33,<==
19.920029765,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.32,
19.920029765,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C3,Frontend_Bound,32.39,% Slots,,,0.00,5.32,
19.920029765,S1-C3,Backend_Bound,30.96,% Slots,,,0.00,5.32,
19.920029765,S1-C3,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S1-C3,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.32,<==
19.920029765,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.32,
19.920029765,S1-C3,Retiring.Microcode_Sequencer,14.95,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.32,
19.920029765,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.41,% Core_Clocks,,,0.00,5.32,
19.920029765,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
19.920029765,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C4,Frontend_Bound,24.49,% Slots,,,0.00,5.32,
19.920029765,S1-C4,Backend_Bound,54.38,% Slots,,,0.00,5.32,<==
19.920029765,S1-C4,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S1-C4,Frontend_Bound.Frontend_Latency,16.44,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C4,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.32,
19.920029765,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.920029765,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C5,Frontend_Bound,25.07,% Slots,,,0.00,5.32,
19.920029765,S1-C5,Backend_Bound,45.35,% Slots,,,0.00,5.32,
19.920029765,S1-C5,Retiring,26.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S1-C5,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C5,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.05,
19.920029765,S1-C5,Backend_Bound.Core_Bound,27.35,% Slots,,,0.00,5.05,
19.920029765,S1-C5,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.83,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
19.920029765,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.45,% Clocks,,,0.00,5.32,<==
19.920029765,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C6,Frontend_Bound,29.47,% Slots,,,0.00,5.32,
19.920029765,S1-C6,Backend_Bound,44.81,% Slots,,,0.00,5.32,
19.920029765,S1-C6,Retiring,20.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
19.920029765,S1-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C6,Backend_Bound.Memory_Bound,19.14,% Slots,,,0.00,5.05,
19.920029765,S1-C6,Backend_Bound.Core_Bound,25.67,% Slots,,,0.00,5.05,
19.920029765,S1-C6,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.33,
19.920029765,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.32,
19.920029765,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
19.920029765,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.44,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
19.920029765,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.69,% Clocks,,,0.00,5.31,<==
19.920029765,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C7,Frontend_Bound,33.79,% Slots,,,0.00,5.32,
19.920029765,S1-C7,Backend_Bound,40.98,% Slots,,,0.00,5.32,
19.920029765,S1-C7,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
19.920029765,S1-C7,Frontend_Bound.Frontend_Latency,32.79,% Slots,,rs_events.empty_end,0.00,5.32,
19.920029765,S1-C7,Backend_Bound.Memory_Bound,28.03,% Slots,,,0.00,5.05,
19.920029765,S1-C7,Backend_Bound.Core_Bound,12.95,% Slots,,,0.00,5.05,
19.920029765,S1-C7,Retiring.Microcode_Sequencer,14.96,% Slots,,idq.ms_uops,0.00,5.32,
19.920029765,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.32,
19.920029765,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
19.920029765,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.53,% Clocks,,idq.ms_switches,0.00,5.32,
19.920029765,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.31,<==
19.920029765,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
19.920029765,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
19.920029765,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C0,Frontend_Bound,25.05,% Slots,,,0.00,5.32,
21.422676968,S0-C0,Bad_Speculation,20.76,% Slots,,,0.00,5.32,
21.422676968,S0-C0,Backend_Bound,26.48,% Slots,,,0.00,5.32,<==
21.422676968,S0-C0,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S0-C0,Frontend_Bound.Frontend_Latency,23.23,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.55,% Slots,,,0.00,5.32,
21.422676968,S0-C0,Bad_Speculation.Branch_Mispredicts,20.29,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S0-C0,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.06,
21.422676968,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.63,% Core_Clocks,,,0.00,5.33,
21.422676968,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.76,% Core_Clocks,,,0.00,10.66,
21.422676968,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C1,Frontend_Bound,22.83,% Slots,,,0.00,5.32,
21.422676968,S0-C1,Bad_Speculation,21.07,% Slots,,,0.00,5.32,
21.422676968,S0-C1,Backend_Bound,26.78,% Slots,,,0.00,5.32,
21.422676968,S0-C1,Frontend_Bound.Frontend_Latency,30.39,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S0-C1,Bad_Speculation.Branch_Mispredicts,20.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S0-C1,Backend_Bound.Core_Bound,19.31,% Slots,,,0.00,5.32,<==
21.422676968,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C2,Frontend_Bound,41.58,% Slots,,,0.00,5.32,
21.422676968,S0-C2,Bad_Speculation,16.05,% Slots,,,0.00,5.32,
21.422676968,S0-C2,Backend_Bound,12.91,% Slots,,,0.00,5.32,
21.422676968,S0-C2,Frontend_Bound.Frontend_Latency,24.20,% Slots,,rs_events.empty_end,0.00,5.32,<==
21.422676968,S0-C2,Bad_Speculation.Branch_Mispredicts,15.74,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.06,
21.422676968,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C3,Frontend_Bound,38.49,% Slots,,,0.00,5.32,
21.422676968,S0-C3,Bad_Speculation,14.99,% Slots,,,0.00,5.32,
21.422676968,S0-C3,Backend_Bound,27.70,% Slots,,,0.00,5.32,
21.422676968,S0-C3,Retiring,12.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S0-C3,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S0-C3,Bad_Speculation.Branch_Mispredicts,14.79,% Slots,,br_misp_retired.all_branches,0.00,5.31,
21.422676968,S0-C3,Backend_Bound.Core_Bound,47.61,% Slots,,,0.00,5.32,
21.422676968,S0-C3,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.06,
21.422676968,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
21.422676968,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C4,Frontend_Bound,37.24,% Slots,,,0.00,5.32,<==
21.422676968,S0-C4,Bad_Speculation,11.73,% Slots,,,0.00,5.32,
21.422676968,S0-C4,Backend_Bound,34.49,% Slots,,,0.00,5.32,
21.422676968,S0-C4,Retiring,30.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S0-C4,Frontend_Bound.Frontend_Latency,75.21,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S0-C4,Frontend_Bound.Frontend_Bandwidth,78.38,% Slots,,,0.00,5.32,
21.422676968,S0-C4,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S0-C4,Backend_Bound.Core_Bound,41.23,% Slots,,,0.00,5.32,
21.422676968,S0-C4,Retiring.Microcode_Sequencer,2.10,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.06,
21.422676968,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
21.422676968,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.98,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.72,% Core_Clocks,,,0.00,5.33,
21.422676968,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C5,Frontend_Bound,32.92,% Slots,,,0.00,5.32,<==
21.422676968,S0-C5,Bad_Speculation,24.37,% Slots,,,0.00,5.32,
21.422676968,S0-C5,Backend_Bound,19.03,% Slots,,,0.00,5.32,
21.422676968,S0-C5,Retiring,14.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S0-C5,Bad_Speculation.Branch_Mispredicts,23.25,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S0-C5,Backend_Bound.Core_Bound,23.17,% Slots,,,0.00,5.32,
21.422676968,S0-C5,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C6,Frontend_Bound,32.17,% Slots,,,0.00,5.32,
21.422676968,S0-C6,Backend_Bound,26.16,% Slots,,,0.00,5.32,
21.422676968,S0-C6,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S0-C6,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.32,<==
21.422676968,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.32,
21.422676968,S0-C6,Backend_Bound.Core_Bound,36.62,% Slots,,,0.00,5.32,
21.422676968,S0-C6,Retiring.Microcode_Sequencer,5.37,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.75,% Clocks,,,0.00,5.06,
21.422676968,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.50,% Core_Clocks,,,0.00,5.33,
21.422676968,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.79,% Core_Clocks,,,0.00,5.32,
21.422676968,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C7,Frontend_Bound,35.61,% Slots,,,0.00,5.31,
21.422676968,S0-C7,Bad_Speculation,18.14,% Slots,,,0.00,5.31,
21.422676968,S0-C7,Backend_Bound,17.60,% Slots,,,0.00,5.31,
21.422676968,S0-C7,Retiring,15.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S0-C7,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.31,<==
21.422676968,S0-C7,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.31,
21.422676968,S0-C7,Backend_Bound.Memory_Bound,22.90,% Slots,,,0.00,5.31,
21.422676968,S0-C7,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.06,
21.422676968,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
21.422676968,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
21.422676968,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C0,Frontend_Bound,23.70,% Slots,,,0.00,5.32,
21.422676968,S1-C0,Bad_Speculation,19.82,% Slots,,,0.00,5.32,
21.422676968,S1-C0,Backend_Bound,28.52,% Slots,,,0.00,5.32,
21.422676968,S1-C0,Retiring,13.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S1-C0,Frontend_Bound.Frontend_Latency,31.70,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S1-C0,Bad_Speculation.Branch_Mispredicts,19.17,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S1-C0,Backend_Bound.Core_Bound,41.00,% Slots,,,0.00,5.32,<==
21.422676968,S1-C0,Retiring.Microcode_Sequencer,10.10,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.05,% Clocks,,,0.00,5.06,
21.422676968,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C1,Frontend_Bound,33.50,% Slots,,,0.00,5.32,
21.422676968,S1-C1,Backend_Bound,20.40,% Slots,,,0.00,5.32,
21.422676968,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.55,% Slots,,,0.00,5.32,
21.422676968,S1-C1,Backend_Bound.Core_Bound,81.94,% Slots,,,0.00,5.32,
21.422676968,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.78,% Core_Clocks,,,0.00,5.32,<==
21.422676968,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C2,Frontend_Bound,33.24,% Slots,,,0.00,5.32,
21.422676968,S1-C2,Backend_Bound,14.18,% Slots,,,0.00,5.32,
21.422676968,S1-C2,Retiring,41.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S1-C2,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.43,% Slots,,,0.00,5.32,
21.422676968,S1-C2,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.05,<==
21.422676968,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.06,
21.422676968,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.68,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C3,Frontend_Bound,23.26,% Slots,,,0.00,5.32,
21.422676968,S1-C3,Bad_Speculation,17.53,% Slots,,,0.00,5.32,
21.422676968,S1-C3,Backend_Bound,24.93,% Slots,,,0.00,5.32,
21.422676968,S1-C3,Frontend_Bound.Frontend_Latency,33.32,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S1-C3,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S1-C3,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.32,<==
21.422676968,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.82,% Clocks,,,0.00,5.06,
21.422676968,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
21.422676968,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
21.422676968,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C4,Frontend_Bound,35.33,% Slots,,,0.00,5.32,
21.422676968,S1-C4,Backend_Bound,42.37,% Slots,,,0.00,5.32,
21.422676968,S1-C4,Retiring,13.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
21.422676968,S1-C4,Frontend_Bound.Frontend_Latency,35.46,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S1-C4,Backend_Bound.Memory_Bound,37.26,% Slots,,,0.00,5.32,
21.422676968,S1-C4,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.05,
21.422676968,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.36,% Clocks,,,0.00,5.06,
21.422676968,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
21.422676968,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
21.422676968,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
21.422676968,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C5,Backend_Bound,45.06,% Slots,,,0.00,5.32,
21.422676968,S1-C5,Backend_Bound.Memory_Bound,12.08,% Slots,,,0.00,5.32,
21.422676968,S1-C5,Backend_Bound.Core_Bound,32.98,% Slots,,,0.00,5.32,
21.422676968,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
21.422676968,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.00,% Clocks,,,0.00,5.18,<==
21.422676968,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C6,Frontend_Bound,32.01,% Slots,,,0.00,5.32,
21.422676968,S1-C6,Backend_Bound,39.82,% Slots,,,0.00,5.32,<==
21.422676968,S1-C6,Retiring,23.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
21.422676968,S1-C6,Frontend_Bound.Frontend_Latency,54.06,% Slots,,rs_events.empty_end,0.00,5.32,
21.422676968,S1-C6,Retiring.Microcode_Sequencer,4.59,% Slots,,idq.ms_uops,0.00,5.06,
21.422676968,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.06,
21.422676968,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.64,% Clocks,,idq.ms_switches,0.00,5.06,
21.422676968,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C7,Frontend_Bound,25.25,% Slots,,,0.00,5.32,
21.422676968,S1-C7,Bad_Speculation,20.91,% Slots,,,0.00,5.32,
21.422676968,S1-C7,Backend_Bound,27.23,% Slots,,,0.00,5.32,
21.422676968,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.77,% Slots,,,0.00,5.32,
21.422676968,S1-C7,Bad_Speculation.Branch_Mispredicts,20.26,% Slots,,br_misp_retired.all_branches,0.00,5.32,
21.422676968,S1-C7,Backend_Bound.Core_Bound,34.38,% Slots,,,0.00,5.32,
21.422676968,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.23,% Core_Clocks,,,0.00,5.33,
21.422676968,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.33,
21.422676968,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.99,% Clocks,,,0.00,5.19,<==
21.422676968,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
21.422676968,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
21.422676968,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
21.422676968,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C0,Frontend_Bound,30.07,% Slots,,,0.00,5.06,
22.920696385,S0-C0,Bad_Speculation,10.30,% Slots,,,0.00,5.06,
22.920696385,S0-C0,Backend_Bound,26.17,% Slots,,,0.00,5.06,
22.920696385,S0-C0,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.06,<==
22.920696385,S0-C0,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.06,
22.920696385,S0-C0,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.06,
22.920696385,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.33,
22.920696385,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C1,Frontend_Bound,29.94,% Slots,,,0.00,5.07,
22.920696385,S0-C1,Backend_Bound,33.31,% Slots,,,0.00,5.07,
22.920696385,S0-C1,Frontend_Bound.Frontend_Latency,25.13,% Slots,,rs_events.empty_end,0.00,5.07,
22.920696385,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.33,
22.920696385,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
22.920696385,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C2,Frontend_Bound,34.85,% Slots,,,0.00,5.07,
22.920696385,S0-C2,Bad_Speculation,14.97,% Slots,,,0.00,5.07,
22.920696385,S0-C2,Backend_Bound,23.77,% Slots,,,0.00,5.07,
22.920696385,S0-C2,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.07,
22.920696385,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.06,
22.920696385,S0-C2,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.07,
22.920696385,S0-C2,Backend_Bound.Memory_Bound,19.74,% Slots,,,0.00,5.07,
22.920696385,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
22.920696385,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.10,% Core_Clocks,,,0.00,5.33,
22.920696385,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
22.920696385,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C3,Frontend_Bound,34.64,% Slots,,,0.00,5.32,
22.920696385,S0-C3,Bad_Speculation,10.56,% Slots,,,0.00,5.32,
22.920696385,S0-C3,Backend_Bound,24.76,% Slots,,,0.00,5.32,
22.920696385,S0-C3,Frontend_Bound.Frontend_Latency,27.71,% Slots,,rs_events.empty_end,0.00,5.07,
22.920696385,S0-C3,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.32,
22.920696385,S0-C3,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.07,
22.920696385,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.33,
22.920696385,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
22.920696385,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
22.920696385,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
22.920696385,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C4,Frontend_Bound,32.09,% Slots,,,0.00,5.32,
22.920696385,S0-C4,Bad_Speculation,13.22,% Slots,,,0.00,5.32,
22.920696385,S0-C4,Backend_Bound,20.65,% Slots,,,0.00,5.32,
22.920696385,S0-C4,Frontend_Bound.Frontend_Latency,28.77,% Slots,,rs_events.empty_end,0.00,5.07,
22.920696385,S0-C4,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.32,
22.920696385,S0-C4,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.07,
22.920696385,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.33,
22.920696385,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
22.920696385,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
22.920696385,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
22.920696385,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
22.920696385,S0-C5,Frontend_Bound,31.84,% Slots,,,0.00,5.32,
22.920696385,S0-C5,Bad_Speculation,12.02,% Slots,,,0.00,5.32,
22.920696385,S0-C5,Backend_Bound,27.02,% Slots,,,0.00,5.32,
22.920696385,S0-C5,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.06,<==
22.920696385,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.84,% Slots,,,0.00,5.06,
22.920696385,S0-C5,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.32,
22.920696385,S0-C5,Backend_Bound.Memory_Bound,13.75,% Slots,,,0.00,5.06,
22.920696385,S0-C5,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.06,
22.920696385,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.33,
22.920696385,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.91,% Core_Clocks,,,0.00,5.33,
22.920696385,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
22.920696385,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
22.920696385,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C6,Frontend_Bound,29.13,% Slots,,,0.00,5.32,
22.920696385,S0-C6,Bad_Speculation,16.07,% Slots,,,0.00,5.32,
22.920696385,S0-C6,Backend_Bound,19.27,% Slots,,,0.00,5.32,
22.920696385,S0-C6,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.07,
22.920696385,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.07,
22.920696385,S0-C6,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.32,
22.920696385,S0-C6,Backend_Bound.Core_Bound,45.88,% Slots,,,0.00,5.07,
22.920696385,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.74,% Clocks,,,0.00,5.32,
22.920696385,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
22.920696385,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.34,% Core_Clocks,,,0.00,5.32,
22.920696385,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.06,% Core_Clocks,,,0.00,5.05,
22.920696385,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
22.920696385,S0-C7,Frontend_Bound,33.03,% Slots,,,0.00,5.33,
22.920696385,S0-C7,Bad_Speculation,14.07,% Slots,,,0.00,5.33,
22.920696385,S0-C7,Backend_Bound,22.48,% Slots,,,0.00,5.33,
22.920696385,S0-C7,Frontend_Bound.Frontend_Latency,30.07,% Slots,,rs_events.empty_end,0.00,5.06,
22.920696385,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.32,% Slots,,,0.00,5.06,
22.920696385,S0-C7,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S0-C7,Backend_Bound.Memory_Bound,88.40,% Slots,,,0.00,5.06,
22.920696385,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
22.920696385,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.07,% Core_Clocks,,,0.00,5.32,
22.920696385,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
22.920696385,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C0,Frontend_Bound,26.98,% Slots,,,0.00,5.33,
22.920696385,S1-C0,Bad_Speculation,12.44,% Slots,,,0.00,5.33,
22.920696385,S1-C0,Backend_Bound,24.51,% Slots,,,0.00,5.33,
22.920696385,S1-C0,Frontend_Bound.Frontend_Latency,26.50,% Slots,,rs_events.empty_end,0.00,5.06,
22.920696385,S1-C0,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C0,Backend_Bound.Memory_Bound,18.13,% Slots,,,0.00,5.06,
22.920696385,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
22.920696385,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
22.920696385,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C1,Frontend_Bound,27.48,% Slots,,,0.00,5.33,
22.920696385,S1-C1,Bad_Speculation,11.10,% Slots,,,0.00,5.33,
22.920696385,S1-C1,Backend_Bound,32.36,% Slots,,,0.00,5.33,
22.920696385,S1-C1,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.06,
22.920696385,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.87,% Slots,,,0.00,5.06,
22.920696385,S1-C1,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C1,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.06,<==
22.920696385,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.33,
22.920696385,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.68,% Core_Clocks,,,0.00,5.33,
22.920696385,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.56,% Core_Clocks,,,0.00,5.06,
22.920696385,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
22.920696385,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C2,Frontend_Bound,34.76,% Slots,,,0.00,5.33,
22.920696385,S1-C2,Bad_Speculation,10.50,% Slots,,,0.00,5.33,
22.920696385,S1-C2,Backend_Bound,18.09,% Slots,,,0.00,5.33,
22.920696385,S1-C2,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.29,
22.920696385,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.06,
22.920696385,S1-C2,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C2,Backend_Bound.Memory_Bound,12.42,% Slots,,,0.00,5.28,
22.920696385,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.33,
22.920696385,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
22.920696385,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
22.920696385,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C3,Frontend_Bound,23.92,% Slots,,,0.00,5.33,
22.920696385,S1-C3,Bad_Speculation,13.88,% Slots,,,0.00,5.33,
22.920696385,S1-C3,Backend_Bound,29.80,% Slots,,,0.00,5.33,
22.920696385,S1-C3,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.29,
22.920696385,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.06,
22.920696385,S1-C3,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C3,Backend_Bound.Memory_Bound,36.16,% Slots,,,0.00,5.29,
22.920696385,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.33,
22.920696385,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.07,% Core_Clocks,,,0.00,5.33,
22.920696385,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
22.920696385,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C4,Frontend_Bound,26.33,% Slots,,,0.00,5.33,
22.920696385,S1-C4,Bad_Speculation,14.26,% Slots,,,0.00,5.33,
22.920696385,S1-C4,Backend_Bound,26.34,% Slots,,,0.00,5.33,
22.920696385,S1-C4,Frontend_Bound.Frontend_Latency,22.96,% Slots,,rs_events.empty_end,0.00,5.29,
22.920696385,S1-C4,Bad_Speculation.Branch_Mispredicts,14.15,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C4,Backend_Bound.Memory_Bound,27.22,% Slots,,,0.00,5.28,
22.920696385,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
22.920696385,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C5,Frontend_Bound,26.40,% Slots,,,0.00,5.33,
22.920696385,S1-C5,Bad_Speculation,12.31,% Slots,,,0.00,5.33,
22.920696385,S1-C5,Backend_Bound,26.31,% Slots,,,0.00,5.33,
22.920696385,S1-C5,Frontend_Bound.Frontend_Latency,19.40,% Slots,,rs_events.empty_end,0.00,5.29,
22.920696385,S1-C5,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C5,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.29,
22.920696385,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.32,
22.920696385,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
22.920696385,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
22.920696385,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C6,Frontend_Bound,30.34,% Slots,,,0.00,5.33,
22.920696385,S1-C6,Bad_Speculation,17.11,% Slots,,,0.00,5.33,
22.920696385,S1-C6,Backend_Bound,21.12,% Slots,,,0.00,5.33,
22.920696385,S1-C6,Retiring,32.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
22.920696385,S1-C6,Frontend_Bound.Frontend_Latency,22.02,% Slots,,rs_events.empty_end,0.00,5.29,
22.920696385,S1-C6,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C6,Backend_Bound.Memory_Bound,14.50,% Slots,,,0.00,5.28,
22.920696385,S1-C6,Retiring.Microcode_Sequencer,0.75,% Slots,,idq.ms_uops,0.00,5.33,<==
22.920696385,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.33,
22.920696385,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.33,
22.920696385,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
22.920696385,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C7,Frontend_Bound,31.98,% Slots,,,0.00,5.33,
22.920696385,S1-C7,Bad_Speculation,13.83,% Slots,,,0.00,5.33,
22.920696385,S1-C7,Backend_Bound,21.12,% Slots,,,0.00,5.33,
22.920696385,S1-C7,Frontend_Bound.Frontend_Latency,20.25,% Slots,,rs_events.empty_end,0.00,5.29,
22.920696385,S1-C7,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.33,
22.920696385,S1-C7,Backend_Bound.Memory_Bound,24.61,% Slots,,,0.00,5.28,
22.920696385,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.33,
22.920696385,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
22.920696385,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
22.920696385,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
22.920696385,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
22.920696385,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
22.920696385,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
24.453513745,S0-C0,Frontend_Bound,20.97,% Slots,,,0.00,5.21,
24.453513745,S0-C0,Backend_Bound,39.81,% Slots,,,0.00,5.21,<==
24.453513745,S0-C0,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.21,
24.453513745,S0-C0,Backend_Bound.Core_Bound,22.32,% Slots,,,0.00,5.21,
24.453513745,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C1,Frontend_Bound,33.47,% Slots,,,0.00,5.22,
24.453513745,S0-C1,Bad_Speculation,14.59,% Slots,,,0.00,5.22,
24.453513745,S0-C1,Backend_Bound,18.16,% Slots,,,0.00,5.22,
24.453513745,S0-C1,Retiring,34.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S0-C1,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S0-C1,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C1,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.22,
24.453513745,S0-C1,Retiring.Microcode_Sequencer,1.58,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.85,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.35,% Clocks,,,0.00,5.22,
24.453513745,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C2,Frontend_Bound,29.78,% Slots,,,0.00,5.22,
24.453513745,S0-C2,Bad_Speculation,14.17,% Slots,,,0.00,5.22,
24.453513745,S0-C2,Backend_Bound,23.62,% Slots,,,0.00,5.22,
24.453513745,S0-C2,Retiring,31.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S0-C2,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S0-C2,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C2,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.22,
24.453513745,S0-C2,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.22,
24.453513745,S0-C2,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.22,
24.453513745,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.03,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C3,Frontend_Bound,21.15,% Slots,,,0.00,5.22,
24.453513745,S0-C3,Bad_Speculation,12.35,% Slots,,,0.00,5.22,
24.453513745,S0-C3,Backend_Bound,31.59,% Slots,,,0.00,5.22,
24.453513745,S0-C3,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C3,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.22,<==
24.453513745,S0-C3,Backend_Bound.Core_Bound,12.94,% Slots,,,0.00,5.22,
24.453513745,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
24.453513745,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
24.453513745,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C4,Frontend_Bound,25.44,% Slots,,,0.00,5.22,
24.453513745,S0-C4,Bad_Speculation,12.00,% Slots,,,0.00,5.22,
24.453513745,S0-C4,Backend_Bound,30.65,% Slots,,,0.00,5.22,<==
24.453513745,S0-C4,Retiring,28.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S0-C4,Frontend_Bound.Frontend_Latency,19.23,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S0-C4,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C4,Backend_Bound.Memory_Bound,16.47,% Slots,,,0.00,5.22,
24.453513745,S0-C4,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.22,
24.453513745,S0-C4,Retiring.Microcode_Sequencer,3.35,% Slots,,idq.ms_uops,0.00,5.22,
24.453513745,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.49,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.04,% Clocks,,,0.00,5.22,
24.453513745,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C5,Frontend_Bound,32.53,% Slots,,,0.00,5.22,
24.453513745,S0-C5,Bad_Speculation,13.21,% Slots,,,0.00,5.22,
24.453513745,S0-C5,Backend_Bound,22.47,% Slots,,,0.00,5.22,
24.453513745,S0-C5,Retiring,37.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S0-C5,Frontend_Bound.Frontend_Latency,25.94,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S0-C5,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C5,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.22,
24.453513745,S0-C5,Retiring.Microcode_Sequencer,1.73,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.33,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,20.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C6,Frontend_Bound,28.89,% Slots,,,0.00,5.22,
24.453513745,S0-C6,Bad_Speculation,12.53,% Slots,,,0.00,5.22,
24.453513745,S0-C6,Backend_Bound,27.37,% Slots,,,0.00,5.22,
24.453513745,S0-C6,Retiring,33.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S0-C6,Frontend_Bound.Frontend_Latency,22.80,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S0-C6,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C6,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.22,
24.453513745,S0-C6,Retiring.Microcode_Sequencer,1.43,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.22,
24.453513745,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.49,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C7,Frontend_Bound,29.36,% Slots,,,0.00,5.22,
24.453513745,S0-C7,Bad_Speculation,12.92,% Slots,,,0.00,5.22,
24.453513745,S0-C7,Backend_Bound,26.83,% Slots,,,0.00,5.22,
24.453513745,S0-C7,Retiring,33.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S0-C7,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S0-C7,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C7,Backend_Bound.Memory_Bound,25.22,% Slots,,,0.00,5.22,
24.453513745,S0-C7,Retiring.Microcode_Sequencer,2.46,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
24.453513745,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
24.453513745,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C0,Frontend_Bound,35.39,% Slots,,,0.00,5.22,
24.453513745,S1-C0,Backend_Bound,23.22,% Slots,,,0.00,5.22,
24.453513745,S1-C0,Retiring,27.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S1-C0,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,0.00,5.22,<==
24.453513745,S1-C0,Backend_Bound.Memory_Bound,24.70,% Slots,,,0.00,5.22,
24.453513745,S1-C0,Retiring.Microcode_Sequencer,3.22,% Slots,,idq.ms_uops,0.00,5.22,
24.453513745,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.75,% Clocks,,,0.00,5.22,
24.453513745,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
24.453513745,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.11,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S1-C1,Frontend_Bound,27.55,% Slots,,,0.00,5.22,
24.453513745,S1-C1,Bad_Speculation,12.73,% Slots,,,0.00,5.22,
24.453513745,S1-C1,Backend_Bound,29.11,% Slots,,,0.00,5.22,
24.453513745,S1-C1,Retiring,35.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S1-C1,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S1-C1,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C1,Backend_Bound.Memory_Bound,25.76,% Slots,,,0.00,5.22,
24.453513745,S1-C1,Retiring.Microcode_Sequencer,2.88,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.69,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S1-C2,Frontend_Bound,34.61,% Slots,,,0.00,5.22,
24.453513745,S1-C2,Backend_Bound,14.35,% Slots,,,0.00,5.22,
24.453513745,S1-C2,Retiring,41.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S1-C2,Frontend_Bound.Frontend_Latency,22.23,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S1-C2,Retiring.Microcode_Sequencer,2.69,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C3,Frontend_Bound,26.57,% Slots,,,0.00,5.22,<==
24.453513745,S1-C3,Bad_Speculation,14.91,% Slots,,,0.00,5.22,
24.453513745,S1-C3,Backend_Bound,25.77,% Slots,,,0.00,5.22,
24.453513745,S1-C3,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C3,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.22,
24.453513745,S1-C3,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.22,
24.453513745,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.17,% Clocks,,,0.00,5.22,
24.453513745,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C4,Frontend_Bound,30.15,% Slots,,,0.00,5.22,
24.453513745,S1-C4,Backend_Bound,25.83,% Slots,,,0.00,5.22,
24.453513745,S1-C4,Retiring,37.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S1-C4,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S1-C4,Backend_Bound.Memory_Bound,22.31,% Slots,,,0.00,5.22,
24.453513745,S1-C4,Retiring.Microcode_Sequencer,5.10,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C5,Frontend_Bound,25.81,% Slots,,,0.00,5.22,
24.453513745,S1-C5,Bad_Speculation,13.28,% Slots,,,0.00,5.22,
24.453513745,S1-C5,Backend_Bound,26.89,% Slots,,,0.00,5.22,<==
24.453513745,S1-C5,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S1-C5,Bad_Speculation.Branch_Mispredicts,13.18,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C5,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.22,
24.453513745,S1-C5,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.22,
24.453513745,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.22,
24.453513745,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
24.453513745,S1-C6,Frontend_Bound,25.32,% Slots,,,0.00,5.22,
24.453513745,S1-C6,Bad_Speculation,15.41,% Slots,,,0.00,5.22,
24.453513745,S1-C6,Backend_Bound,28.13,% Slots,,,0.00,5.22,
24.453513745,S1-C6,Retiring,33.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S1-C6,Frontend_Bound.Frontend_Latency,19.84,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S1-C6,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C6,Backend_Bound.Memory_Bound,25.62,% Slots,,,0.00,5.22,
24.453513745,S1-C6,Retiring.Microcode_Sequencer,4.27,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
24.453513745,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C7,Frontend_Bound,32.38,% Slots,,,0.00,5.22,
24.453513745,S1-C7,Bad_Speculation,10.71,% Slots,,,0.00,5.22,
24.453513745,S1-C7,Backend_Bound,26.64,% Slots,,,0.00,5.22,
24.453513745,S1-C7,Retiring,34.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
24.453513745,S1-C7,Frontend_Bound.Frontend_Latency,23.88,% Slots,,rs_events.empty_end,0.00,5.22,
24.453513745,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.22,
24.453513745,S1-C7,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C7,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.22,
24.453513745,S1-C7,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.22,
24.453513745,S1-C7,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.22,<==
24.453513745,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
24.453513745,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.22,
24.453513745,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.15,% Core_Clocks,,,0.00,5.22,
24.453513745,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.35,% Core_Clocks,,,0.00,5.48,
24.453513745,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
24.453513745,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
24.453513745,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
24.453513745,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
24.453513745,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
25.963041101,S0-C0,Frontend_Bound,34.52,% Slots,,,0.00,5.21,
25.963041101,S0-C0,Backend_Bound,40.16,% Slots,,,0.00,5.21,
25.963041101,S0-C0,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S0-C0,Frontend_Bound.Frontend_Latency,30.45,% Slots,,rs_events.empty_end,0.00,5.17,
25.963041101,S0-C0,Backend_Bound.Memory_Bound,24.48,% Slots,,,0.00,5.13,
25.963041101,S0-C0,Backend_Bound.Core_Bound,15.68,% Slots,,,0.00,5.13,
25.963041101,S0-C0,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.71,% Clocks,,,0.00,5.3,
25.963041101,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.963041101,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.06,% Clocks,,idq.ms_switches,0.00,5.3,
25.963041101,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
25.963041101,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C1,Frontend_Bound,37.57,% Slots,,,0.00,5.05,
25.963041101,S0-C1,Backend_Bound,37.25,% Slots,,,0.00,5.05,
25.963041101,S0-C1,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.963041101,S0-C1,Frontend_Bound.Frontend_Latency,25.26,% Slots,,rs_events.empty_end,0.00,5.06,<==
25.963041101,S0-C1,Backend_Bound.Memory_Bound,22.60,% Slots,,,0.00,5.05,
25.963041101,S0-C1,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.05,
25.963041101,S0-C1,Retiring.Microcode_Sequencer,13.74,% Slots,,idq.ms_uops,0.00,5.31,
25.963041101,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.3,
25.963041101,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.07,% Clocks,,idq.ms_switches,0.00,5.3,
25.963041101,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C2,Frontend_Bound,29.48,% Slots,,,0.00,5.05,
25.963041101,S0-C2,Backend_Bound,48.93,% Slots,,,0.00,5.05,
25.963041101,S0-C2,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.963041101,S0-C2,Frontend_Bound.Frontend_Latency,37.60,% Slots,,rs_events.empty_end,0.00,5.06,
25.963041101,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.57,% Slots,,,0.00,5.05,
25.963041101,S0-C2,Backend_Bound.Memory_Bound,40.84,% Slots,,,0.00,5.05,
25.963041101,S0-C2,Retiring.Microcode_Sequencer,13.24,% Slots,,idq.ms_uops,0.00,5.31,
25.963041101,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.3,
25.963041101,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.3,
25.963041101,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.31,% Core_Clocks,,,0.00,5.3,
25.963041101,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.963041101,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C3,Frontend_Bound,31.64,% Slots,,,0.00,5.18,<==
25.963041101,S0-C3,Backend_Bound,30.73,% Slots,,,0.00,5.18,
25.963041101,S0-C3,Frontend_Bound.Frontend_Latency,18.80,% Slots,,rs_events.empty_end,0.00,5.05,
25.963041101,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.09,% Slots,,,0.00,5.23,
25.963041101,S0-C3,Backend_Bound.Memory_Bound,19.91,% Slots,,,0.00,5.05,
25.963041101,S0-C3,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.05,
25.963041101,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.31,
25.963041101,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.22,% Core_Clocks,,,0.00,5.3,
25.963041101,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C4,Frontend_Bound,40.94,% Slots,,,0.00,5.18,
25.963041101,S0-C4,Backend_Bound,34.91,% Slots,,,0.00,5.18,
25.963041101,S0-C4,Retiring,16.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S0-C4,Frontend_Bound.Frontend_Latency,39.10,% Slots,,rs_events.empty_end,0.00,5.05,<==
25.963041101,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.44,% Slots,,,0.00,5.23,
25.963041101,S0-C4,Backend_Bound.Memory_Bound,29.74,% Slots,,,0.00,5.05,
25.963041101,S0-C4,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.3,
25.963041101,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.3,
25.963041101,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.68,% Core_Clocks,,,0.00,5.3,
25.963041101,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C5,Frontend_Bound,38.38,% Slots,,,0.00,5.19,
25.963041101,S0-C5,Backend_Bound,36.14,% Slots,,,0.00,5.19,
25.963041101,S0-C5,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S0-C5,Frontend_Bound.Frontend_Latency,32.93,% Slots,,rs_events.empty_end,0.00,5.05,<==
25.963041101,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.24,
25.963041101,S0-C5,Backend_Bound.Memory_Bound,23.34,% Slots,,,0.00,5.05,
25.963041101,S0-C5,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.05,
25.963041101,S0-C5,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.31,
25.963041101,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.963041101,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.19,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.67,% Core_Clocks,,,0.00,5.3,
25.963041101,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.61,% Clocks,,,0.00,5.04,
25.963041101,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C6,Frontend_Bound,38.68,% Slots,,,0.00,5.19,
25.963041101,S0-C6,Backend_Bound,36.42,% Slots,,,0.00,5.19,
25.963041101,S0-C6,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.963041101,S0-C6,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.05,<==
25.963041101,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.24,
25.963041101,S0-C6,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.05,
25.963041101,S0-C6,Backend_Bound.Core_Bound,16.31,% Slots,,,0.00,5.05,
25.963041101,S0-C6,Retiring.Microcode_Sequencer,12.30,% Slots,,idq.ms_uops,0.00,5.31,
25.963041101,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.31,
25.963041101,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.12,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.72,% Core_Clocks,,,0.00,5.29,
25.963041101,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C7,Frontend_Bound,37.72,% Slots,,,0.00,5.18,
25.963041101,S0-C7,Backend_Bound,36.52,% Slots,,,0.00,5.18,
25.963041101,S0-C7,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.963041101,S0-C7,Frontend_Bound.Frontend_Latency,34.14,% Slots,,rs_events.empty_end,0.00,5.05,<==
25.963041101,S0-C7,Backend_Bound.Memory_Bound,28.69,% Slots,,,0.00,5.05,
25.963041101,S0-C7,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.31,
25.963041101,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.31,
25.963041101,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.963041101,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
25.963041101,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C0,Frontend_Bound,25.85,% Slots,,,0.00,5.18,
25.963041101,S1-C0,Backend_Bound,26.59,% Slots,,,0.00,5.18,
25.963041101,S1-C0,Retiring,29.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S1-C0,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.05,
25.963041101,S1-C0,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.05,
25.963041101,S1-C0,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.32,<==
25.963041101,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C1,Frontend_Bound,38.12,% Slots,,,0.00,5.18,
25.963041101,S1-C1,Backend_Bound,33.39,% Slots,,,0.00,5.18,
25.963041101,S1-C1,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S1-C1,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.05,<==
25.963041101,S1-C1,Backend_Bound.Memory_Bound,12.90,% Slots,,,0.00,5.05,
25.963041101,S1-C1,Backend_Bound.Core_Bound,20.49,% Slots,,,0.00,5.05,
25.963041101,S1-C1,Retiring.Microcode_Sequencer,10.35,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.31,
25.963041101,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.99,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C2,Frontend_Bound,34.28,% Slots,,,0.00,5.19,
25.963041101,S1-C2,Bad_Speculation,10.21,% Slots,,,0.00,5.19,
25.963041101,S1-C2,Backend_Bound,15.04,% Slots,,,0.00,5.19,
25.963041101,S1-C2,Retiring,43.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.963041101,S1-C2,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.16,
25.963041101,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.99,% Slots,,,0.00,5.24,
25.963041101,S1-C2,Bad_Speculation.Branch_Mispredicts,9.81,% Slots,,br_misp_retired.all_branches,0.00,5.19,
25.963041101,S1-C2,Retiring.Microcode_Sequencer,2.21,% Slots,,idq.ms_uops,0.00,5.31,<==
25.963041101,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,0.00,5.31,
25.963041101,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C3,Frontend_Bound,36.37,% Slots,,,0.00,5.19,
25.963041101,S1-C3,Backend_Bound,36.10,% Slots,,,0.00,5.19,
25.963041101,S1-C3,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
25.963041101,S1-C3,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.16,<==
25.963041101,S1-C3,Backend_Bound.Memory_Bound,24.33,% Slots,,,0.00,5.12,
25.963041101,S1-C3,Backend_Bound.Core_Bound,11.78,% Slots,,,0.00,5.12,
25.963041101,S1-C3,Retiring.Microcode_Sequencer,11.57,% Slots,,idq.ms_uops,0.00,5.31,
25.963041101,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.31,
25.963041101,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
25.963041101,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.91,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
25.963041101,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C4,Frontend_Bound,38.20,% Slots,,,0.00,5.19,
25.963041101,S1-C4,Backend_Bound,35.35,% Slots,,,0.00,5.19,
25.963041101,S1-C4,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S1-C4,Frontend_Bound.Frontend_Latency,29.80,% Slots,,rs_events.empty_end,0.00,5.16,<==
25.963041101,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.05,% Slots,,,0.00,5.25,
25.963041101,S1-C4,Backend_Bound.Memory_Bound,21.21,% Slots,,,0.00,5.12,
25.963041101,S1-C4,Backend_Bound.Core_Bound,14.14,% Slots,,,0.00,5.12,
25.963041101,S1-C4,Retiring.Microcode_Sequencer,10.78,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.31,
25.963041101,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.17,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.87,% Core_Clocks,,,0.00,5.31,
25.963041101,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.12,% Slots,,,0.00,5.25,
25.963041101,S1-C5,Backend_Bound.Core_Bound,97.26,% Slots,,,0.00,5.13,<==
25.963041101,S1-C5,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S1-C5,Backend_Bound,44.96,% Slots,,,0.00,5.19,
25.963041101,S1-C5,Retiring,22.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.65,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.78,% Core_Clocks,,,0.00,5.31,
25.963041101,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C6,Frontend_Bound.Frontend_Bandwidth,61.65,% Slots,,,0.00,5.25,
25.963041101,S1-C6,Backend_Bound.Memory_Bound,79.98,% Slots,,,0.00,5.13,<==
25.963041101,S1-C6,Retiring.Microcode_Sequencer,7.23,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S1-C6,Backend_Bound,43.49,% Slots,,,0.00,5.2,
25.963041101,S1-C6,Retiring,24.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.3,
25.963041101,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.70,% Core_Clocks,,,0.00,5.31,
25.963041101,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
25.963041101,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
25.963041101,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C7,Frontend_Bound,35.01,% Slots,,,0.00,5.2,
25.963041101,S1-C7,Backend_Bound,37.68,% Slots,,,0.00,5.2,
25.963041101,S1-C7,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
25.963041101,S1-C7,Frontend_Bound.Frontend_Latency,29.89,% Slots,,rs_events.empty_end,0.00,5.17,
25.963041101,S1-C7,Backend_Bound.Memory_Bound,21.60,% Slots,,,0.00,5.13,
25.963041101,S1-C7,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.13,
25.963041101,S1-C7,Retiring.Microcode_Sequencer,15.07,% Slots,,idq.ms_uops,0.00,5.32,
25.963041101,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.31,
25.963041101,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
25.963041101,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.31,
25.963041101,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
25.963041101,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
25.963041101,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
25.963041101,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
27.461939818,S0-C0,Backend_Bound,40.50,% Slots,,,0.00,5.06,
27.461939818,S0-C0,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.06,
27.461939818,S0-C0,Backend_Bound.Core_Bound,28.36,% Slots,,,0.00,5.06,<==
27.461939818,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.461939818,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.461939818,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C1,Frontend_Bound,32.60,% Slots,,,0.00,5.11,
27.461939818,S0-C1,Bad_Speculation,14.75,% Slots,,,0.00,5.05,
27.461939818,S0-C1,Backend_Bound,23.19,% Slots,,,0.00,5.05,
27.461939818,S0-C1,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.05,
27.461939818,S0-C1,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.05,
27.461939818,S0-C1,Backend_Bound.Memory_Bound,10.96,% Slots,,,0.00,5.05,
27.461939818,S0-C1,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.05,
27.461939818,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.461939818,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.461939818,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.461939818,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.13,% Clocks,,,0.00,5.33,
27.461939818,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C2,Frontend_Bound,25.77,% Slots,,,0.00,5.11,
27.461939818,S0-C2,Backend_Bound,37.82,% Slots,,,0.00,5.05,
27.461939818,S0-C2,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.05,
27.461939818,S0-C2,Backend_Bound.Memory_Bound,22.16,% Slots,,,0.00,5.05,<==
27.461939818,S0-C2,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.05,
27.461939818,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.33,
27.461939818,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.461939818,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.461939818,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.461939818,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.22,% Clocks,,,0.00,5.34,
27.461939818,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C3,Frontend_Bound,25.04,% Slots,,,0.00,5.1,
27.461939818,S0-C3,Backend_Bound,32.08,% Slots,,,0.00,5.05,
27.461939818,S0-C3,Frontend_Bound.Frontend_Latency,17.91,% Slots,,rs_events.empty_end,0.00,5.16,
27.461939818,S0-C3,Backend_Bound.Memory_Bound,21.82,% Slots,,,0.00,5.05,<==
27.461939818,S0-C3,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.05,
27.461939818,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.33,
27.461939818,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.461939818,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.08,% Clocks,,,0.00,5.33,
27.461939818,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C4,Backend_Bound,39.14,% Slots,,,0.00,5.05,
27.461939818,S0-C4,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.05,
27.461939818,S0-C4,Backend_Bound.Core_Bound,27.50,% Slots,,,0.00,5.05,
27.461939818,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.05,% Clocks,,,0.00,5.34,<==
27.461939818,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C5,Frontend_Bound,20.69,% Slots,,,0.00,5.1,
27.461939818,S0-C5,Backend_Bound,37.31,% Slots,,,0.00,5.05,
27.461939818,S0-C5,Frontend_Bound.Frontend_Latency,21.67,% Slots,,rs_events.empty_end,0.00,5.16,
27.461939818,S0-C5,Backend_Bound.Memory_Bound,14.67,% Slots,,,0.00,5.05,
27.461939818,S0-C5,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.05,
27.461939818,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.00,% Clocks,,,0.00,5.33,
27.461939818,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.461939818,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.16,% Clocks,,,0.00,5.34,<==
27.461939818,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C6,Backend_Bound,39.05,% Slots,,,0.00,5.05,
27.461939818,S0-C6,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.05,
27.461939818,S0-C6,Backend_Bound.Core_Bound,23.32,% Slots,,,0.00,5.05,
27.461939818,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.461939818,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.68,% Clocks,,,0.00,5.33,<==
27.461939818,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C7,Frontend_Bound,22.79,% Slots,,,0.00,5.1,
27.461939818,S0-C7,Backend_Bound,29.14,% Slots,,,0.00,5.05,
27.461939818,S0-C7,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.05,
27.461939818,S0-C7,Backend_Bound.Core_Bound,17.56,% Slots,,,0.00,5.05,
27.461939818,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.02,% Clocks,,,0.00,5.33,<==
27.461939818,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C0,Frontend_Bound,26.71,% Slots,,,0.00,5.1,
27.461939818,S1-C0,Bad_Speculation,18.06,% Slots,,,0.00,5.06,
27.461939818,S1-C0,Backend_Bound,29.08,% Slots,,,0.00,5.06,<==
27.461939818,S1-C0,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.15,
27.461939818,S1-C0,Bad_Speculation.Branch_Mispredicts,17.81,% Slots,,br_misp_retired.all_branches,0.00,5.05,
27.461939818,S1-C0,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.06,
27.461939818,S1-C0,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.06,
27.461939818,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.33,
27.461939818,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.461939818,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.56,% Clocks,,,0.00,5.34,
27.461939818,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C1,Frontend_Bound,22.75,% Slots,,,0.00,5.1,
27.461939818,S1-C1,Bad_Speculation,12.45,% Slots,,,0.00,5.05,
27.461939818,S1-C1,Backend_Bound,31.13,% Slots,,,0.00,5.05,
27.461939818,S1-C1,Frontend_Bound.Frontend_Latency,31.34,% Slots,,rs_events.empty_end,0.00,5.15,
27.461939818,S1-C1,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.05,
27.461939818,S1-C1,Backend_Bound.Memory_Bound,19.88,% Slots,,,0.00,5.05,
27.461939818,S1-C1,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.05,
27.461939818,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.33,
27.461939818,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
27.461939818,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
27.461939818,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C2,Frontend_Bound,36.39,% Slots,,,0.00,5.09,
27.461939818,S1-C2,Bad_Speculation,10.25,% Slots,,,0.00,5.05,
27.461939818,S1-C2,Backend_Bound,13.82,% Slots,,,0.00,5.05,
27.461939818,S1-C2,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.15,
27.461939818,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.09,
27.461939818,S1-C2,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,
27.461939818,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.33,
27.461939818,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.461939818,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C3,Backend_Bound,42.81,% Slots,,,0.00,5.06,
27.461939818,S1-C3,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.06,
27.461939818,S1-C3,Backend_Bound.Core_Bound,30.88,% Slots,,,0.00,5.06,<==
27.461939818,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
27.461939818,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
27.461939818,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C4,Bad_Speculation,10.65,% Slots,,,0.00,5.06,
27.461939818,S1-C4,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.06,
27.461939818,S1-C4,Backend_Bound,37.34,% Slots,,,0.00,5.06,
27.461939818,S1-C4,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.06,
27.461939818,S1-C4,Backend_Bound.Core_Bound,25.76,% Slots,,,0.00,5.06,<==
27.461939818,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
27.461939818,S1-C5,Backend_Bound,44.46,% Slots,,,0.00,5.06,
27.461939818,S1-C5,Backend_Bound.Core_Bound,35.71,% Slots,,,0.00,5.06,
27.461939818,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.76,% Clocks,,,0.00,5.34,<==
27.461939818,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
27.461939818,S1-C6,Frontend_Bound,33.46,% Slots,,,0.00,5.09,
27.461939818,S1-C6,Bad_Speculation,12.68,% Slots,,,0.00,5.06,
27.461939818,S1-C6,Backend_Bound,29.24,% Slots,,,0.00,5.06,
27.461939818,S1-C6,Frontend_Bound.Frontend_Latency,36.12,% Slots,,rs_events.empty_end,0.00,5.15,
27.461939818,S1-C6,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.05,
27.461939818,S1-C6,Backend_Bound.Memory_Bound,11.18,% Slots,,,0.00,5.06,
27.461939818,S1-C6,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.06,
27.461939818,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.461939818,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C7,Frontend_Bound,24.56,% Slots,,,0.00,5.09,
27.461939818,S1-C7,Bad_Speculation,23.08,% Slots,,,0.00,5.06,
27.461939818,S1-C7,Backend_Bound,17.21,% Slots,,,0.00,5.06,
27.461939818,S1-C7,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.14,
27.461939818,S1-C7,Bad_Speculation.Branch_Mispredicts,22.77,% Slots,,br_misp_retired.all_branches,0.00,5.05,
27.461939818,S1-C7,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.06,
27.461939818,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
27.461939818,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.30,% Clocks,,,0.00,5.34,
27.461939818,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
27.461939818,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
27.461939818,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
27.461939818,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
27.461939818,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
27.461939818,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
28.915140735,S0-C0,Backend_Bound,54.44,% Slots,,,0.00,5.25,
28.915140735,S0-C0,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.24,
28.915140735,S0-C0,Backend_Bound.Core_Bound,39.69,% Slots,,,0.00,5.24,
28.915140735,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.81,% Clocks,,,0.00,5.22,<==
28.915140735,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S0-C1,Frontend_Bound,33.29,% Slots,,,0.00,5.24,
28.915140735,S0-C1,Bad_Speculation,10.32,% Slots,,,0.00,5.24,
28.915140735,S0-C1,Backend_Bound,41.30,% Slots,,,0.00,5.24,
28.915140735,S0-C1,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.915140735,S0-C1,Frontend_Bound.Frontend_Latency,37.32,% Slots,,rs_events.empty_end,0.00,5.24,
28.915140735,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.24,
28.915140735,S0-C1,Bad_Speculation.Branch_Mispredicts,10.21,% Slots,,br_misp_retired.all_branches,0.00,5.24,
28.915140735,S0-C1,Backend_Bound.Memory_Bound,35.79,% Slots,,,0.00,5.24,
28.915140735,S0-C1,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.25,
28.915140735,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.26,
28.915140735,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.915140735,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.95,% Clocks,,idq.ms_switches,0.00,5.26,
28.915140735,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.31,% Core_Clocks,,,0.00,5.25,
28.915140735,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
28.915140735,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
28.915140735,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C2,Frontend_Bound,38.69,% Slots,,,0.00,5.25,
28.915140735,S0-C2,Backend_Bound,33.65,% Slots,,,0.00,5.25,
28.915140735,S0-C2,Frontend_Bound.Frontend_Latency,24.41,% Slots,,rs_events.empty_end,0.00,5.24,
28.915140735,S0-C2,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.24,
28.915140735,S0-C2,Backend_Bound.Core_Bound,23.39,% Slots,,,0.00,5.24,
28.915140735,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.25,
28.915140735,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
28.915140735,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,97.02,% Clocks,,,0.00,5.23,
28.915140735,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S0-C3,Frontend_Bound,30.82,% Slots,,,0.00,5.25,
28.915140735,S0-C3,Backend_Bound,42.65,% Slots,,,0.00,5.25,<==
28.915140735,S0-C3,Frontend_Bound.Frontend_Latency,28.55,% Slots,,rs_events.empty_end,0.00,5.25,
28.915140735,S0-C3,Backend_Bound.Memory_Bound,20.02,% Slots,,,0.00,5.25,
28.915140735,S0-C3,Backend_Bound.Core_Bound,22.63,% Slots,,,0.00,5.25,
28.915140735,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.915140735,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
28.915140735,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C4,Backend_Bound,51.56,% Slots,,,0.00,5.25,
28.915140735,S0-C4,Backend_Bound.Core_Bound,47.79,% Slots,,,0.00,5.24,
28.915140735,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.99,% Clocks,,,0.00,5.23,<==
28.915140735,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C5,Backend_Bound,48.27,% Slots,,,0.00,5.25,
28.915140735,S0-C5,Backend_Bound.Core_Bound,41.01,% Slots,,,0.00,5.24,
28.915140735,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.42,% Clocks,,,0.00,5.23,<==
28.915140735,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S0-C6,Backend_Bound,45.75,% Slots,,,0.00,5.25,
28.915140735,S0-C6,Backend_Bound.Core_Bound,39.01,% Slots,,,0.00,5.25,
28.915140735,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.80,% Clocks,,,0.00,5.22,<==
28.915140735,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S0-C7,Frontend_Bound,33.11,% Slots,,,0.00,5.25,
28.915140735,S0-C7,Bad_Speculation,15.28,% Slots,,,0.00,5.25,
28.915140735,S0-C7,Backend_Bound,28.36,% Slots,,,0.00,5.25,
28.915140735,S0-C7,Retiring,23.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.915140735,S0-C7,Frontend_Bound.Frontend_Latency,18.31,% Slots,,rs_events.empty_end,0.00,5.24,
28.915140735,S0-C7,Frontend_Bound.Frontend_Bandwidth,26.51,% Slots,,,0.00,5.25,
28.915140735,S0-C7,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.915140735,S0-C7,Backend_Bound.Memory_Bound,11.86,% Slots,,,0.00,5.24,
28.915140735,S0-C7,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.24,
28.915140735,S0-C7,Retiring.Microcode_Sequencer,3.61,% Slots,,idq.ms_uops,0.00,5.25,
28.915140735,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.25,
28.915140735,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.915140735,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.38,% Clocks,,idq.ms_switches,0.00,5.25,
28.915140735,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.52,% Core_Clocks,,,0.00,5.24,<==
28.915140735,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
28.915140735,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C0,Frontend_Bound,27.22,% Slots,,,0.00,5.25,
28.915140735,S1-C0,Bad_Speculation,21.50,% Slots,,,0.00,5.25,
28.915140735,S1-C0,Backend_Bound,23.15,% Slots,,,0.00,5.25,
28.915140735,S1-C0,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.25,
28.915140735,S1-C0,Bad_Speculation.Branch_Mispredicts,21.11,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.915140735,S1-C0,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.25,
28.915140735,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.24,
28.915140735,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
28.915140735,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
28.915140735,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
28.915140735,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C1,Frontend_Bound,36.84,% Slots,,,0.00,5.26,
28.915140735,S1-C1,Bad_Speculation,10.70,% Slots,,,0.00,5.26,
28.915140735,S1-C1,Backend_Bound,32.65,% Slots,,,0.00,5.26,
28.915140735,S1-C1,Retiring,24.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.915140735,S1-C1,Frontend_Bound.Frontend_Latency,61.72,% Slots,,rs_events.empty_end,0.00,5.24,
28.915140735,S1-C1,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.26,
28.915140735,S1-C1,Retiring.Microcode_Sequencer,2.62,% Slots,,idq.ms_uops,0.00,5.25,
28.915140735,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.24,
28.915140735,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
28.915140735,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.51,% Clocks,,idq.ms_switches,0.00,5.24,
28.915140735,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
28.915140735,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
28.915140735,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C2,Frontend_Bound,35.26,% Slots,,,0.00,5.25,
28.915140735,S1-C2,Bad_Speculation,10.20,% Slots,,,0.00,5.25,
28.915140735,S1-C2,Backend_Bound,13.89,% Slots,,,0.00,5.25,
28.915140735,S1-C2,Retiring,42.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.915140735,S1-C2,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.25,
28.915140735,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.53,% Slots,,,0.00,5.25,
28.915140735,S1-C2,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.25,
28.915140735,S1-C2,Retiring.Microcode_Sequencer,2.19,% Slots,,idq.ms_uops,0.00,5.25,<==
28.915140735,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.93,% Clocks,,,0.00,5.25,
28.915140735,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.915140735,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.25,
28.915140735,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C3,Backend_Bound,48.15,% Slots,,,0.00,5.25,
28.915140735,S1-C3,Backend_Bound.Core_Bound,41.32,% Slots,,,0.00,5.24,
28.915140735,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.45,% Clocks,,,0.00,5.22,<==
28.915140735,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C4,Frontend_Bound,34.76,% Slots,,,0.00,5.26,
28.915140735,S1-C4,Backend_Bound,41.05,% Slots,,,0.00,5.26,<==
28.915140735,S1-C4,Frontend_Bound.Frontend_Latency,54.86,% Slots,,rs_events.empty_end,0.00,5.23,
28.915140735,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.25,
28.915140735,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.915140735,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C5,Backend_Bound,48.38,% Slots,,,0.00,5.25,
28.915140735,S1-C5,Backend_Bound.Core_Bound,41.81,% Slots,,,0.00,5.25,
28.915140735,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.07,% Clocks,,,0.00,5.23,<==
28.915140735,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C6,Frontend_Bound,24.93,% Slots,,,0.00,5.26,
28.915140735,S1-C6,Bad_Speculation,14.56,% Slots,,,0.00,5.26,
28.915140735,S1-C6,Backend_Bound,31.27,% Slots,,,0.00,5.26,<==
28.915140735,S1-C6,Frontend_Bound.Frontend_Latency,15.10,% Slots,,rs_events.empty_end,0.00,5.24,
28.915140735,S1-C6,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.26,
28.915140735,S1-C6,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.24,
28.915140735,S1-C6,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.24,
28.915140735,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
28.915140735,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
28.915140735,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
28.915140735,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C7,Backend_Bound,37.05,% Slots,,,0.00,5.25,
28.915140735,S1-C7,Backend_Bound.Memory_Bound,10.10,% Slots,,,0.00,5.25,
28.915140735,S1-C7,Backend_Bound.Core_Bound,26.96,% Slots,,,0.00,5.25,
28.915140735,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.73,% Clocks,,,0.00,5.23,<==
28.915140735,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
28.915140735,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
28.915140735,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
30.407827533,S0-C0,Frontend_Bound,29.14,% Slots,,,0.00,5.36,<==
30.407827533,S0-C0,Bad_Speculation,21.46,% Slots,,,0.00,5.36,
30.407827533,S0-C0,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S0-C0,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.26,% Slots,,,0.00,5.36,
30.407827533,S0-C0,Bad_Speculation.Branch_Mispredicts,21.17,% Slots,,br_misp_retired.all_branches,0.00,5.1,
30.407827533,S0-C0,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
30.407827533,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.09,
30.407827533,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C1,Frontend_Bound.Frontend_Bandwidth,36.55,% Slots,,,0.00,5.36,
30.407827533,S0-C1,Bad_Speculation.Branch_Mispredicts,24.73,% Slots,,br_misp_retired.all_branches,0.00,5.1,<==
30.407827533,S0-C1,Backend_Bound.Memory_Bound,16.43,% Slots,,,0.00,5.1,
30.407827533,S0-C1,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.37,
30.407827533,S0-C1,Bad_Speculation,25.12,% Slots,,,0.00,5.36,
30.407827533,S0-C1,Backend_Bound,20.86,% Slots,,,0.00,5.36,
30.407827533,S0-C1,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
30.407827533,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.1,
30.407827533,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.43,% Core_Clocks,,,0.00,5.37,
30.407827533,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.44,% Core_Clocks,,,0.00,5.37,
30.407827533,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
30.407827533,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C2,Frontend_Bound,35.07,% Slots,,,0.00,5.36,
30.407827533,S0-C2,Backend_Bound,43.69,% Slots,,,0.00,5.36,
30.407827533,S0-C2,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S0-C2,Frontend_Bound.Frontend_Latency,40.58,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S0-C2,Backend_Bound.Memory_Bound,18.62,% Slots,,,0.00,5.09,
30.407827533,S0-C2,Backend_Bound.Core_Bound,25.08,% Slots,,,0.00,5.09,<==
30.407827533,S0-C2,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.86,% Clocks,,,0.00,5.1,
30.407827533,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
30.407827533,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.1,
30.407827533,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
30.407827533,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
30.407827533,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
30.407827533,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C3,Frontend_Bound,29.29,% Slots,,,0.00,5.36,
30.407827533,S0-C3,Backend_Bound,37.60,% Slots,,,0.00,5.36,
30.407827533,S0-C3,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S0-C3,Backend_Bound.Memory_Bound,27.50,% Slots,,,0.00,5.1,
30.407827533,S0-C3,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.1,
30.407827533,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.61,% Clocks,,,0.00,5.1,
30.407827533,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
30.407827533,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,<==
30.407827533,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.86,% Clocks,,,0.00,5.36,
30.407827533,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S0-C4,Frontend_Bound,39.53,% Slots,,,0.00,5.36,
30.407827533,S0-C4,Backend_Bound,37.31,% Slots,,,0.00,5.36,
30.407827533,S0-C4,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
30.407827533,S0-C4,Frontend_Bound.Frontend_Latency,29.34,% Slots,,rs_events.empty_end,0.00,5.36,<==
30.407827533,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.53,% Slots,,,0.00,5.36,
30.407827533,S0-C4,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.1,
30.407827533,S0-C4,Backend_Bound.Core_Bound,20.77,% Slots,,,0.00,5.1,
30.407827533,S0-C4,Retiring.Microcode_Sequencer,13.28,% Slots,,idq.ms_uops,0.00,5.37,
30.407827533,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.35,
30.407827533,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
30.407827533,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.61,% Clocks,,idq.ms_switches,0.00,5.3,
30.407827533,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.47,% Core_Clocks,,,0.00,5.37,
30.407827533,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
30.407827533,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C5,Frontend_Bound,31.83,% Slots,,,0.00,5.36,
30.407827533,S0-C5,Backend_Bound,42.41,% Slots,,,0.00,5.36,
30.407827533,S0-C5,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
30.407827533,S0-C5,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S0-C5,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.1,
30.407827533,S0-C5,Backend_Bound.Core_Bound,27.90,% Slots,,,0.00,5.1,<==
30.407827533,S0-C5,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.37,
30.407827533,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.36,
30.407827533,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
30.407827533,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.3,
30.407827533,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
30.407827533,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
30.407827533,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S0-C6,Frontend_Bound,24.54,% Slots,,,0.00,5.36,
30.407827533,S0-C6,Bad_Speculation,17.00,% Slots,,,0.00,5.36,
30.407827533,S0-C6,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S0-C6,Frontend_Bound.Frontend_Bandwidth,95.98,% Slots,,,0.00,5.36,
30.407827533,S0-C6,Bad_Speculation.Branch_Mispredicts,16.78,% Slots,,br_misp_retired.all_branches,0.00,5.1,
30.407827533,S0-C6,Retiring.Microcode_Sequencer,13.03,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.3,
30.407827533,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.08,% Core_Clocks,,,0.00,5.37,
30.407827533,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.27,% Core_Clocks,,,0.00,5.37,<==
30.407827533,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S0-C7,Frontend_Bound,38.12,% Slots,,,0.00,5.36,
30.407827533,S0-C7,Backend_Bound,39.83,% Slots,,,0.00,5.36,
30.407827533,S0-C7,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
30.407827533,S0-C7,Frontend_Bound.Frontend_Latency,31.47,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S0-C7,Backend_Bound.Memory_Bound,16.60,% Slots,,,0.00,5.1,
30.407827533,S0-C7,Backend_Bound.Core_Bound,23.24,% Slots,,,0.00,5.1,
30.407827533,S0-C7,Retiring.Microcode_Sequencer,12.38,% Slots,,idq.ms_uops,0.00,5.37,
30.407827533,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.35,
30.407827533,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
30.407827533,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.75,% Clocks,,idq.ms_switches,0.00,5.3,
30.407827533,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
30.407827533,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
30.407827533,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.71,% Clocks,,,0.00,5.35,<==
30.407827533,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C0,Frontend_Bound,36.44,% Slots,,,0.00,5.36,
30.407827533,S1-C0,Backend_Bound,40.44,% Slots,,,0.00,5.36,
30.407827533,S1-C0,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C0,Frontend_Bound.Frontend_Latency,64.48,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.52,% Slots,,,0.00,5.36,
30.407827533,S1-C0,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.1,
30.407827533,S1-C0,Backend_Bound.Core_Bound,27.97,% Slots,,,0.00,5.1,<==
30.407827533,S1-C0,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.36,
30.407827533,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
30.407827533,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.3,
30.407827533,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.17,% Core_Clocks,,,0.00,5.37,
30.407827533,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
30.407827533,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
30.407827533,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C1,Frontend_Bound,35.64,% Slots,,,0.00,5.36,
30.407827533,S1-C1,Backend_Bound,39.78,% Slots,,,0.00,5.36,
30.407827533,S1-C1,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C1,Frontend_Bound.Frontend_Latency,29.81,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S1-C1,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.1,
30.407827533,S1-C1,Backend_Bound.Core_Bound,28.25,% Slots,,,0.00,5.1,<==
30.407827533,S1-C1,Retiring.Microcode_Sequencer,14.09,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.36,
30.407827533,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
30.407827533,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.31,
30.407827533,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
30.407827533,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C2,Frontend_Bound,33.03,% Slots,,,0.00,5.36,
30.407827533,S1-C2,Backend_Bound,14.42,% Slots,,,0.00,5.36,
30.407827533,S1-C2,Retiring,41.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C2,Frontend_Bound.Frontend_Latency,17.07,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.92,% Slots,,,0.00,5.36,
30.407827533,S1-C2,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,0.00,5.36,<==
30.407827533,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.36,
30.407827533,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
30.407827533,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.42,% Clocks,,idq.ms_switches,0.00,5.31,
30.407827533,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C3,Frontend_Bound,36.92,% Slots,,,0.00,5.36,
30.407827533,S1-C3,Backend_Bound,39.63,% Slots,,,0.00,5.36,
30.407827533,S1-C3,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C3,Frontend_Bound.Frontend_Latency,57.80,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.06,% Slots,,,0.00,5.36,
30.407827533,S1-C3,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.1,
30.407827533,S1-C3,Backend_Bound.Core_Bound,27.32,% Slots,,,0.00,5.1,<==
30.407827533,S1-C3,Retiring.Microcode_Sequencer,15.12,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.36,
30.407827533,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
30.407827533,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.31,
30.407827533,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.77,% Core_Clocks,,,0.00,5.37,
30.407827533,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.95,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
30.407827533,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C4,Frontend_Bound,28.39,% Slots,,,0.00,5.37,
30.407827533,S1-C4,Backend_Bound,36.29,% Slots,,,0.00,5.37,<==
30.407827533,S1-C4,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C4,Frontend_Bound.Frontend_Latency,19.13,% Slots,,rs_events.empty_end,0.00,5.37,
30.407827533,S1-C4,Frontend_Bound.Frontend_Bandwidth,37.55,% Slots,,,0.00,5.37,
30.407827533,S1-C4,Backend_Bound.Memory_Bound,19.99,% Slots,,,0.00,5.1,
30.407827533,S1-C4,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.1,
30.407827533,S1-C4,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.36,
30.407827533,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
30.407827533,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.93,% Clocks,,idq.ms_switches,0.00,5.31,
30.407827533,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
30.407827533,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
30.407827533,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.38,% Clocks,,,0.00,5.36,
30.407827533,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C5,Frontend_Bound,34.87,% Slots,,,0.00,5.36,
30.407827533,S1-C5,Backend_Bound,40.73,% Slots,,,0.00,5.36,
30.407827533,S1-C5,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C5,Frontend_Bound.Frontend_Latency,39.02,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.92,% Slots,,,0.00,5.36,
30.407827533,S1-C5,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.1,
30.407827533,S1-C5,Backend_Bound.Core_Bound,26.58,% Slots,,,0.00,5.1,<==
30.407827533,S1-C5,Retiring.Microcode_Sequencer,15.53,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.36,
30.407827533,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
30.407827533,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.32,
30.407827533,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.10,% Core_Clocks,,,0.00,5.37,
30.407827533,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
30.407827533,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.09,
30.407827533,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C6,Frontend_Bound,21.61,% Slots,,,0.00,5.36,
30.407827533,S1-C6,Backend_Bound,51.69,% Slots,,,0.00,5.36,
30.407827533,S1-C6,Retiring,32.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
30.407827533,S1-C6,Frontend_Bound.Frontend_Latency,15.08,% Slots,,rs_events.empty_end,0.00,5.36,
30.407827533,S1-C6,Backend_Bound.Memory_Bound,20.45,% Slots,,,0.00,5.1,
30.407827533,S1-C6,Backend_Bound.Core_Bound,31.24,% Slots,,,0.00,5.1,<==
30.407827533,S1-C6,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.36,
30.407827533,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
30.407827533,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.32,
30.407827533,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
30.407827533,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C7,Frontend_Bound,29.40,% Slots,,,0.00,5.37,
30.407827533,S1-C7,Backend_Bound,45.78,% Slots,,,0.00,5.37,
30.407827533,S1-C7,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
30.407827533,S1-C7,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.37,
30.407827533,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.37,
30.407827533,S1-C7,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.1,
30.407827533,S1-C7,Backend_Bound.Core_Bound,25.56,% Slots,,,0.00,5.1,
30.407827533,S1-C7,Retiring.Microcode_Sequencer,15.26,% Slots,,idq.ms_uops,0.00,5.37,
30.407827533,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.36,
30.407827533,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
30.407827533,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.96,% Clocks,,idq.ms_switches,0.00,5.32,
30.407827533,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.21,% Core_Clocks,,,0.00,5.18,
30.407827533,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
30.407827533,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
30.407827533,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,96.30,% Clocks,,,0.00,5.36,<==
30.407827533,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
30.407827533,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
30.407827533,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
30.407827533,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
30.407827533,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
30.407827533,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
31.899631066,S0-C0,Frontend_Bound,32.75,% Slots,,,0.00,5.07,
31.899631066,S0-C0,Backend_Bound,45.47,% Slots,,,0.00,5.07,
31.899631066,S0-C0,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S0-C0,Frontend_Bound.Frontend_Latency,29.75,% Slots,,rs_events.empty_end,0.00,5.07,
31.899631066,S0-C0,Backend_Bound.Memory_Bound,33.06,% Slots,,,0.00,5.07,
31.899631066,S0-C0,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.07,
31.899631066,S0-C0,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
31.899631066,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.29,% Clocks,,idq.ms_switches,0.00,5.33,
31.899631066,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
31.899631066,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S0-C1,Frontend_Bound,39.28,% Slots,,,0.00,5.33,
31.899631066,S0-C1,Backend_Bound,36.03,% Slots,,,0.00,5.33,
31.899631066,S0-C1,Retiring,16.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S0-C1,Frontend_Bound.Frontend_Latency,32.66,% Slots,,rs_events.empty_end,0.00,5.33,<==
31.899631066,S0-C1,Frontend_Bound.Frontend_Bandwidth,21.06,% Slots,,,0.00,5.07,
31.899631066,S0-C1,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.33,
31.899631066,S0-C1,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.33,
31.899631066,S0-C1,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.32,
31.899631066,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
31.899631066,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.32,
31.899631066,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.54,% Core_Clocks,,,0.00,5.34,
31.899631066,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
31.899631066,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S0-C2,Frontend_Bound,49.57,% Slots,,,0.00,5.33,
31.899631066,S0-C2,Backend_Bound,24.16,% Slots,,,0.00,5.33,
31.899631066,S0-C2,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S0-C2,Frontend_Bound.Frontend_Latency,27.00,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S0-C2,Frontend_Bound.Frontend_Bandwidth,58.97,% Slots,,,0.00,5.07,
31.899631066,S0-C2,Backend_Bound.Memory_Bound,16.52,% Slots,,,0.00,5.33,
31.899631066,S0-C2,Retiring.Microcode_Sequencer,11.46,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.33,
31.899631066,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.33,
31.899631066,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.61,% Core_Clocks,,,0.00,5.34,<==
31.899631066,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
31.899631066,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S0-C3,Frontend_Bound,36.37,% Slots,,,0.00,5.33,
31.899631066,S0-C3,Backend_Bound,40.38,% Slots,,,0.00,5.33,
31.899631066,S0-C3,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S0-C3,Frontend_Bound.Frontend_Latency,28.81,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S0-C3,Frontend_Bound.Frontend_Bandwidth,14.89,% Slots,,,0.00,5.07,
31.899631066,S0-C3,Backend_Bound.Memory_Bound,29.69,% Slots,,,0.00,5.33,
31.899631066,S0-C3,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.33,
31.899631066,S0-C3,Retiring.Microcode_Sequencer,11.83,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.32,
31.899631066,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
31.899631066,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.31,% Clocks,,idq.ms_switches,0.00,5.32,
31.899631066,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.35,% Core_Clocks,,,0.00,5.34,
31.899631066,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
31.899631066,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.04,% Clocks,,,0.00,5.09,
31.899631066,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C4,Frontend_Bound,38.89,% Slots,,,0.00,5.33,
31.899631066,S0-C4,Backend_Bound,37.91,% Slots,,,0.00,5.33,
31.899631066,S0-C4,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S0-C4,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.33,<==
31.899631066,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.46,% Slots,,,0.00,5.07,
31.899631066,S0-C4,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.33,
31.899631066,S0-C4,Backend_Bound.Core_Bound,14.23,% Slots,,,0.00,5.33,
31.899631066,S0-C4,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.07,
31.899631066,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
31.899631066,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.83,% Core_Clocks,,,0.00,5.34,
31.899631066,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
31.899631066,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
31.899631066,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C5,Frontend_Bound,35.52,% Slots,,,0.00,5.33,
31.899631066,S0-C5,Backend_Bound,41.19,% Slots,,,0.00,5.33,
31.899631066,S0-C5,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S0-C5,Frontend_Bound.Frontend_Latency,24.81,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S0-C5,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.33,
31.899631066,S0-C5,Backend_Bound.Core_Bound,17.02,% Slots,,,0.00,5.33,
31.899631066,S0-C5,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.07,
31.899631066,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
31.899631066,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,<==
31.899631066,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C6,Frontend_Bound,36.30,% Slots,,,0.00,5.33,
31.899631066,S0-C6,Backend_Bound,40.54,% Slots,,,0.00,5.33,
31.899631066,S0-C6,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S0-C6,Frontend_Bound.Frontend_Latency,71.79,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.07,
31.899631066,S0-C6,Backend_Bound.Memory_Bound,45.49,% Slots,,,0.00,5.33,
31.899631066,S0-C6,Retiring.Microcode_Sequencer,14.50,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.07,
31.899631066,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.81,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.89,% Core_Clocks,,,0.00,5.34,
31.899631066,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
31.899631066,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C7,Frontend_Bound,38.77,% Slots,,,0.00,5.33,
31.899631066,S0-C7,Backend_Bound,39.33,% Slots,,,0.00,5.33,
31.899631066,S0-C7,Retiring,15.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S0-C7,Frontend_Bound.Frontend_Latency,42.73,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S0-C7,Backend_Bound.Memory_Bound,39.35,% Slots,,,0.00,5.33,<==
31.899631066,S0-C7,Retiring.Microcode_Sequencer,11.52,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.07,
31.899631066,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
31.899631066,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C0,Frontend_Bound,44.01,% Slots,,,0.00,5.33,
31.899631066,S1-C0,Backend_Bound,33.55,% Slots,,,0.00,5.33,
31.899631066,S1-C0,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S1-C0,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S1-C0,Frontend_Bound.Frontend_Bandwidth,30.45,% Slots,,,0.00,5.07,
31.899631066,S1-C0,Backend_Bound.Memory_Bound,21.45,% Slots,,,0.00,5.33,
31.899631066,S1-C0,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.33,
31.899631066,S1-C0,Retiring.Microcode_Sequencer,15.52,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.07,
31.899631066,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.45,% Core_Clocks,,,0.00,5.34,<==
31.899631066,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
31.899631066,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
31.899631066,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.04,% Clocks,,,0.00,5.1,
31.899631066,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C1,Frontend_Bound,31.12,% Slots,,,0.00,5.33,
31.899631066,S1-C1,Backend_Bound,34.74,% Slots,,,0.00,5.33,
31.899631066,S1-C1,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S1-C1,Backend_Bound.Memory_Bound,13.59,% Slots,,,0.00,5.33,
31.899631066,S1-C1,Backend_Bound.Core_Bound,21.16,% Slots,,,0.00,5.33,
31.899631066,S1-C1,Retiring.Microcode_Sequencer,14.87,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.02,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
31.899631066,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.21,% Clocks,,,0.00,5.09,<==
31.899631066,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S1-C2,Frontend_Bound,33.33,% Slots,,,0.00,5.33,
31.899631066,S1-C2,Backend_Bound,14.26,% Slots,,,0.00,5.33,
31.899631066,S1-C2,Retiring,41.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S1-C2,Frontend_Bound.Frontend_Latency,17.60,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.20,% Slots,,,0.00,5.07,
31.899631066,S1-C2,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.06,<==
31.899631066,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.07,
31.899631066,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.63,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C3,Frontend_Bound,41.42,% Slots,,,0.00,5.33,
31.899631066,S1-C3,Backend_Bound,35.42,% Slots,,,0.00,5.33,
31.899631066,S1-C3,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S1-C3,Frontend_Bound.Frontend_Latency,51.15,% Slots,,rs_events.empty_end,0.00,5.33,<==
31.899631066,S1-C3,Frontend_Bound.Frontend_Bandwidth,36.46,% Slots,,,0.00,5.07,
31.899631066,S1-C3,Retiring.Microcode_Sequencer,15.18,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.07,
31.899631066,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.13,% Core_Clocks,,,0.00,5.34,
31.899631066,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S1-C4,Frontend_Bound,41.36,% Slots,,,0.00,5.33,
31.899631066,S1-C4,Backend_Bound,35.33,% Slots,,,0.00,5.33,
31.899631066,S1-C4,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S1-C4,Frontend_Bound.Frontend_Latency,51.66,% Slots,,rs_events.empty_end,0.00,5.33,<==
31.899631066,S1-C4,Frontend_Bound.Frontend_Bandwidth,34.24,% Slots,,,0.00,5.07,
31.899631066,S1-C4,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.33,
31.899631066,S1-C4,Backend_Bound.Core_Bound,21.84,% Slots,,,0.00,5.33,
31.899631066,S1-C4,Retiring.Microcode_Sequencer,14.12,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.07,
31.899631066,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.89,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.90,% Core_Clocks,,,0.00,5.34,
31.899631066,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
31.899631066,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
31.899631066,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C5,Frontend_Bound,35.02,% Slots,,,0.00,5.33,
31.899631066,S1-C5,Backend_Bound,31.70,% Slots,,,0.00,5.33,
31.899631066,S1-C5,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
31.899631066,S1-C5,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S1-C5,Frontend_Bound.Frontend_Bandwidth,91.33,% Slots,,,0.00,5.07,
31.899631066,S1-C5,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.33,
31.899631066,S1-C5,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.33,
31.899631066,S1-C5,Retiring.Microcode_Sequencer,15.82,% Slots,,idq.ms_uops,0.00,5.06,
31.899631066,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.07,
31.899631066,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.20,% Core_Clocks,,,0.00,5.34,<==
31.899631066,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
31.899631066,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C6,Frontend_Bound,22.49,% Slots,,,0.00,5.33,
31.899631066,S1-C6,Backend_Bound,49.77,% Slots,,,0.00,5.33,
31.899631066,S1-C6,Retiring,36.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.06,% Slots,,,0.00,5.07,
31.899631066,S1-C6,Backend_Bound.Memory_Bound,32.88,% Slots,,,0.00,5.33,<==
31.899631066,S1-C6,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.33,
31.899631066,S1-C6,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.86,% Core_Clocks,,,0.00,5.34,
31.899631066,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
31.899631066,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
31.899631066,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S1-C7,Frontend_Bound,34.55,% Slots,,,0.00,5.33,
31.899631066,S1-C7,Backend_Bound,41.10,% Slots,,,0.00,5.33,
31.899631066,S1-C7,Retiring,19.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
31.899631066,S1-C7,Frontend_Bound.Frontend_Latency,26.41,% Slots,,rs_events.empty_end,0.00,5.33,
31.899631066,S1-C7,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.33,
31.899631066,S1-C7,Backend_Bound.Core_Bound,16.57,% Slots,,,0.00,5.33,
31.899631066,S1-C7,Retiring.Microcode_Sequencer,15.88,% Slots,,idq.ms_uops,0.00,5.07,
31.899631066,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.07,
31.899631066,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
31.899631066,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.58,% Clocks,,idq.ms_switches,0.00,5.07,
31.899631066,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
31.899631066,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
31.899631066,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
31.899631066,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
31.899631066,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
33.400415277,S0-C0,Frontend_Bound,32.88,% Slots,,,0.00,5.07,
33.400415277,S0-C0,Backend_Bound,41.96,% Slots,,,0.00,5.07,
33.400415277,S0-C0,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
33.400415277,S0-C0,Frontend_Bound.Frontend_Latency,31.24,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C0,Frontend_Bound.Frontend_Bandwidth,22.21,% Slots,,,0.00,5.07,
33.400415277,S0-C0,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.07,
33.400415277,S0-C0,Backend_Bound.Core_Bound,29.72,% Slots,,,0.00,5.07,
33.400415277,S0-C0,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.35,
33.400415277,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.85,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.52,% Core_Clocks,,,0.00,5.18,
33.400415277,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
33.400415277,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.56,% Clocks,,,0.00,5.06,<==
33.400415277,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C1,Frontend_Bound,30.47,% Slots,,,0.00,5.07,
33.400415277,S0-C1,Backend_Bound,48.78,% Slots,,,0.00,5.07,
33.400415277,S0-C1,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S0-C1,Frontend_Bound.Frontend_Latency,42.99,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C1,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.34,
33.400415277,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.400415277,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.01,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
33.400415277,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
33.400415277,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C2,Frontend_Bound,30.87,% Slots,,,0.00,5.07,
33.400415277,S0-C2,Backend_Bound,50.91,% Slots,,,0.00,5.07,
33.400415277,S0-C2,Retiring,13.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S0-C2,Frontend_Bound.Frontend_Latency,42.25,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C2,Backend_Bound.Memory_Bound,42.34,% Slots,,,0.00,5.07,
33.400415277,S0-C2,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.34,
33.400415277,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
33.400415277,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.23,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
33.400415277,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.400415277,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C3,Frontend_Bound,30.61,% Slots,,,0.00,5.07,
33.400415277,S0-C3,Backend_Bound,37.43,% Slots,,,0.00,5.07,
33.400415277,S0-C3,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C3,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.07,
33.400415277,S0-C3,Backend_Bound.Core_Bound,13.64,% Slots,,,0.00,5.07,
33.400415277,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.65,% Clocks,,,0.00,5.34,
33.400415277,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,<==
33.400415277,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C4,Frontend_Bound,49.23,% Slots,,,0.00,5.07,
33.400415277,S0-C4,Backend_Bound,21.14,% Slots,,,0.00,5.07,
33.400415277,S0-C4,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S0-C4,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C4,Frontend_Bound.Frontend_Bandwidth,58.10,% Slots,,,0.00,5.07,
33.400415277,S0-C4,Backend_Bound.Core_Bound,29.35,% Slots,,,0.00,5.07,
33.400415277,S0-C4,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.33,
33.400415277,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
33.400415277,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.67,% Clocks,,idq.ms_switches,0.00,5.33,
33.400415277,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.07,% Core_Clocks,,,0.00,5.19,<==
33.400415277,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.82,% Clocks,,,0.00,5.06,
33.400415277,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C5,Frontend_Bound,39.92,% Slots,,,0.00,5.07,
33.400415277,S0-C5,Backend_Bound,34.71,% Slots,,,0.00,5.07,
33.400415277,S0-C5,Retiring,16.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S0-C5,Frontend_Bound.Frontend_Latency,16.15,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C5,Frontend_Bound.Frontend_Bandwidth,42.73,% Slots,,,0.00,5.07,
33.400415277,S0-C5,Backend_Bound.Memory_Bound,23.50,% Slots,,,0.00,5.07,
33.400415277,S0-C5,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.07,
33.400415277,S0-C5,Retiring.Microcode_Sequencer,10.65,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.34,
33.400415277,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.39,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.36,% Core_Clocks,,,0.00,5.19,<==
33.400415277,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
33.400415277,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.400415277,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C6,Frontend_Bound,30.20,% Slots,,,0.00,5.07,
33.400415277,S0-C6,Backend_Bound,44.71,% Slots,,,0.00,5.07,
33.400415277,S0-C6,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S0-C6,Backend_Bound.Memory_Bound,30.17,% Slots,,,0.00,5.07,<==
33.400415277,S0-C6,Backend_Bound.Core_Bound,14.55,% Slots,,,0.00,5.07,
33.400415277,S0-C6,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.33,
33.400415277,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
33.400415277,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.400415277,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.85,% Clocks,,,0.00,5.06,
33.400415277,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C7,Frontend_Bound,43.20,% Slots,,,0.00,5.07,<==
33.400415277,S0-C7,Backend_Bound,30.35,% Slots,,,0.00,5.07,
33.400415277,S0-C7,Retiring,14.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S0-C7,Frontend_Bound.Frontend_Latency,17.03,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.07,
33.400415277,S0-C7,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.07,
33.400415277,S0-C7,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.07,
33.400415277,S0-C7,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.34,
33.400415277,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.06,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.68,% Core_Clocks,,,0.00,5.2,
33.400415277,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.400415277,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.31,% Clocks,,,0.00,5.06,
33.400415277,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C0,Frontend_Bound,36.53,% Slots,,,0.00,5.07,
33.400415277,S1-C0,Backend_Bound,40.43,% Slots,,,0.00,5.07,<==
33.400415277,S1-C0,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C0,Frontend_Bound.Frontend_Latency,38.73,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C0,Backend_Bound.Memory_Bound,22.16,% Slots,,,0.00,5.07,
33.400415277,S1-C0,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.07,
33.400415277,S1-C0,Retiring.Microcode_Sequencer,14.07,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.40,% Clocks,,,0.00,5.34,
33.400415277,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.64,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C1,Frontend_Bound,33.73,% Slots,,,0.00,5.07,
33.400415277,S1-C1,Backend_Bound,42.34,% Slots,,,0.00,5.07,<==
33.400415277,S1-C1,Retiring,26.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C1,Frontend_Bound.Frontend_Latency,15.42,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C1,Backend_Bound.Memory_Bound,19.48,% Slots,,,0.00,5.07,
33.400415277,S1-C1,Backend_Bound.Core_Bound,22.86,% Slots,,,0.00,5.07,
33.400415277,S1-C1,Retiring.Microcode_Sequencer,3.08,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.29,% Clocks,,,0.00,5.34,
33.400415277,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.93,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C2,Frontend_Bound,34.57,% Slots,,,0.00,5.07,
33.400415277,S1-C2,Bad_Speculation,10.24,% Slots,,,0.00,5.07,
33.400415277,S1-C2,Backend_Bound,13.52,% Slots,,,0.00,5.07,
33.400415277,S1-C2,Retiring,43.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C2,Frontend_Bound.Frontend_Latency,18.37,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.07,
33.400415277,S1-C2,Bad_Speculation.Branch_Mispredicts,9.88,% Slots,,br_misp_retired.all_branches,0.00,5.07,
33.400415277,S1-C2,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.34,<==
33.400415277,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.34,
33.400415277,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C3,Frontend_Bound,34.60,% Slots,,,0.00,5.07,
33.400415277,S1-C3,Backend_Bound,40.55,% Slots,,,0.00,5.07,<==
33.400415277,S1-C3,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C3,Frontend_Bound.Frontend_Latency,26.63,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C3,Backend_Bound.Memory_Bound,20.05,% Slots,,,0.00,5.07,
33.400415277,S1-C3,Backend_Bound.Core_Bound,20.50,% Slots,,,0.00,5.07,
33.400415277,S1-C3,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.34,
33.400415277,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C4,Frontend_Bound,31.88,% Slots,,,0.00,5.07,
33.400415277,S1-C4,Backend_Bound,44.02,% Slots,,,0.00,5.07,
33.400415277,S1-C4,Retiring,20.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C4,Frontend_Bound.Frontend_Latency,17.36,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C4,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.07,
33.400415277,S1-C4,Backend_Bound.Core_Bound,26.38,% Slots,,,0.00,5.07,<==
33.400415277,S1-C4,Retiring.Microcode_Sequencer,7.52,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
33.400415277,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C5,Frontend_Bound,34.08,% Slots,,,0.00,5.07,
33.400415277,S1-C5,Backend_Bound,41.79,% Slots,,,0.00,5.07,
33.400415277,S1-C5,Retiring,30.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C5,Frontend_Bound.Frontend_Latency,23.97,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C5,Backend_Bound.Memory_Bound,14.43,% Slots,,,0.00,5.07,
33.400415277,S1-C5,Backend_Bound.Core_Bound,27.36,% Slots,,,0.00,5.07,<==
33.400415277,S1-C5,Retiring.Microcode_Sequencer,8.96,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.95,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.400415277,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C6,Backend_Bound,44.69,% Slots,,,0.00,5.07,
33.400415277,S1-C6,Retiring,23.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C6,Backend_Bound.Memory_Bound,32.89,% Slots,,,0.00,5.07,<==
33.400415277,S1-C6,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.07,
33.400415277,S1-C6,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.32,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
33.400415277,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.72,% Clocks,,,0.00,5.06,
33.400415277,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C7,Frontend_Bound,33.23,% Slots,,,0.00,5.07,
33.400415277,S1-C7,Backend_Bound,41.88,% Slots,,,0.00,5.07,<==
33.400415277,S1-C7,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
33.400415277,S1-C7,Frontend_Bound.Frontend_Latency,28.78,% Slots,,rs_events.empty_end,0.00,5.07,
33.400415277,S1-C7,Backend_Bound.Memory_Bound,20.07,% Slots,,,0.00,5.07,
33.400415277,S1-C7,Backend_Bound.Core_Bound,21.81,% Slots,,,0.00,5.07,
33.400415277,S1-C7,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.34,
33.400415277,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.34,
33.400415277,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
33.400415277,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.34,
33.400415277,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
33.400415277,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
33.400415277,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
33.400415277,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
35.146439054,S0-C0,Frontend_Bound,36.47,% Slots,,,0.00,5.28,
35.146439054,S0-C0,Bad_Speculation,10.20,% Slots,,,0.00,5.28,
35.146439054,S0-C0,Retiring,41.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C0,Frontend_Bound.Frontend_Latency,16.57,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.17,% Slots,,,0.00,5.28,
35.146439054,S0-C0,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.19,
35.146439054,S0-C0,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.28,<==
35.146439054,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.27,
35.146439054,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.146439054,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
35.146439054,S0-C1,Frontend_Bound,41.10,% Slots,,,0.00,5.28,
35.146439054,S0-C1,Backend_Bound,34.74,% Slots,,,0.00,5.28,
35.146439054,S0-C1,Frontend_Bound.Frontend_Latency,30.86,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C1,Backend_Bound.Memory_Bound,21.45,% Slots,,,0.00,5.27,
35.146439054,S0-C1,Backend_Bound.Core_Bound,13.28,% Slots,,,0.00,5.27,
35.146439054,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.27,
35.146439054,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
35.146439054,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
35.146439054,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
35.146439054,S0-C2,Frontend_Bound,36.56,% Slots,,,0.00,5.28,
35.146439054,S0-C2,Backend_Bound,39.91,% Slots,,,0.00,5.28,<==
35.146439054,S0-C2,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C2,Frontend_Bound.Frontend_Latency,30.17,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C2,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.27,
35.146439054,S0-C2,Backend_Bound.Core_Bound,18.19,% Slots,,,0.00,5.27,
35.146439054,S0-C2,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.88,% Clocks,,,0.00,5.27,
35.146439054,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.146439054,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
35.146439054,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.26,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
35.146439054,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
35.146439054,S0-C3,Frontend_Bound,36.25,% Slots,,,0.00,5.28,
35.146439054,S0-C3,Backend_Bound,39.54,% Slots,,,0.00,5.28,
35.146439054,S0-C3,Retiring,16.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C3,Frontend_Bound.Frontend_Latency,45.44,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C3,Backend_Bound.Memory_Bound,15.71,% Slots,,,0.00,5.27,
35.146439054,S0-C3,Backend_Bound.Core_Bound,23.83,% Slots,,,0.00,5.27,
35.146439054,S0-C3,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.27,
35.146439054,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.66,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
35.146439054,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.18,% Clocks,,,0.00,5.27,<==
35.146439054,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
35.146439054,S0-C4,Frontend_Bound,37.52,% Slots,,,0.00,5.28,
35.146439054,S0-C4,Backend_Bound,38.54,% Slots,,,0.00,5.28,
35.146439054,S0-C4,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C4,Frontend_Bound.Frontend_Latency,37.08,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C4,Backend_Bound.Memory_Bound,22.57,% Slots,,,0.00,5.27,
35.146439054,S0-C4,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.27,
35.146439054,S0-C4,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.28,
35.146439054,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.146439054,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.80,% Clocks,,idq.ms_switches,0.00,5.28,
35.146439054,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
35.146439054,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.30,% Clocks,,,0.00,5.26,
35.146439054,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
35.146439054,S0-C5,Frontend_Bound,35.05,% Slots,,,0.00,5.28,
35.146439054,S0-C5,Backend_Bound,41.25,% Slots,,,0.00,5.28,
35.146439054,S0-C5,Retiring,24.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C5,Frontend_Bound.Frontend_Latency,34.38,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C5,Backend_Bound.Core_Bound,31.41,% Slots,,,0.00,5.27,
35.146439054,S0-C5,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.28,
35.146439054,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.146439054,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.60,% Clocks,,idq.ms_switches,0.00,5.28,
35.146439054,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.77,% Clocks,,,0.00,5.27,<==
35.146439054,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
35.146439054,S0-C6,Frontend_Bound,34.64,% Slots,,,0.00,5.28,
35.146439054,S0-C6,Backend_Bound,41.96,% Slots,,,0.00,5.28,
35.146439054,S0-C6,Retiring,25.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C6,Frontend_Bound.Frontend_Latency,31.80,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C6,Backend_Bound.Memory_Bound,10.60,% Slots,,,0.00,5.27,
35.146439054,S0-C6,Backend_Bound.Core_Bound,31.36,% Slots,,,0.00,5.27,<==
35.146439054,S0-C6,Retiring.Microcode_Sequencer,3.72,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.28,
35.146439054,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.28,
35.146439054,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
35.146439054,S0-C7,Frontend_Bound,37.95,% Slots,,,0.00,5.28,
35.146439054,S0-C7,Backend_Bound,39.16,% Slots,,,0.00,5.28,<==
35.146439054,S0-C7,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S0-C7,Frontend_Bound.Frontend_Latency,55.25,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S0-C7,Backend_Bound.Memory_Bound,20.34,% Slots,,,0.00,5.27,
35.146439054,S0-C7,Backend_Bound.Core_Bound,18.81,% Slots,,,0.00,5.27,
35.146439054,S0-C7,Retiring.Microcode_Sequencer,3.62,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.28,
35.146439054,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.146439054,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.28,
35.146439054,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
35.146439054,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.87,% Clocks,,,0.00,5.26,
35.146439054,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
35.146439054,S1-C0,Frontend_Bound,37.14,% Slots,,,0.00,5.28,
35.146439054,S1-C0,Backend_Bound,39.66,% Slots,,,0.00,5.28,
35.146439054,S1-C0,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S1-C0,Frontend_Bound.Frontend_Latency,32.05,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S1-C0,Backend_Bound.Memory_Bound,22.39,% Slots,,,0.00,5.27,<==
35.146439054,S1-C0,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.27,
35.146439054,S1-C0,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.27,
35.146439054,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.43,% Clocks,,,0.00,5.27,
35.146439054,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
35.146439054,S1-C1,Frontend_Bound,33.08,% Slots,,,0.00,5.28,
35.146439054,S1-C1,Backend_Bound,42.24,% Slots,,,0.00,5.28,
35.146439054,S1-C1,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S1-C1,Backend_Bound.Memory_Bound,10.52,% Slots,,,0.00,5.27,
35.146439054,S1-C1,Backend_Bound.Core_Bound,31.73,% Slots,,,0.00,5.27,<==
35.146439054,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
35.146439054,S1-C2,Frontend_Bound,35.50,% Slots,,,0.00,5.28,
35.146439054,S1-C2,Backend_Bound,26.53,% Slots,,,0.00,5.28,
35.146439054,S1-C2,Retiring,35.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S1-C2,Frontend_Bound.Frontend_Latency,34.48,% Slots,,rs_events.empty_end,0.00,5.28,<==
35.146439054,S1-C2,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.28,
35.146439054,S1-C2,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.28,
35.146439054,S1-C2,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.02,% Clocks,,,0.00,5.27,
35.146439054,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.66,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.56,% Clocks,,,0.00,5.27,
35.146439054,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
35.146439054,S1-C3,Frontend_Bound,35.65,% Slots,,,0.00,5.28,
35.146439054,S1-C3,Backend_Bound,40.13,% Slots,,,0.00,5.28,
35.146439054,S1-C3,Frontend_Bound.Frontend_Latency,33.26,% Slots,,rs_events.empty_end,0.00,5.28,
35.146439054,S1-C3,Backend_Bound.Memory_Bound,23.39,% Slots,,,0.00,5.28,<==
35.146439054,S1-C3,Backend_Bound.Core_Bound,16.74,% Slots,,,0.00,5.28,
35.146439054,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.27,
35.146439054,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
35.146439054,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
35.146439054,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.56,% Clocks,,,0.00,5.27,
35.146439054,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
35.146439054,S1-C4,Frontend_Bound,36.18,% Slots,,,0.00,5.29,
35.146439054,S1-C4,Backend_Bound,40.70,% Slots,,,0.00,5.29,
35.146439054,S1-C4,Retiring,14.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S1-C4,Frontend_Bound.Frontend_Latency,32.36,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S1-C4,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.27,
35.146439054,S1-C4,Backend_Bound.Core_Bound,29.76,% Slots,,,0.00,5.27,
35.146439054,S1-C4,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.27,
35.146439054,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
35.146439054,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.53,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.31,% Clocks,,,0.00,5.27,<==
35.146439054,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
35.146439054,S1-C5,Frontend_Bound,29.94,% Slots,,,0.00,5.28,
35.146439054,S1-C5,Backend_Bound,36.39,% Slots,,,0.00,5.28,
35.146439054,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.28,
35.146439054,S1-C5,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.27,
35.146439054,S1-C5,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.27,<==
35.146439054,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.01,% Core_Clocks,,,0.00,5.09,
35.146439054,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
35.146439054,S1-C6,Backend_Bound,47.48,% Slots,,,0.00,5.29,
35.146439054,S1-C6,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.28,
35.146439054,S1-C6,Backend_Bound.Core_Bound,30.08,% Slots,,,0.00,5.28,<==
35.146439054,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
35.146439054,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
35.146439054,S1-C7,Frontend_Bound,34.03,% Slots,,,0.00,5.28,
35.146439054,S1-C7,Backend_Bound,42.16,% Slots,,,0.00,5.28,
35.146439054,S1-C7,Retiring,15.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
35.146439054,S1-C7,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.27,
35.146439054,S1-C7,Backend_Bound.Memory_Bound,10.41,% Slots,,,0.00,5.27,
35.146439054,S1-C7,Backend_Bound.Core_Bound,31.74,% Slots,,,0.00,5.27,
35.146439054,S1-C7,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.28,
35.146439054,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.27,
35.146439054,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
35.146439054,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.27,
35.146439054,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
35.146439054,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
35.146439054,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.06,% Clocks,,,0.00,5.26,<==
35.146439054,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
35.146439054,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
35.146439054,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
35.146439054,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
35.146439054,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
35.146439054,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
35.146439054,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
35.146439054,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
35.146439054,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
35.146439054,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
35.146439054,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
35.146439054,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
35.146439054,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
35.146439054,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
35.146439054,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
35.146439054,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
35.146439054,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
36.655680348,S0-C0,Frontend_Bound,35.31,% Slots,,,0.00,5.28,
36.655680348,S0-C0,Backend_Bound,18.09,% Slots,,,0.00,5.28,
36.655680348,S0-C0,Retiring,39.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
36.655680348,S0-C0,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.65,% Slots,,,0.00,5.28,
36.655680348,S0-C0,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.28,
36.655680348,S0-C0,Retiring.Microcode_Sequencer,2.58,% Slots,,idq.ms_uops,0.00,5.29,<==
36.655680348,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.29,
36.655680348,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
36.655680348,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.93,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
36.655680348,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C1,Frontend_Bound,44.96,% Slots,,,0.00,5.28,
36.655680348,S0-C1,Bad_Speculation,21.17,% Slots,,,0.00,5.28,
36.655680348,S0-C1,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
36.655680348,S0-C1,Frontend_Bound.Frontend_Latency,16.50,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S0-C1,Frontend_Bound.Frontend_Bandwidth,47.52,% Slots,,,0.00,5.28,
36.655680348,S0-C1,Bad_Speculation.Branch_Mispredicts,20.77,% Slots,,br_misp_retired.all_branches,0.00,5.04,
36.655680348,S0-C1,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.29,
36.655680348,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.38,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.30,% Core_Clocks,,,0.00,5.3,<==
36.655680348,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.21,% Core_Clocks,,,0.00,5.3,
36.655680348,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C2,Frontend_Bound,37.41,% Slots,,,0.00,5.28,
36.655680348,S0-C2,Backend_Bound,29.34,% Slots,,,0.00,5.28,
36.655680348,S0-C2,Retiring,26.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
36.655680348,S0-C2,Frontend_Bound.Frontend_Latency,22.67,% Slots,,rs_events.empty_end,0.00,5.28,<==
36.655680348,S0-C2,Retiring.Microcode_Sequencer,2.19,% Slots,,idq.ms_uops,0.00,5.3,
36.655680348,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.29,
36.655680348,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
36.655680348,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C3,Frontend_Bound,39.71,% Slots,,,0.00,5.29,
36.655680348,S0-C3,Backend_Bound,24.84,% Slots,,,0.00,5.29,
36.655680348,S0-C3,Retiring,30.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
36.655680348,S0-C3,Frontend_Bound.Frontend_Latency,43.76,% Slots,,rs_events.empty_end,0.00,5.29,<==
36.655680348,S0-C3,Backend_Bound.Memory_Bound,31.65,% Slots,,,0.00,5.29,
36.655680348,S0-C3,Retiring.Microcode_Sequencer,3.43,% Slots,,idq.ms_uops,0.00,5.29,
36.655680348,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
36.655680348,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C4,Frontend_Bound,40.25,% Slots,,,0.00,5.29,<==
36.655680348,S0-C4,Backend_Bound,29.15,% Slots,,,0.00,5.29,
36.655680348,S0-C4,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.29,
36.655680348,S0-C4,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.29,
36.655680348,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
36.655680348,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
36.655680348,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C5,Frontend_Bound,39.78,% Slots,,,0.00,5.29,
36.655680348,S0-C5,Backend_Bound,37.56,% Slots,,,0.00,5.29,
36.655680348,S0-C5,Retiring,21.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
36.655680348,S0-C5,Frontend_Bound.Frontend_Latency,41.34,% Slots,,rs_events.empty_end,0.00,5.29,
36.655680348,S0-C5,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.29,
36.655680348,S0-C5,Backend_Bound.Core_Bound,27.01,% Slots,,,0.00,5.29,
36.655680348,S0-C5,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.29,
36.655680348,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
36.655680348,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
36.655680348,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C6,Frontend_Bound,37.53,% Slots,,,0.00,5.29,
36.655680348,S0-C6,Bad_Speculation,19.98,% Slots,,,0.00,5.29,
36.655680348,S0-C6,Backend_Bound,20.41,% Slots,,,0.00,5.29,
36.655680348,S0-C6,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.29,<==
36.655680348,S0-C6,Bad_Speculation.Branch_Mispredicts,19.73,% Slots,,br_misp_retired.all_branches,0.00,5.03,
36.655680348,S0-C6,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.29,
36.655680348,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.81,% Clocks,,,0.00,5.29,
36.655680348,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.59,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.3,
36.655680348,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C7,Frontend_Bound,29.00,% Slots,,,0.00,5.29,
36.655680348,S0-C7,Bad_Speculation,20.85,% Slots,,,0.00,5.29,
36.655680348,S0-C7,Backend_Bound,22.82,% Slots,,,0.00,5.29,
36.655680348,S0-C7,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.29,
36.655680348,S0-C7,Frontend_Bound.Frontend_Bandwidth,24.64,% Slots,,,0.00,5.29,
36.655680348,S0-C7,Bad_Speculation.Branch_Mispredicts,20.42,% Slots,,br_misp_retired.all_branches,0.00,5.03,
36.655680348,S0-C7,Backend_Bound.Memory_Bound,39.74,% Slots,,,0.00,5.29,
36.655680348,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.29,
36.655680348,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.53,% Core_Clocks,,,0.00,5.3,<==
36.655680348,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.30,% Core_Clocks,,,0.00,5.29,
36.655680348,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
36.655680348,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C0,Frontend_Bound,41.01,% Slots,,,0.00,5.28,<==
36.655680348,S1-C0,Backend_Bound,27.45,% Slots,,,0.00,5.28,
36.655680348,S1-C0,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S1-C0,Frontend_Bound.Frontend_Bandwidth,21.03,% Slots,,,0.00,5.28,
36.655680348,S1-C0,Backend_Bound.Memory_Bound,19.87,% Slots,,,0.00,5.28,
36.655680348,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.29,
36.655680348,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.81,% Core_Clocks,,,0.00,5.29,
36.655680348,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
36.655680348,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
36.655680348,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C1,Frontend_Bound,42.15,% Slots,,,0.00,5.28,
36.655680348,S1-C1,Backend_Bound,35.99,% Slots,,,0.00,5.28,
36.655680348,S1-C1,Retiring,29.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
36.655680348,S1-C1,Frontend_Bound.Frontend_Latency,38.92,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S1-C1,Backend_Bound.Memory_Bound,33.83,% Slots,,,0.00,5.28,
36.655680348,S1-C1,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.29,
36.655680348,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
36.655680348,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.30,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
36.655680348,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C2,Frontend_Bound,38.04,% Slots,,,0.00,5.28,
36.655680348,S1-C2,Backend_Bound,39.48,% Slots,,,0.00,5.28,
36.655680348,S1-C2,Frontend_Bound.Frontend_Latency,89.30,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.34,% Slots,,,0.00,5.28,
36.655680348,S1-C2,Backend_Bound.Core_Bound,49.93,% Slots,,,0.00,5.28,<==
36.655680348,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.14,% Core_Clocks,,,0.00,5.29,
36.655680348,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.28,% Core_Clocks,,,0.00,5.3,
36.655680348,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
36.655680348,S1-C3,Frontend_Bound,39.11,% Slots,,,0.00,5.28,
36.655680348,S1-C3,Bad_Speculation,11.13,% Slots,,,0.00,5.28,
36.655680348,S1-C3,Backend_Bound,31.96,% Slots,,,0.00,5.28,
36.655680348,S1-C3,Frontend_Bound.Frontend_Latency,50.33,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.28,
36.655680348,S1-C3,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.03,
36.655680348,S1-C3,Backend_Bound.Memory_Bound,43.20,% Slots,,,0.00,5.28,
36.655680348,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
36.655680348,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.12,% Core_Clocks,,,0.00,5.29,
36.655680348,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.655680348,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C4,Frontend_Bound,37.99,% Slots,,,0.00,5.29,
36.655680348,S1-C4,Backend_Bound,33.50,% Slots,,,0.00,5.29,
36.655680348,S1-C4,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.29,<==
36.655680348,S1-C4,Backend_Bound.Memory_Bound,23.06,% Slots,,,0.00,5.29,
36.655680348,S1-C4,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.29,
36.655680348,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.12,% Clocks,,,0.00,5.29,
36.655680348,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.655680348,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C5,Frontend_Bound,42.65,% Slots,,,0.00,5.28,
36.655680348,S1-C5,Backend_Bound,35.92,% Slots,,,0.00,5.28,
36.655680348,S1-C5,Retiring,15.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
36.655680348,S1-C5,Frontend_Bound.Frontend_Latency,55.95,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S1-C5,Backend_Bound.Memory_Bound,33.46,% Slots,,,0.00,5.28,
36.655680348,S1-C5,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.28,
36.655680348,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
36.655680348,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.43,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.655680348,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C6,Frontend_Bound,27.48,% Slots,,,0.00,5.28,
36.655680348,S1-C6,Backend_Bound,38.05,% Slots,,,0.00,5.28,
36.655680348,S1-C6,Retiring,30.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
36.655680348,S1-C6,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.28,
36.655680348,S1-C6,Backend_Bound.Core_Bound,50.70,% Slots,,,0.00,5.28,<==
36.655680348,S1-C6,Retiring.Microcode_Sequencer,3.87,% Slots,,idq.ms_uops,0.00,5.29,
36.655680348,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.28,
36.655680348,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
36.655680348,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,0.00,5.28,
36.655680348,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C7,Frontend_Bound,40.67,% Slots,,,0.00,5.29,
36.655680348,S1-C7,Bad_Speculation,10.06,% Slots,,,0.00,5.29,
36.655680348,S1-C7,Backend_Bound,32.93,% Slots,,,0.00,5.29,
36.655680348,S1-C7,Retiring,20.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
36.655680348,S1-C7,Frontend_Bound.Frontend_Latency,24.69,% Slots,,rs_events.empty_end,0.00,5.29,<==
36.655680348,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.29,
36.655680348,S1-C7,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.02,
36.655680348,S1-C7,Backend_Bound.Memory_Bound,33.90,% Slots,,,0.00,5.29,
36.655680348,S1-C7,Retiring.Microcode_Sequencer,10.08,% Slots,,idq.ms_uops,0.00,5.28,
36.655680348,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
36.655680348,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.70,% Clocks,,idq.ms_switches,0.00,5.29,
36.655680348,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.22,% Core_Clocks,,,0.00,5.11,
36.655680348,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.08,% Core_Clocks,,,0.00,5.31,
36.655680348,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
36.655680348,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
36.655680348,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
36.655680348,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
36.655680348,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
36.655680348,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
36.655680348,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
36.655680348,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
36.655680348,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
38.156480428,S0-C0,Frontend_Bound,33.71,% Slots,,,0.00,5.34,
38.156480428,S0-C0,Backend_Bound,39.95,% Slots,,,0.00,5.34,
38.156480428,S0-C0,Retiring,14.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C0,Frontend_Bound.Frontend_Latency,31.88,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S0-C0,Backend_Bound.Memory_Bound,24.28,% Slots,,,0.00,5.07,
38.156480428,S0-C0,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.07,
38.156480428,S0-C0,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.08,
38.156480428,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
38.156480428,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.33,% Clocks,,idq.ms_switches,0.00,5.08,
38.156480428,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
38.156480428,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.88,% Clocks,,,0.00,5.33,
38.156480428,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C1,Frontend_Bound,34.52,% Slots,,,0.00,5.34,
38.156480428,S0-C1,Backend_Bound,41.56,% Slots,,,0.00,5.34,
38.156480428,S0-C1,Retiring,15.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C1,Frontend_Bound.Frontend_Latency,37.49,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S0-C1,Backend_Bound.Memory_Bound,30.39,% Slots,,,0.00,5.07,<==
38.156480428,S0-C1,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.07,
38.156480428,S0-C1,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.08,
38.156480428,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.156480428,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.47,% Clocks,,idq.ms_switches,0.00,5.07,
38.156480428,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
38.156480428,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
38.156480428,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C2,Frontend_Bound,30.69,% Slots,,,0.00,5.34,
38.156480428,S0-C2,Backend_Bound,43.65,% Slots,,,0.00,5.34,<==
38.156480428,S0-C2,Retiring,14.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C2,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S0-C2,Retiring.Microcode_Sequencer,8.73,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.08,
38.156480428,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
38.156480428,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.08,
38.156480428,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C3,Frontend_Bound,32.04,% Slots,,,0.00,5.34,
38.156480428,S0-C3,Backend_Bound,32.95,% Slots,,,0.00,5.34,
38.156480428,S0-C3,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C3,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S0-C3,Backend_Bound.Core_Bound,62.15,% Slots,,,0.00,5.07,<==
38.156480428,S0-C3,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.08,
38.156480428,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.156480428,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.65,% Clocks,,idq.ms_switches,0.00,5.08,
38.156480428,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C4,Frontend_Bound,32.92,% Slots,,,0.00,5.34,<==
38.156480428,S0-C4,Backend_Bound,14.28,% Slots,,,0.00,5.34,
38.156480428,S0-C4,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.16,% Slots,,,0.00,5.34,
38.156480428,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.33,
38.156480428,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
38.156480428,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.87,% Core_Clocks,,,0.00,5.33,
38.156480428,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C5,Frontend_Bound,41.11,% Slots,,,0.00,5.34,
38.156480428,S0-C5,Backend_Bound,36.52,% Slots,,,0.00,5.34,
38.156480428,S0-C5,Retiring,15.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C5,Frontend_Bound.Frontend_Latency,47.46,% Slots,,rs_events.empty_end,0.00,5.33,<==
38.156480428,S0-C5,Backend_Bound.Memory_Bound,35.71,% Slots,,,0.00,5.07,
38.156480428,S0-C5,Retiring.Microcode_Sequencer,10.37,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.33,
38.156480428,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
38.156480428,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.07,% Clocks,,idq.ms_switches,0.00,5.31,
38.156480428,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
38.156480428,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
38.156480428,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C6,Frontend_Bound,34.65,% Slots,,,0.00,5.34,
38.156480428,S0-C6,Backend_Bound,40.62,% Slots,,,0.00,5.34,
38.156480428,S0-C6,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C6,Frontend_Bound.Frontend_Latency,36.79,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S0-C6,Backend_Bound.Memory_Bound,30.57,% Slots,,,0.00,5.07,
38.156480428,S0-C6,Backend_Bound.Core_Bound,10.05,% Slots,,,0.00,5.07,
38.156480428,S0-C6,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.33,
38.156480428,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
38.156480428,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.24,% Clocks,,idq.ms_switches,0.00,5.31,
38.156480428,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
38.156480428,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.07,% Clocks,,,0.00,5.33,
38.156480428,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S0-C7,Frontend_Bound,35.32,% Slots,,,0.00,5.33,
38.156480428,S0-C7,Backend_Bound,41.84,% Slots,,,0.00,5.33,<==
38.156480428,S0-C7,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S0-C7,Frontend_Bound.Frontend_Latency,42.60,% Slots,,rs_events.empty_end,0.00,5.33,
38.156480428,S0-C7,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.07,
38.156480428,S0-C7,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.07,
38.156480428,S0-C7,Retiring.Microcode_Sequencer,11.88,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.33,
38.156480428,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
38.156480428,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.04,% Clocks,,idq.ms_switches,0.00,5.31,
38.156480428,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
38.156480428,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
38.156480428,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.94,% Clocks,,,0.00,5.33,
38.156480428,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
38.156480428,S1-C0,Frontend_Bound,34.54,% Slots,,,0.00,5.33,
38.156480428,S1-C0,Backend_Bound,42.64,% Slots,,,0.00,5.33,
38.156480428,S1-C0,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
38.156480428,S1-C0,Frontend_Bound.Frontend_Latency,34.53,% Slots,,rs_events.empty_end,0.00,5.33,
38.156480428,S1-C0,Backend_Bound.Memory_Bound,30.84,% Slots,,,0.00,5.07,
38.156480428,S1-C0,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.07,
38.156480428,S1-C0,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.34,
38.156480428,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.33,
38.156480428,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
38.156480428,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.32,
38.156480428,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
38.156480428,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.98,% Clocks,,,0.00,5.33,
38.156480428,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C1,Frontend_Bound,35.15,% Slots,,,0.00,5.34,
38.156480428,S1-C1,Backend_Bound,42.55,% Slots,,,0.00,5.34,
38.156480428,S1-C1,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
38.156480428,S1-C1,Frontend_Bound.Frontend_Latency,25.00,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S1-C1,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.07,
38.156480428,S1-C1,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.07,
38.156480428,S1-C1,Retiring.Microcode_Sequencer,14.36,% Slots,,idq.ms_uops,0.00,5.34,
38.156480428,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.82,% Clocks,,,0.00,5.33,
38.156480428,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
38.156480428,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.54,% Clocks,,idq.ms_switches,0.00,5.32,
38.156480428,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
38.156480428,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.71,% Clocks,,,0.00,5.33,
38.156480428,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C2,Frontend_Bound,35.67,% Slots,,,0.00,5.34,
38.156480428,S1-C2,Backend_Bound,40.83,% Slots,,,0.00,5.34,
38.156480428,S1-C2,Retiring,18.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S1-C2,Frontend_Bound.Frontend_Latency,24.93,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S1-C2,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.07,
38.156480428,S1-C2,Backend_Bound.Core_Bound,16.38,% Slots,,,0.00,5.07,
38.156480428,S1-C2,Retiring.Microcode_Sequencer,15.32,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.33,
38.156480428,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
38.156480428,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.32,
38.156480428,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
38.156480428,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.70,% Clocks,,,0.00,5.33,
38.156480428,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C3,Frontend_Bound,34.29,% Slots,,,0.00,5.33,
38.156480428,S1-C3,Backend_Bound,42.18,% Slots,,,0.00,5.33,
38.156480428,S1-C3,Retiring,18.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
38.156480428,S1-C3,Frontend_Bound.Frontend_Latency,36.06,% Slots,,rs_events.empty_end,0.00,5.33,
38.156480428,S1-C3,Backend_Bound.Memory_Bound,31.68,% Slots,,,0.00,5.07,
38.156480428,S1-C3,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.07,
38.156480428,S1-C3,Retiring.Microcode_Sequencer,15.23,% Slots,,idq.ms_uops,0.00,5.34,
38.156480428,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.33,
38.156480428,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
38.156480428,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.32,
38.156480428,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
38.156480428,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.23,% Clocks,,,0.00,5.33,
38.156480428,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C4,Frontend_Bound,35.80,% Slots,,,0.00,5.33,
38.156480428,S1-C4,Backend_Bound,40.92,% Slots,,,0.00,5.33,
38.156480428,S1-C4,Retiring,16.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S1-C4,Frontend_Bound.Frontend_Latency,34.91,% Slots,,rs_events.empty_end,0.00,5.33,
38.156480428,S1-C4,Backend_Bound.Memory_Bound,28.57,% Slots,,,0.00,5.07,<==
38.156480428,S1-C4,Backend_Bound.Core_Bound,12.35,% Slots,,,0.00,5.07,
38.156480428,S1-C4,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.04,% Clocks,,,0.00,5.33,
38.156480428,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
38.156480428,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.33,
38.156480428,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
38.156480428,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
38.156480428,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.12,% Clocks,,,0.00,5.33,
38.156480428,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C5,Frontend_Bound,33.31,% Slots,,,0.00,5.33,
38.156480428,S1-C5,Backend_Bound,42.81,% Slots,,,0.00,5.33,
38.156480428,S1-C5,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
38.156480428,S1-C5,Frontend_Bound.Frontend_Latency,34.15,% Slots,,rs_events.empty_end,0.00,5.33,
38.156480428,S1-C5,Backend_Bound.Memory_Bound,29.84,% Slots,,,0.00,5.07,
38.156480428,S1-C5,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.07,
38.156480428,S1-C5,Retiring.Microcode_Sequencer,15.34,% Slots,,idq.ms_uops,0.00,5.34,
38.156480428,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.36,% Clocks,,,0.00,5.33,
38.156480428,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
38.156480428,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.20,% Clocks,,idq.ms_switches,0.00,5.33,
38.156480428,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
38.156480428,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.29,% Clocks,,,0.00,5.33,
38.156480428,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C6,Frontend_Bound,28.77,% Slots,,,0.00,5.34,
38.156480428,S1-C6,Backend_Bound,44.32,% Slots,,,0.00,5.34,
38.156480428,S1-C6,Retiring,32.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
38.156480428,S1-C6,Frontend_Bound.Frontend_Latency,51.30,% Slots,,rs_events.empty_end,0.00,5.34,
38.156480428,S1-C6,Backend_Bound.Memory_Bound,41.10,% Slots,,,0.00,5.07,<==
38.156480428,S1-C6,Retiring.Microcode_Sequencer,5.07,% Slots,,idq.ms_uops,0.00,5.33,
38.156480428,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.33,
38.156480428,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
38.156480428,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.33,
38.156480428,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,
38.156480428,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
38.156480428,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C7,Frontend_Bound,29.00,% Slots,,,0.00,5.33,
38.156480428,S1-C7,Backend_Bound,43.66,% Slots,,,0.00,5.33,
38.156480428,S1-C7,Retiring,37.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
38.156480428,S1-C7,Frontend_Bound.Frontend_Latency,32.93,% Slots,,rs_events.empty_end,0.00,5.33,
38.156480428,S1-C7,Backend_Bound.Memory_Bound,24.48,% Slots,,,0.00,5.07,
38.156480428,S1-C7,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.07,
38.156480428,S1-C7,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.34,
38.156480428,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.61,% Clocks,,idq.ms_switches,0.00,5.33,
38.156480428,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,19.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.14,<==
38.156480428,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
38.156480428,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
38.156480428,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
38.156480428,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
38.156480428,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
38.156480428,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
40.348415141,S0-C0,Frontend_Bound,29.85,% Slots,,,0.00,5.28,
40.348415141,S0-C0,Backend_Bound,39.44,% Slots,,,0.00,5.28,
40.348415141,S0-C0,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S0-C0,Backend_Bound.Memory_Bound,25.06,% Slots,,,0.00,5.28,<==
40.348415141,S0-C0,Backend_Bound.Core_Bound,14.38,% Slots,,,0.00,5.28,
40.348415141,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.26,
40.348415141,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
40.348415141,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
40.348415141,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
40.348415141,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.66,% Clocks,,,0.00,5.29,
40.348415141,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C1,Frontend_Bound,41.42,% Slots,,,0.00,5.28,
40.348415141,S0-C1,Backend_Bound,33.89,% Slots,,,0.00,5.28,
40.348415141,S0-C1,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S0-C1,Frontend_Bound.Frontend_Latency,29.74,% Slots,,rs_events.empty_end,0.00,5.28,<==
40.348415141,S0-C1,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.28,
40.348415141,S0-C1,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.28,
40.348415141,S0-C1,Retiring.Microcode_Sequencer,9.77,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.53,% Clocks,,,0.00,5.27,
40.348415141,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
40.348415141,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.42,% Clocks,,idq.ms_switches,0.00,5.27,
40.348415141,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
40.348415141,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
40.348415141,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.79,% Clocks,,,0.00,5.29,
40.348415141,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C2,Frontend_Bound,48.17,% Slots,,,0.00,5.28,
40.348415141,S0-C2,Backend_Bound,24.03,% Slots,,,0.00,5.28,
40.348415141,S0-C2,Retiring,21.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S0-C2,Frontend_Bound.Frontend_Latency,35.54,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S0-C2,Backend_Bound.Memory_Bound,25.96,% Slots,,,0.00,5.28,
40.348415141,S0-C2,Retiring.Microcode_Sequencer,4.15,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.79,% Clocks,,,0.00,5.27,
40.348415141,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
40.348415141,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.80,% Clocks,,idq.ms_switches,0.00,5.27,
40.348415141,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
40.348415141,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
40.348415141,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C3,Frontend_Bound,39.97,% Slots,,,0.00,5.29,
40.348415141,S0-C3,Backend_Bound,37.32,% Slots,,,0.00,5.29,
40.348415141,S0-C3,Retiring,16.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S0-C3,Frontend_Bound.Frontend_Latency,25.63,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.29,
40.348415141,S0-C3,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.28,
40.348415141,S0-C3,Backend_Bound.Core_Bound,25.59,% Slots,,,0.00,5.28,
40.348415141,S0-C3,Retiring.Microcode_Sequencer,11.62,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.27,
40.348415141,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
40.348415141,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.27,
40.348415141,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.58,% Core_Clocks,,,0.00,5.28,
40.348415141,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
40.348415141,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
40.348415141,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C4,Frontend_Bound,34.02,% Slots,,,0.00,5.28,
40.348415141,S0-C4,Backend_Bound,18.91,% Slots,,,0.00,5.28,
40.348415141,S0-C4,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.28,<==
40.348415141,S0-C4,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.28,
40.348415141,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.11,
40.348415141,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C5,Frontend_Bound,38.96,% Slots,,,0.00,5.29,
40.348415141,S0-C5,Backend_Bound,38.30,% Slots,,,0.00,5.29,
40.348415141,S0-C5,Retiring,22.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S0-C5,Frontend_Bound.Frontend_Latency,33.35,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S0-C5,Backend_Bound.Memory_Bound,25.64,% Slots,,,0.00,5.28,
40.348415141,S0-C5,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.28,
40.348415141,S0-C5,Retiring.Microcode_Sequencer,3.24,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,0.00,5.11,
40.348415141,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
40.348415141,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.01,% Clocks,,idq.ms_switches,0.00,5.11,
40.348415141,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
40.348415141,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
40.348415141,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C6,Frontend_Bound,37.46,% Slots,,,0.00,5.29,
40.348415141,S0-C6,Backend_Bound,38.96,% Slots,,,0.00,5.29,
40.348415141,S0-C6,Retiring,20.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S0-C6,Frontend_Bound.Frontend_Latency,35.65,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S0-C6,Backend_Bound.Memory_Bound,10.16,% Slots,,,0.00,5.28,
40.348415141,S0-C6,Backend_Bound.Core_Bound,28.80,% Slots,,,0.00,5.28,<==
40.348415141,S0-C6,Retiring.Microcode_Sequencer,5.90,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.1,
40.348415141,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
40.348415141,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C7,Frontend_Bound,38.20,% Slots,,,0.00,5.28,
40.348415141,S0-C7,Backend_Bound,39.30,% Slots,,,0.00,5.28,
40.348415141,S0-C7,Frontend_Bound.Frontend_Latency,26.66,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S0-C7,Backend_Bound.Memory_Bound,22.49,% Slots,,,0.00,5.28,
40.348415141,S0-C7,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.28,
40.348415141,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.1,
40.348415141,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,<==
40.348415141,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C0,Frontend_Bound,36.08,% Slots,,,0.00,5.28,<==
40.348415141,S1-C0,Backend_Bound,14.40,% Slots,,,0.00,5.28,
40.348415141,S1-C0,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.17,% Slots,,,0.00,5.28,
40.348415141,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.1,
40.348415141,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.94,% Core_Clocks,,,0.00,5.28,
40.348415141,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C1,Frontend_Bound,35.62,% Slots,,,0.00,5.28,
40.348415141,S1-C1,Backend_Bound,40.52,% Slots,,,0.00,5.28,
40.348415141,S1-C1,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C1,Frontend_Bound.Frontend_Latency,35.12,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C1,Backend_Bound.Memory_Bound,24.78,% Slots,,,0.00,5.28,
40.348415141,S1-C1,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.28,
40.348415141,S1-C1,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.1,
40.348415141,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
40.348415141,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
40.348415141,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C2,Frontend_Bound,36.71,% Slots,,,0.00,5.28,
40.348415141,S1-C2,Backend_Bound,39.43,% Slots,,,0.00,5.28,
40.348415141,S1-C2,Retiring,17.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C2,Frontend_Bound.Frontend_Latency,31.30,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C2,Backend_Bound.Memory_Bound,26.37,% Slots,,,0.00,5.28,
40.348415141,S1-C2,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.28,
40.348415141,S1-C2,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.1,
40.348415141,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
40.348415141,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C3,Frontend_Bound,33.35,% Slots,,,0.00,5.28,
40.348415141,S1-C3,Backend_Bound,42.65,% Slots,,,0.00,5.28,<==
40.348415141,S1-C3,Retiring,18.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C3,Frontend_Bound.Frontend_Latency,34.49,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C3,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.28,
40.348415141,S1-C3,Backend_Bound.Core_Bound,20.23,% Slots,,,0.00,5.28,
40.348415141,S1-C3,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.1,
40.348415141,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
40.348415141,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.61,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
40.348415141,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C4,Frontend_Bound,36.05,% Slots,,,0.00,5.28,
40.348415141,S1-C4,Backend_Bound,40.18,% Slots,,,0.00,5.28,
40.348415141,S1-C4,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C4,Frontend_Bound.Frontend_Latency,29.27,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C4,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.28,
40.348415141,S1-C4,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.28,
40.348415141,S1-C4,Retiring.Microcode_Sequencer,14.03,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.1,
40.348415141,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
40.348415141,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
40.348415141,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C5,Frontend_Bound,32.72,% Slots,,,0.00,5.28,
40.348415141,S1-C5,Backend_Bound,43.26,% Slots,,,0.00,5.28,
40.348415141,S1-C5,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C5,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C5,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.28,
40.348415141,S1-C5,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.28,
40.348415141,S1-C5,Retiring.Microcode_Sequencer,14.64,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.1,
40.348415141,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
40.348415141,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
40.348415141,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
40.348415141,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.74,% Clocks,,,0.00,5.29,
40.348415141,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C6,Frontend_Bound,32.21,% Slots,,,0.00,5.28,
40.348415141,S1-C6,Backend_Bound,40.08,% Slots,,,0.00,5.28,
40.348415141,S1-C6,Retiring,34.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C6,Frontend_Bound.Frontend_Latency,22.41,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C6,Backend_Bound.Memory_Bound,27.35,% Slots,,,0.00,5.28,
40.348415141,S1-C6,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.28,
40.348415141,S1-C6,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.32,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
40.348415141,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C7,Frontend_Bound,27.99,% Slots,,,0.00,5.28,
40.348415141,S1-C7,Backend_Bound,44.12,% Slots,,,0.00,5.28,<==
40.348415141,S1-C7,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
40.348415141,S1-C7,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.28,
40.348415141,S1-C7,Backend_Bound.Memory_Bound,22.25,% Slots,,,0.00,5.28,
40.348415141,S1-C7,Backend_Bound.Core_Bound,21.87,% Slots,,,0.00,5.28,
40.348415141,S1-C7,Retiring.Microcode_Sequencer,12.30,% Slots,,idq.ms_uops,0.00,5.1,
40.348415141,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.1,
40.348415141,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
40.348415141,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.1,
40.348415141,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
40.348415141,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
40.348415141,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
40.348415141,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
41.868642223,S0-C0,Frontend_Bound,33.09,% Slots,,,0.00,5.25,
41.868642223,S0-C0,Backend_Bound,43.81,% Slots,,,0.00,5.25,<==
41.868642223,S0-C0,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C0,Frontend_Bound.Frontend_Latency,28.40,% Slots,,rs_events.empty_end,0.00,5.25,
41.868642223,S0-C0,Backend_Bound.Memory_Bound,23.76,% Slots,,,0.00,5.25,
41.868642223,S0-C0,Backend_Bound.Core_Bound,20.05,% Slots,,,0.00,5.25,
41.868642223,S0-C0,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.26,
41.868642223,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.19,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
41.868642223,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
41.868642223,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
41.868642223,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.63,% Clocks,,,0.00,5.26,
41.868642223,S0-C0-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C1,Frontend_Bound,46.15,% Slots,,,0.00,5.26,<==
41.868642223,S0-C1,Backend_Bound,28.32,% Slots,,,0.00,5.26,
41.868642223,S0-C1,Retiring,15.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C1,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.94,% Slots,,,0.00,5.26,
41.868642223,S0-C1,Backend_Bound.Memory_Bound,16.03,% Slots,,,0.00,5.26,
41.868642223,S0-C1,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.26,
41.868642223,S0-C1,Retiring.Microcode_Sequencer,11.31,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.26,
41.868642223,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.00,% Core_Clocks,,,0.00,5.26,
41.868642223,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
41.868642223,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.27,% Clocks,,,0.00,5.26,
41.868642223,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C2,Frontend_Bound,38.13,% Slots,,,0.00,5.26,
41.868642223,S0-C2,Backend_Bound,38.64,% Slots,,,0.00,5.26,<==
41.868642223,S0-C2,Retiring,15.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C2,Frontend_Bound.Frontend_Latency,30.84,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C2,Backend_Bound.Memory_Bound,20.39,% Slots,,,0.00,5.26,
41.868642223,S0-C2,Backend_Bound.Core_Bound,18.25,% Slots,,,0.00,5.26,
41.868642223,S0-C2,Retiring.Microcode_Sequencer,10.81,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.26,
41.868642223,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
41.868642223,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
41.868642223,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C3,Frontend_Bound,27.69,% Slots,,,0.00,5.26,
41.868642223,S0-C3,Backend_Bound,48.27,% Slots,,,0.00,5.26,
41.868642223,S0-C3,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C3,Frontend_Bound.Frontend_Latency,28.49,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C3,Frontend_Bound.Frontend_Bandwidth,33.23,% Slots,,,0.00,5.26,
41.868642223,S0-C3,Backend_Bound.Memory_Bound,30.83,% Slots,,,0.00,5.26,
41.868642223,S0-C3,Backend_Bound.Core_Bound,17.44,% Slots,,,0.00,5.26,
41.868642223,S0-C3,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.26,
41.868642223,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
41.868642223,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C4,Frontend_Bound,32.13,% Slots,,,0.00,5.26,
41.868642223,S0-C4,Backend_Bound,35.08,% Slots,,,0.00,5.26,<==
41.868642223,S0-C4,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C4,Frontend_Bound.Frontend_Latency,30.04,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C4,Frontend_Bound.Frontend_Bandwidth,48.44,% Slots,,,0.00,5.26,
41.868642223,S0-C4,Backend_Bound.Memory_Bound,17.97,% Slots,,,0.00,5.26,
41.868642223,S0-C4,Backend_Bound.Core_Bound,17.10,% Slots,,,0.00,5.26,
41.868642223,S0-C4,Retiring.Microcode_Sequencer,6.31,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.27,
41.868642223,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.27,
41.868642223,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.97,% Core_Clocks,,,0.00,5.26,
41.868642223,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
41.868642223,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
41.868642223,S0-C4-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C5,Frontend_Bound,37.68,% Slots,,,0.00,5.26,
41.868642223,S0-C5,Backend_Bound,38.92,% Slots,,,0.00,5.26,<==
41.868642223,S0-C5,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C5,Frontend_Bound.Frontend_Latency,28.98,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.59,% Slots,,,0.00,5.26,
41.868642223,S0-C5,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.26,
41.868642223,S0-C5,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.26,
41.868642223,S0-C5,Retiring.Microcode_Sequencer,11.85,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.18,% Clocks,,,0.00,5.26,
41.868642223,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.91,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.84,% Core_Clocks,,,0.00,5.27,
41.868642223,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
41.868642223,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.02,% Clocks,,,0.00,5.26,
41.868642223,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C6,Frontend_Bound,37.58,% Slots,,,0.00,5.26,
41.868642223,S0-C6,Backend_Bound,38.96,% Slots,,,0.00,5.26,<==
41.868642223,S0-C6,Retiring,16.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C6,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C6,Backend_Bound.Memory_Bound,20.71,% Slots,,,0.00,5.26,
41.868642223,S0-C6,Backend_Bound.Core_Bound,18.25,% Slots,,,0.00,5.26,
41.868642223,S0-C6,Retiring.Microcode_Sequencer,11.55,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.67,% Clocks,,,0.00,5.26,
41.868642223,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
41.868642223,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.19,% Clocks,,,0.00,5.26,
41.868642223,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C7,Frontend_Bound,37.14,% Slots,,,0.00,5.26,
41.868642223,S0-C7,Backend_Bound,40.99,% Slots,,,0.00,5.26,
41.868642223,S0-C7,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S0-C7,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.26,
41.868642223,S0-C7,Backend_Bound.Memory_Bound,23.68,% Slots,,,0.00,5.26,
41.868642223,S0-C7,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.26,
41.868642223,S0-C7,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.61,% Clocks,,,0.00,5.26,
41.868642223,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.88,% Core_Clocks,,,0.00,5.26,
41.868642223,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
41.868642223,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S0-C7-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C0,Frontend_Bound,36.81,% Slots,,,0.00,5.26,
41.868642223,S1-C0,Backend_Bound,12.43,% Slots,,,0.00,5.26,
41.868642223,S1-C0,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.26,<==
41.868642223,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.26,
41.868642223,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.26,
41.868642223,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.78,% Core_Clocks,,,0.00,5.26,
41.868642223,S1-C0-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C1,Frontend_Bound,34.08,% Slots,,,0.00,5.26,
41.868642223,S1-C1,Backend_Bound,40.87,% Slots,,,0.00,5.26,
41.868642223,S1-C1,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S1-C1,Frontend_Bound.Frontend_Latency,55.35,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C1,Backend_Bound.Memory_Bound,31.24,% Slots,,,0.00,5.26,
41.868642223,S1-C1,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.26,
41.868642223,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.85,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.868642223,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S1-C1-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C2,Frontend_Bound,36.82,% Slots,,,0.00,5.26,
41.868642223,S1-C2,Backend_Bound,38.67,% Slots,,,0.00,5.26,
41.868642223,S1-C2,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S1-C2,Frontend_Bound.Frontend_Latency,31.74,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C2,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.26,
41.868642223,S1-C2,Backend_Bound.Core_Bound,16.71,% Slots,,,0.00,5.26,
41.868642223,S1-C2,Retiring.Microcode_Sequencer,13.70,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.26,
41.868642223,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.86,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.868642223,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.63,% Clocks,,,0.00,5.26,
41.868642223,S1-C2-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C3,Frontend_Bound,34.87,% Slots,,,0.00,5.26,
41.868642223,S1-C3,Backend_Bound,40.46,% Slots,,,0.00,5.26,
41.868642223,S1-C3,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S1-C3,Frontend_Bound.Frontend_Latency,28.98,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C3,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.26,
41.868642223,S1-C3,Backend_Bound.Core_Bound,15.79,% Slots,,,0.00,5.26,
41.868642223,S1-C3,Retiring.Microcode_Sequencer,14.84,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.26,
41.868642223,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.868642223,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S1-C3-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C4,Frontend_Bound,35.24,% Slots,,,0.00,5.26,
41.868642223,S1-C4,Backend_Bound,39.94,% Slots,,,0.00,5.26,
41.868642223,S1-C4,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S1-C4,Frontend_Bound.Frontend_Latency,47.27,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C4,Backend_Bound.Memory_Bound,28.96,% Slots,,,0.00,5.26,
41.868642223,S1-C4,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.26,
41.868642223,S1-C4,Retiring.Microcode_Sequencer,12.83,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.26,
41.868642223,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.10,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.868642223,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.14,% Clocks,,,0.00,5.26,
41.868642223,S1-C4-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.27,
41.868642223,S1-C5,Backend_Bound,41.68,% Slots,,,0.00,5.27,
41.868642223,S1-C5,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S1-C5,Frontend_Bound.Frontend_Latency,60.27,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C5,Backend_Bound.Memory_Bound,45.14,% Slots,,,0.00,5.26,
41.868642223,S1-C5,Retiring.Microcode_Sequencer,14.58,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.26,
41.868642223,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.868642223,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C6,Frontend_Bound,22.76,% Slots,,,0.00,5.26,
41.868642223,S1-C6,Backend_Bound,45.91,% Slots,,,0.00,5.26,
41.868642223,S1-C6,Retiring,26.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
41.868642223,S1-C6,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.38,% Slots,,,0.00,5.26,
41.868642223,S1-C6,Backend_Bound.Memory_Bound,17.13,% Slots,,,0.00,5.26,
41.868642223,S1-C6,Backend_Bound.Core_Bound,28.78,% Slots,,,0.00,5.26,
41.868642223,S1-C6,Retiring.Microcode_Sequencer,8.29,% Slots,,idq.ms_uops,0.00,5.27,
41.868642223,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.80,% Core_Clocks,,,0.00,5.26,
41.868642223,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
41.868642223,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.25,% Clocks,,,0.00,5.26,<==
41.868642223,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C7,Frontend_Bound,35.51,% Slots,,,0.00,5.26,
41.868642223,S1-C7,Backend_Bound,40.21,% Slots,,,0.00,5.26,
41.868642223,S1-C7,Retiring,18.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
41.868642223,S1-C7,Frontend_Bound.Frontend_Latency,25.01,% Slots,,rs_events.empty_end,0.00,5.26,
41.868642223,S1-C7,Backend_Bound.Memory_Bound,23.89,% Slots,,,0.00,5.26,
41.868642223,S1-C7,Backend_Bound.Core_Bound,16.32,% Slots,,,0.00,5.26,
41.868642223,S1-C7,Retiring.Microcode_Sequencer,14.83,% Slots,,idq.ms_uops,0.00,5.26,
41.868642223,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.26,
41.868642223,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
41.868642223,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.26,
41.868642223,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
41.868642223,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
41.868642223,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
41.868642223,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S0-C7-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C1-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C4-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
41.868642223,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S0-C0,Frontend_Bound,29.05,% Slots,,,0.00,5.26,
43.386791082,S0-C0,Backend_Bound,39.81,% Slots,,,0.00,5.26,
43.386791082,S0-C0,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.26,<==
43.386791082,S0-C0,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.26,
43.386791082,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
43.386791082,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
43.386791082,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.17,% Clocks,,,0.00,5.26,
43.386791082,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
43.386791082,S0-C1,Frontend_Bound,34.37,% Slots,,,0.00,5.27,
43.386791082,S0-C1,Backend_Bound,42.72,% Slots,,,0.00,5.27,
43.386791082,S0-C1,Retiring,15.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C1,Frontend_Bound.Frontend_Latency,32.07,% Slots,,rs_events.empty_end,0.00,5.26,
43.386791082,S0-C1,Frontend_Bound.Frontend_Bandwidth,28.72,% Slots,,,0.00,5.27,
43.386791082,S0-C1,Backend_Bound.Memory_Bound,56.87,% Slots,,,0.00,5.26,
43.386791082,S0-C1,Retiring.Microcode_Sequencer,11.03,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.28,
43.386791082,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.28,
43.386791082,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.55,% Core_Clocks,,,0.00,5.27,
43.386791082,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
43.386791082,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
43.386791082,S0-C2,Frontend_Bound,24.01,% Slots,,,0.00,5.27,
43.386791082,S0-C2,Backend_Bound,55.08,% Slots,,,0.00,5.27,
43.386791082,S0-C2,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C2,Frontend_Bound.Frontend_Latency,26.04,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S0-C2,Frontend_Bound.Frontend_Bandwidth,26.19,% Slots,,,0.00,5.27,
43.386791082,S0-C2,Backend_Bound.Memory_Bound,38.39,% Slots,,,0.00,5.27,
43.386791082,S0-C2,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.27,
43.386791082,S0-C2,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.27,
43.386791082,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.68,% Core_Clocks,,,0.00,5.27,
43.386791082,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
43.386791082,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.29,% Clocks,,,0.00,5.23,
43.386791082,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
43.386791082,S0-C3,Frontend_Bound,38.23,% Slots,,,0.00,5.27,
43.386791082,S0-C3,Backend_Bound,38.49,% Slots,,,0.00,5.27,
43.386791082,S0-C3,Retiring,16.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C3,Frontend_Bound.Frontend_Latency,36.70,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S0-C3,Frontend_Bound.Frontend_Bandwidth,19.51,% Slots,,,0.00,5.27,
43.386791082,S0-C3,Backend_Bound.Memory_Bound,34.10,% Slots,,,0.00,5.27,
43.386791082,S0-C3,Retiring.Microcode_Sequencer,12.55,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.03,% Clocks,,,0.00,5.28,
43.386791082,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.28,
43.386791082,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.53,% Core_Clocks,,,0.00,5.27,
43.386791082,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
43.386791082,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
43.386791082,S0-C4,Frontend_Bound,31.68,% Slots,,,0.00,5.27,
43.386791082,S0-C4,Backend_Bound,34.81,% Slots,,,0.00,5.27,<==
43.386791082,S0-C4,Retiring,24.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C4,Frontend_Bound.Frontend_Latency,19.99,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S0-C4,Frontend_Bound.Frontend_Bandwidth,75.83,% Slots,,,0.00,5.27,
43.386791082,S0-C4,Backend_Bound.Memory_Bound,18.17,% Slots,,,0.00,5.27,
43.386791082,S0-C4,Backend_Bound.Core_Bound,16.63,% Slots,,,0.00,5.27,
43.386791082,S0-C4,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.27,
43.386791082,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.14,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.60,% Core_Clocks,,,0.00,5.27,
43.386791082,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
43.386791082,S0-C5,Frontend_Bound,39.04,% Slots,,,0.00,5.27,
43.386791082,S0-C5,Backend_Bound,38.02,% Slots,,,0.00,5.27,
43.386791082,S0-C5,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C5,Frontend_Bound.Frontend_Latency,27.38,% Slots,,rs_events.empty_end,0.00,5.27,<==
43.386791082,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.64,% Slots,,,0.00,5.27,
43.386791082,S0-C5,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.27,
43.386791082,S0-C5,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.27,
43.386791082,S0-C5,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.27,
43.386791082,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.97,% Core_Clocks,,,0.00,5.27,
43.386791082,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
43.386791082,S0-C6,Frontend_Bound,39.05,% Slots,,,0.00,5.27,<==
43.386791082,S0-C6,Backend_Bound,38.25,% Slots,,,0.00,5.27,
43.386791082,S0-C6,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C6,Frontend_Bound.Frontend_Latency,23.69,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.96,% Slots,,,0.00,5.27,
43.386791082,S0-C6,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.27,
43.386791082,S0-C6,Backend_Bound.Core_Bound,12.88,% Slots,,,0.00,5.27,
43.386791082,S0-C6,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.27,
43.386791082,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.08,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.95,% Core_Clocks,,,0.00,5.27,
43.386791082,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
43.386791082,S0-C7,Frontend_Bound,35.46,% Slots,,,0.00,5.27,
43.386791082,S0-C7,Backend_Bound,41.61,% Slots,,,0.00,5.27,
43.386791082,S0-C7,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S0-C7,Frontend_Bound.Frontend_Latency,42.54,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S0-C7,Backend_Bound.Memory_Bound,32.52,% Slots,,,0.00,5.27,
43.386791082,S0-C7,Retiring.Microcode_Sequencer,12.76,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.27,
43.386791082,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
43.386791082,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
43.386791082,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
43.386791082,S1-C0,Frontend_Bound,36.94,% Slots,,,0.00,5.27,<==
43.386791082,S1-C0,Backend_Bound,12.42,% Slots,,,0.00,5.27,
43.386791082,S1-C0,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.66,% Slots,,,0.00,5.27,
43.386791082,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.27,
43.386791082,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.41,% Core_Clocks,,,0.00,5.27,
43.386791082,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
43.386791082,S1-C1,Frontend_Bound,36.18,% Slots,,,0.00,5.27,
43.386791082,S1-C1,Backend_Bound,39.40,% Slots,,,0.00,5.27,<==
43.386791082,S1-C1,Retiring,15.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S1-C1,Frontend_Bound.Frontend_Latency,29.83,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C1,Backend_Bound.Memory_Bound,21.86,% Slots,,,0.00,5.27,
43.386791082,S1-C1,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.27,
43.386791082,S1-C1,Retiring.Microcode_Sequencer,10.05,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.27,
43.386791082,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
43.386791082,S1-C2,Frontend_Bound,35.14,% Slots,,,0.00,5.27,
43.386791082,S1-C2,Backend_Bound,39.80,% Slots,,,0.00,5.27,<==
43.386791082,S1-C2,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S1-C2,Frontend_Bound.Frontend_Latency,32.09,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C2,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.27,
43.386791082,S1-C2,Backend_Bound.Core_Bound,21.58,% Slots,,,0.00,5.27,
43.386791082,S1-C2,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.28,
43.386791082,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.28,
43.386791082,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
43.386791082,S1-C3,Frontend_Bound,35.93,% Slots,,,0.00,5.27,
43.386791082,S1-C3,Backend_Bound,39.86,% Slots,,,0.00,5.27,
43.386791082,S1-C3,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S1-C3,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C3,Backend_Bound.Memory_Bound,15.22,% Slots,,,0.00,5.27,
43.386791082,S1-C3,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.27,<==
43.386791082,S1-C3,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.27,
43.386791082,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
43.386791082,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
43.386791082,S1-C4,Frontend_Bound,37.16,% Slots,,,0.00,5.27,
43.386791082,S1-C4,Backend_Bound,38.74,% Slots,,,0.00,5.27,<==
43.386791082,S1-C4,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S1-C4,Frontend_Bound.Frontend_Latency,26.01,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C4,Backend_Bound.Memory_Bound,17.06,% Slots,,,0.00,5.27,
43.386791082,S1-C4,Backend_Bound.Core_Bound,21.68,% Slots,,,0.00,5.27,
43.386791082,S1-C4,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.27,
43.386791082,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
43.386791082,S1-C5,Frontend_Bound,35.97,% Slots,,,0.00,5.27,
43.386791082,S1-C5,Backend_Bound,40.29,% Slots,,,0.00,5.27,<==
43.386791082,S1-C5,Retiring,15.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S1-C5,Frontend_Bound.Frontend_Latency,32.58,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C5,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.27,
43.386791082,S1-C5,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.27,
43.386791082,S1-C5,Retiring.Microcode_Sequencer,9.79,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.27,
43.386791082,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.44,% Clocks,,idq.ms_switches,0.00,5.27,
43.386791082,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
43.386791082,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
43.386791082,S1-C6,Frontend_Bound,22.99,% Slots,,,0.00,5.26,
43.386791082,S1-C6,Backend_Bound,46.73,% Slots,,,0.00,5.26,
43.386791082,S1-C6,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
43.386791082,S1-C6,Frontend_Bound.Frontend_Latency,15.17,% Slots,,rs_events.empty_end,0.00,5.26,
43.386791082,S1-C6,Backend_Bound.Memory_Bound,17.64,% Slots,,,0.00,5.26,
43.386791082,S1-C6,Backend_Bound.Core_Bound,29.09,% Slots,,,0.00,5.26,<==
43.386791082,S1-C6,Retiring.Microcode_Sequencer,3.50,% Slots,,idq.ms_uops,0.00,5.26,
43.386791082,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.37,% Clocks,,idq.ms_switches,0.00,5.28,
43.386791082,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
43.386791082,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
43.386791082,S1-C7,Frontend_Bound,27.97,% Slots,,,0.00,5.27,
43.386791082,S1-C7,Backend_Bound,44.14,% Slots,,,0.00,5.27,<==
43.386791082,S1-C7,Retiring,18.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
43.386791082,S1-C7,Frontend_Bound.Frontend_Latency,19.09,% Slots,,rs_events.empty_end,0.00,5.27,
43.386791082,S1-C7,Backend_Bound.Memory_Bound,23.05,% Slots,,,0.00,5.27,
43.386791082,S1-C7,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.27,
43.386791082,S1-C7,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.27,
43.386791082,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.28,
43.386791082,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
43.386791082,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.56,% Clocks,,idq.ms_switches,0.00,5.28,
43.386791082,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
43.386791082,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
43.386791082,S0-C0-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S0-C2-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S0-C3-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S0-C4-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S0-C7-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S1-C0-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S1-C1-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S1-C2-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S1-C3-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
43.386791082,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
43.386791082,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
45.315822208,S0-C0,Frontend_Bound,30.16,% Slots,,,0.00,5.2,
45.315822208,S0-C0,Backend_Bound,27.92,% Slots,,,0.00,5.2,
45.315822208,S0-C0,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.18,<==
45.315822208,S0-C0,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.18,
45.315822208,S0-C0,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.18,
45.315822208,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.27,% Clocks,,,0.00,5.39,
45.315822208,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,,itlb_misses.walk_completed,0.00,5.18,
45.315822208,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,11.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
45.315822208,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.95,% Clocks,,,0.00,5.19,
45.315822208,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C1,Frontend_Bound,39.11,% Slots,,,0.00,5.2,
45.315822208,S0-C1,Bad_Speculation,10.72,% Slots,,,0.00,5.2,
45.315822208,S0-C1,Backend_Bound,23.44,% Slots,,,0.00,5.2,
45.315822208,S0-C1,Retiring,23.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
45.315822208,S0-C1,Frontend_Bound.Frontend_Latency,27.86,% Slots,,rs_events.empty_end,0.00,5.18,<==
45.315822208,S0-C1,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.315822208,S0-C1,Backend_Bound.Memory_Bound,10.53,% Slots,,,0.00,5.18,
45.315822208,S0-C1,Backend_Bound.Core_Bound,12.91,% Slots,,,0.00,5.18,
45.315822208,S0-C1,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.4,
45.315822208,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.39,
45.315822208,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.88,% Clocks,,idq.ms_switches,0.00,5.39,
45.315822208,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C2,Frontend_Bound,45.67,% Slots,,,0.00,5.19,<==
45.315822208,S0-C2,Bad_Speculation,11.14,% Slots,,,0.00,5.19,
45.315822208,S0-C2,Backend_Bound,18.09,% Slots,,,0.00,5.19,
45.315822208,S0-C2,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.44,% Slots,,,0.00,5.19,
45.315822208,S0-C2,Bad_Speculation.Branch_Mispredicts,10.43,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.315822208,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.45,% Clocks,,,0.00,5.4,
45.315822208,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C3,Frontend_Bound,38.84,% Slots,,,0.00,5.2,
45.315822208,S0-C3,Backend_Bound,27.39,% Slots,,,0.00,5.2,
45.315822208,S0-C3,Frontend_Bound.Frontend_Latency,31.45,% Slots,,rs_events.empty_end,0.00,5.19,<==
45.315822208,S0-C3,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.19,
45.315822208,S0-C3,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.19,
45.315822208,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.4,
45.315822208,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.71,% Clocks,,itlb_misses.walk_completed,0.00,5.18,
45.315822208,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C4,Frontend_Bound,36.57,% Slots,,,0.00,5.19,
45.315822208,S0-C4,Backend_Bound,35.72,% Slots,,,0.00,5.19,
45.315822208,S0-C4,Frontend_Bound.Frontend_Latency,23.88,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S0-C4,Backend_Bound.Memory_Bound,33.51,% Slots,,,0.00,5.19,
45.315822208,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.88,% Clocks,,,0.00,5.39,
45.315822208,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
45.315822208,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C5,Frontend_Bound,41.01,% Slots,,,0.00,5.2,
45.315822208,S0-C5,Backend_Bound,35.40,% Slots,,,0.00,5.2,
45.315822208,S0-C5,Retiring,24.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
45.315822208,S0-C5,Frontend_Bound.Frontend_Latency,52.03,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S0-C5,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.19,
45.315822208,S0-C5,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.19,
45.315822208,S0-C5,Retiring.Microcode_Sequencer,4.89,% Slots,,idq.ms_uops,0.00,5.4,
45.315822208,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.39,
45.315822208,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
45.315822208,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.13,% Clocks,,idq.ms_switches,0.00,5.39,
45.315822208,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C6,Frontend_Bound,28.88,% Slots,,,0.00,5.2,
45.315822208,S0-C6,Bad_Speculation,15.30,% Slots,,,0.00,5.2,
45.315822208,S0-C6,Backend_Bound,27.29,% Slots,,,0.00,5.2,
45.315822208,S0-C6,Frontend_Bound.Frontend_Latency,34.81,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S0-C6,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.2,
45.315822208,S0-C6,Backend_Bound.Memory_Bound,82.82,% Slots,,,0.00,5.19,
45.315822208,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.39,
45.315822208,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
45.315822208,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C7,Frontend_Bound,38.21,% Slots,,,0.00,5.2,
45.315822208,S0-C7,Backend_Bound,38.86,% Slots,,,0.00,5.2,<==
45.315822208,S0-C7,Retiring,18.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
45.315822208,S0-C7,Frontend_Bound.Frontend_Latency,54.82,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S0-C7,Backend_Bound.Memory_Bound,19.70,% Slots,,,0.00,5.19,
45.315822208,S0-C7,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.19,
45.315822208,S0-C7,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.4,
45.315822208,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.87,% Clocks,,,0.00,5.39,
45.315822208,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.37,% Clocks,,idq.ms_switches,0.00,5.39,
45.315822208,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C0,Frontend_Bound,37.43,% Slots,,,0.00,5.19,
45.315822208,S1-C0,Backend_Bound,15.11,% Slots,,,0.00,5.19,
45.315822208,S1-C0,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.18,<==
45.315822208,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.71,% Slots,,,0.00,5.19,
45.315822208,S1-C0,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.18,
45.315822208,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.4,
45.315822208,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.43,% Core_Clocks,,,0.00,5.18,
45.315822208,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C1,Frontend_Bound,34.84,% Slots,,,0.00,5.2,
45.315822208,S1-C1,Bad_Speculation,12.07,% Slots,,,0.00,5.2,
45.315822208,S1-C1,Backend_Bound,32.33,% Slots,,,0.00,5.2,
45.315822208,S1-C1,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
45.315822208,S1-C1,Frontend_Bound.Frontend_Latency,57.66,% Slots,,rs_events.empty_end,0.00,5.19,<==
45.315822208,S1-C1,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.315822208,S1-C1,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.4,
45.315822208,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.4,
45.315822208,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.58,% Clocks,,idq.ms_switches,0.00,5.4,
45.315822208,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C2,Frontend_Bound,38.74,% Slots,,,0.00,5.2,
45.315822208,S1-C2,Backend_Bound,26.76,% Slots,,,0.00,5.2,
45.315822208,S1-C2,Frontend_Bound.Frontend_Latency,43.05,% Slots,,rs_events.empty_end,0.00,5.18,<==
45.315822208,S1-C2,Backend_Bound.Memory_Bound,101.09,% Slots,,,0.00,5.18,
45.315822208,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.39,
45.315822208,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.315822208,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C3,Frontend_Bound,35.35,% Slots,,,0.00,5.2,<==
45.315822208,S1-C3,Bad_Speculation,12.75,% Slots,,,0.00,5.2,
45.315822208,S1-C3,Backend_Bound,29.59,% Slots,,,0.00,5.2,
45.315822208,S1-C3,Retiring,31.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
45.315822208,S1-C3,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.40,% Slots,,,0.00,5.2,
45.315822208,S1-C3,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.315822208,S1-C3,Backend_Bound.Memory_Bound,68.06,% Slots,,,0.00,5.19,
45.315822208,S1-C3,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.4,
45.315822208,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.39,
45.315822208,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.28,% Clocks,,idq.ms_switches,0.00,5.39,
45.315822208,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.01,% Core_Clocks,,,0.00,5.18,
45.315822208,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.315822208,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C4,Frontend_Bound,38.92,% Slots,,,0.00,5.19,
45.315822208,S1-C4,Backend_Bound,28.36,% Slots,,,0.00,5.19,
45.315822208,S1-C4,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.19,
45.315822208,S1-C4,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.19,
45.315822208,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.4,
45.315822208,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
45.315822208,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C5,Frontend_Bound,37.15,% Slots,,,0.00,5.19,
45.315822208,S1-C5,Bad_Speculation,13.09,% Slots,,,0.00,5.19,
45.315822208,S1-C5,Backend_Bound,26.05,% Slots,,,0.00,5.19,
45.315822208,S1-C5,Frontend_Bound.Frontend_Latency,37.84,% Slots,,rs_events.empty_end,0.00,5.18,
45.315822208,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.46,% Slots,,,0.00,5.19,
45.315822208,S1-C5,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.19,
45.315822208,S1-C5,Backend_Bound.Core_Bound,53.28,% Slots,,,0.00,5.18,
45.315822208,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.39,
45.315822208,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
45.315822208,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.00,% Core_Clocks,,,0.00,5.18,
45.315822208,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C6,Frontend_Bound,29.57,% Slots,,,0.00,5.2,
45.315822208,S1-C6,Backend_Bound,41.22,% Slots,,,0.00,5.2,<==
45.315822208,S1-C6,Frontend_Bound.Frontend_Latency,36.93,% Slots,,rs_events.empty_end,0.00,5.18,
45.315822208,S1-C6,Backend_Bound.Memory_Bound,18.46,% Slots,,,0.00,5.18,
45.315822208,S1-C6,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.18,
45.315822208,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.4,
45.315822208,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
45.315822208,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
45.315822208,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
45.315822208,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.03,% Clocks,,,0.00,5.18,
45.315822208,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C7,Frontend_Bound,38.54,% Slots,,,0.00,5.19,
45.315822208,S1-C7,Backend_Bound,30.12,% Slots,,,0.00,5.19,
45.315822208,S1-C7,Frontend_Bound.Frontend_Latency,31.56,% Slots,,rs_events.empty_end,0.00,5.18,
45.315822208,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.14,% Slots,,,0.00,5.19,
45.315822208,S1-C7,Backend_Bound.Memory_Bound,18.70,% Slots,,,0.00,5.18,
45.315822208,S1-C7,Backend_Bound.Core_Bound,11.42,% Slots,,,0.00,5.18,
45.315822208,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
45.315822208,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.74,% Core_Clocks,,,0.00,5.19,
45.315822208,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
45.315822208,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.315822208,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.71,% Clocks,,,0.00,5.18,
45.315822208,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
45.315822208,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
46.835053157,S0-C0,Frontend_Bound,20.33,% Slots,,,0.00,5.24,
46.835053157,S0-C0,Bad_Speculation,14.29,% Slots,,,0.00,5.24,
46.835053157,S0-C0,Backend_Bound,37.14,% Slots,,,0.00,5.24,
46.835053157,S0-C0,Frontend_Bound.Frontend_Latency,23.89,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C0,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C0,Backend_Bound.Memory_Bound,29.72,% Slots,,,0.00,5.24,<==
46.835053157,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.26,
46.835053157,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
46.835053157,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
46.835053157,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C1,Frontend_Bound,36.35,% Slots,,,0.00,5.24,
46.835053157,S0-C1,Bad_Speculation,11.83,% Slots,,,0.00,5.24,
46.835053157,S0-C1,Backend_Bound,25.83,% Slots,,,0.00,5.24,
46.835053157,S0-C1,Frontend_Bound.Frontend_Latency,27.56,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C1,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C1,Backend_Bound.Memory_Bound,17.03,% Slots,,,0.00,5.24,
46.835053157,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.26,
46.835053157,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
46.835053157,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C2,Frontend_Bound,30.92,% Slots,,,0.00,5.24,
46.835053157,S0-C2,Bad_Speculation,13.49,% Slots,,,0.00,5.24,
46.835053157,S0-C2,Backend_Bound,29.88,% Slots,,,0.00,5.24,
46.835053157,S0-C2,Frontend_Bound.Frontend_Latency,29.70,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C2,Bad_Speculation.Branch_Mispredicts,13.35,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C2,Backend_Bound.Memory_Bound,16.08,% Slots,,,0.00,5.24,
46.835053157,S0-C2,Backend_Bound.Core_Bound,13.80,% Slots,,,0.00,5.24,
46.835053157,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.26,
46.835053157,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
46.835053157,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.07,% Clocks,,,0.00,5.27,
46.835053157,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C3,Frontend_Bound,37.32,% Slots,,,0.00,5.24,
46.835053157,S0-C3,Bad_Speculation,13.69,% Slots,,,0.00,5.24,
46.835053157,S0-C3,Backend_Bound,19.84,% Slots,,,0.00,5.24,
46.835053157,S0-C3,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.24,<==
46.835053157,S0-C3,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C3,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.24,
46.835053157,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.26,
46.835053157,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
46.835053157,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.25,% Clocks,,,0.00,5.27,
46.835053157,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C4,Frontend_Bound,31.77,% Slots,,,0.00,5.24,
46.835053157,S0-C4,Bad_Speculation,19.09,% Slots,,,0.00,5.24,
46.835053157,S0-C4,Backend_Bound,16.81,% Slots,,,0.00,5.24,
46.835053157,S0-C4,Frontend_Bound.Frontend_Latency,22.70,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C4,Bad_Speculation.Branch_Mispredicts,18.88,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C5,Frontend_Bound,28.06,% Slots,,,0.00,5.24,
46.835053157,S0-C5,Bad_Speculation,17.15,% Slots,,,0.00,5.24,
46.835053157,S0-C5,Backend_Bound,19.34,% Slots,,,0.00,5.24,
46.835053157,S0-C5,Frontend_Bound.Frontend_Latency,27.27,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C5,Bad_Speculation.Branch_Mispredicts,16.98,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C5,Backend_Bound.Memory_Bound,11.85,% Slots,,,0.00,5.24,
46.835053157,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.25,
46.835053157,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
46.835053157,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C6,Frontend_Bound,37.47,% Slots,,,0.00,5.24,
46.835053157,S0-C6,Bad_Speculation,18.10,% Slots,,,0.00,5.24,
46.835053157,S0-C6,Backend_Bound,13.60,% Slots,,,0.00,5.24,
46.835053157,S0-C6,Frontend_Bound.Frontend_Latency,30.40,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.00,% Slots,,,0.00,5.24,
46.835053157,S0-C6,Bad_Speculation.Branch_Mispredicts,17.87,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.86,% Core_Clocks,,,0.00,5.26,
46.835053157,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.09,% Core_Clocks,,,0.00,5.26,
46.835053157,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C7,Frontend_Bound,35.66,% Slots,,,0.00,5.24,
46.835053157,S0-C7,Bad_Speculation,14.36,% Slots,,,0.00,5.24,
46.835053157,S0-C7,Backend_Bound,21.03,% Slots,,,0.00,5.24,
46.835053157,S0-C7,Frontend_Bound.Frontend_Latency,25.24,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.29,% Slots,,,0.00,5.24,
46.835053157,S0-C7,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S0-C7,Backend_Bound.Memory_Bound,15.63,% Slots,,,0.00,5.24,
46.835053157,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.26,
46.835053157,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
46.835053157,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C0,Frontend_Bound,41.02,% Slots,,,0.00,5.24,
46.835053157,S1-C0,Bad_Speculation,12.50,% Slots,,,0.00,5.24,
46.835053157,S1-C0,Backend_Bound,11.58,% Slots,,,0.00,5.24,
46.835053157,S1-C0,Frontend_Bound.Frontend_Latency,28.02,% Slots,,rs_events.empty_end,0.00,5.24,<==
46.835053157,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.30,% Slots,,,0.00,5.24,
46.835053157,S1-C0,Bad_Speculation.Branch_Mispredicts,12.28,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.25,
46.835053157,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
46.835053157,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.80,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C1,Frontend_Bound,37.43,% Slots,,,0.00,5.24,
46.835053157,S1-C1,Bad_Speculation,18.31,% Slots,,,0.00,5.24,
46.835053157,S1-C1,Backend_Bound,14.44,% Slots,,,0.00,5.24,
46.835053157,S1-C1,Frontend_Bound.Frontend_Latency,28.52,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S1-C1,Frontend_Bound.Frontend_Bandwidth,22.81,% Slots,,,0.00,5.24,
46.835053157,S1-C1,Bad_Speculation.Branch_Mispredicts,18.12,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.25,
46.835053157,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
46.835053157,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.20,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C2,Frontend_Bound,32.60,% Slots,,,0.00,5.24,
46.835053157,S1-C2,Bad_Speculation,17.90,% Slots,,,0.00,5.24,
46.835053157,S1-C2,Backend_Bound,16.48,% Slots,,,0.00,5.24,
46.835053157,S1-C2,Frontend_Bound.Frontend_Latency,25.48,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.82,% Slots,,,0.00,5.24,
46.835053157,S1-C2,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.26,
46.835053157,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.05,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C3,Frontend_Bound,38.57,% Slots,,,0.00,5.25,
46.835053157,S1-C3,Bad_Speculation,12.35,% Slots,,,0.00,5.25,
46.835053157,S1-C3,Backend_Bound,18.60,% Slots,,,0.00,5.25,
46.835053157,S1-C3,Frontend_Bound.Frontend_Latency,35.18,% Slots,,rs_events.empty_end,0.00,5.25,
46.835053157,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.25,
46.835053157,S1-C3,Bad_Speculation.Branch_Mispredicts,12.18,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C3,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.25,
46.835053157,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.87,% Clocks,,,0.00,5.26,
46.835053157,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.51,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
46.835053157,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C4,Frontend_Bound,38.38,% Slots,,,0.00,5.25,<==
46.835053157,S1-C4,Bad_Speculation,16.34,% Slots,,,0.00,5.25,
46.835053157,S1-C4,Backend_Bound,13.49,% Slots,,,0.00,5.25,
46.835053157,S1-C4,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.25,
46.835053157,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.70,% Slots,,,0.00,5.25,
46.835053157,S1-C4,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.25,
46.835053157,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.63,% Clocks,,,0.00,5.25,
46.835053157,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
46.835053157,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.96,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
46.835053157,S1-C5,Frontend_Bound,36.61,% Slots,,,0.00,5.24,
46.835053157,S1-C5,Bad_Speculation,15.35,% Slots,,,0.00,5.24,
46.835053157,S1-C5,Backend_Bound,17.74,% Slots,,,0.00,5.24,
46.835053157,S1-C5,Frontend_Bound.Frontend_Latency,24.15,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.06,% Slots,,,0.00,5.24,
46.835053157,S1-C5,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.19,% Clocks,,,0.00,5.25,
46.835053157,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.59,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.69,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C6,Frontend_Bound,39.71,% Slots,,,0.00,5.24,
46.835053157,S1-C6,Bad_Speculation,11.95,% Slots,,,0.00,5.24,
46.835053157,S1-C6,Backend_Bound,21.28,% Slots,,,0.00,5.24,
46.835053157,S1-C6,Frontend_Bound.Frontend_Latency,29.28,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.24,
46.835053157,S1-C6,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C6,Backend_Bound.Memory_Bound,12.47,% Slots,,,0.00,5.24,
46.835053157,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.25,
46.835053157,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
46.835053157,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C7,Frontend_Bound,38.38,% Slots,,,0.00,5.24,
46.835053157,S1-C7,Bad_Speculation,12.44,% Slots,,,0.00,5.24,
46.835053157,S1-C7,Backend_Bound,20.92,% Slots,,,0.00,5.24,
46.835053157,S1-C7,Frontend_Bound.Frontend_Latency,28.57,% Slots,,rs_events.empty_end,0.00,5.24,
46.835053157,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.24,
46.835053157,S1-C7,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.24,
46.835053157,S1-C7,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.24,
46.835053157,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.25,
46.835053157,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
46.835053157,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.45,% Core_Clocks,,,0.00,5.26,
46.835053157,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
46.835053157,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
46.835053157,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
46.835053157,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
46.835053157,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
48.348318035,S0-C0,Frontend_Bound,32.89,% Slots,,,0.00,5.28,
48.348318035,S0-C0,Bad_Speculation,13.28,% Slots,,,0.00,5.28,
48.348318035,S0-C0,Backend_Bound,21.58,% Slots,,,0.00,5.28,
48.348318035,S0-C0,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.25,% Slots,,,0.00,5.28,
48.348318035,S0-C0,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C0,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.02,
48.348318035,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.28,
48.348318035,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.348318035,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.15,% Core_Clocks,,,0.00,5.28,
48.348318035,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C1,Frontend_Bound,27.19,% Slots,,,0.00,5.28,
48.348318035,S0-C1,Bad_Speculation,12.86,% Slots,,,0.00,5.28,
48.348318035,S0-C1,Backend_Bound,27.15,% Slots,,,0.00,5.28,
48.348318035,S0-C1,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S0-C1,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C1,Backend_Bound.Memory_Bound,17.96,% Slots,,,0.00,5.02,
48.348318035,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
48.348318035,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C2,Frontend_Bound,32.15,% Slots,,,0.00,5.29,
48.348318035,S0-C2,Bad_Speculation,13.23,% Slots,,,0.00,5.29,
48.348318035,S0-C2,Backend_Bound,19.44,% Slots,,,0.00,5.29,
48.348318035,S0-C2,Retiring,31.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.348318035,S0-C2,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S0-C2,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C2,Backend_Bound.Memory_Bound,10.66,% Slots,,,0.00,5.02,
48.348318035,S0-C2,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.28,
48.348318035,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.28,
48.348318035,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
48.348318035,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.28,
48.348318035,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C3,Frontend_Bound,30.35,% Slots,,,0.00,5.29,
48.348318035,S0-C3,Bad_Speculation,15.05,% Slots,,,0.00,5.29,
48.348318035,S0-C3,Backend_Bound,23.42,% Slots,,,0.00,5.29,
48.348318035,S0-C3,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S0-C3,Bad_Speculation.Branch_Mispredicts,14.86,% Slots,,br_misp_retired.all_branches,0.00,5.29,
48.348318035,S0-C3,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.02,
48.348318035,S0-C3,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.02,
48.348318035,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.28,
48.348318035,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
48.348318035,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.348318035,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
48.348318035,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.49,% Clocks,,,0.00,5.28,
48.348318035,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C4,Frontend_Bound,28.59,% Slots,,,0.00,5.28,
48.348318035,S0-C4,Bad_Speculation,16.61,% Slots,,,0.00,5.29,
48.348318035,S0-C4,Backend_Bound,23.45,% Slots,,,0.00,5.28,
48.348318035,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.72,% Slots,,,0.00,5.28,<==
48.348318035,S0-C4,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C4,Backend_Bound.Memory_Bound,11.73,% Slots,,,0.00,5.02,
48.348318035,S0-C4,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.02,
48.348318035,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.53,% Core_Clocks,,,0.00,5.29,
48.348318035,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.97,% Core_Clocks,,,0.00,5.28,
48.348318035,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.46,% Clocks,,,0.00,5.28,
48.348318035,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C5,Frontend_Bound,32.82,% Slots,,,0.00,5.28,
48.348318035,S0-C5,Bad_Speculation,12.13,% Slots,,,0.00,5.28,
48.348318035,S0-C5,Backend_Bound,19.79,% Slots,,,0.00,5.28,
48.348318035,S0-C5,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.28,
48.348318035,S0-C5,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C5,Backend_Bound.Memory_Bound,10.19,% Slots,,,0.00,5.02,
48.348318035,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.28,
48.348318035,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.348318035,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
48.348318035,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C6,Frontend_Bound,28.56,% Slots,,,0.00,5.28,
48.348318035,S0-C6,Bad_Speculation,14.44,% Slots,,,0.00,5.28,
48.348318035,S0-C6,Backend_Bound,25.63,% Slots,,,0.00,5.28,
48.348318035,S0-C6,Frontend_Bound.Frontend_Latency,20.74,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S0-C6,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C6,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.02,
48.348318035,S0-C6,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.02,
48.348318035,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.29,
48.348318035,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.348318035,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.81,% Clocks,,,0.00,5.28,
48.348318035,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C7,Frontend_Bound,20.42,% Slots,,,0.00,5.28,
48.348318035,S0-C7,Bad_Speculation,17.02,% Slots,,,0.00,5.28,
48.348318035,S0-C7,Backend_Bound,29.71,% Slots,,,0.00,5.28,<==
48.348318035,S0-C7,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S0-C7,Backend_Bound.Memory_Bound,16.84,% Slots,,,0.00,5.02,
48.348318035,S0-C7,Backend_Bound.Core_Bound,12.87,% Slots,,,0.00,5.02,
48.348318035,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.348318035,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C0,Frontend_Bound,29.72,% Slots,,,0.00,5.27,
48.348318035,S1-C0,Bad_Speculation,12.39,% Slots,,,0.00,5.27,
48.348318035,S1-C0,Backend_Bound,23.80,% Slots,,,0.00,5.27,
48.348318035,S1-C0,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.27,
48.348318035,S1-C0,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.27,
48.348318035,S1-C0,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.02,
48.348318035,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.348318035,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C1,Frontend_Bound,27.56,% Slots,,,0.00,5.28,
48.348318035,S1-C1,Bad_Speculation,10.73,% Slots,,,0.00,5.28,
48.348318035,S1-C1,Backend_Bound,25.75,% Slots,,,0.00,5.28,
48.348318035,S1-C1,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S1-C1,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C1,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.02,
48.348318035,S1-C1,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.02,
48.348318035,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
48.348318035,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C2,Frontend_Bound,29.90,% Slots,,,0.00,5.28,
48.348318035,S1-C2,Bad_Speculation,14.34,% Slots,,,0.00,5.28,
48.348318035,S1-C2,Backend_Bound,20.23,% Slots,,,0.00,5.28,
48.348318035,S1-C2,Retiring,29.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
48.348318035,S1-C2,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.28,
48.348318035,S1-C2,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C2,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.01,
48.348318035,S1-C2,Retiring.Microcode_Sequencer,2.59,% Slots,,idq.ms_uops,0.00,5.28,<==
48.348318035,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.28,
48.348318035,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
48.348318035,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.71,% Clocks,,idq.ms_switches,0.00,5.28,
48.348318035,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.35,% Core_Clocks,,,0.00,5.29,
48.348318035,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
48.348318035,S1-C3,Frontend_Bound,24.39,% Slots,,,0.00,5.28,
48.348318035,S1-C3,Bad_Speculation,11.15,% Slots,,,0.00,5.28,
48.348318035,S1-C3,Backend_Bound,31.26,% Slots,,,0.00,5.28,<==
48.348318035,S1-C3,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S1-C3,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C3,Backend_Bound.Memory_Bound,17.79,% Slots,,,0.00,5.02,
48.348318035,S1-C3,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.02,
48.348318035,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
48.348318035,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.348318035,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C4,Frontend_Bound,29.96,% Slots,,,0.00,5.28,
48.348318035,S1-C4,Bad_Speculation,13.33,% Slots,,,0.00,5.28,
48.348318035,S1-C4,Backend_Bound,24.77,% Slots,,,0.00,5.28,
48.348318035,S1-C4,Frontend_Bound.Frontend_Latency,20.02,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.74,% Slots,,,0.00,5.28,
48.348318035,S1-C4,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C4,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.02,
48.348318035,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.348318035,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
48.348318035,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C5,Frontend_Bound,28.54,% Slots,,,0.00,5.28,
48.348318035,S1-C5,Bad_Speculation,15.61,% Slots,,,0.00,5.28,
48.348318035,S1-C5,Backend_Bound,24.53,% Slots,,,0.00,5.28,
48.348318035,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.13,% Slots,,,0.00,5.28,
48.348318035,S1-C5,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C5,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.02,
48.348318035,S1-C5,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.02,
48.348318035,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.90,% Core_Clocks,,,0.00,5.29,<==
48.348318035,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.98,% Clocks,,,0.00,5.28,
48.348318035,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C6,Frontend_Bound,31.85,% Slots,,,0.00,5.28,
48.348318035,S1-C6,Bad_Speculation,13.57,% Slots,,,0.00,5.28,
48.348318035,S1-C6,Backend_Bound,25.06,% Slots,,,0.00,5.28,
48.348318035,S1-C6,Frontend_Bound.Frontend_Latency,21.82,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.28,
48.348318035,S1-C6,Bad_Speculation.Branch_Mispredicts,13.42,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C6,Backend_Bound.Memory_Bound,18.26,% Slots,,,0.00,5.01,
48.348318035,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.28,
48.348318035,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
48.348318035,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.72,% Core_Clocks,,,0.00,5.28,
48.348318035,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C7,Frontend_Bound,28.13,% Slots,,,0.00,5.28,
48.348318035,S1-C7,Bad_Speculation,15.55,% Slots,,,0.00,5.28,
48.348318035,S1-C7,Backend_Bound,24.38,% Slots,,,0.00,5.28,
48.348318035,S1-C7,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.28,
48.348318035,S1-C7,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.28,
48.348318035,S1-C7,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.01,
48.348318035,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
48.348318035,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
48.348318035,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.348318035,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
48.348318035,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
48.348318035,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
48.348318035,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
48.348318035,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
49.846590387,S0-C0,Frontend_Bound,30.89,% Slots,,,0.00,5.36,
49.846590387,S0-C0,Backend_Bound,36.06,% Slots,,,0.00,5.36,<==
49.846590387,S0-C0,Frontend_Bound.Frontend_Latency,28.08,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.36,
49.846590387,S0-C0,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.35,
49.846590387,S0-C0,Backend_Bound.Core_Bound,17.12,% Slots,,,0.00,5.35,
49.846590387,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
49.846590387,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.37,% Core_Clocks,,,0.00,5.36,
49.846590387,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
49.846590387,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.09,% Clocks,,,0.00,5.14,
49.846590387,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C1,Frontend_Bound,24.81,% Slots,,,0.00,5.35,
49.846590387,S0-C1,Bad_Speculation,15.30,% Slots,,,0.00,5.35,
49.846590387,S0-C1,Backend_Bound,33.79,% Slots,,,0.00,5.35,<==
49.846590387,S0-C1,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.35,
49.846590387,S0-C1,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S0-C1,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.35,
49.846590387,S0-C1,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.35,
49.846590387,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.08,
49.846590387,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
49.846590387,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.88,% Core_Clocks,,,0.00,5.35,
49.846590387,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.69,% Core_Clocks,,,0.00,5.36,
49.846590387,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
49.846590387,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.88,% Clocks,,,0.00,5.15,
49.846590387,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C2,Frontend_Bound,33.59,% Slots,,,0.00,5.36,
49.846590387,S0-C2,Bad_Speculation,10.05,% Slots,,,0.00,5.36,
49.846590387,S0-C2,Backend_Bound,30.40,% Slots,,,0.00,5.36,
49.846590387,S0-C2,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.35,<==
49.846590387,S0-C2,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S0-C2,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.35,
49.846590387,S0-C2,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.35,
49.846590387,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.22,% Clocks,,,0.00,5.09,
49.846590387,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
49.846590387,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
49.846590387,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C3,Frontend_Bound,20.08,% Slots,,,0.00,5.35,
49.846590387,S0-C3,Backend_Bound,37.14,% Slots,,,0.00,5.35,
49.846590387,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.67,% Slots,,,0.00,5.35,
49.846590387,S0-C3,Backend_Bound.Memory_Bound,13.58,% Slots,,,0.00,5.35,
49.846590387,S0-C3,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.35,
49.846590387,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.64,% Core_Clocks,,,0.00,5.36,
49.846590387,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.03,% Clocks,,,0.00,5.16,<==
49.846590387,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C4,Frontend_Bound,32.87,% Slots,,,0.00,5.35,
49.846590387,S0-C4,Bad_Speculation,10.22,% Slots,,,0.00,5.35,
49.846590387,S0-C4,Backend_Bound,35.29,% Slots,,,0.00,5.35,
49.846590387,S0-C4,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.97,% Slots,,,0.00,5.35,
49.846590387,S0-C4,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S0-C4,Backend_Bound.Memory_Bound,26.07,% Slots,,,0.00,5.34,<==
49.846590387,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.09,
49.846590387,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
49.846590387,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.38,% Core_Clocks,,,0.00,5.36,
49.846590387,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.60,% Core_Clocks,,,0.00,5.36,
49.846590387,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
49.846590387,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C5,Frontend_Bound,35.84,% Slots,,,0.00,5.35,<==
49.846590387,S0-C5,Bad_Speculation,12.11,% Slots,,,0.00,5.35,
49.846590387,S0-C5,Backend_Bound,27.54,% Slots,,,0.00,5.35,
49.846590387,S0-C5,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.35,
49.846590387,S0-C5,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S0-C5,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.35,
49.846590387,S0-C5,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.35,
49.846590387,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.1,
49.846590387,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
49.846590387,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
49.846590387,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C6,Backend_Bound,38.64,% Slots,,,0.00,5.35,
49.846590387,S0-C6,Backend_Bound.Memory_Bound,13.46,% Slots,,,0.00,5.35,
49.846590387,S0-C6,Backend_Bound.Core_Bound,25.18,% Slots,,,0.00,5.35,
49.846590387,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.19,% Clocks,,,0.00,5.22,<==
49.846590387,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C7,Backend_Bound,45.65,% Slots,,,0.00,5.35,
49.846590387,S0-C7,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.35,
49.846590387,S0-C7,Backend_Bound.Core_Bound,35.31,% Slots,,,0.00,5.35,
49.846590387,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
49.846590387,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
49.846590387,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.66,% Clocks,,,0.00,5.22,<==
49.846590387,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C0,Frontend_Bound,34.60,% Slots,,,0.00,5.35,
49.846590387,S1-C0,Bad_Speculation,12.41,% Slots,,,0.00,5.35,
49.846590387,S1-C0,Backend_Bound,16.38,% Slots,,,0.00,5.35,
49.846590387,S1-C0,Frontend_Bound.Frontend_Latency,19.40,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S1-C0,Frontend_Bound.Frontend_Bandwidth,24.71,% Slots,,,0.00,5.35,
49.846590387,S1-C0,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.08,
49.846590387,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
49.846590387,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.46,% Core_Clocks,,,0.00,5.35,<==
49.846590387,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C1,Frontend_Bound,32.33,% Slots,,,0.00,5.35,<==
49.846590387,S1-C1,Bad_Speculation,12.70,% Slots,,,0.00,5.35,
49.846590387,S1-C1,Backend_Bound,24.87,% Slots,,,0.00,5.35,
49.846590387,S1-C1,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.42,% Slots,,,0.00,5.35,
49.846590387,S1-C1,Bad_Speculation.Branch_Mispredicts,12.55,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S1-C1,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.35,
49.846590387,S1-C1,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.35,
49.846590387,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.09,
49.846590387,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
49.846590387,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.82,% Core_Clocks,,,0.00,5.35,
49.846590387,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
49.846590387,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.80,% Clocks,,,0.00,5.17,
49.846590387,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C2,Backend_Bound,38.58,% Slots,,,0.00,5.35,
49.846590387,S1-C2,Backend_Bound.Memory_Bound,10.14,% Slots,,,0.00,5.34,
49.846590387,S1-C2,Backend_Bound.Core_Bound,28.44,% Slots,,,0.00,5.34,
49.846590387,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
49.846590387,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.43,% Clocks,,,0.00,5.23,<==
49.846590387,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
49.846590387,S1-C3,Backend_Bound,37.90,% Slots,,,0.00,5.35,
49.846590387,S1-C3,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.35,
49.846590387,S1-C3,Backend_Bound.Core_Bound,27.20,% Slots,,,0.00,5.35,
49.846590387,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.31,% Clocks,,,0.00,5.23,<==
49.846590387,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C4,Frontend_Bound,29.24,% Slots,,,0.00,5.35,
49.846590387,S1-C4,Bad_Speculation,15.16,% Slots,,,0.00,5.35,
49.846590387,S1-C4,Backend_Bound,27.73,% Slots,,,0.00,5.35,
49.846590387,S1-C4,Frontend_Bound.Frontend_Latency,18.54,% Slots,,rs_events.empty_end,0.00,5.35,
49.846590387,S1-C4,Bad_Speculation.Branch_Mispredicts,15.01,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S1-C4,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.35,
49.846590387,S1-C4,Backend_Bound.Core_Bound,16.95,% Slots,,,0.00,5.35,
49.846590387,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
49.846590387,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
49.846590387,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
49.846590387,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C5,Frontend_Bound,21.71,% Slots,,,0.00,5.35,
49.846590387,S1-C5,Bad_Speculation,13.61,% Slots,,,0.00,5.35,
49.846590387,S1-C5,Backend_Bound,26.57,% Slots,,,0.00,5.35,<==
49.846590387,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.50,% Slots,,,0.00,5.35,
49.846590387,S1-C5,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S1-C5,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.35,
49.846590387,S1-C5,Backend_Bound.Core_Bound,14.45,% Slots,,,0.00,5.35,
49.846590387,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.18,% Core_Clocks,,,0.00,5.35,
49.846590387,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.22,% Clocks,,,0.00,5.17,
49.846590387,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C6,Backend_Bound,38.87,% Slots,,,0.00,5.35,
49.846590387,S1-C6,Backend_Bound.Memory_Bound,13.35,% Slots,,,0.00,5.34,
49.846590387,S1-C6,Backend_Bound.Core_Bound,25.52,% Slots,,,0.00,5.34,
49.846590387,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.68,% Clocks,,,0.00,5.17,<==
49.846590387,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C7,Bad_Speculation,11.40,% Slots,,,0.00,5.35,
49.846590387,S1-C7,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.35,
49.846590387,S1-C7,Backend_Bound,32.13,% Slots,,,0.00,5.35,
49.846590387,S1-C7,Backend_Bound.Memory_Bound,12.30,% Slots,,,0.00,5.35,
49.846590387,S1-C7,Backend_Bound.Core_Bound,19.84,% Slots,,,0.00,5.35,<==
49.846590387,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
49.846590387,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
49.846590387,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
51.378128219,S0-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.2,
51.378128219,S0-C0,Backend_Bound,41.23,% Slots,,,0.00,5.2,
51.378128219,S0-C0,Frontend_Bound.Frontend_Latency,30.18,% Slots,,rs_events.empty_end,0.00,5.2,
51.378128219,S0-C0,Backend_Bound.Memory_Bound,37.39,% Slots,,,0.00,5.2,
51.378128219,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.31,
51.378128219,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
51.378128219,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
51.378128219,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C1,Frontend_Bound,40.64,% Slots,,,0.00,5.2,<==
51.378128219,S0-C1,Bad_Speculation,19.57,% Slots,,,0.00,5.2,
51.378128219,S0-C1,Frontend_Bound.Frontend_Latency,16.43,% Slots,,rs_events.empty_end,0.00,5.2,
51.378128219,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.2,
51.378128219,S0-C1,Bad_Speculation.Branch_Mispredicts,19.23,% Slots,,br_misp_retired.all_branches,0.00,5.2,
51.378128219,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.31,
51.378128219,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
51.378128219,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.77,% Core_Clocks,,,0.00,5.22,
51.378128219,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C2,Frontend_Bound,36.35,% Slots,,,0.00,5.21,
51.378128219,S0-C2,Bad_Speculation,16.55,% Slots,,,0.00,5.21,
51.378128219,S0-C2,Backend_Bound,21.75,% Slots,,,0.00,5.21,
51.378128219,S0-C2,Frontend_Bound.Frontend_Latency,23.94,% Slots,,rs_events.empty_end,0.00,5.21,
51.378128219,S0-C2,Frontend_Bound.Frontend_Bandwidth,67.42,% Slots,,,0.00,5.21,
51.378128219,S0-C2,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S0-C2,Backend_Bound.Core_Bound,37.31,% Slots,,,0.00,5.21,
51.378128219,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.72,% Clocks,,,0.00,5.31,
51.378128219,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
51.378128219,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.72,% Core_Clocks,,,0.00,5.21,<==
51.378128219,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.26,% Core_Clocks,,,0.00,5.21,
51.378128219,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C3,Frontend_Bound,37.21,% Slots,,,0.00,5.21,
51.378128219,S0-C3,Bad_Speculation,12.55,% Slots,,,0.00,5.21,
51.378128219,S0-C3,Backend_Bound,27.75,% Slots,,,0.00,5.21,
51.378128219,S0-C3,Frontend_Bound.Frontend_Latency,29.56,% Slots,,rs_events.empty_end,0.00,5.2,
51.378128219,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.63,% Slots,,,0.00,5.21,
51.378128219,S0-C3,Bad_Speculation.Branch_Mispredicts,12.33,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S0-C3,Backend_Bound.Memory_Bound,21.63,% Slots,,,0.00,5.2,
51.378128219,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.67,% Clocks,,,0.00,5.32,
51.378128219,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,<==
51.378128219,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.99,% Core_Clocks,,,0.00,5.21,
51.378128219,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
51.378128219,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C4,Frontend_Bound,35.84,% Slots,,,0.00,5.21,
51.378128219,S0-C4,Bad_Speculation,12.08,% Slots,,,0.00,5.21,
51.378128219,S0-C4,Backend_Bound,28.02,% Slots,,,0.00,5.21,
51.378128219,S0-C4,Frontend_Bound.Frontend_Latency,25.68,% Slots,,rs_events.empty_end,0.00,5.21,
51.378128219,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.56,% Slots,,,0.00,5.21,
51.378128219,S0-C4,Bad_Speculation.Branch_Mispredicts,11.54,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S0-C4,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.21,
51.378128219,S0-C4,Backend_Bound.Core_Bound,12.73,% Slots,,,0.00,5.21,
51.378128219,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.45,% Clocks,,,0.00,5.46,
51.378128219,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
51.378128219,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.72,% Core_Clocks,,,0.00,5.21,
51.378128219,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C5,Frontend_Bound,35.92,% Slots,,,0.00,5.21,<==
51.378128219,S0-C5,Bad_Speculation,14.55,% Slots,,,0.00,5.21,
51.378128219,S0-C5,Backend_Bound,22.20,% Slots,,,0.00,5.21,
51.378128219,S0-C5,Frontend_Bound.Frontend_Latency,32.98,% Slots,,rs_events.empty_end,0.00,5.2,
51.378128219,S0-C5,Frontend_Bound.Frontend_Bandwidth,36.72,% Slots,,,0.00,5.21,
51.378128219,S0-C5,Bad_Speculation.Branch_Mispredicts,14.25,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S0-C5,Backend_Bound.Memory_Bound,20.19,% Slots,,,0.00,5.2,
51.378128219,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.00,% Clocks,,,0.00,5.47,
51.378128219,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
51.378128219,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.85,% Core_Clocks,,,0.00,5.21,
51.378128219,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C6,Frontend_Bound,35.82,% Slots,,,0.00,5.22,
51.378128219,S0-C6,Bad_Speculation,12.54,% Slots,,,0.00,5.22,
51.378128219,S0-C6,Backend_Bound,23.89,% Slots,,,0.00,5.22,
51.378128219,S0-C6,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.2,
51.378128219,S0-C6,Frontend_Bound.Frontend_Bandwidth,51.11,% Slots,,,0.00,5.21,
51.378128219,S0-C6,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S0-C6,Backend_Bound.Memory_Bound,15.25,% Slots,,,0.00,5.2,
51.378128219,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.47,
51.378128219,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
51.378128219,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.79,% Core_Clocks,,,0.00,5.21,<==
51.378128219,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.378128219,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
51.378128219,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
51.378128219,S0-C7,Frontend_Bound,24.45,% Slots,,,0.00,5.21,
51.378128219,S0-C7,Backend_Bound,33.73,% Slots,,,0.00,5.21,<==
51.378128219,S0-C7,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.21,
51.378128219,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.04,% Slots,,,0.00,5.21,
51.378128219,S0-C7,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.21,
51.378128219,S0-C7,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.21,
51.378128219,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.47,
51.378128219,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
51.378128219,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
51.378128219,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.68,% Clocks,,,0.00,5.22,
51.378128219,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C0,Frontend_Bound,36.76,% Slots,,,0.00,5.21,
51.378128219,S1-C0,Bad_Speculation,10.21,% Slots,,,0.00,5.21,
51.378128219,S1-C0,Backend_Bound,14.55,% Slots,,,0.00,5.21,
51.378128219,S1-C0,Frontend_Bound.Frontend_Latency,20.31,% Slots,,rs_events.empty_end,0.00,5.21,<==
51.378128219,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.21,
51.378128219,S1-C0,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.47,
51.378128219,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
51.378128219,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.13,% Core_Clocks,,,0.00,5.21,
51.378128219,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C1,Frontend_Bound,37.23,% Slots,,,0.00,5.21,
51.378128219,S1-C1,Backend_Bound,24.82,% Slots,,,0.00,5.21,
51.378128219,S1-C1,Frontend_Bound.Frontend_Latency,28.47,% Slots,,rs_events.empty_end,0.00,5.21,<==
51.378128219,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.90,% Slots,,,0.00,5.21,
51.378128219,S1-C1,Backend_Bound.Memory_Bound,20.91,% Slots,,,0.00,5.21,
51.378128219,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.44,% Clocks,,,0.00,5.47,
51.378128219,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
51.378128219,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.94,% Core_Clocks,,,0.00,5.21,
51.378128219,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C2,Frontend_Bound,34.90,% Slots,,,0.00,5.2,
51.378128219,S1-C2,Bad_Speculation,12.73,% Slots,,,0.00,5.2,
51.378128219,S1-C2,Backend_Bound,25.37,% Slots,,,0.00,5.2,
51.378128219,S1-C2,Frontend_Bound.Frontend_Latency,25.17,% Slots,,rs_events.empty_end,0.00,5.2,
51.378128219,S1-C2,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.2,
51.378128219,S1-C2,Backend_Bound.Memory_Bound,23.67,% Slots,,,0.00,5.2,
51.378128219,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.47,
51.378128219,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.33,% Clocks,,itlb_misses.walk_completed,0.00,5.21,
51.378128219,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
51.378128219,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
51.378128219,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C3,Frontend_Bound,30.41,% Slots,,,0.00,5.21,
51.378128219,S1-C3,Bad_Speculation,14.39,% Slots,,,0.00,5.21,
51.378128219,S1-C3,Backend_Bound,26.98,% Slots,,,0.00,5.21,
51.378128219,S1-C3,Frontend_Bound.Frontend_Latency,35.52,% Slots,,rs_events.empty_end,0.00,5.21,
51.378128219,S1-C3,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.47,
51.378128219,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
51.378128219,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
51.378128219,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C4,Frontend_Bound,30.33,% Slots,,,0.00,5.21,
51.378128219,S1-C4,Bad_Speculation,17.23,% Slots,,,0.00,5.21,
51.378128219,S1-C4,Backend_Bound,21.93,% Slots,,,0.00,5.21,
51.378128219,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.16,% Slots,,,0.00,5.21,
51.378128219,S1-C4,Bad_Speculation.Branch_Mispredicts,16.85,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S1-C4,Backend_Bound.Memory_Bound,19.01,% Slots,,,0.00,5.2,
51.378128219,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.78,% Core_Clocks,,,0.00,5.21,<==
51.378128219,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
51.378128219,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C5,Frontend_Bound,25.92,% Slots,,,0.00,5.21,
51.378128219,S1-C5,Bad_Speculation,12.06,% Slots,,,0.00,5.21,
51.378128219,S1-C5,Backend_Bound,31.15,% Slots,,,0.00,5.21,<==
51.378128219,S1-C5,Frontend_Bound.Frontend_Latency,19.32,% Slots,,rs_events.empty_end,0.00,5.21,
51.378128219,S1-C5,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S1-C5,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.21,
51.378128219,S1-C5,Backend_Bound.Core_Bound,14.89,% Slots,,,0.00,5.21,
51.378128219,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
51.378128219,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
51.378128219,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C6,Frontend_Bound,38.81,% Slots,,,0.00,5.21,<==
51.378128219,S1-C6,Backend_Bound,25.72,% Slots,,,0.00,5.21,
51.378128219,S1-C6,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.21,
51.378128219,S1-C6,Frontend_Bound.Frontend_Bandwidth,21.50,% Slots,,,0.00,5.21,
51.378128219,S1-C6,Backend_Bound.Memory_Bound,22.32,% Slots,,,0.00,5.21,
51.378128219,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.47,
51.378128219,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
51.378128219,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.90,% Core_Clocks,,,0.00,5.2,
51.378128219,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.36,% Core_Clocks,,,0.00,5.2,
51.378128219,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
51.378128219,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
51.378128219,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C7,Frontend_Bound,23.91,% Slots,,,0.00,5.21,
51.378128219,S1-C7,Bad_Speculation,13.55,% Slots,,,0.00,5.21,
51.378128219,S1-C7,Backend_Bound,29.78,% Slots,,,0.00,5.21,
51.378128219,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.54,% Slots,,,0.00,5.21,
51.378128219,S1-C7,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
51.378128219,S1-C7,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.21,
51.378128219,S1-C7,Backend_Bound.Core_Bound,18.94,% Slots,,,0.00,5.21,
51.378128219,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.41,% Core_Clocks,,,0.00,5.21,
51.378128219,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.60,% Clocks,,,0.00,5.22,<==
51.378128219,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
51.378128219,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
51.378128219,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
51.378128219,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C0,Frontend_Bound,35.94,% Slots,,,0.00,5.21,
52.914182063,S0-C0,Bad_Speculation,14.37,% Slots,,,0.00,5.21,
52.914182063,S0-C0,Backend_Bound,16.50,% Slots,,,0.00,5.21,
52.914182063,S0-C0,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.2,
52.914182063,S0-C0,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C0,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.21,
52.914182063,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.36,
52.914182063,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
52.914182063,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.55,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
52.914182063,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C1,Frontend_Bound,28.73,% Slots,,,0.00,5.21,
52.914182063,S0-C1,Bad_Speculation,12.20,% Slots,,,0.00,5.21,
52.914182063,S0-C1,Backend_Bound,30.93,% Slots,,,0.00,5.21,
52.914182063,S0-C1,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S0-C1,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C1,Backend_Bound.Memory_Bound,24.14,% Slots,,,0.00,5.21,
52.914182063,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.36,
52.914182063,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,<==
52.914182063,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C2,Frontend_Bound,26.26,% Slots,,,0.00,5.21,
52.914182063,S0-C2,Bad_Speculation,13.26,% Slots,,,0.00,5.21,
52.914182063,S0-C2,Backend_Bound,34.98,% Slots,,,0.00,5.21,
52.914182063,S0-C2,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S0-C2,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C2,Backend_Bound.Memory_Bound,25.77,% Slots,,,0.00,5.21,
52.914182063,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.36,
52.914182063,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,<==
52.914182063,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
52.914182063,S0-C3,Frontend_Bound,32.31,% Slots,,,0.00,5.21,
52.914182063,S0-C3,Bad_Speculation,19.37,% Slots,,,0.00,5.21,
52.914182063,S0-C3,Backend_Bound,17.94,% Slots,,,0.00,5.21,
52.914182063,S0-C3,Frontend_Bound.Frontend_Latency,21.99,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.63,% Slots,,,0.00,5.21,
52.914182063,S0-C3,Bad_Speculation.Branch_Mispredicts,19.21,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C3,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.21,
52.914182063,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.36,
52.914182063,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
52.914182063,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.92,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.52,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
52.914182063,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C4,Frontend_Bound,32.32,% Slots,,,0.00,5.21,
52.914182063,S0-C4,Bad_Speculation,14.93,% Slots,,,0.00,5.21,
52.914182063,S0-C4,Backend_Bound,22.19,% Slots,,,0.00,5.21,
52.914182063,S0-C4,Frontend_Bound.Frontend_Latency,25.58,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.21,
52.914182063,S0-C4,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C4,Backend_Bound.Memory_Bound,15.66,% Slots,,,0.00,5.21,
52.914182063,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.21,
52.914182063,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
52.914182063,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.32,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
52.914182063,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C5,Frontend_Bound,31.64,% Slots,,,0.00,5.21,
52.914182063,S0-C5,Bad_Speculation,16.26,% Slots,,,0.00,5.21,
52.914182063,S0-C5,Backend_Bound,18.27,% Slots,,,0.00,5.21,
52.914182063,S0-C5,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.2,
52.914182063,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.21,
52.914182063,S0-C5,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.70,% Clocks,,,0.00,5.21,
52.914182063,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
52.914182063,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.31,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C6,Frontend_Bound,31.62,% Slots,,,0.00,5.21,
52.914182063,S0-C6,Bad_Speculation,17.50,% Slots,,,0.00,5.21,
52.914182063,S0-C6,Backend_Bound,18.53,% Slots,,,0.00,5.21,
52.914182063,S0-C6,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S0-C6,Bad_Speculation.Branch_Mispredicts,17.36,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C6,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.21,
52.914182063,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.21,
52.914182063,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
52.914182063,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
52.914182063,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C7,Frontend_Bound,31.95,% Slots,,,0.00,5.21,
52.914182063,S0-C7,Bad_Speculation,13.82,% Slots,,,0.00,5.21,
52.914182063,S0-C7,Backend_Bound,18.75,% Slots,,,0.00,5.21,
52.914182063,S0-C7,Frontend_Bound.Frontend_Latency,25.93,% Slots,,rs_events.empty_end,0.00,5.21,<==
52.914182063,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.21,
52.914182063,S0-C7,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S0-C7,Backend_Bound.Memory_Bound,14.02,% Slots,,,0.00,5.21,
52.914182063,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.22,% Clocks,,,0.00,5.21,
52.914182063,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
52.914182063,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.98,% Core_Clocks,,,0.00,5.21,
52.914182063,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.03,% Core_Clocks,,,0.00,5.2,
52.914182063,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
52.914182063,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C0,Frontend_Bound,42.63,% Slots,,,0.00,5.21,
52.914182063,S1-C0,Bad_Speculation,13.44,% Slots,,,0.00,5.21,
52.914182063,S1-C0,Backend_Bound,14.04,% Slots,,,0.00,5.21,
52.914182063,S1-C0,Frontend_Bound.Frontend_Latency,26.77,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.65,% Slots,,,0.00,5.21,
52.914182063,S1-C0,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.21,
52.914182063,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
52.914182063,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
52.914182063,S1-C1,Frontend_Bound,32.27,% Slots,,,0.00,5.21,
52.914182063,S1-C1,Bad_Speculation,14.49,% Slots,,,0.00,5.21,
52.914182063,S1-C1,Backend_Bound,22.78,% Slots,,,0.00,5.21,
52.914182063,S1-C1,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.2,
52.914182063,S1-C1,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C1,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.2,
52.914182063,S1-C1,Backend_Bound.Core_Bound,11.71,% Slots,,,0.00,5.2,
52.914182063,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
52.914182063,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
52.914182063,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
52.914182063,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.34,% Clocks,,,0.00,5.2,
52.914182063,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C2,Frontend_Bound,32.16,% Slots,,,0.00,5.21,
52.914182063,S1-C2,Bad_Speculation,14.41,% Slots,,,0.00,5.21,
52.914182063,S1-C2,Backend_Bound,17.02,% Slots,,,0.00,5.21,
52.914182063,S1-C2,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.2,
52.914182063,S1-C2,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C2,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.2,
52.914182063,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.21,
52.914182063,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
52.914182063,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C3,Frontend_Bound,32.48,% Slots,,,0.00,5.21,
52.914182063,S1-C3,Bad_Speculation,17.34,% Slots,,,0.00,5.21,
52.914182063,S1-C3,Backend_Bound,15.21,% Slots,,,0.00,5.21,
52.914182063,S1-C3,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.2,
52.914182063,S1-C3,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.21,
52.914182063,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
52.914182063,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.28,% Core_Clocks,,,0.00,5.21,
52.914182063,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C4,Frontend_Bound,28.41,% Slots,,,0.00,5.21,
52.914182063,S1-C4,Bad_Speculation,18.63,% Slots,,,0.00,5.21,
52.914182063,S1-C4,Backend_Bound,19.60,% Slots,,,0.00,5.21,
52.914182063,S1-C4,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S1-C4,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.21,
52.914182063,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
52.914182063,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C5,Frontend_Bound,34.59,% Slots,,,0.00,5.21,
52.914182063,S1-C5,Bad_Speculation,14.44,% Slots,,,0.00,5.21,
52.914182063,S1-C5,Backend_Bound,20.82,% Slots,,,0.00,5.21,
52.914182063,S1-C5,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S1-C5,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C5,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.21,
52.914182063,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.21,
52.914182063,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
52.914182063,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C6,Frontend_Bound,32.93,% Slots,,,0.00,5.21,
52.914182063,S1-C6,Bad_Speculation,14.80,% Slots,,,0.00,5.21,
52.914182063,S1-C6,Backend_Bound,18.14,% Slots,,,0.00,5.21,
52.914182063,S1-C6,Frontend_Bound.Frontend_Latency,25.76,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S1-C6,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.21,
52.914182063,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
52.914182063,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C7,Frontend_Bound,34.30,% Slots,,,0.00,5.21,
52.914182063,S1-C7,Bad_Speculation,14.99,% Slots,,,0.00,5.21,
52.914182063,S1-C7,Backend_Bound,18.81,% Slots,,,0.00,5.21,
52.914182063,S1-C7,Frontend_Bound.Frontend_Latency,25.47,% Slots,,rs_events.empty_end,0.00,5.21,
52.914182063,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.73,% Slots,,,0.00,5.21,
52.914182063,S1-C7,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.914182063,S1-C7,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.21,
52.914182063,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.21,
52.914182063,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
52.914182063,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.54,% Core_Clocks,,,0.00,5.21,
52.914182063,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,
52.914182063,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
52.914182063,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
52.914182063,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
52.914182063,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
54.376227059,S0-C0,Backend_Bound,42.46,% Slots,,,0.00,5.2,
54.376227059,S0-C0,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.2,
54.376227059,S0-C0,Backend_Bound.Core_Bound,26.20,% Slots,,,0.00,5.2,<==
54.376227059,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
54.376227059,S0-C1,Frontend_Bound,25.23,% Slots,,,0.00,5.2,
54.376227059,S0-C1,Bad_Speculation,12.49,% Slots,,,0.00,5.2,
54.376227059,S0-C1,Backend_Bound,31.06,% Slots,,,0.00,5.2,
54.376227059,S0-C1,Retiring,33.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
54.376227059,S0-C1,Frontend_Bound.Frontend_Latency,21.28,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S0-C1,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C1,Backend_Bound.Memory_Bound,38.15,% Slots,,,0.00,5.2,
54.376227059,S0-C1,Retiring.Microcode_Sequencer,1.59,% Slots,,idq.ms_uops,0.00,5.21,<==
54.376227059,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.2,
54.376227059,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C2,Frontend_Bound,22.39,% Slots,,,0.00,5.2,
54.376227059,S0-C2,Backend_Bound,33.10,% Slots,,,0.00,5.2,
54.376227059,S0-C2,Retiring,38.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
54.376227059,S0-C2,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S0-C2,Backend_Bound.Memory_Bound,12.57,% Slots,,,0.00,5.2,
54.376227059,S0-C2,Backend_Bound.Core_Bound,20.54,% Slots,,,0.00,5.2,
54.376227059,S0-C2,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.2,<==
54.376227059,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.2,
54.376227059,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
54.376227059,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.2,
54.376227059,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,82.68,% Clocks,,,0.00,5.2,
54.376227059,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C3,Frontend_Bound,31.77,% Slots,,,0.00,5.2,
54.376227059,S0-C3,Bad_Speculation,11.23,% Slots,,,0.00,5.2,
54.376227059,S0-C3,Backend_Bound,28.11,% Slots,,,0.00,5.2,
54.376227059,S0-C3,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.73,% Slots,,,0.00,5.2,
54.376227059,S0-C3,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C3,Backend_Bound.Memory_Bound,14.53,% Slots,,,0.00,5.2,
54.376227059,S0-C3,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.2,
54.376227059,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.2,
54.376227059,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
54.376227059,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.91,% Core_Clocks,,,0.00,5.4,
54.376227059,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.53,% Core_Clocks,,,0.00,5.19,
54.376227059,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
54.376227059,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C4,Frontend_Bound,27.51,% Slots,,,0.00,5.19,
54.376227059,S0-C4,Bad_Speculation,14.03,% Slots,,,0.00,5.19,
54.376227059,S0-C4,Backend_Bound,25.17,% Slots,,,0.00,5.19,
54.376227059,S0-C4,Retiring,36.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
54.376227059,S0-C4,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.19,
54.376227059,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.71,% Slots,,,0.00,5.19,
54.376227059,S0-C4,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.19,
54.376227059,S0-C4,Backend_Bound.Memory_Bound,25.43,% Slots,,,0.00,5.19,
54.376227059,S0-C4,Retiring.Microcode_Sequencer,2.62,% Slots,,idq.ms_uops,0.00,5.2,<==
54.376227059,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.21,
54.376227059,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.71,% Clocks,,idq.ms_switches,0.00,5.21,
54.376227059,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.95,% Core_Clocks,,,0.00,5.41,
54.376227059,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.70,% Core_Clocks,,,0.00,5.19,
54.376227059,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C5,Frontend_Bound,25.95,% Slots,,,0.00,5.2,
54.376227059,S0-C5,Bad_Speculation,14.31,% Slots,,,0.00,5.2,
54.376227059,S0-C5,Backend_Bound,25.15,% Slots,,,0.00,5.2,
54.376227059,S0-C5,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S0-C5,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C5,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.2,
54.376227059,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.2,
54.376227059,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
54.376227059,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
54.376227059,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
54.376227059,S0-C6,Backend_Bound,36.93,% Slots,,,0.00,5.2,
54.376227059,S0-C6,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.2,
54.376227059,S0-C6,Backend_Bound.Core_Bound,23.15,% Slots,,,0.00,5.2,
54.376227059,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.61,% Clocks,,,0.00,5.2,<==
54.376227059,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C7,Frontend_Bound,28.43,% Slots,,,0.00,5.2,
54.376227059,S0-C7,Bad_Speculation,14.12,% Slots,,,0.00,5.2,
54.376227059,S0-C7,Backend_Bound,29.06,% Slots,,,0.00,5.2,
54.376227059,S0-C7,Retiring,33.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
54.376227059,S0-C7,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.59,% Slots,,,0.00,5.2,
54.376227059,S0-C7,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C7,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,5.2,
54.376227059,S0-C7,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.2,
54.376227059,S0-C7,Retiring.Microcode_Sequencer,2.93,% Slots,,idq.ms_uops,0.00,5.2,<==
54.376227059,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.2,
54.376227059,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.08,% Core_Clocks,,,0.00,5.41,
54.376227059,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.13,% Core_Clocks,,,0.00,5.19,
54.376227059,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
54.376227059,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C0,Frontend_Bound,27.37,% Slots,,,0.00,5.2,
54.376227059,S1-C0,Bad_Speculation,11.13,% Slots,,,0.00,5.2,
54.376227059,S1-C0,Backend_Bound,33.01,% Slots,,,0.00,5.2,
54.376227059,S1-C0,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C0,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.2,
54.376227059,S1-C0,Backend_Bound.Core_Bound,19.99,% Slots,,,0.00,5.2,
54.376227059,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
54.376227059,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.38,% Clocks,,,0.00,5.2,<==
54.376227059,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C1,Frontend_Bound,22.97,% Slots,,,0.00,5.2,
54.376227059,S1-C1,Bad_Speculation,13.41,% Slots,,,0.00,5.2,
54.376227059,S1-C1,Backend_Bound,30.98,% Slots,,,0.00,5.2,
54.376227059,S1-C1,Retiring,34.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
54.376227059,S1-C1,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S1-C1,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C1,Backend_Bound.Memory_Bound,19.28,% Slots,,,0.00,5.2,
54.376227059,S1-C1,Backend_Bound.Core_Bound,11.70,% Slots,,,0.00,5.2,
54.376227059,S1-C1,Retiring.Microcode_Sequencer,2.41,% Slots,,idq.ms_uops,0.00,5.2,<==
54.376227059,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.78,% Clocks,,idq.ms_switches,0.00,5.2,
54.376227059,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
54.376227059,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.61,% Clocks,,,0.00,5.19,
54.376227059,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C2,Frontend_Bound,34.37,% Slots,,,0.00,5.19,<==
54.376227059,S1-C2,Bad_Speculation,13.16,% Slots,,,0.00,5.19,
54.376227059,S1-C2,Backend_Bound,15.39,% Slots,,,0.00,5.19,
54.376227059,S1-C2,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.19,
54.376227059,S1-C2,Frontend_Bound.Frontend_Bandwidth,18.87,% Slots,,,0.00,5.19,
54.376227059,S1-C2,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.19,
54.376227059,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.2,
54.376227059,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.81,% Core_Clocks,,,0.00,5.41,
54.376227059,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C3,Backend_Bound,32.47,% Slots,,,0.00,5.2,
54.376227059,S1-C3,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.2,
54.376227059,S1-C3,Backend_Bound.Core_Bound,20.31,% Slots,,,0.00,5.2,<==
54.376227059,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C4,Frontend_Bound,31.11,% Slots,,,0.00,5.2,
54.376227059,S1-C4,Bad_Speculation,10.70,% Slots,,,0.00,5.2,
54.376227059,S1-C4,Backend_Bound,28.05,% Slots,,,0.00,5.2,
54.376227059,S1-C4,Frontend_Bound.Frontend_Latency,22.51,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S1-C4,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C4,Backend_Bound.Memory_Bound,15.93,% Slots,,,0.00,5.2,
54.376227059,S1-C4,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.2,
54.376227059,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.43,% Clocks,,,0.00,5.21,
54.376227059,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
54.376227059,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
54.376227059,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
54.376227059,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.82,% Clocks,,,0.00,5.2,
54.376227059,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
54.376227059,S1-C5,Frontend_Bound,22.77,% Slots,,,0.00,5.2,
54.376227059,S1-C5,Backend_Bound,32.80,% Slots,,,0.00,5.2,<==
54.376227059,S1-C5,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S1-C5,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.2,
54.376227059,S1-C5,Backend_Bound.Core_Bound,17.50,% Slots,,,0.00,5.2,
54.376227059,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.53,% Clocks,,,0.00,5.19,
54.376227059,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C6,Frontend_Bound,27.90,% Slots,,,0.00,5.2,
54.376227059,S1-C6,Bad_Speculation,10.14,% Slots,,,0.00,5.2,
54.376227059,S1-C6,Backend_Bound,31.78,% Slots,,,0.00,5.2,<==
54.376227059,S1-C6,Retiring,28.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
54.376227059,S1-C6,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.2,
54.376227059,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.73,% Slots,,,0.00,5.2,
54.376227059,S1-C6,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C6,Backend_Bound.Memory_Bound,15.52,% Slots,,,0.00,5.2,
54.376227059,S1-C6,Backend_Bound.Core_Bound,16.26,% Slots,,,0.00,5.2,
54.376227059,S1-C6,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.2,
54.376227059,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.2,
54.376227059,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
54.376227059,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.25,% Clocks,,idq.ms_switches,0.00,5.2,
54.376227059,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.73,% Core_Clocks,,,0.00,5.42,
54.376227059,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.57,% Core_Clocks,,,0.00,5.19,
54.376227059,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
54.376227059,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
54.376227059,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.24,% Clocks,,,0.00,5.2,
54.376227059,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.87,% Slots,,,0.00,5.2,
54.376227059,S1-C7,Backend_Bound.Memory_Bound,12.69,% Slots,,,0.00,5.2,
54.376227059,S1-C7,Backend_Bound.Core_Bound,22.92,% Slots,,,0.00,5.2,
54.376227059,S1-C7,Backend_Bound,35.61,% Slots,,,0.00,5.2,
54.376227059,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
54.376227059,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
54.376227059,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.65,% Clocks,,,0.00,5.19,<==
54.376227059,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
54.376227059,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
54.376227059,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
54.376227059,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
55.895025921,S0-C0,Backend_Bound,36.28,% Slots,,,0.00,5.28,
55.895025921,S0-C0,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.28,
55.895025921,S0-C0,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.28,
55.895025921,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,<==
55.895025921,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.80,% Clocks,,,0.00,5.27,
55.895025921,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S0-C1,Frontend_Bound,26.99,% Slots,,,0.00,5.28,
55.895025921,S0-C1,Bad_Speculation,13.77,% Slots,,,0.00,5.28,
55.895025921,S0-C1,Backend_Bound,39.19,% Slots,,,0.00,5.28,
55.895025921,S0-C1,Frontend_Bound.Frontend_Latency,28.50,% Slots,,rs_events.empty_end,0.00,5.27,
55.895025921,S0-C1,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.2,
55.895025921,S0-C1,Backend_Bound.Memory_Bound,29.22,% Slots,,,0.00,5.27,<==
55.895025921,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.28,
55.895025921,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
55.895025921,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.84,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
55.895025921,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S0-C2,Backend_Bound,38.66,% Slots,,,0.00,5.28,
55.895025921,S0-C2,Backend_Bound.Memory_Bound,15.79,% Slots,,,0.00,5.28,
55.895025921,S0-C2,Backend_Bound.Core_Bound,22.87,% Slots,,,0.00,5.28,
55.895025921,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.895025921,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
55.895025921,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.70,% Clocks,,,0.00,5.27,<==
55.895025921,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S0-C3,Frontend_Bound,24.67,% Slots,,,0.00,5.29,
55.895025921,S0-C3,Backend_Bound,50.45,% Slots,,,0.00,5.29,<==
55.895025921,S0-C3,Retiring,21.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
55.895025921,S0-C3,Frontend_Bound.Frontend_Latency,24.43,% Slots,,rs_events.empty_end,0.00,5.28,
55.895025921,S0-C3,Backend_Bound.Memory_Bound,27.18,% Slots,,,0.00,5.28,
55.895025921,S0-C3,Backend_Bound.Core_Bound,23.27,% Slots,,,0.00,5.28,
55.895025921,S0-C3,Retiring.Microcode_Sequencer,2.37,% Slots,,idq.ms_uops,0.00,5.28,
55.895025921,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
55.895025921,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.64,% Clocks,,idq.ms_switches,0.00,5.28,
55.895025921,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S0-C4,Frontend_Bound,35.85,% Slots,,,0.00,5.29,<==
55.895025921,S0-C4,Bad_Speculation,15.96,% Slots,,,0.00,5.29,
55.895025921,S0-C4,Backend_Bound,24.97,% Slots,,,0.00,5.29,
55.895025921,S0-C4,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.22,
55.895025921,S0-C4,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.28,
55.895025921,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S0-C5,Frontend_Bound,24.05,% Slots,,,0.00,5.29,
55.895025921,S0-C5,Bad_Speculation,11.00,% Slots,,,0.00,5.29,
55.895025921,S0-C5,Backend_Bound,43.67,% Slots,,,0.00,5.29,
55.895025921,S0-C5,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.22,
55.895025921,S0-C5,Backend_Bound.Memory_Bound,13.05,% Slots,,,0.00,5.28,
55.895025921,S0-C5,Backend_Bound.Core_Bound,30.62,% Slots,,,0.00,5.28,<==
55.895025921,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
55.895025921,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S0-C6,Backend_Bound,48.04,% Slots,,,0.00,5.29,
55.895025921,S0-C6,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.28,
55.895025921,S0-C6,Backend_Bound.Core_Bound,36.81,% Slots,,,0.00,5.28,<==
55.895025921,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.895025921,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,24.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
55.895025921,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S0-C7,Backend_Bound,51.77,% Slots,,,0.00,5.28,
55.895025921,S0-C7,Backend_Bound.Memory_Bound,38.06,% Slots,,,0.00,5.28,
55.895025921,S0-C7,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.28,
55.895025921,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
55.895025921,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S1-C0,Frontend_Bound,25.40,% Slots,,,0.00,5.29,
55.895025921,S1-C0,Bad_Speculation,13.94,% Slots,,,0.00,5.29,
55.895025921,S1-C0,Backend_Bound,33.69,% Slots,,,0.00,5.29,
55.895025921,S1-C0,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.29,
55.895025921,S1-C0,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.22,
55.895025921,S1-C0,Backend_Bound.Memory_Bound,62.44,% Slots,,,0.00,5.28,<==
55.895025921,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.28,
55.895025921,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
55.895025921,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.09,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
55.895025921,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S1-C1,Frontend_Bound,22.58,% Slots,,,0.00,5.29,
55.895025921,S1-C1,Bad_Speculation,13.17,% Slots,,,0.00,5.29,
55.895025921,S1-C1,Backend_Bound,37.93,% Slots,,,0.00,5.29,<==
55.895025921,S1-C1,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.28,
55.895025921,S1-C1,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.23,
55.895025921,S1-C1,Backend_Bound.Memory_Bound,17.78,% Slots,,,0.00,5.28,
55.895025921,S1-C1,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.28,
55.895025921,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
55.895025921,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
55.895025921,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.72,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
55.895025921,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S1-C2,Frontend_Bound,33.33,% Slots,,,0.00,5.29,
55.895025921,S1-C2,Backend_Bound,17.96,% Slots,,,0.00,5.29,
55.895025921,S1-C2,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.28,<==
55.895025921,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.28,
55.895025921,S1-C2,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.28,
55.895025921,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.28,
55.895025921,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
55.895025921,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.58,% Core_Clocks,,,0.00,5.03,
55.895025921,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S1-C3,Backend_Bound,41.81,% Slots,,,0.00,5.29,
55.895025921,S1-C3,Backend_Bound.Memory_Bound,14.78,% Slots,,,0.00,5.28,
55.895025921,S1-C3,Backend_Bound.Core_Bound,27.03,% Slots,,,0.00,5.28,<==
55.895025921,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
55.895025921,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
55.895025921,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S1-C4,Frontend_Bound,21.21,% Slots,,,0.00,5.29,
55.895025921,S1-C4,Backend_Bound,38.57,% Slots,,,0.00,5.29,
55.895025921,S1-C4,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.28,
55.895025921,S1-C4,Backend_Bound.Memory_Bound,22.12,% Slots,,,0.00,5.28,<==
55.895025921,S1-C4,Backend_Bound.Core_Bound,16.45,% Slots,,,0.00,5.28,
55.895025921,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.17,% Clocks,,,0.00,5.28,
55.895025921,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
55.895025921,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.56,% Clocks,,,0.00,5.26,
55.895025921,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S1-C5,Frontend_Bound,21.76,% Slots,,,0.00,5.28,
55.895025921,S1-C5,Backend_Bound,39.38,% Slots,,,0.00,5.28,
55.895025921,S1-C5,Backend_Bound.Core_Bound,95.47,% Slots,,,0.00,5.28,
55.895025921,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.08,% Clocks,,,0.00,5.27,<==
55.895025921,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
55.895025921,S1-C6,Frontend_Bound,20.11,% Slots,,,0.00,5.29,
55.895025921,S1-C6,Bad_Speculation,12.12,% Slots,,,0.00,5.29,
55.895025921,S1-C6,Backend_Bound,37.73,% Slots,,,0.00,5.29,
55.895025921,S1-C6,Frontend_Bound.Frontend_Latency,15.29,% Slots,,rs_events.empty_end,0.00,5.28,
55.895025921,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.28,
55.895025921,S1-C6,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.24,
55.895025921,S1-C6,Backend_Bound.Memory_Bound,54.76,% Slots,,,0.00,5.28,
55.895025921,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
55.895025921,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.36,% Core_Clocks,,,0.00,5.28,
55.895025921,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
55.895025921,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
55.895025921,S1-C7,Backend_Bound,46.10,% Slots,,,0.00,5.29,
55.895025921,S1-C7,Backend_Bound.Memory_Bound,17.17,% Slots,,,0.00,5.28,
55.895025921,S1-C7,Backend_Bound.Core_Bound,28.93,% Slots,,,0.00,5.28,
55.895025921,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
55.895025921,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.895025921,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
55.895025921,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.32,% Clocks,,,0.00,5.26,<==
55.895025921,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
55.895025921,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
55.895025921,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
55.895025921,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
55.895025921,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
55.895025921,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
55.895025921,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
55.895025921,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
55.895025921,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
55.895025921,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
55.895025921,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
55.895025921,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
55.895025921,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
55.895025921,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
55.895025921,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
55.895025921,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
55.895025921,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
57.407588227,S0-C0,Frontend_Bound,30.19,% Slots,,,0.00,5.26,
57.407588227,S0-C0,Bad_Speculation,17.96,% Slots,,,0.00,5.26,
57.407588227,S0-C0,Backend_Bound,20.25,% Slots,,,0.00,5.26,
57.407588227,S0-C0,Frontend_Bound.Frontend_Latency,23.68,% Slots,,rs_events.empty_end,0.00,5.26,
57.407588227,S0-C0,Bad_Speculation.Branch_Mispredicts,17.79,% Slots,,br_misp_retired.all_branches,0.00,5.13,
57.407588227,S0-C0,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.26,
57.407588227,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.27,
57.407588227,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
57.407588227,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C1,Frontend_Bound,31.48,% Slots,,,0.00,5.27,
57.407588227,S0-C1,Bad_Speculation,16.50,% Slots,,,0.00,5.27,
57.407588227,S0-C1,Backend_Bound,21.42,% Slots,,,0.00,5.27,
57.407588227,S0-C1,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.73,% Slots,,,0.00,5.27,
57.407588227,S0-C1,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S0-C1,Backend_Bound.Memory_Bound,14.22,% Slots,,,0.00,5.27,
57.407588227,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.27,
57.407588227,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.01,% Core_Clocks,,,0.00,5.27,
57.407588227,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
57.407588227,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C2,Frontend_Bound,33.63,% Slots,,,0.00,5.26,<==
57.407588227,S0-C2,Bad_Speculation,18.23,% Slots,,,0.00,5.26,
57.407588227,S0-C2,Backend_Bound,12.03,% Slots,,,0.00,5.26,
57.407588227,S0-C2,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.26,
57.407588227,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.28,% Slots,,,0.00,5.26,
57.407588227,S0-C2,Bad_Speculation.Branch_Mispredicts,18.04,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.27,
57.407588227,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.407588227,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.25,% Core_Clocks,,,0.00,5.27,
57.407588227,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.72,% Core_Clocks,,,0.00,5.28,
57.407588227,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C3,Frontend_Bound,31.30,% Slots,,,0.00,5.27,
57.407588227,S0-C3,Bad_Speculation,14.94,% Slots,,,0.00,5.27,
57.407588227,S0-C3,Backend_Bound,22.05,% Slots,,,0.00,5.27,
57.407588227,S0-C3,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.26,
57.407588227,S0-C3,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S0-C3,Backend_Bound.Memory_Bound,14.68,% Slots,,,0.00,5.26,
57.407588227,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.27,
57.407588227,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
57.407588227,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C4,Frontend_Bound,31.98,% Slots,,,0.00,5.27,
57.407588227,S0-C4,Bad_Speculation,15.26,% Slots,,,0.00,5.27,
57.407588227,S0-C4,Backend_Bound,21.65,% Slots,,,0.00,5.27,
57.407588227,S0-C4,Frontend_Bound.Frontend_Latency,22.68,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S0-C4,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S0-C4,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.27,
57.407588227,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.27,
57.407588227,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C5,Frontend_Bound,36.36,% Slots,,,0.00,5.27,
57.407588227,S0-C5,Bad_Speculation,15.31,% Slots,,,0.00,5.27,
57.407588227,S0-C5,Backend_Bound,19.78,% Slots,,,0.00,5.27,
57.407588227,S0-C5,Frontend_Bound.Frontend_Latency,27.24,% Slots,,rs_events.empty_end,0.00,5.26,
57.407588227,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.40,% Slots,,,0.00,5.27,
57.407588227,S0-C5,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.15,
57.407588227,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.27,
57.407588227,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.78,% Core_Clocks,,,0.00,5.27,
57.407588227,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.80,% Core_Clocks,,,0.00,5.28,
57.407588227,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C6,Frontend_Bound,37.07,% Slots,,,0.00,5.27,
57.407588227,S0-C6,Bad_Speculation,12.35,% Slots,,,0.00,5.27,
57.407588227,S0-C6,Backend_Bound,17.61,% Slots,,,0.00,5.27,
57.407588227,S0-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S0-C6,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.15,
57.407588227,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.27,
57.407588227,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S0-C7,Frontend_Bound,31.25,% Slots,,,0.00,5.27,
57.407588227,S0-C7,Bad_Speculation,15.36,% Slots,,,0.00,5.27,
57.407588227,S0-C7,Backend_Bound,22.29,% Slots,,,0.00,5.27,
57.407588227,S0-C7,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.26,
57.407588227,S0-C7,Bad_Speculation.Branch_Mispredicts,15.21,% Slots,,br_misp_retired.all_branches,0.00,5.15,
57.407588227,S0-C7,Backend_Bound.Memory_Bound,11.67,% Slots,,,0.00,5.27,
57.407588227,S0-C7,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.27,
57.407588227,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.27,
57.407588227,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
57.407588227,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C0,Frontend_Bound,33.61,% Slots,,,0.00,5.27,
57.407588227,S1-C0,Bad_Speculation,14.63,% Slots,,,0.00,5.27,
57.407588227,S1-C0,Backend_Bound,22.35,% Slots,,,0.00,5.27,
57.407588227,S1-C0,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,0.00,5.26,
57.407588227,S1-C0,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.15,
57.407588227,S1-C0,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.26,
57.407588227,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.27,
57.407588227,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
57.407588227,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C1,Frontend_Bound,36.58,% Slots,,,0.00,5.26,
57.407588227,S1-C1,Bad_Speculation,16.37,% Slots,,,0.00,5.26,
57.407588227,S1-C1,Backend_Bound,21.10,% Slots,,,0.00,5.26,
57.407588227,S1-C1,Frontend_Bound.Frontend_Latency,27.84,% Slots,,rs_events.empty_end,0.00,5.26,
57.407588227,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.42,% Slots,,,0.00,5.26,
57.407588227,S1-C1,Bad_Speculation.Branch_Mispredicts,16.23,% Slots,,br_misp_retired.all_branches,0.00,5.15,
57.407588227,S1-C1,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.26,
57.407588227,S1-C1,Backend_Bound.Core_Bound,10.33,% Slots,,,0.00,5.26,
57.407588227,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.27,
57.407588227,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.87,% Core_Clocks,,,0.00,5.27,
57.407588227,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.77,% Core_Clocks,,,0.00,5.28,
57.407588227,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.92,% Clocks,,,0.00,5.29,
57.407588227,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C2,Frontend_Bound,33.99,% Slots,,,0.00,5.27,
57.407588227,S1-C2,Bad_Speculation,11.75,% Slots,,,0.00,5.27,
57.407588227,S1-C2,Backend_Bound,20.95,% Slots,,,0.00,5.27,
57.407588227,S1-C2,Frontend_Bound.Frontend_Latency,22.66,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.407588227,S1-C2,Bad_Speculation.Branch_Mispredicts,11.59,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S1-C2,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.27,
57.407588227,S1-C2,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.27,
57.407588227,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.27,
57.407588227,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.407588227,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C3,Frontend_Bound,34.37,% Slots,,,0.00,5.27,
57.407588227,S1-C3,Bad_Speculation,16.00,% Slots,,,0.00,5.27,
57.407588227,S1-C3,Backend_Bound,17.77,% Slots,,,0.00,5.27,
57.407588227,S1-C3,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S1-C3,Bad_Speculation.Branch_Mispredicts,15.77,% Slots,,br_misp_retired.all_branches,0.00,5.15,
57.407588227,S1-C3,Backend_Bound.Memory_Bound,12.21,% Slots,,,0.00,5.27,
57.407588227,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C4,Frontend_Bound,39.65,% Slots,,,0.00,5.27,
57.407588227,S1-C4,Bad_Speculation,13.17,% Slots,,,0.00,5.27,
57.407588227,S1-C4,Backend_Bound,21.92,% Slots,,,0.00,5.27,
57.407588227,S1-C4,Frontend_Bound.Frontend_Latency,31.08,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S1-C4,Bad_Speculation.Branch_Mispredicts,13.01,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S1-C4,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.27,
57.407588227,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.27,
57.407588227,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
57.407588227,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
57.407588227,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C5,Frontend_Bound,32.56,% Slots,,,0.00,5.27,
57.407588227,S1-C5,Bad_Speculation,15.83,% Slots,,,0.00,5.27,
57.407588227,S1-C5,Backend_Bound,20.22,% Slots,,,0.00,5.27,
57.407588227,S1-C5,Frontend_Bound.Frontend_Latency,25.86,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S1-C5,Bad_Speculation.Branch_Mispredicts,15.68,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S1-C5,Backend_Bound.Memory_Bound,12.13,% Slots,,,0.00,5.26,
57.407588227,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.26,
57.407588227,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
57.407588227,S1-C6,Frontend_Bound,32.77,% Slots,,,0.00,5.27,
57.407588227,S1-C6,Bad_Speculation,16.30,% Slots,,,0.00,5.27,
57.407588227,S1-C6,Backend_Bound,21.11,% Slots,,,0.00,5.27,
57.407588227,S1-C6,Frontend_Bound.Frontend_Latency,27.86,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.27,
57.407588227,S1-C6,Bad_Speculation.Branch_Mispredicts,16.15,% Slots,,br_misp_retired.all_branches,0.00,5.14,
57.407588227,S1-C6,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.27,
57.407588227,S1-C6,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.27,
57.407588227,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.27,
57.407588227,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
57.407588227,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.36,% Core_Clocks,,,0.00,5.27,
57.407588227,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.42,% Core_Clocks,,,0.00,5.28,
57.407588227,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.407588227,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C7,Frontend_Bound,31.16,% Slots,,,0.00,5.27,
57.407588227,S1-C7,Bad_Speculation,17.24,% Slots,,,0.00,5.27,
57.407588227,S1-C7,Backend_Bound,20.47,% Slots,,,0.00,5.27,
57.407588227,S1-C7,Frontend_Bound.Frontend_Latency,26.83,% Slots,,rs_events.empty_end,0.00,5.27,
57.407588227,S1-C7,Bad_Speculation.Branch_Mispredicts,16.99,% Slots,,br_misp_retired.all_branches,0.00,5.13,
57.407588227,S1-C7,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.27,
57.407588227,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.27,
57.407588227,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
57.407588227,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
57.407588227,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
57.407588227,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
57.407588227,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
57.407588227,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
57.407588227,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
57.407588227,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
57.407588227,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
57.407588227,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
57.407588227,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
57.407588227,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
57.407588227,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
57.407588227,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
57.407588227,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
57.407588227,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
57.407588227,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
57.407588227,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
57.407588227,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
58.984972115,S0-C0,Frontend_Bound,29.54,% Slots,,,0.00,5.32,
58.984972115,S0-C0,Bad_Speculation,13.74,% Slots,,,0.00,5.32,
58.984972115,S0-C0,Backend_Bound,24.01,% Slots,,,0.00,5.32,
58.984972115,S0-C0,Retiring,31.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S0-C0,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C0,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.19,
58.984972115,S0-C0,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.07,
58.984972115,S0-C0,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.07,
58.984972115,S0-C0,Retiring.Microcode_Sequencer,3.00,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.33,
58.984972115,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.46,% Clocks,,idq.ms_switches,0.00,5.33,
58.984972115,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.65,% Clocks,,,0.00,5.32,
58.984972115,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C1,Frontend_Bound,27.61,% Slots,,,0.00,5.32,
58.984972115,S0-C1,Bad_Speculation,13.84,% Slots,,,0.00,5.32,
58.984972115,S0-C1,Backend_Bound,24.82,% Slots,,,0.00,5.32,
58.984972115,S0-C1,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C1,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.18,
58.984972115,S0-C1,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.08,
58.984972115,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
58.984972115,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C2,Frontend_Bound,26.84,% Slots,,,0.00,5.33,
58.984972115,S0-C2,Bad_Speculation,14.80,% Slots,,,0.00,5.33,
58.984972115,S0-C2,Backend_Bound,30.19,% Slots,,,0.00,5.33,
58.984972115,S0-C2,Retiring,33.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S0-C2,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C2,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.18,
58.984972115,S0-C2,Backend_Bound.Memory_Bound,28.44,% Slots,,,0.00,5.07,
58.984972115,S0-C2,Retiring.Microcode_Sequencer,2.79,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.33,
58.984972115,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
58.984972115,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C3,Frontend_Bound,33.11,% Slots,,,0.00,5.32,
58.984972115,S0-C3,Bad_Speculation,12.39,% Slots,,,0.00,5.32,
58.984972115,S0-C3,Backend_Bound,19.81,% Slots,,,0.00,5.32,
58.984972115,S0-C3,Frontend_Bound.Frontend_Latency,26.84,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C3,Bad_Speculation.Branch_Mispredicts,12.24,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S0-C3,Backend_Bound.Memory_Bound,11.33,% Slots,,,0.00,5.08,
58.984972115,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
58.984972115,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C4,Frontend_Bound,25.48,% Slots,,,0.00,5.33,
58.984972115,S0-C4,Bad_Speculation,13.65,% Slots,,,0.00,5.33,
58.984972115,S0-C4,Backend_Bound,25.25,% Slots,,,0.00,5.33,
58.984972115,S0-C4,Retiring,34.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S0-C4,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C4,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S0-C4,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.07,
58.984972115,S0-C4,Retiring.Microcode_Sequencer,2.48,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
58.984972115,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.33,
58.984972115,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
58.984972115,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
58.984972115,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C5,Frontend_Bound,27.39,% Slots,,,0.00,5.32,
58.984972115,S0-C5,Bad_Speculation,14.36,% Slots,,,0.00,5.32,
58.984972115,S0-C5,Backend_Bound,23.18,% Slots,,,0.00,5.32,
58.984972115,S0-C5,Retiring,36.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S0-C5,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C5,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S0-C5,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.07,
58.984972115,S0-C5,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.07,
58.984972115,S0-C5,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.33,
58.984972115,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
58.984972115,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C6,Frontend_Bound,28.61,% Slots,,,0.00,5.32,
58.984972115,S0-C6,Bad_Speculation,12.58,% Slots,,,0.00,5.32,
58.984972115,S0-C6,Backend_Bound,22.94,% Slots,,,0.00,5.32,
58.984972115,S0-C6,Retiring,33.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S0-C6,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C6,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S0-C6,Backend_Bound.Memory_Bound,17.52,% Slots,,,0.00,5.07,
58.984972115,S0-C6,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.93,% Clocks,,idq.ms_switches,0.00,5.33,
58.984972115,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C7,Frontend_Bound,32.27,% Slots,,,0.00,5.33,
58.984972115,S0-C7,Bad_Speculation,14.38,% Slots,,,0.00,5.33,
58.984972115,S0-C7,Backend_Bound,22.74,% Slots,,,0.00,5.33,
58.984972115,S0-C7,Frontend_Bound.Frontend_Latency,24.86,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S0-C7,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.984972115,S0-C7,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.08,
58.984972115,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.33,
58.984972115,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
58.984972115,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
58.984972115,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C0,Frontend_Bound,24.77,% Slots,,,0.00,5.32,
58.984972115,S1-C0,Bad_Speculation,13.92,% Slots,,,0.00,5.32,
58.984972115,S1-C0,Backend_Bound,28.33,% Slots,,,0.00,5.32,
58.984972115,S1-C0,Retiring,33.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C0,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C0,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S1-C0,Backend_Bound.Memory_Bound,16.26,% Slots,,,0.00,5.07,
58.984972115,S1-C0,Backend_Bound.Core_Bound,12.08,% Slots,,,0.00,5.07,
58.984972115,S1-C0,Retiring.Microcode_Sequencer,2.22,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
58.984972115,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
58.984972115,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C1,Frontend_Bound,27.08,% Slots,,,0.00,5.33,
58.984972115,S1-C1,Bad_Speculation,13.59,% Slots,,,0.00,5.33,
58.984972115,S1-C1,Backend_Bound,24.48,% Slots,,,0.00,5.33,
58.984972115,S1-C1,Retiring,34.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C1,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C1,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.984972115,S1-C1,Backend_Bound.Memory_Bound,17.10,% Slots,,,0.00,5.07,
58.984972115,S1-C1,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C2,Frontend_Bound,30.35,% Slots,,,0.00,5.32,
58.984972115,S1-C2,Bad_Speculation,11.47,% Slots,,,0.00,5.32,
58.984972115,S1-C2,Backend_Bound,26.78,% Slots,,,0.00,5.32,
58.984972115,S1-C2,Retiring,34.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C2,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.32,
58.984972115,S1-C2,Bad_Speculation.Branch_Mispredicts,11.30,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.984972115,S1-C2,Backend_Bound.Memory_Bound,21.57,% Slots,,,0.00,5.07,
58.984972115,S1-C2,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.48,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.39,% Core_Clocks,,,0.00,5.32,
58.984972115,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.91,% Core_Clocks,,,0.00,5.33,
58.984972115,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C3,Frontend_Bound,26.09,% Slots,,,0.00,5.32,
58.984972115,S1-C3,Bad_Speculation,12.12,% Slots,,,0.00,5.32,
58.984972115,S1-C3,Backend_Bound,27.98,% Slots,,,0.00,5.32,
58.984972115,S1-C3,Retiring,33.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C3,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C3,Bad_Speculation.Branch_Mispredicts,11.99,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S1-C3,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.07,
58.984972115,S1-C3,Backend_Bound.Core_Bound,11.75,% Slots,,,0.00,5.07,
58.984972115,S1-C3,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.49,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
58.984972115,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
58.984972115,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C4,Frontend_Bound,27.92,% Slots,,,0.00,5.32,
58.984972115,S1-C4,Bad_Speculation,10.18,% Slots,,,0.00,5.32,
58.984972115,S1-C4,Backend_Bound,23.61,% Slots,,,0.00,5.32,
58.984972115,S1-C4,Retiring,38.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
58.984972115,S1-C4,Frontend_Bound.Frontend_Latency,16.51,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C4,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.984972115,S1-C4,Backend_Bound.Memory_Bound,14.34,% Slots,,,0.00,5.07,
58.984972115,S1-C4,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,0.00,5.33,<==
58.984972115,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.32,
58.984972115,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.02,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C5,Frontend_Bound,25.44,% Slots,,,0.00,5.32,
58.984972115,S1-C5,Bad_Speculation,11.98,% Slots,,,0.00,5.32,
58.984972115,S1-C5,Backend_Bound,29.76,% Slots,,,0.00,5.32,
58.984972115,S1-C5,Retiring,33.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C5,Frontend_Bound.Frontend_Latency,17.81,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C5,Bad_Speculation.Branch_Mispredicts,11.81,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.984972115,S1-C5,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.07,
58.984972115,S1-C5,Retiring.Microcode_Sequencer,2.57,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.32,
58.984972115,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
58.984972115,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C6,Frontend_Bound,21.86,% Slots,,,0.00,5.33,
58.984972115,S1-C6,Bad_Speculation,13.84,% Slots,,,0.00,5.33,
58.984972115,S1-C6,Backend_Bound,33.39,% Slots,,,0.00,5.33,
58.984972115,S1-C6,Retiring,30.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C6,Frontend_Bound.Frontend_Latency,18.65,% Slots,,rs_events.empty_end,0.00,5.33,
58.984972115,S1-C6,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.16,
58.984972115,S1-C6,Backend_Bound.Memory_Bound,21.51,% Slots,,,0.00,5.07,
58.984972115,S1-C6,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.07,
58.984972115,S1-C6,Retiring.Microcode_Sequencer,2.85,% Slots,,idq.ms_uops,0.00,5.32,
58.984972115,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.37,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
58.984972115,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
58.984972115,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C7,Frontend_Bound,27.25,% Slots,,,0.00,5.32,
58.984972115,S1-C7,Bad_Speculation,12.74,% Slots,,,0.00,5.32,
58.984972115,S1-C7,Backend_Bound,26.56,% Slots,,,0.00,5.32,
58.984972115,S1-C7,Retiring,34.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
58.984972115,S1-C7,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.32,
58.984972115,S1-C7,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.17,
58.984972115,S1-C7,Backend_Bound.Memory_Bound,17.70,% Slots,,,0.00,5.07,
58.984972115,S1-C7,Retiring.Microcode_Sequencer,2.40,% Slots,,idq.ms_uops,0.00,5.32,<==
58.984972115,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
58.984972115,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.13,% Clocks,,idq.ms_switches,0.00,5.32,
58.984972115,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
58.984972115,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
58.984972115,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
58.984972115,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
60.454095858,S0-C0,Frontend_Bound,29.07,% Slots,,,0.00,5.19,
60.454095858,S0-C0,Bad_Speculation,11.58,% Slots,,,0.00,5.19,
60.454095858,S0-C0,Backend_Bound,25.77,% Slots,,,0.00,5.19,
60.454095858,S0-C0,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.19,
60.454095858,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.85,% Slots,,,0.00,5.18,
60.454095858,S0-C0,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.19,
60.454095858,S0-C0,Backend_Bound.Memory_Bound,18.22,% Slots,,,0.00,5.19,
60.454095858,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.17,
60.454095858,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
60.454095858,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.88,% Core_Clocks,,,0.00,5.18,
60.454095858,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
60.454095858,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
60.454095858,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C1,Backend_Bound,44.51,% Slots,,,0.00,5.21,
60.454095858,S0-C1,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.18,
60.454095858,S0-C1,Backend_Bound.Core_Bound,32.56,% Slots,,,0.00,5.18,
60.454095858,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.28,% Clocks,,,0.00,5.18,<==
60.454095858,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C2,Frontend_Bound,38.02,% Slots,,,0.00,5.19,
60.454095858,S0-C2,Bad_Speculation,11.29,% Slots,,,0.00,5.19,
60.454095858,S0-C2,Backend_Bound,24.03,% Slots,,,0.00,5.19,
60.454095858,S0-C2,Frontend_Bound.Frontend_Latency,31.56,% Slots,,rs_events.empty_end,0.00,5.18,
60.454095858,S0-C2,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.19,
60.454095858,S0-C2,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.18,
60.454095858,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
60.454095858,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C3,Frontend_Bound,35.62,% Slots,,,0.00,5.2,
60.454095858,S0-C3,Bad_Speculation,13.61,% Slots,,,0.00,5.19,
60.454095858,S0-C3,Backend_Bound,28.73,% Slots,,,0.00,5.19,
60.454095858,S0-C3,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.19,<==
60.454095858,S0-C3,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.19,
60.454095858,S0-C3,Backend_Bound.Memory_Bound,15.62,% Slots,,,0.00,5.19,
60.454095858,S0-C3,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.19,
60.454095858,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.62,% Clocks,,,0.00,5.18,
60.454095858,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
60.454095858,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
60.454095858,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
60.454095858,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
60.454095858,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.33,% Clocks,,,0.00,5.17,
60.454095858,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C4,Frontend_Bound,31.88,% Slots,,,0.00,5.2,
60.454095858,S0-C4,Bad_Speculation,14.77,% Slots,,,0.00,5.2,
60.454095858,S0-C4,Backend_Bound,28.22,% Slots,,,0.00,5.2,
60.454095858,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.62,% Slots,,,0.00,5.19,<==
60.454095858,S0-C4,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.2,
60.454095858,S0-C4,Backend_Bound.Core_Bound,19.55,% Slots,,,0.00,5.19,
60.454095858,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C5,Frontend_Bound,35.81,% Slots,,,0.00,5.2,
60.454095858,S0-C5,Bad_Speculation,10.49,% Slots,,,0.00,5.2,
60.454095858,S0-C5,Backend_Bound,29.39,% Slots,,,0.00,5.2,
60.454095858,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.66,% Slots,,,0.00,5.19,
60.454095858,S0-C5,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.2,
60.454095858,S0-C5,Backend_Bound.Memory_Bound,15.74,% Slots,,,0.00,5.2,
60.454095858,S0-C5,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.2,
60.454095858,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.60,% Core_Clocks,,,0.00,5.18,<==
60.454095858,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
60.454095858,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.81,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
60.454095858,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.88,% Clocks,,,0.00,5.18,
60.454095858,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C6,Backend_Bound,44.18,% Slots,,,0.00,5.2,
60.454095858,S0-C6,Backend_Bound.Memory_Bound,11.21,% Slots,,,0.00,5.19,
60.454095858,S0-C6,Backend_Bound.Core_Bound,32.97,% Slots,,,0.00,5.19,
60.454095858,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.20,% Clocks,,,0.00,5.17,<==
60.454095858,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C7,Bad_Speculation,13.91,% Slots,,,0.00,5.2,
60.454095858,S0-C7,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.2,
60.454095858,S0-C7,Backend_Bound,32.08,% Slots,,,0.00,5.2,
60.454095858,S0-C7,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.19,
60.454095858,S0-C7,Backend_Bound.Core_Bound,19.68,% Slots,,,0.00,5.19,
60.454095858,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.58,% Clocks,,,0.00,5.17,<==
60.454095858,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C0,Frontend_Bound,36.97,% Slots,,,0.00,5.19,
60.454095858,S1-C0,Bad_Speculation,15.57,% Slots,,,0.00,5.19,
60.454095858,S1-C0,Backend_Bound,22.36,% Slots,,,0.00,5.19,
60.454095858,S1-C0,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.19,
60.454095858,S1-C0,Frontend_Bound.Frontend_Bandwidth,42.57,% Slots,,,0.00,5.19,
60.454095858,S1-C0,Bad_Speculation.Branch_Mispredicts,15.18,% Slots,,br_misp_retired.all_branches,0.00,5.19,
60.454095858,S1-C0,Backend_Bound.Memory_Bound,26.42,% Slots,,,0.00,5.19,
60.454095858,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
60.454095858,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.87,% Core_Clocks,,,0.00,5.19,<==
60.454095858,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
60.454095858,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,21.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
60.454095858,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C1,Backend_Bound,46.02,% Slots,,,0.00,5.2,
60.454095858,S1-C1,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.19,
60.454095858,S1-C1,Backend_Bound.Core_Bound,35.44,% Slots,,,0.00,5.19,
60.454095858,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.37,% Clocks,,,0.00,5.17,<==
60.454095858,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C2,Frontend_Bound,33.59,% Slots,,,0.00,5.2,
60.454095858,S1-C2,Bad_Speculation,13.23,% Slots,,,0.00,5.2,
60.454095858,S1-C2,Backend_Bound,16.54,% Slots,,,0.00,5.2,
60.454095858,S1-C2,Frontend_Bound.Frontend_Latency,17.73,% Slots,,rs_events.empty_end,0.00,5.19,
60.454095858,S1-C2,Frontend_Bound.Frontend_Bandwidth,24.73,% Slots,,,0.00,5.19,
60.454095858,S1-C2,Bad_Speculation.Branch_Mispredicts,12.79,% Slots,,br_misp_retired.all_branches,0.00,5.2,
60.454095858,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.2,
60.454095858,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
60.454095858,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.47,% Core_Clocks,,,0.00,5.17,<==
60.454095858,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C3,Backend_Bound,37.98,% Slots,,,0.00,5.2,
60.454095858,S1-C3,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.18,
60.454095858,S1-C3,Backend_Bound.Core_Bound,23.57,% Slots,,,0.00,5.18,
60.454095858,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.84,% Clocks,,,0.00,5.17,<==
60.454095858,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C4,Backend_Bound,48.71,% Slots,,,0.00,5.19,
60.454095858,S1-C4,Backend_Bound.Core_Bound,41.17,% Slots,,,0.00,5.19,
60.454095858,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.90,% Clocks,,,0.00,5.18,<==
60.454095858,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
60.454095858,S1-C5,Frontend_Bound,28.74,% Slots,,,0.00,5.19,
60.454095858,S1-C5,Backend_Bound,34.36,% Slots,,,0.00,5.19,
60.454095858,S1-C5,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.19,
60.454095858,S1-C5,Backend_Bound.Memory_Bound,19.75,% Slots,,,0.00,5.19,
60.454095858,S1-C5,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.19,
60.454095858,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.2,
60.454095858,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
60.454095858,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
60.454095858,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
60.454095858,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C6,Frontend_Bound,25.21,% Slots,,,0.00,5.2,
60.454095858,S1-C6,Backend_Bound,34.99,% Slots,,,0.00,5.2,<==
60.454095858,S1-C6,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.19,
60.454095858,S1-C6,Backend_Bound.Memory_Bound,15.13,% Slots,,,0.00,5.19,
60.454095858,S1-C6,Backend_Bound.Core_Bound,19.86,% Slots,,,0.00,5.19,
60.454095858,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.2,
60.454095858,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
60.454095858,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
60.454095858,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.75,% Clocks,,,0.00,5.17,
60.454095858,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C7,Backend_Bound,45.45,% Slots,,,0.00,5.19,
60.454095858,S1-C7,Backend_Bound.Memory_Bound,11.91,% Slots,,,0.00,5.19,
60.454095858,S1-C7,Backend_Bound.Core_Bound,33.53,% Slots,,,0.00,5.19,
60.454095858,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.56,% Clocks,,,0.00,5.17,<==
60.454095858,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
60.454095858,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
60.454095858,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
60.454095858,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
61.951324686,S0-C0,Frontend_Bound,33.66,% Slots,,,0.00,5.32,
61.951324686,S0-C0,Bad_Speculation,11.55,% Slots,,,0.00,5.32,
61.951324686,S0-C0,Backend_Bound,22.21,% Slots,,,0.00,5.32,
61.951324686,S0-C0,Retiring,32.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.951324686,S0-C0,Frontend_Bound.Frontend_Latency,25.76,% Slots,,rs_events.empty_end,0.00,5.32,<==
61.951324686,S0-C0,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.14,
61.951324686,S0-C0,Backend_Bound.Memory_Bound,11.86,% Slots,,,0.00,5.06,
61.951324686,S0-C0,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.06,
61.951324686,S0-C0,Retiring.Microcode_Sequencer,2.88,% Slots,,idq.ms_uops,0.00,5.32,
61.951324686,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.32,
61.951324686,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
61.951324686,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.15,% Clocks,,idq.ms_switches,0.00,5.32,
61.951324686,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
61.951324686,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
61.951324686,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.92,% Clocks,,,0.00,5.34,
61.951324686,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C1,Frontend_Bound,27.65,% Slots,,,0.00,5.31,
61.951324686,S0-C1,Bad_Speculation,15.06,% Slots,,,0.00,5.31,
61.951324686,S0-C1,Backend_Bound,20.42,% Slots,,,0.00,5.31,
61.951324686,S0-C1,Retiring,33.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.951324686,S0-C1,Frontend_Bound.Frontend_Latency,17.50,% Slots,,rs_events.empty_end,0.00,5.31,
61.951324686,S0-C1,Bad_Speculation.Branch_Mispredicts,14.89,% Slots,,br_misp_retired.all_branches,0.00,5.14,
61.951324686,S0-C1,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.06,
61.951324686,S0-C1,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.06,
61.951324686,S0-C1,Retiring.Microcode_Sequencer,2.53,% Slots,,idq.ms_uops,0.00,5.32,<==
61.951324686,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
61.951324686,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.32,
61.951324686,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
61.951324686,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C2,Frontend_Bound,27.56,% Slots,,,0.00,5.31,
61.951324686,S0-C2,Bad_Speculation,12.85,% Slots,,,0.00,5.31,
61.951324686,S0-C2,Backend_Bound,30.87,% Slots,,,0.00,5.31,
61.951324686,S0-C2,Retiring,31.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.951324686,S0-C2,Frontend_Bound.Frontend_Latency,17.57,% Slots,,rs_events.empty_end,0.00,5.31,
61.951324686,S0-C2,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.13,
61.951324686,S0-C2,Backend_Bound.Memory_Bound,11.92,% Slots,,,0.00,5.06,
61.951324686,S0-C2,Backend_Bound.Core_Bound,18.96,% Slots,,,0.00,5.06,
61.951324686,S0-C2,Retiring.Microcode_Sequencer,2.79,% Slots,,idq.ms_uops,0.00,5.32,<==
61.951324686,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.33,
61.951324686,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
61.951324686,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.33,
61.951324686,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
61.951324686,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
61.951324686,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C3,Frontend_Bound,31.75,% Slots,,,0.00,5.32,
61.951324686,S0-C3,Bad_Speculation,16.06,% Slots,,,0.00,5.32,
61.951324686,S0-C3,Backend_Bound,14.48,% Slots,,,0.00,5.32,
61.951324686,S0-C3,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S0-C3,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.13,
61.951324686,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.33,
61.951324686,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.951324686,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C4,Frontend_Bound,33.09,% Slots,,,0.00,5.32,
61.951324686,S0-C4,Bad_Speculation,15.31,% Slots,,,0.00,5.32,
61.951324686,S0-C4,Backend_Bound,23.19,% Slots,,,0.00,5.32,
61.951324686,S0-C4,Frontend_Bound.Frontend_Latency,24.43,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S0-C4,Bad_Speculation.Branch_Mispredicts,15.15,% Slots,,br_misp_retired.all_branches,0.00,5.13,
61.951324686,S0-C4,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.06,
61.951324686,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.09,% Clocks,,,0.00,5.33,
61.951324686,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.951324686,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
61.951324686,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
61.951324686,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C5,Frontend_Bound,37.45,% Slots,,,0.00,5.32,
61.951324686,S0-C5,Bad_Speculation,13.94,% Slots,,,0.00,5.32,
61.951324686,S0-C5,Backend_Bound,16.29,% Slots,,,0.00,5.32,
61.951324686,S0-C5,Retiring,34.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.951324686,S0-C5,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.90,% Slots,,,0.00,5.32,
61.951324686,S0-C5,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,5.12,
61.951324686,S0-C5,Retiring.Microcode_Sequencer,2.20,% Slots,,idq.ms_uops,0.00,5.32,
61.951324686,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.33,
61.951324686,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
61.951324686,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.47,% Clocks,,idq.ms_switches,0.00,5.33,
61.951324686,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.48,% Core_Clocks,,,0.00,5.33,
61.951324686,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.72,% Core_Clocks,,,0.00,5.33,
61.951324686,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C6,Frontend_Bound,33.38,% Slots,,,0.00,5.32,
61.951324686,S0-C6,Bad_Speculation,18.18,% Slots,,,0.00,5.32,
61.951324686,S0-C6,Backend_Bound,17.56,% Slots,,,0.00,5.32,
61.951324686,S0-C6,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S0-C6,Bad_Speculation.Branch_Mispredicts,17.94,% Slots,,br_misp_retired.all_branches,0.00,5.12,
61.951324686,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
61.951324686,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C7,Frontend_Bound,35.12,% Slots,,,0.00,5.32,
61.951324686,S0-C7,Bad_Speculation,13.44,% Slots,,,0.00,5.32,
61.951324686,S0-C7,Backend_Bound,19.31,% Slots,,,0.00,5.32,
61.951324686,S0-C7,Retiring,31.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
61.951324686,S0-C7,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.32,
61.951324686,S0-C7,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.12,
61.951324686,S0-C7,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.06,
61.951324686,S0-C7,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.32,
61.951324686,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.32,
61.951324686,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
61.951324686,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.37,% Clocks,,idq.ms_switches,0.00,5.32,
61.951324686,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
61.951324686,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
61.951324686,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C0,Frontend_Bound,40.31,% Slots,,,0.00,5.32,
61.951324686,S1-C0,Bad_Speculation,13.51,% Slots,,,0.00,5.32,
61.951324686,S1-C0,Backend_Bound,17.49,% Slots,,,0.00,5.32,
61.951324686,S1-C0,Frontend_Bound.Frontend_Latency,33.88,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C0,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.12,
61.951324686,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.32,
61.951324686,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
61.951324686,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C1,Frontend_Bound,37.29,% Slots,,,0.00,5.32,
61.951324686,S1-C1,Bad_Speculation,15.93,% Slots,,,0.00,5.32,
61.951324686,S1-C1,Backend_Bound,16.17,% Slots,,,0.00,5.32,
61.951324686,S1-C1,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.32,
61.951324686,S1-C1,Bad_Speculation.Branch_Mispredicts,15.76,% Slots,,br_misp_retired.all_branches,0.00,5.11,
61.951324686,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.32,
61.951324686,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.951324686,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.32,
61.951324686,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C2,Frontend_Bound,33.63,% Slots,,,0.00,5.32,<==
61.951324686,S1-C2,Bad_Speculation,12.56,% Slots,,,0.00,5.32,
61.951324686,S1-C2,Backend_Bound,15.18,% Slots,,,0.00,5.32,
61.951324686,S1-C2,Frontend_Bound.Frontend_Latency,19.11,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.93,% Slots,,,0.00,5.32,
61.951324686,S1-C2,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.12,
61.951324686,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.79,% Clocks,,,0.00,5.32,
61.951324686,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
61.951324686,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.37,% Core_Clocks,,,0.00,5.32,
61.951324686,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C3,Frontend_Bound,31.72,% Slots,,,0.00,5.32,
61.951324686,S1-C3,Bad_Speculation,18.73,% Slots,,,0.00,5.32,
61.951324686,S1-C3,Backend_Bound,17.80,% Slots,,,0.00,5.32,
61.951324686,S1-C3,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.36,% Slots,,,0.00,5.32,
61.951324686,S1-C3,Bad_Speculation.Branch_Mispredicts,18.55,% Slots,,br_misp_retired.all_branches,0.00,5.11,
61.951324686,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.32,
61.951324686,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.951324686,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.12,% Core_Clocks,,,0.00,5.33,
61.951324686,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.81,% Core_Clocks,,,0.00,5.34,
61.951324686,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
61.951324686,S1-C4,Frontend_Bound,37.21,% Slots,,,0.00,5.32,
61.951324686,S1-C4,Bad_Speculation,13.00,% Slots,,,0.00,5.32,
61.951324686,S1-C4,Backend_Bound,19.71,% Slots,,,0.00,5.32,
61.951324686,S1-C4,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.27,% Slots,,,0.00,5.32,
61.951324686,S1-C4,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.11,
61.951324686,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.32,
61.951324686,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
61.951324686,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C5,Frontend_Bound,37.70,% Slots,,,0.00,5.32,
61.951324686,S1-C5,Bad_Speculation,12.08,% Slots,,,0.00,5.32,
61.951324686,S1-C5,Backend_Bound,19.37,% Slots,,,0.00,5.32,
61.951324686,S1-C5,Frontend_Bound.Frontend_Latency,24.82,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.20,% Slots,,,0.00,5.32,
61.951324686,S1-C5,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.11,
61.951324686,S1-C5,Backend_Bound.Memory_Bound,10.94,% Slots,,,0.00,5.06,
61.951324686,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.32,
61.951324686,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.951324686,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.56,% Core_Clocks,,,0.00,5.33,
61.951324686,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
61.951324686,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
61.951324686,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C6,Frontend_Bound,32.08,% Slots,,,0.00,5.32,
61.951324686,S1-C6,Bad_Speculation,17.12,% Slots,,,0.00,5.32,
61.951324686,S1-C6,Backend_Bound,15.71,% Slots,,,0.00,5.32,
61.951324686,S1-C6,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.32,
61.951324686,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.20,% Slots,,,0.00,5.32,
61.951324686,S1-C6,Bad_Speculation.Branch_Mispredicts,16.96,% Slots,,br_misp_retired.all_branches,0.00,5.11,
61.951324686,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.32,
61.951324686,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
61.951324686,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.06,% Core_Clocks,,,0.00,5.33,
61.951324686,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C7,Frontend_Bound,36.46,% Slots,,,0.00,5.31,<==
61.951324686,S1-C7,Bad_Speculation,17.33,% Slots,,,0.00,5.31,
61.951324686,S1-C7,Backend_Bound,14.17,% Slots,,,0.00,5.31,
61.951324686,S1-C7,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.31,
61.951324686,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.79,% Slots,,,0.00,5.31,
61.951324686,S1-C7,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.11,
61.951324686,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.32,
61.951324686,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
61.951324686,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.15,% Core_Clocks,,,0.00,5.19,
61.951324686,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
61.951324686,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
63.424856083,S0-C0,Frontend_Bound,27.44,% Slots,,,0.00,5.16,
63.424856083,S0-C0,Bad_Speculation,13.13,% Slots,,,0.00,5.16,
63.424856083,S0-C0,Backend_Bound,29.50,% Slots,,,0.00,5.16,
63.424856083,S0-C0,Retiring,28.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
63.424856083,S0-C0,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S0-C0,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S0-C0,Backend_Bound.Memory_Bound,24.88,% Slots,,,0.00,5.15,
63.424856083,S0-C0,Retiring.Microcode_Sequencer,2.06,% Slots,,idq.ms_uops,0.00,5.16,
63.424856083,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.16,
63.424856083,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.12,% Clocks,,idq.ms_switches,0.00,5.16,
63.424856083,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
63.424856083,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C1,Frontend_Bound,32.85,% Slots,,,0.00,5.16,<==
63.424856083,S0-C1,Bad_Speculation,15.60,% Slots,,,0.00,5.16,
63.424856083,S0-C1,Backend_Bound,17.25,% Slots,,,0.00,5.16,
63.424856083,S0-C1,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.92,% Slots,,,0.00,5.16,
63.424856083,S0-C1,Bad_Speculation.Branch_Mispredicts,15.35,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S0-C1,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.16,
63.424856083,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.93,% Clocks,,,0.00,5.16,
63.424856083,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
63.424856083,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.63,% Core_Clocks,,,0.00,5.16,
63.424856083,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
63.424856083,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C2,Frontend_Bound,30.84,% Slots,,,0.00,5.16,
63.424856083,S0-C2,Bad_Speculation,14.53,% Slots,,,0.00,5.16,
63.424856083,S0-C2,Backend_Bound,20.16,% Slots,,,0.00,5.16,
63.424856083,S0-C2,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.91,% Slots,,,0.00,5.16,
63.424856083,S0-C2,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S0-C2,Backend_Bound.Memory_Bound,23.36,% Slots,,,0.00,5.15,
63.424856083,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
63.424856083,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.33,% Core_Clocks,,,0.00,5.43,
63.424856083,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C3,Frontend_Bound,33.75,% Slots,,,0.00,5.35,
63.424856083,S0-C3,Bad_Speculation,14.94,% Slots,,,0.00,5.35,
63.424856083,S0-C3,Backend_Bound,21.45,% Slots,,,0.00,5.35,
63.424856083,S0-C3,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.15,
63.424856083,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.16,
63.424856083,S0-C3,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S0-C3,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.15,
63.424856083,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
63.424856083,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C4,Frontend_Bound,32.42,% Slots,,,0.00,5.34,
63.424856083,S0-C4,Bad_Speculation,14.70,% Slots,,,0.00,5.34,
63.424856083,S0-C4,Backend_Bound,19.88,% Slots,,,0.00,5.34,
63.424856083,S0-C4,Frontend_Bound.Frontend_Latency,23.68,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.85,% Slots,,,0.00,5.16,
63.424856083,S0-C4,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.34,
63.424856083,S0-C4,Backend_Bound.Memory_Bound,13.74,% Slots,,,0.00,5.16,
63.424856083,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.15,
63.424856083,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.32,% Core_Clocks,,,0.00,5.42,
63.424856083,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.97,% Core_Clocks,,,0.00,5.16,
63.424856083,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
63.424856083,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C5,Frontend_Bound,28.82,% Slots,,,0.00,5.35,
63.424856083,S0-C5,Bad_Speculation,13.87,% Slots,,,0.00,5.35,
63.424856083,S0-C5,Backend_Bound,25.51,% Slots,,,0.00,5.35,
63.424856083,S0-C5,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.16,<==
63.424856083,S0-C5,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S0-C5,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.15,
63.424856083,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.16,
63.424856083,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
63.424856083,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
63.424856083,S0-C6,Frontend_Bound,28.55,% Slots,,,0.00,5.35,<==
63.424856083,S0-C6,Bad_Speculation,16.44,% Slots,,,0.00,5.35,
63.424856083,S0-C6,Backend_Bound,20.81,% Slots,,,0.00,5.35,
63.424856083,S0-C6,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.22,% Slots,,,0.00,5.16,
63.424856083,S0-C6,Bad_Speculation.Branch_Mispredicts,16.25,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S0-C6,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.15,
63.424856083,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.15,
63.424856083,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.87,% Core_Clocks,,,0.00,5.43,
63.424856083,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.96,% Core_Clocks,,,0.00,5.16,
63.424856083,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C7,Frontend_Bound,26.29,% Slots,,,0.00,5.35,
63.424856083,S0-C7,Bad_Speculation,17.47,% Slots,,,0.00,5.35,
63.424856083,S0-C7,Backend_Bound,24.76,% Slots,,,0.00,5.35,
63.424856083,S0-C7,Frontend_Bound.Frontend_Latency,17.67,% Slots,,rs_events.empty_end,0.00,5.15,
63.424856083,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.67,% Slots,,,0.00,5.16,
63.424856083,S0-C7,Bad_Speculation.Branch_Mispredicts,17.25,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S0-C7,Backend_Bound.Memory_Bound,15.91,% Slots,,,0.00,5.15,
63.424856083,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.15,
63.424856083,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.02,% Core_Clocks,,,0.00,5.42,
63.424856083,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.43,% Core_Clocks,,,0.00,5.16,
63.424856083,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C0,Frontend_Bound,34.60,% Slots,,,0.00,5.35,
63.424856083,S1-C0,Bad_Speculation,12.75,% Slots,,,0.00,5.35,
63.424856083,S1-C0,Backend_Bound,22.23,% Slots,,,0.00,5.35,
63.424856083,S1-C0,Retiring,27.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
63.424856083,S1-C0,Frontend_Bound.Frontend_Latency,25.45,% Slots,,rs_events.empty_end,0.00,5.16,<==
63.424856083,S1-C0,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S1-C0,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.15,
63.424856083,S1-C0,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.16,
63.424856083,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.15,
63.424856083,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.15,
63.424856083,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C1,Frontend_Bound,31.91,% Slots,,,0.00,5.35,
63.424856083,S1-C1,Bad_Speculation,12.56,% Slots,,,0.00,5.35,
63.424856083,S1-C1,Backend_Bound,24.76,% Slots,,,0.00,5.35,
63.424856083,S1-C1,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.15,
63.424856083,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.16,
63.424856083,S1-C1,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S1-C1,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.15,
63.424856083,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.60,% Core_Clocks,,,0.00,5.42,
63.424856083,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.12,% Core_Clocks,,,0.00,5.16,
63.424856083,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C2,Frontend_Bound,29.68,% Slots,,,0.00,5.35,
63.424856083,S1-C2,Bad_Speculation,11.83,% Slots,,,0.00,5.35,
63.424856083,S1-C2,Backend_Bound,20.20,% Slots,,,0.00,5.35,
63.424856083,S1-C2,Frontend_Bound.Frontend_Latency,21.89,% Slots,,rs_events.empty_end,0.00,5.16,<==
63.424856083,S1-C2,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S1-C2,Backend_Bound.Memory_Bound,14.60,% Slots,,,0.00,5.15,
63.424856083,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.16,
63.424856083,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C3,Frontend_Bound,27.21,% Slots,,,0.00,5.35,
63.424856083,S1-C3,Bad_Speculation,13.69,% Slots,,,0.00,5.35,
63.424856083,S1-C3,Backend_Bound,26.09,% Slots,,,0.00,5.35,
63.424856083,S1-C3,Frontend_Bound.Frontend_Latency,20.38,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S1-C3,Bad_Speculation.Branch_Mispredicts,13.50,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S1-C3,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.15,
63.424856083,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.40,% Clocks,,,0.00,5.15,
63.424856083,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C4,Frontend_Bound,22.59,% Slots,,,0.00,5.35,
63.424856083,S1-C4,Bad_Speculation,16.98,% Slots,,,0.00,5.35,
63.424856083,S1-C4,Backend_Bound,25.83,% Slots,,,0.00,5.35,
63.424856083,S1-C4,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S1-C4,Bad_Speculation.Branch_Mispredicts,16.77,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S1-C4,Backend_Bound.Memory_Bound,16.80,% Slots,,,0.00,5.15,
63.424856083,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.16,
63.424856083,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
63.424856083,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,<==
63.424856083,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C5,Frontend_Bound,28.25,% Slots,,,0.00,5.35,
63.424856083,S1-C5,Bad_Speculation,12.31,% Slots,,,0.00,5.35,
63.424856083,S1-C5,Backend_Bound,26.00,% Slots,,,0.00,5.35,
63.424856083,S1-C5,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.42,% Slots,,,0.00,5.16,
63.424856083,S1-C5,Bad_Speculation.Branch_Mispredicts,12.17,% Slots,,br_misp_retired.all_branches,0.00,5.35,
63.424856083,S1-C5,Backend_Bound.Memory_Bound,16.33,% Slots,,,0.00,5.15,
63.424856083,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.15,
63.424856083,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.14,% Core_Clocks,,,0.00,5.42,
63.424856083,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.42,% Core_Clocks,,,0.00,5.16,
63.424856083,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
63.424856083,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C6,Frontend_Bound,31.78,% Slots,,,0.00,5.36,
63.424856083,S1-C6,Bad_Speculation,12.23,% Slots,,,0.00,5.36,
63.424856083,S1-C6,Backend_Bound,20.48,% Slots,,,0.00,5.36,
63.424856083,S1-C6,Frontend_Bound.Frontend_Latency,20.67,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S1-C6,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.36,
63.424856083,S1-C6,Backend_Bound.Memory_Bound,15.15,% Slots,,,0.00,5.15,
63.424856083,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.15,
63.424856083,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
63.424856083,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C7,Frontend_Bound,26.88,% Slots,,,0.00,5.36,
63.424856083,S1-C7,Bad_Speculation,14.52,% Slots,,,0.00,5.36,
63.424856083,S1-C7,Backend_Bound,25.30,% Slots,,,0.00,5.36,
63.424856083,S1-C7,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.16,
63.424856083,S1-C7,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.36,
63.424856083,S1-C7,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.15,
63.424856083,S1-C7,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.15,
63.424856083,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
63.424856083,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
63.424856083,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
63.424856083,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
63.424856083,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
64.88272985,S0-C0,Frontend_Bound,30.08,% Slots,,,0.00,5.24,<==
64.88272985,S0-C0,Backend_Bound,25.33,% Slots,,,0.00,5.24,
64.88272985,S0-C0,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.23,
64.88272985,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.82,% Slots,,,0.00,5.24,
64.88272985,S0-C0,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.23,
64.88272985,S0-C0,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.23,
64.88272985,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,,,0.00,5.24,
64.88272985,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
64.88272985,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.98,% Core_Clocks,,,0.00,5.24,
64.88272985,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.89,% Core_Clocks,,,0.00,10.8,
64.88272985,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.04,% Clocks,,,0.00,5.21,
64.88272985,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C1,Backend_Bound,38.63,% Slots,,,0.00,5.27,
64.88272985,S0-C1,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.23,
64.88272985,S0-C1,Backend_Bound.Core_Bound,23.93,% Slots,,,0.00,5.23,
64.88272985,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.68,% Clocks,,,0.00,5.21,<==
64.88272985,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C2,Backend_Bound,34.33,% Slots,,,0.00,5.27,<==
64.88272985,S0-C2,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.23,
64.88272985,S0-C2,Backend_Bound.Core_Bound,19.62,% Slots,,,0.00,5.23,
64.88272985,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.45,% Clocks,,,0.00,5.21,
64.88272985,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C3,Frontend_Bound,35.84,% Slots,,,0.00,5.3,
64.88272985,S0-C3,Backend_Bound,25.25,% Slots,,,0.00,5.28,
64.88272985,S0-C3,Frontend_Bound.Frontend_Latency,29.17,% Slots,,rs_events.empty_end,0.00,5.31,
64.88272985,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.04,% Slots,,,0.00,5.23,
64.88272985,S0-C3,Backend_Bound.Memory_Bound,26.96,% Slots,,,0.00,5.23,
64.88272985,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
64.88272985,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.39,% Core_Clocks,,,0.00,5.23,
64.88272985,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.57,% Core_Clocks,,,0.00,5.29,
64.88272985,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
64.88272985,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C4,Frontend_Bound,31.76,% Slots,,,0.00,5.29,
64.88272985,S0-C4,Bad_Speculation,15.95,% Slots,,,0.00,5.27,
64.88272985,S0-C4,Backend_Bound,24.27,% Slots,,,0.00,5.27,
64.88272985,S0-C4,Frontend_Bound.Frontend_Latency,20.99,% Slots,,rs_events.empty_end,0.00,5.3,
64.88272985,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.12,% Slots,,,0.00,5.23,
64.88272985,S0-C4,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.25,
64.88272985,S0-C4,Backend_Bound.Memory_Bound,48.10,% Slots,,,0.00,5.23,
64.88272985,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.23,
64.88272985,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
64.88272985,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.95,% Core_Clocks,,,0.00,5.24,
64.88272985,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.66,% Core_Clocks,,,0.00,5.29,
64.88272985,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
64.88272985,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
64.88272985,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
64.88272985,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C5,Frontend_Bound,33.67,% Slots,,,0.00,5.3,
64.88272985,S0-C5,Bad_Speculation,15.39,% Slots,,,0.00,5.28,
64.88272985,S0-C5,Backend_Bound,22.52,% Slots,,,0.00,5.28,
64.88272985,S0-C5,Frontend_Bound.Frontend_Latency,17.70,% Slots,,rs_events.empty_end,0.00,5.3,
64.88272985,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.49,% Slots,,,0.00,5.23,
64.88272985,S0-C5,Bad_Speculation.Branch_Mispredicts,15.14,% Slots,,br_misp_retired.all_branches,0.00,5.24,
64.88272985,S0-C5,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.24,
64.88272985,S0-C5,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.24,
64.88272985,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.24,% Clocks,,,0.00,5.24,
64.88272985,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
64.88272985,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.21,% Core_Clocks,,,0.00,5.23,
64.88272985,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,
64.88272985,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
64.88272985,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C6,Frontend_Bound,28.18,% Slots,,,0.00,5.3,
64.88272985,S0-C6,Bad_Speculation,18.96,% Slots,,,0.00,5.28,
64.88272985,S0-C6,Backend_Bound,21.39,% Slots,,,0.00,5.28,
64.88272985,S0-C6,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.31,
64.88272985,S0-C6,Bad_Speculation.Branch_Mispredicts,18.73,% Slots,,br_misp_retired.all_branches,0.00,5.24,
64.88272985,S0-C6,Backend_Bound.Memory_Bound,11.30,% Slots,,,0.00,5.24,
64.88272985,S0-C6,Backend_Bound.Core_Bound,10.09,% Slots,,,0.00,5.24,
64.88272985,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.23,
64.88272985,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
64.88272985,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
64.88272985,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
64.88272985,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C7,Frontend_Bound,32.65,% Slots,,,0.00,5.3,
64.88272985,S0-C7,Bad_Speculation,16.32,% Slots,,,0.00,5.28,
64.88272985,S0-C7,Backend_Bound,24.91,% Slots,,,0.00,5.28,
64.88272985,S0-C7,Frontend_Bound.Frontend_Latency,23.43,% Slots,,rs_events.empty_end,0.00,5.3,
64.88272985,S0-C7,Bad_Speculation.Branch_Mispredicts,16.14,% Slots,,br_misp_retired.all_branches,0.00,5.24,
64.88272985,S0-C7,Backend_Bound.Memory_Bound,12.37,% Slots,,,0.00,5.24,
64.88272985,S0-C7,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.24,
64.88272985,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
64.88272985,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
64.88272985,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
64.88272985,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,
64.88272985,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C0,Frontend_Bound,22.41,% Slots,,,0.00,5.29,
64.88272985,S1-C0,Backend_Bound,35.61,% Slots,,,0.00,5.27,
64.88272985,S1-C0,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.3,
64.88272985,S1-C0,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.24,
64.88272985,S1-C0,Backend_Bound.Core_Bound,22.57,% Slots,,,0.00,5.24,
64.88272985,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
64.88272985,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
64.88272985,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
64.88272985,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.10,% Clocks,,,0.00,5.21,<==
64.88272985,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C1,Backend_Bound,31.76,% Slots,,,0.00,5.28,
64.88272985,S1-C1,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.22,
64.88272985,S1-C1,Backend_Bound.Core_Bound,19.03,% Slots,,,0.00,5.22,<==
64.88272985,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
64.88272985,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
64.88272985,S1-C2,Frontend_Bound,31.17,% Slots,,,0.00,5.28,
64.88272985,S1-C2,Bad_Speculation,10.83,% Slots,,,0.00,5.27,
64.88272985,S1-C2,Backend_Bound,19.95,% Slots,,,0.00,5.27,
64.88272985,S1-C2,Frontend_Bound.Frontend_Latency,19.79,% Slots,,rs_events.empty_end,0.00,5.29,<==
64.88272985,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.74,% Slots,,,0.00,5.24,
64.88272985,S1-C2,Bad_Speculation.Branch_Mispredicts,10.58,% Slots,,br_misp_retired.all_branches,0.00,5.25,
64.88272985,S1-C2,Backend_Bound.Core_Bound,10.47,% Slots,,,0.00,5.23,
64.88272985,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.23,
64.88272985,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
64.88272985,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.12,% Core_Clocks,,,0.00,5.23,
64.88272985,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.73,% Clocks,,,0.00,5.21,
64.88272985,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C3,Backend_Bound,39.78,% Slots,,,0.00,5.28,
64.88272985,S1-C3,Backend_Bound.Memory_Bound,13.29,% Slots,,,0.00,5.23,
64.88272985,S1-C3,Backend_Bound.Core_Bound,26.48,% Slots,,,0.00,5.23,
64.88272985,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.39,% Clocks,,,0.00,5.21,<==
64.88272985,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C4,Frontend_Bound,21.53,% Slots,,,0.00,5.29,
64.88272985,S1-C4,Bad_Speculation,14.64,% Slots,,,0.00,5.27,
64.88272985,S1-C4,Backend_Bound,26.40,% Slots,,,0.00,5.27,<==
64.88272985,S1-C4,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.23,
64.88272985,S1-C4,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.24,
64.88272985,S1-C4,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.24,
64.88272985,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
64.88272985,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.90,% Clocks,,,0.00,5.21,
64.88272985,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C5,Backend_Bound,37.91,% Slots,,,0.00,5.27,
64.88272985,S1-C5,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.24,
64.88272985,S1-C5,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.24,
64.88272985,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.14,% Clocks,,,0.00,5.21,<==
64.88272985,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C6,Frontend_Bound,28.89,% Slots,,,0.00,5.29,
64.88272985,S1-C6,Bad_Speculation,20.07,% Slots,,,0.00,5.27,
64.88272985,S1-C6,Backend_Bound,20.75,% Slots,,,0.00,5.27,
64.88272985,S1-C6,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.3,
64.88272985,S1-C6,Bad_Speculation.Branch_Mispredicts,19.80,% Slots,,br_misp_retired.all_branches,0.00,5.24,
64.88272985,S1-C6,Backend_Bound.Memory_Bound,20.93,% Slots,,,0.00,5.23,
64.88272985,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.23,
64.88272985,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
64.88272985,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
64.88272985,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C7,Backend_Bound,41.49,% Slots,,,0.00,5.27,<==
64.88272985,S1-C7,Backend_Bound.Memory_Bound,18.91,% Slots,,,0.00,5.23,
64.88272985,S1-C7,Backend_Bound.Core_Bound,22.58,% Slots,,,0.00,5.23,
64.88272985,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.06,% Clocks,,,0.00,5.21,
64.88272985,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
64.88272985,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
64.88272985,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
64.88272985,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
66.307201809,S0-C0,Frontend_Bound,24.76,% Slots,,,0.00,5.04,
66.307201809,S0-C0,Bad_Speculation,12.50,% Slots,,,0.00,5.04,
66.307201809,S0-C0,Backend_Bound,31.77,% Slots,,,0.00,5.04,
66.307201809,S0-C0,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C0,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.04,
66.307201809,S0-C0,Backend_Bound.Core_Bound,92.54,% Slots,,,0.00,5.03,
66.307201809,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.31,
66.307201809,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.71,% Clocks,,,0.00,5.16,<==
66.307201809,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
66.307201809,S0-C1,Frontend_Bound,25.28,% Slots,,,0.00,5.04,
66.307201809,S0-C1,Bad_Speculation,15.28,% Slots,,,0.00,5.04,
66.307201809,S0-C1,Backend_Bound,31.52,% Slots,,,0.00,5.04,
66.307201809,S0-C1,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.01,% Slots,,,0.00,5.04,
66.307201809,S0-C1,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.04,
66.307201809,S0-C1,Backend_Bound.Memory_Bound,27.66,% Slots,,,0.00,5.03,
66.307201809,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.31,
66.307201809,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.50,% Core_Clocks,,,0.00,5.24,
66.307201809,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.02,% Core_Clocks,,,0.00,5.13,
66.307201809,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,<==
66.307201809,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
66.307201809,S0-C2,Frontend_Bound,30.28,% Slots,,,0.00,5.03,<==
66.307201809,S0-C2,Bad_Speculation,16.25,% Slots,,,0.00,5.03,
66.307201809,S0-C2,Backend_Bound,18.75,% Slots,,,0.00,5.03,
66.307201809,S0-C2,Retiring,26.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
66.307201809,S0-C2,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.96,% Slots,,,0.00,5.03,
66.307201809,S0-C2,Bad_Speculation.Branch_Mispredicts,16.03,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S0-C2,Backend_Bound.Core_Bound,10.80,% Slots,,,0.00,5.03,
66.307201809,S0-C2,Retiring.Microcode_Sequencer,2.51,% Slots,,idq.ms_uops,0.00,5.31,
66.307201809,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.31,
66.307201809,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.51,% Clocks,,idq.ms_switches,0.00,5.31,
66.307201809,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.13,% Core_Clocks,,,0.00,5.25,
66.307201809,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.15,% Core_Clocks,,,0.00,5.13,
66.307201809,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C3,Frontend_Bound,28.90,% Slots,,,0.00,5.03,
66.307201809,S0-C3,Bad_Speculation,20.93,% Slots,,,0.00,5.03,
66.307201809,S0-C3,Backend_Bound,20.38,% Slots,,,0.00,5.03,
66.307201809,S0-C3,Retiring,27.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
66.307201809,S0-C3,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C3,Bad_Speculation.Branch_Mispredicts,20.66,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S0-C3,Backend_Bound.Memory_Bound,16.59,% Slots,,,0.00,5.03,
66.307201809,S0-C3,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.31,
66.307201809,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.31,
66.307201809,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
66.307201809,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.02,% Clocks,,idq.ms_switches,0.00,5.31,
66.307201809,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
66.307201809,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C4,Frontend_Bound,36.71,% Slots,,,0.00,5.03,<==
66.307201809,S0-C4,Bad_Speculation,13.91,% Slots,,,0.00,5.03,
66.307201809,S0-C4,Backend_Bound,19.50,% Slots,,,0.00,5.03,
66.307201809,S0-C4,Frontend_Bound.Frontend_Latency,20.84,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.04,% Slots,,,0.00,5.03,
66.307201809,S0-C4,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S0-C4,Backend_Bound.Memory_Bound,14.53,% Slots,,,0.00,5.03,
66.307201809,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.20,% Clocks,,,0.00,5.31,
66.307201809,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C5,Frontend_Bound,35.24,% Slots,,,0.00,5.03,
66.307201809,S0-C5,Bad_Speculation,15.73,% Slots,,,0.00,5.03,
66.307201809,S0-C5,Backend_Bound,18.56,% Slots,,,0.00,5.03,
66.307201809,S0-C5,Frontend_Bound.Frontend_Latency,20.09,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.95,% Slots,,,0.00,5.03,
66.307201809,S0-C5,Bad_Speculation.Branch_Mispredicts,15.46,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S0-C5,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,5.03,
66.307201809,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.31,
66.307201809,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
66.307201809,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.93,% Core_Clocks,,,0.00,5.25,
66.307201809,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.27,% Core_Clocks,,,0.00,5.13,
66.307201809,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.307201809,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C6,Frontend_Bound,34.69,% Slots,,,0.00,5.03,
66.307201809,S0-C6,Backend_Bound,41.22,% Slots,,,0.00,5.03,
66.307201809,S0-C6,Frontend_Bound.Frontend_Latency,99.72,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C6,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.03,
66.307201809,S0-C6,Backend_Bound.Core_Bound,30.74,% Slots,,,0.00,5.03,
66.307201809,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.31,
66.307201809,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
66.307201809,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.86,% Clocks,,,0.00,5.15,<==
66.307201809,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C7,Frontend_Bound,38.12,% Slots,,,0.00,5.04,
66.307201809,S0-C7,Bad_Speculation,14.74,% Slots,,,0.00,5.03,
66.307201809,S0-C7,Backend_Bound,19.63,% Slots,,,0.00,5.03,
66.307201809,S0-C7,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.21,% Slots,,,0.00,5.04,
66.307201809,S0-C7,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S0-C7,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.03,
66.307201809,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.3,
66.307201809,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
66.307201809,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.34,% Core_Clocks,,,0.00,5.25,
66.307201809,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
66.307201809,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
66.307201809,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C0,Frontend_Bound,35.40,% Slots,,,0.00,5.03,
66.307201809,S1-C0,Bad_Speculation,10.10,% Slots,,,0.00,5.03,
66.307201809,S1-C0,Backend_Bound,25.32,% Slots,,,0.00,5.03,
66.307201809,S1-C0,Frontend_Bound.Frontend_Latency,45.79,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S1-C0,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S1-C0,Backend_Bound.Memory_Bound,14.25,% Slots,,,0.00,5.03,
66.307201809,S1-C0,Backend_Bound.Core_Bound,11.08,% Slots,,,0.00,5.03,
66.307201809,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.31,
66.307201809,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
66.307201809,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
66.307201809,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.77,% Clocks,,,0.00,5.14,
66.307201809,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C1,Frontend_Bound,38.78,% Slots,,,0.00,5.03,
66.307201809,S1-C1,Bad_Speculation,12.88,% Slots,,,0.00,5.03,
66.307201809,S1-C1,Backend_Bound,21.18,% Slots,,,0.00,5.03,
66.307201809,S1-C1,Frontend_Bound.Frontend_Latency,36.73,% Slots,,rs_events.empty_end,0.00,5.02,
66.307201809,S1-C1,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S1-C1,Backend_Bound.Memory_Bound,15.92,% Slots,,,0.00,5.02,
66.307201809,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.32,
66.307201809,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
66.307201809,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
66.307201809,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.307201809,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
66.307201809,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C2,Frontend_Bound,32.46,% Slots,,,0.00,5.02,
66.307201809,S1-C2,Backend_Bound,28.61,% Slots,,,0.00,5.02,
66.307201809,S1-C2,Frontend_Bound.Frontend_Latency,24.66,% Slots,,rs_events.empty_end,0.00,5.02,
66.307201809,S1-C2,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.02,
66.307201809,S1-C2,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.02,
66.307201809,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.32,
66.307201809,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
66.307201809,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.10,% Clocks,,,0.00,5.14,
66.307201809,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C3,Frontend_Bound,38.25,% Slots,,,0.00,5.03,
66.307201809,S1-C3,Bad_Speculation,12.41,% Slots,,,0.00,5.03,
66.307201809,S1-C3,Backend_Bound,23.72,% Slots,,,0.00,5.03,
66.307201809,S1-C3,Frontend_Bound.Frontend_Latency,37.58,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.03,
66.307201809,S1-C3,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S1-C3,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.03,
66.307201809,S1-C3,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.03,
66.307201809,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.32,
66.307201809,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
66.307201809,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.70,% Core_Clocks,,,0.00,5.24,
66.307201809,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.79,% Core_Clocks,,,0.00,5.12,
66.307201809,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C4,Frontend_Bound,35.56,% Slots,,,0.00,5.03,
66.307201809,S1-C4,Bad_Speculation,11.37,% Slots,,,0.00,5.03,
66.307201809,S1-C4,Backend_Bound,24.59,% Slots,,,0.00,5.03,
66.307201809,S1-C4,Frontend_Bound.Frontend_Latency,52.79,% Slots,,rs_events.empty_end,0.00,5.03,<==
66.307201809,S1-C4,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S1-C4,Backend_Bound.Memory_Bound,17.75,% Slots,,,0.00,5.03,
66.307201809,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.31,
66.307201809,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
66.307201809,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
66.307201809,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C5,Frontend_Bound,31.38,% Slots,,,0.00,5.03,
66.307201809,S1-C5,Bad_Speculation,13.14,% Slots,,,0.00,5.03,
66.307201809,S1-C5,Backend_Bound,25.25,% Slots,,,0.00,5.03,
66.307201809,S1-C5,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.03,<==
66.307201809,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.91,% Slots,,,0.00,5.03,
66.307201809,S1-C5,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S1-C5,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.03,
66.307201809,S1-C5,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.03,
66.307201809,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.21,% Clocks,,,0.00,5.31,
66.307201809,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
66.307201809,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.71,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
66.307201809,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C6,Frontend_Bound,36.29,% Slots,,,0.00,5.03,
66.307201809,S1-C6,Bad_Speculation,13.81,% Slots,,,0.00,5.03,
66.307201809,S1-C6,Backend_Bound,23.53,% Slots,,,0.00,5.03,
66.307201809,S1-C6,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.03,
66.307201809,S1-C6,Frontend_Bound.Frontend_Bandwidth,30.17,% Slots,,,0.00,5.03,
66.307201809,S1-C6,Bad_Speculation.Branch_Mispredicts,13.41,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.307201809,S1-C6,Backend_Bound.Memory_Bound,19.92,% Slots,,,0.00,5.03,
66.307201809,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.31,
66.307201809,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
66.307201809,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.44,% Core_Clocks,,,0.00,5.25,<==
66.307201809,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.21,% Core_Clocks,,,0.00,5.11,
66.307201809,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
66.307201809,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.307201809,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C7,Frontend_Bound,21.61,% Slots,,,0.00,5.03,
66.307201809,S1-C7,Backend_Bound,29.23,% Slots,,,0.00,5.03,
66.307201809,S1-C7,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.03,
66.307201809,S1-C7,Backend_Bound.Core_Bound,18.26,% Slots,,,0.00,5.03,<==
66.307201809,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
66.307201809,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
66.307201809,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
66.307201809,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
67.86417205,S0-C0,Frontend_Bound,36.10,% Slots,,,0.00,5.39,<==
67.86417205,S0-C0,Bad_Speculation,14.90,% Slots,,,0.00,5.39,
67.86417205,S0-C0,Backend_Bound,14.10,% Slots,,,0.00,5.39,
67.86417205,S0-C0,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.29,% Slots,,,0.00,5.39,
67.86417205,S0-C0,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.14,
67.86417205,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
67.86417205,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.12,% Core_Clocks,,,0.00,5.19,
67.86417205,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.19,% Core_Clocks,,,0.00,10.79,
67.86417205,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
67.86417205,S0-C1,Frontend_Bound,33.10,% Slots,,,0.00,5.39,<==
67.86417205,S0-C1,Bad_Speculation,15.25,% Slots,,,0.00,5.39,
67.86417205,S0-C1,Backend_Bound,16.32,% Slots,,,0.00,5.39,
67.86417205,S0-C1,Frontend_Bound.Frontend_Latency,19.18,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.30,% Slots,,,0.00,5.39,
67.86417205,S0-C1,Bad_Speculation.Branch_Mispredicts,15.06,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.14,
67.86417205,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
67.86417205,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.99,% Core_Clocks,,,0.00,5.19,
67.86417205,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C2,Frontend_Bound,26.24,% Slots,,,0.00,5.39,
67.86417205,S0-C2,Bad_Speculation,16.91,% Slots,,,0.00,5.39,
67.86417205,S0-C2,Backend_Bound,24.36,% Slots,,,0.00,5.39,
67.86417205,S0-C2,Frontend_Bound.Frontend_Latency,21.50,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C2,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C2,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.15,
67.86417205,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.14,
67.86417205,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
67.86417205,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
67.86417205,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C3,Frontend_Bound,30.89,% Slots,,,0.00,5.39,
67.86417205,S0-C3,Bad_Speculation,17.04,% Slots,,,0.00,5.39,
67.86417205,S0-C3,Backend_Bound,21.28,% Slots,,,0.00,5.39,
67.86417205,S0-C3,Frontend_Bound.Frontend_Latency,18.96,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.39,
67.86417205,S0-C3,Bad_Speculation.Branch_Mispredicts,16.86,% Slots,,br_misp_retired.all_branches,0.00,5.13,
67.86417205,S0-C3,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.14,
67.86417205,S0-C3,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.14,
67.86417205,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.13,
67.86417205,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
67.86417205,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.02,% Core_Clocks,,,0.00,5.19,
67.86417205,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
67.86417205,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C4,Frontend_Bound,35.41,% Slots,,,0.00,5.39,
67.86417205,S0-C4,Bad_Speculation,15.00,% Slots,,,0.00,5.39,
67.86417205,S0-C4,Backend_Bound,18.97,% Slots,,,0.00,5.39,
67.86417205,S0-C4,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.39,
67.86417205,S0-C4,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.14,
67.86417205,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.95,% Core_Clocks,,,0.00,5.19,
67.86417205,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.52,% Core_Clocks,,,0.00,5.39,
67.86417205,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C5,Frontend_Bound,33.61,% Slots,,,0.00,5.39,
67.86417205,S0-C5,Bad_Speculation,16.02,% Slots,,,0.00,5.39,
67.86417205,S0-C5,Backend_Bound,18.80,% Slots,,,0.00,5.39,
67.86417205,S0-C5,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.36,% Slots,,,0.00,5.39,
67.86417205,S0-C5,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.13,
67.86417205,S0-C5,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.14,
67.86417205,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.14,
67.86417205,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.63,% Core_Clocks,,,0.00,5.19,<==
67.86417205,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
67.86417205,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C6,Frontend_Bound,30.06,% Slots,,,0.00,5.39,<==
67.86417205,S0-C6,Bad_Speculation,15.48,% Slots,,,0.00,5.39,
67.86417205,S0-C6,Backend_Bound,20.28,% Slots,,,0.00,5.39,
67.86417205,S0-C6,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.09,% Slots,,,0.00,5.39,
67.86417205,S0-C6,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C6,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.14,
67.86417205,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.13,
67.86417205,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.93,% Core_Clocks,,,0.00,5.18,
67.86417205,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
67.86417205,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C7,Frontend_Bound,35.48,% Slots,,,0.00,5.39,
67.86417205,S0-C7,Bad_Speculation,14.82,% Slots,,,0.00,5.39,
67.86417205,S0-C7,Backend_Bound,17.20,% Slots,,,0.00,5.39,
67.86417205,S0-C7,Frontend_Bound.Frontend_Latency,21.75,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.39,
67.86417205,S0-C7,Bad_Speculation.Branch_Mispredicts,14.60,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S0-C7,Backend_Bound.Memory_Bound,13.76,% Slots,,,0.00,5.13,
67.86417205,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.15,% Clocks,,,0.00,5.14,
67.86417205,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.86,% Core_Clocks,,,0.00,5.19,
67.86417205,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
67.86417205,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
67.86417205,S1-C0,Frontend_Bound,36.49,% Slots,,,0.00,5.39,
67.86417205,S1-C0,Bad_Speculation,17.33,% Slots,,,0.00,5.39,
67.86417205,S1-C0,Backend_Bound,14.44,% Slots,,,0.00,5.39,
67.86417205,S1-C0,Frontend_Bound.Frontend_Latency,26.42,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C0,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.13,
67.86417205,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
67.86417205,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C1,Frontend_Bound,35.12,% Slots,,,0.00,5.39,
67.86417205,S1-C1,Bad_Speculation,17.05,% Slots,,,0.00,5.39,
67.86417205,S1-C1,Backend_Bound,15.63,% Slots,,,0.00,5.39,
67.86417205,S1-C1,Frontend_Bound.Frontend_Latency,25.99,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C1,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.14,
67.86417205,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
67.86417205,S1-C2,Frontend_Bound,30.36,% Slots,,,0.00,5.39,
67.86417205,S1-C2,Bad_Speculation,17.09,% Slots,,,0.00,5.39,
67.86417205,S1-C2,Backend_Bound,18.75,% Slots,,,0.00,5.39,
67.86417205,S1-C2,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C2,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S1-C2,Backend_Bound.Memory_Bound,10.79,% Slots,,,0.00,5.14,
67.86417205,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.14,
67.86417205,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
67.86417205,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
67.86417205,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C3,Frontend_Bound,32.82,% Slots,,,0.00,5.39,
67.86417205,S1-C3,Bad_Speculation,14.17,% Slots,,,0.00,5.39,
67.86417205,S1-C3,Backend_Bound,17.04,% Slots,,,0.00,5.39,
67.86417205,S1-C3,Frontend_Bound.Frontend_Latency,19.92,% Slots,,rs_events.empty_end,0.00,5.39,<==
67.86417205,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.62,% Slots,,,0.00,5.39,
67.86417205,S1-C3,Bad_Speculation.Branch_Mispredicts,13.96,% Slots,,br_misp_retired.all_branches,0.00,5.13,
67.86417205,S1-C3,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.14,
67.86417205,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.13,
67.86417205,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.01,% Core_Clocks,,,0.00,5.19,
67.86417205,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.10,% Core_Clocks,,,0.00,5.4,
67.86417205,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C4,Frontend_Bound,37.45,% Slots,,,0.00,5.39,
67.86417205,S1-C4,Bad_Speculation,13.25,% Slots,,,0.00,5.39,
67.86417205,S1-C4,Backend_Bound,18.78,% Slots,,,0.00,5.39,
67.86417205,S1-C4,Frontend_Bound.Frontend_Latency,26.13,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.90,% Slots,,,0.00,5.39,
67.86417205,S1-C4,Bad_Speculation.Branch_Mispredicts,13.13,% Slots,,br_misp_retired.all_branches,0.00,5.13,
67.86417205,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.14,
67.86417205,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.31,% Core_Clocks,,,0.00,5.19,
67.86417205,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C5,Frontend_Bound,35.48,% Slots,,,0.00,5.39,
67.86417205,S1-C5,Bad_Speculation,15.18,% Slots,,,0.00,5.39,
67.86417205,S1-C5,Backend_Bound,17.84,% Slots,,,0.00,5.39,
67.86417205,S1-C5,Frontend_Bound.Frontend_Latency,25.00,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.39,
67.86417205,S1-C5,Bad_Speculation.Branch_Mispredicts,14.99,% Slots,,br_misp_retired.all_branches,0.00,5.14,
67.86417205,S1-C5,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.14,
67.86417205,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.14,
67.86417205,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.21,% Core_Clocks,,,0.00,5.19,
67.86417205,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
67.86417205,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
67.86417205,S1-C6,Frontend_Bound,29.33,% Slots,,,0.00,5.39,
67.86417205,S1-C6,Bad_Speculation,17.57,% Slots,,,0.00,5.39,
67.86417205,S1-C6,Backend_Bound,20.21,% Slots,,,0.00,5.39,
67.86417205,S1-C6,Frontend_Bound.Frontend_Latency,18.85,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.39,
67.86417205,S1-C6,Bad_Speculation.Branch_Mispredicts,17.40,% Slots,,br_misp_retired.all_branches,0.00,5.13,
67.86417205,S1-C6,Backend_Bound.Memory_Bound,10.76,% Slots,,,0.00,5.14,
67.86417205,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.14,
67.86417205,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.34,% Core_Clocks,,,0.00,5.19,
67.86417205,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
67.86417205,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C7,Frontend_Bound,22.59,% Slots,,,0.00,5.39,
67.86417205,S1-C7,Bad_Speculation,19.71,% Slots,,,0.00,5.39,
67.86417205,S1-C7,Backend_Bound,22.23,% Slots,,,0.00,5.39,
67.86417205,S1-C7,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.39,
67.86417205,S1-C7,Bad_Speculation.Branch_Mispredicts,19.55,% Slots,,br_misp_retired.all_branches,0.00,5.13,
67.86417205,S1-C7,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.13,
67.86417205,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.14,
67.86417205,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
67.86417205,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
67.86417205,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
67.86417205,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
67.86417205,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
67.86417205,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
67.86417205,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
69.356924024,S0-C0,Frontend_Bound,23.49,% Slots,,,0.00,5.1,
69.356924024,S0-C0,Backend_Bound,43.73,% Slots,,,0.00,5.1,
69.356924024,S0-C0,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.1,
69.356924024,S0-C0,Backend_Bound.Memory_Bound,33.13,% Slots,,,0.00,5.1,
69.356924024,S0-C0,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.1,
69.356924024,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.35,
69.356924024,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
69.356924024,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
69.356924024,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
69.356924024,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C1,Frontend_Bound,25.05,% Slots,,,0.00,5.09,
69.356924024,S0-C1,Bad_Speculation,11.93,% Slots,,,0.00,5.09,
69.356924024,S0-C1,Backend_Bound,31.35,% Slots,,,0.00,5.09,
69.356924024,S0-C1,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.09,
69.356924024,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.09,
69.356924024,S0-C1,Bad_Speculation.Branch_Mispredicts,11.84,% Slots,,br_misp_retired.all_branches,0.00,5.09,
69.356924024,S0-C1,Backend_Bound.Memory_Bound,27.17,% Slots,,,0.00,5.09,
69.356924024,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.36,
69.356924024,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
69.356924024,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.24,% Core_Clocks,,,0.00,5.09,
69.356924024,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
69.356924024,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
69.356924024,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C2,Frontend_Bound,34.06,% Slots,,,0.00,5.09,<==
69.356924024,S0-C2,Bad_Speculation,10.69,% Slots,,,0.00,5.09,
69.356924024,S0-C2,Backend_Bound,22.51,% Slots,,,0.00,5.09,
69.356924024,S0-C2,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.09,
69.356924024,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.89,% Slots,,,0.00,5.09,
69.356924024,S0-C2,Bad_Speculation.Branch_Mispredicts,10.55,% Slots,,br_misp_retired.all_branches,0.00,5.09,
69.356924024,S0-C2,Backend_Bound.Memory_Bound,14.11,% Slots,,,0.00,5.09,
69.356924024,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.36,
69.356924024,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
69.356924024,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.95,% Core_Clocks,,,0.00,5.35,
69.356924024,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.17,% Core_Clocks,,,0.00,5.08,
69.356924024,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
69.356924024,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
69.356924024,S0-C3,Backend_Bound,28.49,% Slots,,,0.00,5.35,
69.356924024,S0-C3,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.1,
69.356924024,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.58,% Clocks,,,0.00,5.09,<==
69.356924024,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
69.356924024,S0-C4,Frontend_Bound,20.04,% Slots,,,0.00,5.35,
69.356924024,S0-C4,Bad_Speculation,10.29,% Slots,,,0.00,5.35,
69.356924024,S0-C4,Backend_Bound,32.43,% Slots,,,0.00,5.35,
69.356924024,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.1,
69.356924024,S0-C4,Bad_Speculation.Branch_Mispredicts,10.15,% Slots,,br_misp_retired.all_branches,0.00,5.35,
69.356924024,S0-C4,Backend_Bound.Memory_Bound,26.27,% Slots,,,0.00,5.09,
69.356924024,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
69.356924024,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C5,Frontend_Bound,21.49,% Slots,,,0.00,5.36,
69.356924024,S0-C5,Bad_Speculation,11.54,% Slots,,,0.00,5.36,
69.356924024,S0-C5,Backend_Bound,27.74,% Slots,,,0.00,5.36,
69.356924024,S0-C5,Frontend_Bound.Frontend_Latency,15.86,% Slots,,rs_events.empty_end,0.00,5.09,
69.356924024,S0-C5,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S0-C5,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.09,<==
69.356924024,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
69.356924024,S0-C6,Frontend_Bound,21.72,% Slots,,,0.00,5.36,
69.356924024,S0-C6,Backend_Bound,30.27,% Slots,,,0.00,5.36,<==
69.356924024,S0-C6,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.09,
69.356924024,S0-C6,Backend_Bound.Memory_Bound,14.13,% Slots,,,0.00,5.09,
69.356924024,S0-C6,Backend_Bound.Core_Bound,16.14,% Slots,,,0.00,5.09,
69.356924024,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.36,
69.356924024,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
69.356924024,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
69.356924024,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.09,
69.356924024,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C7,Frontend_Bound,21.09,% Slots,,,0.00,5.36,
69.356924024,S0-C7,Bad_Speculation,15.03,% Slots,,,0.00,5.36,
69.356924024,S0-C7,Backend_Bound,28.02,% Slots,,,0.00,5.36,
69.356924024,S0-C7,Frontend_Bound.Frontend_Latency,16.26,% Slots,,rs_events.empty_end,0.00,5.1,
69.356924024,S0-C7,Bad_Speculation.Branch_Mispredicts,14.87,% Slots,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S0-C7,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.1,
69.356924024,S0-C7,Backend_Bound.Core_Bound,11.10,% Slots,,,0.00,5.1,
69.356924024,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.20,% Clocks,,,0.00,5.36,
69.356924024,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
69.356924024,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
69.356924024,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.51,% Clocks,,,0.00,5.09,
69.356924024,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
69.356924024,S1-C0,Frontend_Bound,25.16,% Slots,,,0.00,5.35,
69.356924024,S1-C0,Bad_Speculation,10.46,% Slots,,,0.00,5.35,
69.356924024,S1-C0,Backend_Bound,33.74,% Slots,,,0.00,5.35,<==
69.356924024,S1-C0,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.09,
69.356924024,S1-C0,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.35,
69.356924024,S1-C0,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.09,
69.356924024,S1-C0,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.09,
69.356924024,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.00,% Clocks,,,0.00,5.09,
69.356924024,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C1,Frontend_Bound,31.37,% Slots,,,0.00,5.36,
69.356924024,S1-C1,Bad_Speculation,12.98,% Slots,,,0.00,5.36,
69.356924024,S1-C1,Backend_Bound,24.40,% Slots,,,0.00,5.36,
69.356924024,S1-C1,Frontend_Bound.Frontend_Latency,18.39,% Slots,,rs_events.empty_end,0.00,5.09,
69.356924024,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.65,% Slots,,,0.00,5.09,
69.356924024,S1-C1,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S1-C1,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.09,
69.356924024,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.37,
69.356924024,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
69.356924024,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.05,% Core_Clocks,,,0.00,5.37,
69.356924024,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
69.356924024,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C2,Frontend_Bound,25.69,% Slots,,,0.00,5.35,
69.356924024,S1-C2,Bad_Speculation,10.89,% Slots,,,0.00,5.35,
69.356924024,S1-C2,Backend_Bound,31.46,% Slots,,,0.00,5.35,
69.356924024,S1-C2,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.35,
69.356924024,S1-C2,Bad_Speculation.Branch_Mispredicts,10.78,% Slots,,br_misp_retired.all_branches,0.00,5.35,
69.356924024,S1-C2,Backend_Bound.Memory_Bound,30.97,% Slots,,,0.00,5.33,
69.356924024,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.36,
69.356924024,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
69.356924024,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
69.356924024,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C3,Frontend_Bound,37.11,% Slots,,,0.00,5.35,
69.356924024,S1-C3,Bad_Speculation,11.16,% Slots,,,0.00,5.35,
69.356924024,S1-C3,Backend_Bound,16.37,% Slots,,,0.00,5.35,
69.356924024,S1-C3,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.35,<==
69.356924024,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.1,
69.356924024,S1-C3,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.35,
69.356924024,S1-C3,Backend_Bound.Memory_Bound,10.91,% Slots,,,0.00,5.33,
69.356924024,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.36,
69.356924024,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.29,% Core_Clocks,,,0.00,5.37,
69.356924024,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C4,Backend_Bound,39.98,% Slots,,,0.00,5.36,
69.356924024,S1-C4,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.33,<==
69.356924024,S1-C4,Backend_Bound.Core_Bound,10.53,% Slots,,,0.00,5.33,
69.356924024,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.80,% Clocks,,,0.00,5.09,
69.356924024,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C5,Frontend_Bound,24.83,% Slots,,,0.00,5.35,
69.356924024,S1-C5,Bad_Speculation,12.14,% Slots,,,0.00,5.35,
69.356924024,S1-C5,Backend_Bound,32.44,% Slots,,,0.00,5.35,
69.356924024,S1-C5,Frontend_Bound.Frontend_Latency,15.73,% Slots,,rs_events.empty_end,0.00,5.35,
69.356924024,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.49,% Slots,,,0.00,5.1,
69.356924024,S1-C5,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.35,
69.356924024,S1-C5,Backend_Bound.Memory_Bound,26.12,% Slots,,,0.00,5.34,
69.356924024,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.36,
69.356924024,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
69.356924024,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.62,% Core_Clocks,,,0.00,5.09,
69.356924024,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,<==
69.356924024,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.14,% Slots,,,0.00,5.1,
69.356924024,S1-C6,Backend_Bound.Memory_Bound,30.30,% Slots,,,0.00,5.34,<==
69.356924024,S1-C6,Backend_Bound,32.48,% Slots,,,0.00,5.36,
69.356924024,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.72,% Core_Clocks,,,0.00,5.36,
69.356924024,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.50,% Core_Clocks,,,0.00,5.09,
69.356924024,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C7,Frontend_Bound,31.50,% Slots,,,0.00,5.36,<==
69.356924024,S1-C7,Bad_Speculation,13.75,% Slots,,,0.00,5.36,
69.356924024,S1-C7,Backend_Bound,21.18,% Slots,,,0.00,5.36,
69.356924024,S1-C7,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.36,
69.356924024,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.14,% Slots,,,0.00,5.1,
69.356924024,S1-C7,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S1-C7,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.33,
69.356924024,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
69.356924024,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.51,% Core_Clocks,,,0.00,5.36,
69.356924024,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.07,% Core_Clocks,,,0.00,5.1,
69.356924024,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
69.356924024,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
69.356924024,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
69.356924024,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
69.356924024,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
69.356924024,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
69.356924024,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
70.868538663,S0-C0,Frontend_Bound,45.64,% Slots,,,0.00,5.03,<==
70.868538663,S0-C0,Bad_Speculation,16.72,% Slots,,,0.00,5.03,
70.868538663,S0-C0,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.02,
70.868538663,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.51,% Slots,,,0.00,5.03,
70.868538663,S0-C0,Bad_Speculation.Branch_Mispredicts,16.49,% Slots,,br_misp_retired.all_branches,0.00,5.03,
70.868538663,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.29,
70.868538663,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
70.868538663,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.53,% Core_Clocks,,,0.00,5.29,
70.868538663,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.43,% Core_Clocks,,,0.00,10.52,
70.868538663,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C1,Frontend_Bound,25.38,% Slots,,,0.00,5.03,
70.868538663,S0-C1,Backend_Bound,50.81,% Slots,,,0.00,5.03,
70.868538663,S0-C1,Retiring,28.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.868538663,S0-C1,Frontend_Bound.Frontend_Latency,33.06,% Slots,,rs_events.empty_end,0.00,5.03,
70.868538663,S0-C1,Backend_Bound.Memory_Bound,28.37,% Slots,,,0.00,5.03,
70.868538663,S0-C1,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.03,
70.868538663,S0-C1,Retiring.Microcode_Sequencer,1.27,% Slots,,idq.ms_uops,0.00,5.3,
70.868538663,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.46,% Clocks,,,0.00,5.29,
70.868538663,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
70.868538663,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.29,
70.868538663,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
70.868538663,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
70.868538663,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.47,% Clocks,,,0.00,5.29,
70.868538663,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C2,Frontend_Bound,28.12,% Slots,,,0.00,5.03,
70.868538663,S0-C2,Bad_Speculation,10.35,% Slots,,,0.00,5.03,
70.868538663,S0-C2,Backend_Bound,38.34,% Slots,,,0.00,5.03,
70.868538663,S0-C2,Retiring,26.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.868538663,S0-C2,Frontend_Bound.Frontend_Latency,30.99,% Slots,,rs_events.empty_end,0.00,5.03,
70.868538663,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.96,% Slots,,,0.00,5.03,
70.868538663,S0-C2,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.03,
70.868538663,S0-C2,Backend_Bound.Memory_Bound,23.29,% Slots,,,0.00,5.03,<==
70.868538663,S0-C2,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.03,
70.868538663,S0-C2,Retiring.Microcode_Sequencer,1.45,% Slots,,idq.ms_uops,0.00,5.3,
70.868538663,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
70.868538663,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.28,
70.868538663,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.70,% Core_Clocks,,,0.00,5.29,
70.868538663,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
70.868538663,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
70.868538663,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
70.868538663,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.54,% Clocks,,,0.00,5.29,
70.868538663,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C3,Frontend_Bound,29.76,% Slots,,,0.00,5.03,<==
70.868538663,S0-C3,Bad_Speculation,13.71,% Slots,,,0.00,5.03,
70.868538663,S0-C3,Backend_Bound,26.95,% Slots,,,0.00,5.03,
70.868538663,S0-C3,Bad_Speculation.Branch_Mispredicts,13.54,% Slots,,br_misp_retired.all_branches,0.00,5.03,
70.868538663,S0-C3,Backend_Bound.Core_Bound,17.24,% Slots,,,0.00,5.03,
70.868538663,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C4,Backend_Bound,40.43,% Slots,,,0.00,5.02,
70.868538663,S0-C4,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.02,
70.868538663,S0-C4,Backend_Bound.Core_Bound,28.24,% Slots,,,0.00,5.02,
70.868538663,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
70.868538663,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
70.868538663,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.49,% Clocks,,,0.00,5.29,<==
70.868538663,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C5,Frontend_Bound,42.95,% Slots,,,0.00,5.03,
70.868538663,S0-C5,Backend_Bound,33.83,% Slots,,,0.00,5.03,
70.868538663,S0-C5,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.03,<==
70.868538663,S0-C5,Backend_Bound.Core_Bound,25.76,% Slots,,,0.00,5.03,
70.868538663,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.58,% Clocks,,,0.00,5.29,
70.868538663,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
70.868538663,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C6,Backend_Bound,46.18,% Slots,,,0.00,5.02,
70.868538663,S0-C6,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.02,
70.868538663,S0-C6,Backend_Bound.Core_Bound,36.05,% Slots,,,0.00,5.02,<==
70.868538663,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
70.868538663,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
70.868538663,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C7,Frontend_Bound,30.62,% Slots,,,0.00,5.02,
70.868538663,S0-C7,Bad_Speculation,15.67,% Slots,,,0.00,5.02,
70.868538663,S0-C7,Backend_Bound,26.65,% Slots,,,0.00,5.02,
70.868538663,S0-C7,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.02,
70.868538663,S0-C7,Frontend_Bound.Frontend_Bandwidth,28.55,% Slots,,,0.00,5.02,
70.868538663,S0-C7,Bad_Speculation.Branch_Mispredicts,15.48,% Slots,,br_misp_retired.all_branches,0.00,5.02,
70.868538663,S0-C7,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.02,
70.868538663,S0-C7,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.02,
70.868538663,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.29,
70.868538663,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
70.868538663,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.14,% Core_Clocks,,,0.00,5.29,<==
70.868538663,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
70.868538663,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
70.868538663,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.85,% Clocks,,,0.00,5.3,
70.868538663,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C0,Backend_Bound,44.39,% Slots,,,0.00,5.03,
70.868538663,S1-C0,Backend_Bound.Memory_Bound,13.33,% Slots,,,0.00,5.03,
70.868538663,S1-C0,Backend_Bound.Core_Bound,31.06,% Slots,,,0.00,5.03,
70.868538663,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
70.868538663,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.01,% Clocks,,,0.00,5.29,<==
70.868538663,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
70.868538663,S1-C1,Frontend_Bound,34.82,% Slots,,,0.00,5.02,
70.868538663,S1-C1,Bad_Speculation,17.93,% Slots,,,0.00,5.02,
70.868538663,S1-C1,Backend_Bound,22.99,% Slots,,,0.00,5.02,
70.868538663,S1-C1,Frontend_Bound.Frontend_Latency,35.15,% Slots,,rs_events.empty_end,0.00,5.02,
70.868538663,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.50,% Slots,,,0.00,5.02,
70.868538663,S1-C1,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.02,
70.868538663,S1-C1,Backend_Bound.Memory_Bound,58.78,% Slots,,,0.00,5.02,
70.868538663,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.06,% Clocks,,,0.00,5.29,
70.868538663,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
70.868538663,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.41,% Core_Clocks,,,0.00,5.29,
70.868538663,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.74,% Core_Clocks,,,0.00,5.29,
70.868538663,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
70.868538663,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C2,Frontend_Bound,38.34,% Slots,,,0.00,5.03,
70.868538663,S1-C2,Bad_Speculation,15.93,% Slots,,,0.00,5.03,
70.868538663,S1-C2,Backend_Bound,20.16,% Slots,,,0.00,5.03,
70.868538663,S1-C2,Frontend_Bound.Frontend_Latency,25.76,% Slots,,rs_events.empty_end,0.00,5.03,<==
70.868538663,S1-C2,Bad_Speculation.Branch_Mispredicts,15.73,% Slots,,br_misp_retired.all_branches,0.00,5.03,
70.868538663,S1-C2,Backend_Bound.Memory_Bound,13.96,% Slots,,,0.00,5.03,
70.868538663,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.23,% Clocks,,,0.00,5.28,
70.868538663,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.868538663,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
70.868538663,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
70.868538663,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
70.868538663,S1-C3,Frontend_Bound,34.25,% Slots,,,0.00,5.02,
70.868538663,S1-C3,Bad_Speculation,12.27,% Slots,,,0.00,5.02,
70.868538663,S1-C3,Backend_Bound,16.09,% Slots,,,0.00,5.02,
70.868538663,S1-C3,Frontend_Bound.Frontend_Latency,20.57,% Slots,,rs_events.empty_end,0.00,5.02,<==
70.868538663,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.26,% Slots,,,0.00,5.02,
70.868538663,S1-C3,Bad_Speculation.Branch_Mispredicts,11.86,% Slots,,br_misp_retired.all_branches,0.00,5.02,
70.868538663,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.29,
70.868538663,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
70.868538663,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.52,% Core_Clocks,,,0.00,5.29,
70.868538663,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C4,Backend_Bound,40.17,% Slots,,,0.00,5.03,<==
70.868538663,S1-C4,Backend_Bound.Memory_Bound,18.48,% Slots,,,0.00,5.02,
70.868538663,S1-C4,Backend_Bound.Core_Bound,21.69,% Slots,,,0.00,5.02,
70.868538663,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.97,% Clocks,,,0.00,5.29,
70.868538663,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C5,Frontend_Bound,40.25,% Slots,,,0.00,5.03,<==
70.868538663,S1-C5,Bad_Speculation,11.38,% Slots,,,0.00,5.03,
70.868538663,S1-C5,Backend_Bound,28.61,% Slots,,,0.00,5.03,
70.868538663,S1-C5,Frontend_Bound.Frontend_Latency,34.23,% Slots,,rs_events.empty_end,0.00,5.02,
70.868538663,S1-C5,Frontend_Bound.Frontend_Bandwidth,35.94,% Slots,,,0.00,5.03,
70.868538663,S1-C5,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.03,
70.868538663,S1-C5,Backend_Bound.Memory_Bound,16.34,% Slots,,,0.00,5.02,
70.868538663,S1-C5,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.02,
70.868538663,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.29,
70.868538663,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
70.868538663,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.40,% Core_Clocks,,,0.00,5.29,
70.868538663,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
70.868538663,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
70.868538663,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.73,% Clocks,,,0.00,5.29,
70.868538663,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C6,Backend_Bound,40.23,% Slots,,,0.00,5.02,
70.868538663,S1-C6,Backend_Bound.Memory_Bound,12.12,% Slots,,,0.00,5.02,
70.868538663,S1-C6,Backend_Bound.Core_Bound,28.11,% Slots,,,0.00,5.02,
70.868538663,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.74,% Clocks,,,0.00,5.29,<==
70.868538663,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C7,Frontend_Bound,38.88,% Slots,,,0.00,5.02,
70.868538663,S1-C7,Bad_Speculation,11.70,% Slots,,,0.00,5.02,
70.868538663,S1-C7,Backend_Bound,25.64,% Slots,,,0.00,5.02,
70.868538663,S1-C7,Frontend_Bound.Frontend_Latency,30.65,% Slots,,rs_events.empty_end,0.00,5.02,<==
70.868538663,S1-C7,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.02,
70.868538663,S1-C7,Backend_Bound.Core_Bound,54.58,% Slots,,,0.00,5.02,
70.868538663,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.36,% Clocks,,,0.00,5.29,
70.868538663,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
70.868538663,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.27,% Clocks,,,0.00,5.29,
70.868538663,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
70.868538663,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
70.868538663,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
70.868538663,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
70.868538663,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
72.363325943,S0-C0,Frontend_Bound,37.96,% Slots,,,0.00,5.37,
72.363325943,S0-C0,Bad_Speculation,13.78,% Slots,,,0.00,5.37,
72.363325943,S0-C0,Backend_Bound,12.61,% Slots,,,0.00,5.37,
72.363325943,S0-C0,Frontend_Bound.Frontend_Latency,25.11,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C0,Bad_Speculation.Branch_Mispredicts,13.60,% Slots,,br_misp_retired.all_branches,0.00,5.09,
72.363325943,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.37,
72.363325943,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C1,Frontend_Bound,27.61,% Slots,,,0.00,5.36,<==
72.363325943,S0-C1,Bad_Speculation,13.49,% Slots,,,0.00,5.36,
72.363325943,S0-C1,Backend_Bound,25.51,% Slots,,,0.00,5.36,
72.363325943,S0-C1,Frontend_Bound.Frontend_Latency,17.11,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.00,% Slots,,,0.00,5.36,
72.363325943,S0-C1,Bad_Speculation.Branch_Mispredicts,13.32,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S0-C1,Backend_Bound.Memory_Bound,19.35,% Slots,,,0.00,5.09,
72.363325943,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.36,
72.363325943,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
72.363325943,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.64,% Core_Clocks,,,0.00,5.09,
72.363325943,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.65,% Core_Clocks,,,0.00,5.36,
72.363325943,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
72.363325943,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C2,Frontend_Bound,25.31,% Slots,,,0.00,5.36,
72.363325943,S0-C2,Bad_Speculation,18.64,% Slots,,,0.00,5.36,
72.363325943,S0-C2,Backend_Bound,24.68,% Slots,,,0.00,5.36,
72.363325943,S0-C2,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C2,Bad_Speculation.Branch_Mispredicts,18.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S0-C2,Backend_Bound.Memory_Bound,17.31,% Slots,,,0.00,5.08,
72.363325943,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.36,% Clocks,,,0.00,5.37,
72.363325943,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
72.363325943,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C3,Frontend_Bound,28.80,% Slots,,,0.00,5.36,
72.363325943,S0-C3,Bad_Speculation,20.31,% Slots,,,0.00,5.36,
72.363325943,S0-C3,Backend_Bound,20.93,% Slots,,,0.00,5.36,
72.363325943,S0-C3,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C3,Bad_Speculation.Branch_Mispredicts,20.10,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S0-C3,Backend_Bound.Memory_Bound,24.59,% Slots,,,0.00,5.09,
72.363325943,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
72.363325943,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
72.363325943,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C4,Frontend_Bound,31.33,% Slots,,,0.00,5.36,
72.363325943,S0-C4,Bad_Speculation,18.52,% Slots,,,0.00,5.36,
72.363325943,S0-C4,Backend_Bound,22.18,% Slots,,,0.00,5.36,
72.363325943,S0-C4,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C4,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,5.09,
72.363325943,S0-C4,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.09,
72.363325943,S0-C4,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.09,
72.363325943,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.36,
72.363325943,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
72.363325943,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.66,% Clocks,,,0.00,5.35,
72.363325943,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C5,Frontend_Bound,32.55,% Slots,,,0.00,5.36,
72.363325943,S0-C5,Bad_Speculation,12.74,% Slots,,,0.00,5.36,
72.363325943,S0-C5,Backend_Bound,24.73,% Slots,,,0.00,5.36,
72.363325943,S0-C5,Frontend_Bound.Frontend_Latency,21.33,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.36,
72.363325943,S0-C5,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S0-C5,Backend_Bound.Memory_Bound,11.75,% Slots,,,0.00,5.09,
72.363325943,S0-C5,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.09,
72.363325943,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.41,% Core_Clocks,,,0.00,5.09,
72.363325943,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.72,% Core_Clocks,,,0.00,5.36,
72.363325943,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
72.363325943,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.69,% Clocks,,,0.00,5.35,
72.363325943,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C6,Frontend_Bound,25.23,% Slots,,,0.00,5.36,<==
72.363325943,S0-C6,Bad_Speculation,20.69,% Slots,,,0.00,5.36,
72.363325943,S0-C6,Backend_Bound,19.53,% Slots,,,0.00,5.36,
72.363325943,S0-C6,Bad_Speculation.Branch_Mispredicts,20.55,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S0-C6,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.09,
72.363325943,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
72.363325943,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C7,Frontend_Bound,35.21,% Slots,,,0.00,5.36,
72.363325943,S0-C7,Bad_Speculation,11.30,% Slots,,,0.00,5.36,
72.363325943,S0-C7,Backend_Bound,26.05,% Slots,,,0.00,5.36,
72.363325943,S0-C7,Frontend_Bound.Frontend_Latency,25.58,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S0-C7,Bad_Speculation.Branch_Mispredicts,11.19,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S0-C7,Backend_Bound.Memory_Bound,15.42,% Slots,,,0.00,5.09,
72.363325943,S0-C7,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.09,
72.363325943,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.36,
72.363325943,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
72.363325943,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
72.363325943,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.99,% Clocks,,,0.00,5.35,
72.363325943,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C0,Frontend_Bound,33.53,% Slots,,,0.00,5.37,<==
72.363325943,S1-C0,Bad_Speculation,13.05,% Slots,,,0.00,5.37,
72.363325943,S1-C0,Backend_Bound,25.12,% Slots,,,0.00,5.37,
72.363325943,S1-C0,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.28,% Slots,,,0.00,5.36,
72.363325943,S1-C0,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.09,
72.363325943,S1-C0,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.09,
72.363325943,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.36,
72.363325943,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
72.363325943,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.03,% Core_Clocks,,,0.00,5.09,
72.363325943,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.31,% Core_Clocks,,,0.00,5.36,
72.363325943,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
72.363325943,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
72.363325943,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C1,Frontend_Bound,32.93,% Slots,,,0.00,5.36,
72.363325943,S1-C1,Bad_Speculation,16.68,% Slots,,,0.00,5.36,
72.363325943,S1-C1,Backend_Bound,20.56,% Slots,,,0.00,5.36,
72.363325943,S1-C1,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.36,
72.363325943,S1-C1,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C1,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.09,
72.363325943,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.36,
72.363325943,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.83,% Core_Clocks,,,0.00,5.09,
72.363325943,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
72.363325943,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
72.363325943,S1-C2,Frontend_Bound,32.52,% Slots,,,0.00,5.37,
72.363325943,S1-C2,Bad_Speculation,14.10,% Slots,,,0.00,5.37,
72.363325943,S1-C2,Backend_Bound,23.53,% Slots,,,0.00,5.37,
72.363325943,S1-C2,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.37,
72.363325943,S1-C2,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C2,Backend_Bound.Memory_Bound,13.18,% Slots,,,0.00,5.09,
72.363325943,S1-C2,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.09,
72.363325943,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.36,
72.363325943,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
72.363325943,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
72.363325943,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.71,% Clocks,,,0.00,5.36,
72.363325943,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C3,Frontend_Bound,34.03,% Slots,,,0.00,5.37,
72.363325943,S1-C3,Bad_Speculation,13.03,% Slots,,,0.00,5.37,
72.363325943,S1-C3,Backend_Bound,14.44,% Slots,,,0.00,5.37,
72.363325943,S1-C3,Frontend_Bound.Frontend_Latency,20.65,% Slots,,rs_events.empty_end,0.00,5.35,
72.363325943,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.90,% Slots,,,0.00,5.37,
72.363325943,S1-C3,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.36,
72.363325943,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
72.363325943,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.38,% Core_Clocks,,,0.00,5.09,
72.363325943,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C4,Frontend_Bound,23.77,% Slots,,,0.00,5.37,
72.363325943,S1-C4,Bad_Speculation,15.50,% Slots,,,0.00,5.37,
72.363325943,S1-C4,Backend_Bound,28.42,% Slots,,,0.00,5.37,<==
72.363325943,S1-C4,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C4,Frontend_Bound.Frontend_Bandwidth,20.77,% Slots,,,0.00,5.37,
72.363325943,S1-C4,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C4,Backend_Bound.Memory_Bound,15.67,% Slots,,,0.00,5.09,
72.363325943,S1-C4,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.09,
72.363325943,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.36,
72.363325943,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
72.363325943,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.36,% Core_Clocks,,,0.00,5.36,
72.363325943,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
72.363325943,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
72.363325943,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.32,% Clocks,,,0.00,5.35,
72.363325943,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C5,Frontend_Bound,39.06,% Slots,,,0.00,5.36,<==
72.363325943,S1-C5,Bad_Speculation,12.77,% Slots,,,0.00,5.36,
72.363325943,S1-C5,Backend_Bound,16.63,% Slots,,,0.00,5.36,
72.363325943,S1-C5,Frontend_Bound.Frontend_Latency,20.03,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C5,Frontend_Bound.Frontend_Bandwidth,24.39,% Slots,,,0.00,5.36,
72.363325943,S1-C5,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.36,
72.363325943,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
72.363325943,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C6,Frontend_Bound,30.40,% Slots,,,0.00,5.36,
72.363325943,S1-C6,Bad_Speculation,11.19,% Slots,,,0.00,5.36,
72.363325943,S1-C6,Backend_Bound,28.09,% Slots,,,0.00,5.36,
72.363325943,S1-C6,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.81,% Slots,,,0.00,5.36,
72.363325943,S1-C6,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C6,Backend_Bound.Memory_Bound,24.55,% Slots,,,0.00,5.09,
72.363325943,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.42,% Clocks,,,0.00,5.35,
72.363325943,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
72.363325943,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
72.363325943,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
72.363325943,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
72.363325943,S1-C7,Frontend_Bound,25.44,% Slots,,,0.00,5.36,
72.363325943,S1-C7,Bad_Speculation,16.49,% Slots,,,0.00,5.36,
72.363325943,S1-C7,Backend_Bound,28.57,% Slots,,,0.00,5.36,
72.363325943,S1-C7,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.36,
72.363325943,S1-C7,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.1,
72.363325943,S1-C7,Backend_Bound.Memory_Bound,30.55,% Slots,,,0.00,5.09,
72.363325943,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.36,
72.363325943,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
72.363325943,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
72.363325943,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
72.363325943,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
72.363325943,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
72.363325943,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
73.853806912,S0-C0,Frontend_Bound,30.27,% Slots,,,0.00,5.09,
73.853806912,S0-C0,Bad_Speculation,11.54,% Slots,,,0.00,5.09,
73.853806912,S0-C0,Backend_Bound,31.15,% Slots,,,0.00,5.09,
73.853806912,S0-C0,Retiring,33.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
73.853806912,S0-C0,Frontend_Bound.Frontend_Latency,23.66,% Slots,,rs_events.empty_end,0.00,5.09,
73.853806912,S0-C0,Bad_Speculation.Branch_Mispredicts,11.36,% Slots,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S0-C0,Backend_Bound.Memory_Bound,14.08,% Slots,,,0.00,5.09,
73.853806912,S0-C0,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.09,
73.853806912,S0-C0,Retiring.Microcode_Sequencer,3.33,% Slots,,idq.ms_uops,0.00,5.09,<==
73.853806912,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.09,
73.853806912,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
73.853806912,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
73.853806912,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.19,% Clocks,,,0.00,5.1,
73.853806912,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C1,Backend_Bound,34.27,% Slots,,,0.00,5.36,
73.853806912,S0-C1,Backend_Bound.Memory_Bound,10.12,% Slots,,,0.00,5.36,
73.853806912,S0-C1,Backend_Bound.Core_Bound,24.15,% Slots,,,0.00,5.36,
73.853806912,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.66,% Clocks,,,0.00,5.1,<==
73.853806912,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C2,Frontend_Bound,24.33,% Slots,,,0.00,5.35,
73.853806912,S0-C2,Bad_Speculation,13.88,% Slots,,,0.00,5.35,
73.853806912,S0-C2,Backend_Bound,31.41,% Slots,,,0.00,5.35,
73.853806912,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.96,% Slots,,,0.00,5.12,
73.853806912,S0-C2,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.35,
73.853806912,S0-C2,Backend_Bound.Memory_Bound,12.39,% Slots,,,0.00,5.35,
73.853806912,S0-C2,Backend_Bound.Core_Bound,19.02,% Slots,,,0.00,5.35,
73.853806912,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.30,% Core_Clocks,,,0.00,5.35,
73.853806912,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.10,% Core_Clocks,,,0.00,5.36,
73.853806912,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
73.853806912,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
73.853806912,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.73,% Clocks,,,0.00,5.1,<==
73.853806912,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
73.853806912,S0-C3,Frontend_Bound,26.44,% Slots,,,0.00,5.36,
73.853806912,S0-C3,Bad_Speculation,11.46,% Slots,,,0.00,5.36,
73.853806912,S0-C3,Backend_Bound,26.42,% Slots,,,0.00,5.36,
73.853806912,S0-C3,Retiring,30.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
73.853806912,S0-C3,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.35,
73.853806912,S0-C3,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S0-C3,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.35,
73.853806912,S0-C3,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.35,
73.853806912,S0-C3,Retiring.Microcode_Sequencer,2.45,% Slots,,idq.ms_uops,0.00,5.09,<==
73.853806912,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.09,
73.853806912,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.58,% Clocks,,idq.ms_switches,0.00,5.09,
73.853806912,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.1,
73.853806912,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C4,Frontend_Bound,28.79,% Slots,,,0.00,5.36,
73.853806912,S0-C4,Bad_Speculation,18.25,% Slots,,,0.00,5.36,
73.853806912,S0-C4,Backend_Bound,18.29,% Slots,,,0.00,5.36,
73.853806912,S0-C4,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.36,
73.853806912,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.11,
73.853806912,S0-C4,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S0-C4,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.36,
73.853806912,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.08,
73.853806912,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
73.853806912,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.01,% Core_Clocks,,,0.00,5.34,
73.853806912,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.74,% Core_Clocks,,,0.00,5.36,
73.853806912,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.89,% Clocks,,,0.00,5.11,
73.853806912,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
73.853806912,S0-C5,Frontend_Bound,23.12,% Slots,,,0.00,5.36,
73.853806912,S0-C5,Bad_Speculation,10.41,% Slots,,,0.00,5.36,
73.853806912,S0-C5,Backend_Bound,28.86,% Slots,,,0.00,5.36,<==
73.853806912,S0-C5,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,0.00,5.35,
73.853806912,S0-C5,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S0-C5,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.35,
73.853806912,S0-C5,Backend_Bound.Core_Bound,12.13,% Slots,,,0.00,5.35,
73.853806912,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.57,% Clocks,,,0.00,5.09,
73.853806912,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
73.853806912,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
73.853806912,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.06,% Clocks,,,0.00,5.1,
73.853806912,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C6,Frontend_Bound,28.58,% Slots,,,0.00,5.36,
73.853806912,S0-C6,Bad_Speculation,12.60,% Slots,,,0.00,5.36,
73.853806912,S0-C6,Backend_Bound,26.99,% Slots,,,0.00,5.36,
73.853806912,S0-C6,Frontend_Bound.Frontend_Latency,19.35,% Slots,,rs_events.empty_end,0.00,5.36,
73.853806912,S0-C6,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S0-C6,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.36,
73.853806912,S0-C6,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.36,
73.853806912,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
73.853806912,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
73.853806912,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
73.853806912,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C7,Frontend_Bound,31.08,% Slots,,,0.00,5.36,
73.853806912,S0-C7,Bad_Speculation,10.91,% Slots,,,0.00,5.36,
73.853806912,S0-C7,Backend_Bound,29.02,% Slots,,,0.00,5.36,
73.853806912,S0-C7,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.35,
73.853806912,S0-C7,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S0-C7,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.35,
73.853806912,S0-C7,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.35,
73.853806912,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
73.853806912,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
73.853806912,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
73.853806912,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.11,% Clocks,,,0.00,5.1,
73.853806912,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C0,Frontend_Bound,30.09,% Slots,,,0.00,5.36,
73.853806912,S1-C0,Bad_Speculation,17.10,% Slots,,,0.00,5.36,
73.853806912,S1-C0,Backend_Bound,24.24,% Slots,,,0.00,5.36,
73.853806912,S1-C0,Frontend_Bound.Frontend_Latency,34.85,% Slots,,rs_events.empty_end,0.00,5.36,
73.853806912,S1-C0,Bad_Speculation.Branch_Mispredicts,16.84,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S1-C0,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.36,
73.853806912,S1-C0,Backend_Bound.Core_Bound,10.07,% Slots,,,0.00,5.36,
73.853806912,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.09,
73.853806912,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
73.853806912,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C1,Frontend_Bound,20.45,% Slots,,,0.00,5.36,
73.853806912,S1-C1,Bad_Speculation,12.10,% Slots,,,0.00,5.36,
73.853806912,S1-C1,Backend_Bound,33.47,% Slots,,,0.00,5.36,
73.853806912,S1-C1,Retiring,35.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
73.853806912,S1-C1,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.35,
73.853806912,S1-C1,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S1-C1,Backend_Bound.Memory_Bound,15.20,% Slots,,,0.00,5.35,
73.853806912,S1-C1,Backend_Bound.Core_Bound,18.27,% Slots,,,0.00,5.35,
73.853806912,S1-C1,Retiring.Microcode_Sequencer,1.56,% Slots,,idq.ms_uops,0.00,5.09,<==
73.853806912,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.09,
73.853806912,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
73.853806912,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.30,% Clocks,,,0.00,5.1,
73.853806912,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C2,Frontend_Bound,30.70,% Slots,,,0.00,5.35,
73.853806912,S1-C2,Bad_Speculation,18.49,% Slots,,,0.00,5.35,
73.853806912,S1-C2,Backend_Bound,17.88,% Slots,,,0.00,5.35,
73.853806912,S1-C2,Retiring,34.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
73.853806912,S1-C2,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.35,
73.853806912,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.11,
73.853806912,S1-C2,Bad_Speculation.Branch_Mispredicts,18.24,% Slots,,br_misp_retired.all_branches,0.00,5.35,
73.853806912,S1-C2,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.35,
73.853806912,S1-C2,Retiring.Microcode_Sequencer,1.11,% Slots,,idq.ms_uops,0.00,5.08,<==
73.853806912,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
73.853806912,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.25,% Clocks,,idq.ms_switches,0.00,5.09,
73.853806912,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.82,% Core_Clocks,,,0.00,5.35,
73.853806912,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
73.853806912,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
73.853806912,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
73.853806912,S1-C3,Frontend_Bound,33.13,% Slots,,,0.00,5.36,
73.853806912,S1-C3,Bad_Speculation,10.42,% Slots,,,0.00,5.36,
73.853806912,S1-C3,Backend_Bound,16.69,% Slots,,,0.00,5.36,
73.853806912,S1-C3,Frontend_Bound.Frontend_Latency,23.05,% Slots,,rs_events.empty_end,0.00,5.36,<==
73.853806912,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.06,% Slots,,,0.00,5.11,
73.853806912,S1-C3,Bad_Speculation.Branch_Mispredicts,10.14,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S1-C3,Backend_Bound.Memory_Bound,10.04,% Slots,,,0.00,5.36,
73.853806912,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.09,
73.853806912,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.66,% Core_Clocks,,,0.00,5.36,
73.853806912,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C4,Frontend_Bound,25.89,% Slots,,,0.00,5.36,
73.853806912,S1-C4,Bad_Speculation,16.94,% Slots,,,0.00,5.36,
73.853806912,S1-C4,Backend_Bound,23.28,% Slots,,,0.00,5.36,
73.853806912,S1-C4,Retiring,33.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
73.853806912,S1-C4,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.36,
73.853806912,S1-C4,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.35,
73.853806912,S1-C4,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.36,
73.853806912,S1-C4,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.36,
73.853806912,S1-C4,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.08,<==
73.853806912,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.1,
73.853806912,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
73.853806912,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
73.853806912,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.80,% Clocks,,,0.00,5.1,
73.853806912,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
73.853806912,S1-C5,Frontend_Bound,29.68,% Slots,,,0.00,5.36,
73.853806912,S1-C5,Bad_Speculation,12.22,% Slots,,,0.00,5.36,
73.853806912,S1-C5,Backend_Bound,30.14,% Slots,,,0.00,5.36,<==
73.853806912,S1-C5,Frontend_Bound.Frontend_Latency,25.00,% Slots,,rs_events.empty_end,0.00,5.36,
73.853806912,S1-C5,Bad_Speculation.Branch_Mispredicts,12.07,% Slots,,br_misp_retired.all_branches,0.00,5.35,
73.853806912,S1-C5,Backend_Bound.Memory_Bound,15.05,% Slots,,,0.00,5.36,
73.853806912,S1-C5,Backend_Bound.Core_Bound,15.08,% Slots,,,0.00,5.36,
73.853806912,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.09,
73.853806912,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
73.853806912,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
73.853806912,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.853806912,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.07,% Clocks,,,0.00,5.1,
73.853806912,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C6,Frontend_Bound,32.98,% Slots,,,0.00,5.36,
73.853806912,S1-C6,Bad_Speculation,11.58,% Slots,,,0.00,5.36,
73.853806912,S1-C6,Backend_Bound,27.39,% Slots,,,0.00,5.36,
73.853806912,S1-C6,Frontend_Bound.Frontend_Latency,23.27,% Slots,,rs_events.empty_end,0.00,5.36,
73.853806912,S1-C6,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.36,
73.853806912,S1-C6,Backend_Bound.Memory_Bound,16.35,% Slots,,,0.00,5.36,
73.853806912,S1-C6,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.36,
73.853806912,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.09,
73.853806912,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
73.853806912,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
73.853806912,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.853806912,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.45,% Clocks,,,0.00,5.1,
73.853806912,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
73.853806912,S1-C7,Frontend_Bound,29.51,% Slots,,,0.00,5.35,
73.853806912,S1-C7,Bad_Speculation,18.20,% Slots,,,0.00,5.35,
73.853806912,S1-C7,Backend_Bound,22.05,% Slots,,,0.00,5.35,
73.853806912,S1-C7,Frontend_Bound.Frontend_Latency,25.40,% Slots,,rs_events.empty_end,0.00,5.35,
73.853806912,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.13,
73.853806912,S1-C7,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,5.35,
73.853806912,S1-C7,Backend_Bound.Memory_Bound,10.30,% Slots,,,0.00,5.35,
73.853806912,S1-C7,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.35,
73.853806912,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
73.853806912,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.34,% Core_Clocks,,,0.00,5.37,
73.853806912,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
73.853806912,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
73.853806912,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.16,% Clocks,,,0.00,5.1,
73.853806912,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
73.853806912,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
73.853806912,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
73.853806912,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
73.853806912,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
73.853806912,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
73.853806912,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
73.853806912,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
75.339574849,S0-C0,Frontend_Bound,32.61,% Slots,,,0.00,5.14,
75.339574849,S0-C0,Backend_Bound,28.85,% Slots,,,0.00,5.14,
75.339574849,S0-C0,Frontend_Bound.Frontend_Latency,24.11,% Slots,,rs_events.empty_end,0.00,5.13,<==
75.339574849,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.10,% Slots,,,0.00,5.14,
75.339574849,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.42,
75.339574849,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
75.339574849,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.99,% Core_Clocks,,,0.00,5.13,
75.339574849,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C1,Frontend_Bound,30.53,% Slots,,,0.00,5.14,
75.339574849,S0-C1,Bad_Speculation,20.72,% Slots,,,0.00,5.14,
75.339574849,S0-C1,Frontend_Bound.Frontend_Latency,19.10,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S0-C1,Frontend_Bound.Frontend_Bandwidth,60.30,% Slots,,,0.00,5.14,<==
75.339574849,S0-C1,Bad_Speculation.Branch_Mispredicts,20.42,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.28,% Clocks,,,0.00,5.41,
75.339574849,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
75.339574849,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.53,% Core_Clocks,,,0.00,5.13,
75.339574849,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.68,% Core_Clocks,,,0.00,5.13,
75.339574849,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C2,Frontend_Bound,39.52,% Slots,,,0.00,5.14,
75.339574849,S0-C2,Bad_Speculation,11.43,% Slots,,,0.00,5.14,
75.339574849,S0-C2,Backend_Bound,28.37,% Slots,,,0.00,5.14,
75.339574849,S0-C2,Frontend_Bound.Frontend_Latency,34.63,% Slots,,rs_events.empty_end,0.00,5.13,
75.339574849,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.51,% Slots,,,0.00,5.14,
75.339574849,S0-C2,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S0-C2,Backend_Bound.Memory_Bound,90.19,% Slots,,,0.00,5.13,
75.339574849,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.12,% Clocks,,,0.00,5.41,
75.339574849,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
75.339574849,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.06,% Core_Clocks,,,0.00,5.13,
75.339574849,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
75.339574849,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
75.339574849,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C3,Backend_Bound,48.84,% Slots,,,0.00,5.13,
75.339574849,S0-C3,Backend_Bound.Core_Bound,39.13,% Slots,,,0.00,5.13,
75.339574849,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.64,% Clocks,,,0.00,5.11,<==
75.339574849,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C4,Frontend_Bound,34.50,% Slots,,,0.00,5.14,
75.339574849,S0-C4,Bad_Speculation,10.04,% Slots,,,0.00,5.14,
75.339574849,S0-C4,Backend_Bound,30.69,% Slots,,,0.00,5.14,
75.339574849,S0-C4,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
75.339574849,S0-C4,Frontend_Bound.Frontend_Latency,24.07,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S0-C4,Frontend_Bound.Frontend_Bandwidth,42.46,% Slots,,,0.00,5.14,
75.339574849,S0-C4,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S0-C4,Backend_Bound.Memory_Bound,87.91,% Slots,,,0.00,5.14,
75.339574849,S0-C4,Retiring.Microcode_Sequencer,3.45,% Slots,,idq.ms_uops,0.00,5.42,
75.339574849,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.17,% Clocks,,,0.00,5.41,
75.339574849,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
75.339574849,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.96,% Clocks,,idq.ms_switches,0.00,5.41,
75.339574849,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.12,% Core_Clocks,,,0.00,5.13,<==
75.339574849,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
75.339574849,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
75.339574849,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.77,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
75.339574849,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C5,Backend_Bound,48.39,% Slots,,,0.00,5.13,
75.339574849,S0-C5,Backend_Bound.Core_Bound,38.50,% Slots,,,0.00,5.13,
75.339574849,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,95.29,% Clocks,,,0.00,5.11,<==
75.339574849,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C6,Frontend_Bound,20.47,% Slots,,,0.00,5.14,
75.339574849,S0-C6,Bad_Speculation,12.77,% Slots,,,0.00,5.14,
75.339574849,S0-C6,Backend_Bound,36.77,% Slots,,,0.00,5.14,
75.339574849,S0-C6,Frontend_Bound.Frontend_Latency,15.41,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S0-C6,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S0-C6,Backend_Bound.Memory_Bound,40.36,% Slots,,,0.00,5.14,
75.339574849,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.55,% Clocks,,,0.00,5.4,
75.339574849,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
75.339574849,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
75.339574849,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C7,Frontend_Bound,32.80,% Slots,,,0.00,5.13,
75.339574849,S0-C7,Bad_Speculation,13.94,% Slots,,,0.00,5.13,
75.339574849,S0-C7,Backend_Bound,31.72,% Slots,,,0.00,5.13,
75.339574849,S0-C7,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S0-C7,Frontend_Bound.Frontend_Bandwidth,63.05,% Slots,,,0.00,5.13,
75.339574849,S0-C7,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.13,
75.339574849,S0-C7,Backend_Bound.Memory_Bound,39.88,% Slots,,,0.00,5.13,
75.339574849,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.4,
75.339574849,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
75.339574849,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.16,% Core_Clocks,,,0.00,5.13,<==
75.339574849,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
75.339574849,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C0,Frontend_Bound,30.58,% Slots,,,0.00,5.14,
75.339574849,S1-C0,Bad_Speculation,12.80,% Slots,,,0.00,5.14,
75.339574849,S1-C0,Backend_Bound,34.12,% Slots,,,0.00,5.14,
75.339574849,S1-C0,Retiring,14.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
75.339574849,S1-C0,Bad_Speculation.Branch_Mispredicts,12.68,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S1-C0,Backend_Bound.Memory_Bound,13.81,% Slots,,,0.00,5.14,
75.339574849,S1-C0,Backend_Bound.Core_Bound,20.31,% Slots,,,0.00,5.14,
75.339574849,S1-C0,Retiring.Microcode_Sequencer,5.09,% Slots,,idq.ms_uops,0.00,5.41,
75.339574849,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.42,
75.339574849,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
75.339574849,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
75.339574849,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.11,% Clocks,,,0.00,5.12,<==
75.339574849,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C1,Backend_Bound,39.04,% Slots,,,0.00,5.14,
75.339574849,S1-C1,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.14,
75.339574849,S1-C1,Backend_Bound.Core_Bound,24.26,% Slots,,,0.00,5.14,
75.339574849,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
75.339574849,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.55,% Clocks,,,0.00,5.12,<==
75.339574849,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
75.339574849,S1-C2,Frontend_Bound,26.09,% Slots,,,0.00,5.13,
75.339574849,S1-C2,Bad_Speculation,13.26,% Slots,,,0.00,5.13,
75.339574849,S1-C2,Backend_Bound,35.16,% Slots,,,0.00,5.13,
75.339574849,S1-C2,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,0.00,5.13,
75.339574849,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.57,% Slots,,,0.00,5.13,
75.339574849,S1-C2,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.13,
75.339574849,S1-C2,Backend_Bound.Core_Bound,83.85,% Slots,,,0.00,5.13,<==
75.339574849,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.41,
75.339574849,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
75.339574849,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.47,% Core_Clocks,,,0.00,5.13,
75.339574849,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.21,% Core_Clocks,,,0.00,5.13,
75.339574849,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C3,Frontend_Bound,33.84,% Slots,,,0.00,5.14,<==
75.339574849,S1-C3,Backend_Bound,20.32,% Slots,,,0.00,5.13,
75.339574849,S1-C3,Frontend_Bound.Frontend_Latency,18.55,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.55,% Slots,,,0.00,5.14,
75.339574849,S1-C3,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.13,
75.339574849,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.4,
75.339574849,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
75.339574849,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.43,% Core_Clocks,,,0.00,5.13,
75.339574849,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
75.339574849,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C4,Frontend_Bound,31.05,% Slots,,,0.00,5.14,<==
75.339574849,S1-C4,Bad_Speculation,14.67,% Slots,,,0.00,5.14,
75.339574849,S1-C4,Backend_Bound,28.98,% Slots,,,0.00,5.14,
75.339574849,S1-C4,Retiring,19.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
75.339574849,S1-C4,Frontend_Bound.Frontend_Latency,16.30,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.43,% Slots,,,0.00,5.14,
75.339574849,S1-C4,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S1-C4,Backend_Bound.Memory_Bound,11.93,% Slots,,,0.00,5.14,
75.339574849,S1-C4,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.14,
75.339574849,S1-C4,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.41,
75.339574849,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.69,% Clocks,,,0.00,5.41,
75.339574849,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
75.339574849,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.41,% Clocks,,idq.ms_switches,0.00,5.41,
75.339574849,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.45,% Core_Clocks,,,0.00,5.13,
75.339574849,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.91,% Core_Clocks,,,0.00,5.13,
75.339574849,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
75.339574849,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C5,Frontend_Bound,31.01,% Slots,,,0.00,5.13,<==
75.339574849,S1-C5,Bad_Speculation,17.96,% Slots,,,0.00,5.13,
75.339574849,S1-C5,Backend_Bound,27.78,% Slots,,,0.00,5.13,
75.339574849,S1-C5,Bad_Speculation.Branch_Mispredicts,17.41,% Slots,,br_misp_retired.all_branches,0.00,5.13,
75.339574849,S1-C5,Backend_Bound.Memory_Bound,16.71,% Slots,,,0.00,5.13,
75.339574849,S1-C5,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.13,
75.339574849,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
75.339574849,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C6,Frontend_Bound,24.12,% Slots,,,0.00,5.14,
75.339574849,S1-C6,Bad_Speculation,19.35,% Slots,,,0.00,5.14,
75.339574849,S1-C6,Backend_Bound,24.62,% Slots,,,0.00,5.14,
75.339574849,S1-C6,Bad_Speculation.Branch_Mispredicts,18.75,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S1-C6,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.14,<==
75.339574849,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C7,Frontend_Bound,29.13,% Slots,,,0.00,5.14,
75.339574849,S1-C7,Bad_Speculation,12.82,% Slots,,,0.00,5.14,
75.339574849,S1-C7,Backend_Bound,35.75,% Slots,,,0.00,5.14,
75.339574849,S1-C7,Frontend_Bound.Frontend_Latency,23.59,% Slots,,rs_events.empty_end,0.00,5.14,
75.339574849,S1-C7,Frontend_Bound.Frontend_Bandwidth,24.37,% Slots,,,0.00,5.14,
75.339574849,S1-C7,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.14,
75.339574849,S1-C7,Backend_Bound.Memory_Bound,39.78,% Slots,,,0.00,5.14,
75.339574849,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.08,% Clocks,,,0.00,5.4,
75.339574849,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
75.339574849,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.51,% Core_Clocks,,,0.00,5.13,
75.339574849,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
75.339574849,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
75.339574849,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
75.339574849,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
75.339574849,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
75.339574849,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
75.339574849,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
76.840441038,S0-C0,Frontend_Bound,69.60,% Slots,,,0.00,5.32,
76.840441038,S0-C0,Bad_Speculation,11.93,% Slots,,,0.00,5.32,
76.840441038,S0-C0,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C0,Frontend_Bound.Frontend_Bandwidth,25.85,% Slots,,,0.00,5.32,
76.840441038,S0-C0,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.32,
76.840441038,S0-C0,Retiring.Microcode_Sequencer,11.68,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.83,% Clocks,,idq.ms_switches,0.00,5.06,
76.840441038,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.87,% Core_Clocks,,,0.00,5.33,<==
76.840441038,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
76.840441038,S0-C1,Frontend_Bound,51.68,% Slots,,,0.00,5.31,
76.840441038,S0-C1,Backend_Bound,17.47,% Slots,,,0.00,5.31,
76.840441038,S0-C1,Retiring,16.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C1,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.31,<==
76.840441038,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.31,
76.840441038,S0-C1,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.88,% Clocks,,,0.00,5.06,
76.840441038,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.840441038,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.88,% Clocks,,idq.ms_switches,0.00,5.06,
76.840441038,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.33,
76.840441038,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
76.840441038,S0-C2,Frontend_Bound,47.04,% Slots,,,0.00,5.31,
76.840441038,S0-C2,Backend_Bound,30.37,% Slots,,,0.00,5.31,
76.840441038,S0-C2,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C2,Frontend_Bound.Frontend_Latency,31.81,% Slots,,rs_events.empty_end,0.00,5.31,<==
76.840441038,S0-C2,Backend_Bound.Memory_Bound,14.64,% Slots,,,0.00,5.06,
76.840441038,S0-C2,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.06,
76.840441038,S0-C2,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.06,
76.840441038,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.840441038,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.06,
76.840441038,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
76.840441038,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
76.840441038,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
76.840441038,S0-C3,Frontend_Bound,40.62,% Slots,,,0.00,5.32,
76.840441038,S0-C3,Backend_Bound,32.70,% Slots,,,0.00,5.32,
76.840441038,S0-C3,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C3,Frontend_Bound.Frontend_Latency,41.54,% Slots,,rs_events.empty_end,0.00,5.32,<==
76.840441038,S0-C3,Backend_Bound.Memory_Bound,19.07,% Slots,,,0.00,5.06,
76.840441038,S0-C3,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.06,
76.840441038,S0-C3,Retiring.Microcode_Sequencer,13.85,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.06,
76.840441038,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.840441038,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.06,
76.840441038,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
76.840441038,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
76.840441038,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
76.840441038,S0-C4,Frontend_Bound,38.13,% Slots,,,0.00,5.32,
76.840441038,S0-C4,Backend_Bound,38.49,% Slots,,,0.00,5.32,
76.840441038,S0-C4,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C4,Frontend_Bound.Frontend_Latency,96.99,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S0-C4,Backend_Bound.Memory_Bound,26.87,% Slots,,,0.00,5.06,<==
76.840441038,S0-C4,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.06,
76.840441038,S0-C4,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.32,
76.840441038,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
76.840441038,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.28,
76.840441038,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
76.840441038,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
76.840441038,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C5,Frontend_Bound,35.23,% Slots,,,0.00,5.32,
76.840441038,S0-C5,Backend_Bound,41.25,% Slots,,,0.00,5.32,<==
76.840441038,S0-C5,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C5,Frontend_Bound.Frontend_Latency,50.09,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S0-C5,Backend_Bound.Memory_Bound,23.08,% Slots,,,0.00,5.06,
76.840441038,S0-C5,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.06,
76.840441038,S0-C5,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.32,
76.840441038,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
76.840441038,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.74,% Clocks,,idq.ms_switches,0.00,5.28,
76.840441038,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
76.840441038,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
76.840441038,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C6,Frontend_Bound,38.86,% Slots,,,0.00,5.32,
76.840441038,S0-C6,Backend_Bound,38.51,% Slots,,,0.00,5.32,
76.840441038,S0-C6,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C6,Frontend_Bound.Frontend_Latency,78.09,% Slots,,rs_events.empty_end,0.00,5.32,<==
76.840441038,S0-C6,Backend_Bound.Memory_Bound,47.34,% Slots,,,0.00,5.06,
76.840441038,S0-C6,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.77,% Clocks,,,0.00,5.32,
76.840441038,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
76.840441038,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.25,% Clocks,,idq.ms_switches,0.00,5.28,
76.840441038,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
76.840441038,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
76.840441038,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C7,Frontend_Bound,36.09,% Slots,,,0.00,5.32,
76.840441038,S0-C7,Backend_Bound,40.08,% Slots,,,0.00,5.32,
76.840441038,S0-C7,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S0-C7,Frontend_Bound.Frontend_Latency,64.95,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S0-C7,Backend_Bound.Memory_Bound,25.44,% Slots,,,0.00,5.05,<==
76.840441038,S0-C7,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.05,
76.840441038,S0-C7,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.90,% Clocks,,,0.00,5.32,
76.840441038,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
76.840441038,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.02,% Clocks,,idq.ms_switches,0.00,5.29,
76.840441038,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
76.840441038,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
76.840441038,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C0,Frontend_Bound,36.42,% Slots,,,0.00,5.32,
76.840441038,S1-C0,Backend_Bound,39.82,% Slots,,,0.00,5.32,
76.840441038,S1-C0,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C0,Retiring.Microcode_Sequencer,14.68,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.32,
76.840441038,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
76.840441038,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.29,
76.840441038,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
76.840441038,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
76.840441038,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C1,Frontend_Bound,31.81,% Slots,,,0.00,5.32,
76.840441038,S1-C1,Backend_Bound,44.69,% Slots,,,0.00,5.32,
76.840441038,S1-C1,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C1,Frontend_Bound.Frontend_Latency,83.03,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S1-C1,Backend_Bound.Memory_Bound,47.92,% Slots,,,0.00,5.05,
76.840441038,S1-C1,Retiring.Microcode_Sequencer,15.84,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.32,
76.840441038,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
76.840441038,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.29,
76.840441038,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
76.840441038,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
76.840441038,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C2,Frontend_Bound,33.81,% Slots,,,0.00,5.32,
76.840441038,S1-C2,Backend_Bound,42.02,% Slots,,,0.00,5.32,
76.840441038,S1-C2,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C2,Frontend_Bound.Frontend_Latency,61.78,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S1-C2,Backend_Bound.Memory_Bound,33.88,% Slots,,,0.00,5.06,
76.840441038,S1-C2,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.32,
76.840441038,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
76.840441038,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.29,
76.840441038,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
76.840441038,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
76.840441038,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C3,Frontend_Bound,32.95,% Slots,,,0.00,5.32,<==
76.840441038,S1-C3,Backend_Bound,14.22,% Slots,,,0.00,5.32,
76.840441038,S1-C3,Frontend_Bound.Frontend_Latency,17.69,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.25,% Slots,,,0.00,5.32,
76.840441038,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.32,
76.840441038,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
76.840441038,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,79.01,% Core_Clocks,,,0.00,5.33,
76.840441038,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C4,Frontend_Bound,37.54,% Slots,,,0.00,5.32,
76.840441038,S1-C4,Backend_Bound,39.00,% Slots,,,0.00,5.32,
76.840441038,S1-C4,Retiring,18.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C4,Frontend_Bound.Frontend_Latency,28.36,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S1-C4,Backend_Bound.Memory_Bound,25.18,% Slots,,,0.00,5.06,
76.840441038,S1-C4,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.06,
76.840441038,S1-C4,Retiring.Microcode_Sequencer,14.74,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.32,
76.840441038,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
76.840441038,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.3,
76.840441038,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,<==
76.840441038,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
76.840441038,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C5,Frontend_Bound,31.22,% Slots,,,0.00,5.32,
76.840441038,S1-C5,Backend_Bound,32.54,% Slots,,,0.00,5.32,<==
76.840441038,S1-C5,Retiring,19.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C5,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.32,
76.840441038,S1-C5,Retiring.Microcode_Sequencer,15.85,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.32,
76.840441038,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
76.840441038,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.3,
76.840441038,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.47,% Slots,,,0.00,5.32,
76.840441038,S1-C6,Bad_Speculation.Branch_Mispredicts,23.97,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
76.840441038,S1-C6,Backend_Bound.Memory_Bound,16.36,% Slots,,,0.00,5.05,
76.840441038,S1-C6,Retiring.Microcode_Sequencer,14.92,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C6,Bad_Speculation,24.36,% Slots,,,0.00,5.32,
76.840441038,S1-C6,Backend_Bound,21.01,% Slots,,,0.00,5.32,
76.840441038,S1-C6,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.3,
76.840441038,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.14,% Core_Clocks,,,0.00,5.33,
76.840441038,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
76.840441038,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C7,Frontend_Bound,28.96,% Slots,,,0.00,5.32,
76.840441038,S1-C7,Backend_Bound,45.73,% Slots,,,0.00,5.32,
76.840441038,S1-C7,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
76.840441038,S1-C7,Frontend_Bound.Frontend_Latency,40.58,% Slots,,rs_events.empty_end,0.00,5.32,
76.840441038,S1-C7,Backend_Bound.Core_Bound,94.59,% Slots,,,0.00,5.06,<==
76.840441038,S1-C7,Retiring.Microcode_Sequencer,14.99,% Slots,,idq.ms_uops,0.00,5.31,
76.840441038,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.32,
76.840441038,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
76.840441038,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.3,
76.840441038,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
76.840441038,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
76.840441038,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
77.676384101,S0-C0,Frontend_Bound,42.30,% Slots,,,0.00,5.28,<==
77.676384101,S0-C0,Retiring,26.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
77.676384101,S0-C0,Frontend_Bound.Frontend_Latency,16.65,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.27,
77.676384101,S0-C0,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.18,
77.676384101,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.41,% Clocks,,,0.00,5.21,
77.676384101,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
77.676384101,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.86,% Clocks,,idq.ms_switches,0.00,5.21,
77.676384101,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.46,% Core_Clocks,,,0.00,5.26,
77.676384101,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
77.676384101,S0-C1,Frontend_Bound,50.21,% Slots,,,0.00,5.28,
77.676384101,S0-C1,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
77.676384101,S0-C1,Frontend_Bound.Frontend_Bandwidth,28.36,% Slots,,,0.00,5.27,
77.676384101,S0-C1,Retiring.Microcode_Sequencer,11.87,% Slots,,idq.ms_uops,0.00,5.19,
77.676384101,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.21,
77.676384101,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.27,<==
77.676384101,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
77.676384101,S0-C2,Frontend_Bound,23.26,% Slots,,,0.00,5.27,
77.676384101,S0-C2,Bad_Speculation,12.91,% Slots,,,0.00,5.27,
77.676384101,S0-C2,Backend_Bound,20.71,% Slots,,,0.00,5.27,
77.676384101,S0-C2,Retiring,25.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
77.676384101,S0-C2,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.27,
77.676384101,S0-C2,Backend_Bound.Core_Bound,27.33,% Slots,,,0.00,5.27,
77.676384101,S0-C2,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.19,<==
77.676384101,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.94,% Clocks,,idq.ms_switches,0.00,5.21,
77.676384101,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.40,% Clocks,,,0.00,5.26,
77.676384101,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
77.676384101,S0-C3,Frontend_Bound,33.99,% Slots,,,0.00,5.28,
77.676384101,S0-C3,Backend_Bound,42.22,% Slots,,,0.00,5.28,
77.676384101,S0-C3,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
77.676384101,S0-C3,Frontend_Bound.Frontend_Latency,42.76,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S0-C3,Backend_Bound.Memory_Bound,32.97,% Slots,,,0.00,5.27,
77.676384101,S0-C3,Retiring.Microcode_Sequencer,12.12,% Slots,,idq.ms_uops,0.00,5.19,
77.676384101,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.21,
77.676384101,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
77.676384101,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.21,
77.676384101,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
77.676384101,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.676384101,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
77.676384101,S0-C4,Frontend_Bound,35.01,% Slots,,,0.00,5.28,
77.676384101,S0-C4,Backend_Bound,41.52,% Slots,,,0.00,5.28,
77.676384101,S0-C4,Retiring,29.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
77.676384101,S0-C4,Frontend_Bound.Frontend_Latency,47.81,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S0-C4,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.27,
77.676384101,S0-C4,Backend_Bound.Core_Bound,29.89,% Slots,,,0.00,5.27,<==
77.676384101,S0-C4,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.2,
77.676384101,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.05,
77.676384101,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.13,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.676384101,S0-C4-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C5,Frontend_Bound,36.84,% Slots,,,0.00,5.29,
77.676384101,S0-C5,Backend_Bound,40.83,% Slots,,,0.00,5.29,
77.676384101,S0-C5,Retiring,16.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
77.676384101,S0-C5,Frontend_Bound.Frontend_Latency,40.14,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S0-C5,Backend_Bound.Memory_Bound,32.17,% Slots,,,0.00,5.27,
77.676384101,S0-C5,Retiring.Microcode_Sequencer,12.44,% Slots,,idq.ms_uops,0.00,5.2,
77.676384101,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.06,
77.676384101,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
77.676384101,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.676384101,S0-C5-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C6,Frontend_Bound,34.78,% Slots,,,0.00,5.29,
77.676384101,S0-C6,Backend_Bound,41.94,% Slots,,,0.00,5.29,
77.676384101,S0-C6,Retiring,16.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
77.676384101,S0-C6,Frontend_Bound.Frontend_Latency,42.03,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S0-C6,Backend_Bound.Memory_Bound,45.29,% Slots,,,0.00,5.27,
77.676384101,S0-C6,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.2,
77.676384101,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.06,
77.676384101,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
77.676384101,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.676384101,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C7,Frontend_Bound,33.84,% Slots,,,0.00,5.29,
77.676384101,S0-C7,Backend_Bound,42.63,% Slots,,,0.00,5.29,
77.676384101,S0-C7,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
77.676384101,S0-C7,Frontend_Bound.Frontend_Latency,33.10,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S0-C7,Backend_Bound.Memory_Bound,25.50,% Slots,,,0.00,5.27,<==
77.676384101,S0-C7,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.27,
77.676384101,S0-C7,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.21,
77.676384101,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.18,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
77.676384101,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.676384101,S0-C7-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C0,Frontend_Bound,34.25,% Slots,,,0.00,5.28,
77.676384101,S1-C0,Backend_Bound,40.48,% Slots,,,0.00,5.28,
77.676384101,S1-C0,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
77.676384101,S1-C0,Frontend_Bound.Frontend_Latency,36.63,% Slots,,rs_events.empty_end,0.00,5.28,
77.676384101,S1-C0,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.28,
77.676384101,S1-C0,Backend_Bound.Core_Bound,29.25,% Slots,,,0.00,5.28,<==
77.676384101,S1-C0,Retiring.Microcode_Sequencer,14.11,% Slots,,idq.ms_uops,0.00,5.22,
77.676384101,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.06,
77.676384101,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.06,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
77.676384101,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.01,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
77.676384101,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C1,Frontend_Bound,33.31,% Slots,,,0.00,5.28,
77.676384101,S1-C1,Backend_Bound,41.09,% Slots,,,0.00,5.28,
77.676384101,S1-C1,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
77.676384101,S1-C1,Frontend_Bound.Frontend_Latency,35.27,% Slots,,rs_events.empty_end,0.00,5.28,
77.676384101,S1-C1,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.28,<==
77.676384101,S1-C1,Backend_Bound.Core_Bound,17.30,% Slots,,,0.00,5.28,
77.676384101,S1-C1,Retiring.Microcode_Sequencer,15.63,% Slots,,idq.ms_uops,0.00,5.22,
77.676384101,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.06,
77.676384101,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.32,% Clocks,,idq.ms_switches,0.00,5.0,
77.676384101,S1-C1-T0,MUX,5.00,%,,,0.00,100.0,
77.676384101,S1-C2,Frontend_Bound,34.01,% Slots,,,0.00,5.28,
77.676384101,S1-C2,Backend_Bound,40.93,% Slots,,,0.00,5.28,<==
77.676384101,S1-C2,Retiring,12.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
77.676384101,S1-C2,Frontend_Bound.Frontend_Latency,24.30,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S1-C2,Backend_Bound.Memory_Bound,20.86,% Slots,,,0.00,5.27,
77.676384101,S1-C2,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.27,
77.676384101,S1-C2,Retiring.Microcode_Sequencer,7.77,% Slots,,idq.ms_uops,0.00,5.22,
77.676384101,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.07,
77.676384101,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.78,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S1-C2-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C3,Frontend_Bound,33.97,% Slots,,,0.00,5.28,<==
77.676384101,S1-C3,Backend_Bound,13.29,% Slots,,,0.00,5.28,
77.676384101,S1-C3,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.28,
77.676384101,S1-C3,Frontend_Bound.Frontend_Bandwidth,17.95,% Slots,,,0.00,5.28,
77.676384101,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.08,
77.676384101,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.12,% Core_Clocks,,,0.00,5.27,
77.676384101,S1-C3-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C4,Frontend_Bound,33.79,% Slots,,,0.00,5.28,
77.676384101,S1-C4,Backend_Bound,40.35,% Slots,,,0.00,5.28,
77.676384101,S1-C4,Backend_Bound.Memory_Bound,44.03,% Slots,,,0.00,5.27,
77.676384101,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
77.676384101,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
77.676384101,S1-C5,Frontend_Bound,30.31,% Slots,,,0.00,5.29,<==
77.676384101,S1-C5,Bad_Speculation,16.09,% Slots,,,0.00,5.29,
77.676384101,S1-C5,Backend_Bound,18.82,% Slots,,,0.00,5.29,
77.676384101,S1-C5,Retiring,24.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
77.676384101,S1-C5,Frontend_Bound.Frontend_Latency,18.40,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S1-C5,Frontend_Bound.Frontend_Bandwidth,17.04,% Slots,,,0.00,5.28,
77.676384101,S1-C5,Bad_Speculation.Branch_Mispredicts,15.88,% Slots,,br_misp_retired.all_branches,0.00,5.28,
77.676384101,S1-C5,Backend_Bound.Memory_Bound,59.81,% Slots,,,0.00,5.27,
77.676384101,S1-C5,Retiring.Microcode_Sequencer,2.23,% Slots,,idq.ms_uops,0.00,5.24,
77.676384101,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.09,
77.676384101,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.38,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
77.676384101,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
77.676384101,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.20,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
77.676384101,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
77.676384101,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C6,Frontend_Bound,32.97,% Slots,,,0.00,5.28,
77.676384101,S1-C6,Backend_Bound,41.16,% Slots,,,0.00,5.28,<==
77.676384101,S1-C6,Frontend_Bound.Frontend_Latency,31.03,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S1-C6,Backend_Bound.Memory_Bound,23.00,% Slots,,,0.00,5.27,
77.676384101,S1-C6,Backend_Bound.Core_Bound,18.16,% Slots,,,0.00,5.27,
77.676384101,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.676384101,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
77.676384101,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
77.676384101,S1-C7,Frontend_Bound,28.31,% Slots,,,0.00,5.28,
77.676384101,S1-C7,Backend_Bound,46.82,% Slots,,,0.00,5.28,
77.676384101,S1-C7,Retiring,30.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
77.676384101,S1-C7,Frontend_Bound.Frontend_Latency,28.06,% Slots,,rs_events.empty_end,0.00,5.27,
77.676384101,S1-C7,Backend_Bound.Memory_Bound,12.67,% Slots,,,0.00,5.27,
77.676384101,S1-C7,Backend_Bound.Core_Bound,34.15,% Slots,,,0.00,5.27,<==
77.676384101,S1-C7,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.24,
77.676384101,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.39,% Clocks,,,0.00,5.09,
77.676384101,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.45,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
77.676384101,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
77.676384101,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.01,
77.676384101,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
77.676384101,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
77.676384101,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
77.676384101,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
77.676384101,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
77.676384101,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
77.676384101,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
77.676384101,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
77.676384101,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
77.676384101,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
77.676384101,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
77.676384101,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
77.676384101,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
77.676384101,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
