
---------- Begin Simulation Statistics ----------
final_tick                                64861010500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67410232                       # Number of bytes of host memory used
host_seconds                                   798.70                       # Real time elapsed on the host
host_tick_rate                               81208423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.064861                       # Number of seconds simulated
sim_ticks                                 64861010500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  53909733                       # number of cc regfile reads
system.cpu.cc_regfile_writes                124219932                       # number of cc regfile writes
system.cpu.committedInsts::0                 85339296                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000001                       # Number of Instructions Simulated
system.cpu.committedInsts::total            185339297                       # Number of Instructions Simulated
system.cpu.committedOps::0                  143745857                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  165855449                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              309601306                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.520074                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.297220                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.699916                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  84653480                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 48140552                       # number of floating regfile writes
system.cpu.idleCycles                           27995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                79967                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               4557707                       # Number of branches executed
system.cpu.iew.exec_branches::1               4854978                       # Number of branches executed
system.cpu.iew.exec_branches::total           9412685                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.399134                       # Inst execution rate
system.cpu.iew.exec_refs::0                  33031741                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  39304034                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              72335775                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 6967539                       # Number of stores executed
system.cpu.iew.exec_stores::1                 8309314                       # Number of stores executed
system.cpu.iew.exec_stores::total            15276853                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                27277919                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              56913926                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                496                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15353413                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           311912851                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           26064202                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           30994720                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       57058922                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             75929                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             311220524                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 226803                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1415163                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  82493                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1822463                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            378                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        28222                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          51745                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              202722766                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              237303854                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          440026620                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  144225695                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  166426028                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              310651723                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.562256                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.559434                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.560734                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              113982036                       # num instructions producing a value
system.cpu.iew.wb_producers::1              132755797                       # num instructions producing a value
system.cpu.iew.wb_producers::total          246737833                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.111806                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.282944                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.394749                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   144252498                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   166452254                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               310704752                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                513874141                       # number of integer regfile reads
system.cpu.int_regfile_writes               248139521                       # number of integer regfile writes
system.cpu.ipc::0                            0.657863                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.770879                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.428742                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1044836      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87082083     60.14%     60.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5615048      3.88%     64.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 97746      0.07%     64.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1443882      1.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  38      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2657      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2859733      1.97%     67.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   60      0.00%     67.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6440      0.00%     67.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2866139      1.98%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                973      0.00%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4775958      3.30%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2384518      1.65%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              15      0.00%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3343678      2.31%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20114589     13.89%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6293370      4.35%     95.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6131480      4.23%     99.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         738096      0.51%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              144801339                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1060877      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             102192944     61.19%     61.82% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult              6342757      3.80%     65.62% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 98225      0.06%     65.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1447834      0.87%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2637      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              2860276      1.71%     68.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   54      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 6642      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             2867968      1.72%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                955      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd         4783250      2.86%     72.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt         2386725      1.43%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv              17      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult        3347644      2.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25093289     15.03%     91.31% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             7613333      4.56%     95.87% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         6133083      3.67%     99.54% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         771382      0.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              167009924                       # Type of FU issued
system.cpu.iq.FU_type::total                311811263      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               106644413                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           159633820                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     52373221                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           52735929                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 78196694                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 68682928                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            146879622                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.250782                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.220271                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.471053                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                59088887     40.23%     40.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                6604069      4.50%     44.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  750263      0.51%     45.24% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               6678183      4.55%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    29      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   3604      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                4544132      3.09%     52.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     62      0.00%     52.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   6804      0.00%     52.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1738198      1.18%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 1560      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd           7430127      5.06%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt           3817089      2.60%     61.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                27      0.00%     61.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     61.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult          4643776      3.16%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     64.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               40364134     27.48%     92.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              11208678      7.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              452923599                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          843611275                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    258278502                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         261488738                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  311911465                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 311811263                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1386                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2311441                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             66087                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            822                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3815304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     129694027                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.404207                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.756691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            20997293     16.19%     16.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            24072222     18.56%     34.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26992616     20.81%     55.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            22601996     17.43%     72.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            17531956     13.52%     86.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11200365      8.64%     95.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4650260      3.59%     98.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1261940      0.97%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              385379      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       129694027                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.403688                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            752829                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              803                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             25950497                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7002650                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            940827                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             1227                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             30963429                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores             8350763                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                99193482                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        129722022                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  121                       # Number of system calls
system.cpu.workload1.numSyscalls                  121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       530255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1126483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       872386                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2315                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1745403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2315                       # Total number of snoops made to the snoop filter.
sim_insts                                   185339297                       # Number of instructions simulated
sim_ops                                     309601306                       # Number of ops (including micro ops) simulated
host_inst_rate                                 232051                       # Simulator instruction rate (inst/s)
host_op_rate                                   387632                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9596863                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6383898                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             85738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4218942                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4188082                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.268537                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1067209                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1050032                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1038938                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11094                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1727                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2104644                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             76401                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    129692184                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.387201                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.974494                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        51332882     39.58%     39.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        25816660     19.91%     59.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        11173028      8.62%     68.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7158737      5.52%     73.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3462356      2.67%     76.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3394197      2.62%     78.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         3034932      2.34%     81.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3622758      2.79%     84.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        20696634     15.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    129692184                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0          85339296                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000001                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     185339297                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           143745857                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           165855449                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       309601306                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 32606678                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38924502                       # Number of memory references committed
system.cpu.commit.memRefs::total             71531180                       # Number of memory references committed
system.cpu.commit.loads::0                   25680868                       # Number of loads committed
system.cpu.commit.loads::1                   30659615                       # Number of loads committed
system.cpu.commit.loads::total               56340483                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      176                       # Number of memory barriers committed
system.cpu.commit.membars::1                      176                       # Number of memory barriers committed
system.cpu.commit.membars::total                  352                       # Number of memory barriers committed
system.cpu.commit.branches::0                 4532898                       # Number of branches committed
system.cpu.commit.branches::1                 4825261                       # Number of branches committed
system.cpu.commit.branches::total             9358159                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                26086523                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                26163688                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            52250211                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                125985304                       # Number of committed integer instructions.
system.cpu.commit.integer::1                148068259                       # Number of committed integer instructions.
system.cpu.commit.integer::total            274053563                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             523892                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             531465                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1055357                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1036315      0.72%      0.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     86725152     60.33%     61.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5614189      3.91%     64.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97654      0.07%     65.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1441471      1.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2080      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855174      1.99%     68.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     68.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4942      0.00%     68.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2863344      1.99%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          750      0.00%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4773886      3.32%     73.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2383121      1.66%     74.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3341000      2.32%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     19823869     13.79%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      6264255      4.36%     95.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5856999      4.07%     99.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       661555      0.46%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    143745857                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1046493      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    101762947     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult      6341526      3.82%     65.81% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        97654      0.06%     65.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1445129      0.87%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         2080      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      2855176      1.72%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           54      0.00%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         4942      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      2865172      1.73%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          750      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd      4779370      2.88%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt      2384950      1.44%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult      3344657      2.02%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     24768606     14.93%     91.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      7576635      4.57%     96.03% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      5891009      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       688252      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    165855449                       # Class of committed instruction
system.cpu.commit.committedInstType::total    309601306      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      20696634                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     66590082                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         66590082                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     66590082                       # number of overall hits
system.cpu.dcache.overall_hits::total        66590082                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1721507                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1721507                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1721507                       # number of overall misses
system.cpu.dcache.overall_misses::total       1721507                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  68023549452                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  68023549452                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  68023549452                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  68023549452                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     68311589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     68311589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     68311589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     68311589                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025201                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025201                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025201                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025201                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39513.954606                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39513.954606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39513.954606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39513.954606                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      4649075                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           44522                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   104.421971                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       862973                       # number of writebacks
system.cpu.dcache.writebacks::total            862973                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       858412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       858412                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       858412                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       858412                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       863095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       863095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       863095                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       863095                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32587433452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32587433452                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32587433452                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32587433452                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37756.485036                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37756.485036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37756.485036                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37756.485036                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13788                       # number of replacements
system.cpu.dcache.expired                      849185                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     51719438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        51719438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1401371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1401371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  54063004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54063004000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     53120809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     53120809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.026381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38578.651906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38578.651906                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       858387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       858387                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       542984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       542984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18947814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18947814500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010222                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34895.714238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34895.714238                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14870644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14870644                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       320136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       320136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13960545452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13960545452                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43608.171065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43608.171065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       320111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       320111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13639618952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13639618952                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021073                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42609.029218                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42609.029218                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           105.364842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            67453177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            863095                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.152668                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   105.364842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.205791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.205791                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.238281                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         547355807                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        547355807                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 26889766                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             149680945                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  37293839                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              45441011                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  82493                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4166031                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  9905                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              312536257                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                426759                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    56644557                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    15291781                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        383244                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        132495                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              80196                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      188311043                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9596863                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6294229                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      93672125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   92189                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       1952                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  616                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  53337344                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5517                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     1110                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           129694027                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.178209                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.837057                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                 35939138     27.71%     27.71% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  34703064     26.76%     54.47% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  59051825     45.53%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             129694027                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          129694027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.430664                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.715324                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 59892477     46.18%     46.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  6676464      5.15%     51.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  7816954      6.03%     57.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  8695242      6.70%     64.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  8757806      6.75%     70.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 14608710     11.26%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 10578734      8.16%     90.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  6041750      4.66%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  6625890      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            129694027                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.073980                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.451651                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     53325472                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         53325472                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     53325472                       # number of overall hits
system.cpu.icache.overall_hits::total        53325472                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11868                       # number of overall misses
system.cpu.icache.overall_misses::total         11868                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    564957000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    564957000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    564957000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    564957000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     53337340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     53337340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     53337340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     53337340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000223                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000223                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47603.387260                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47603.387260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47603.387260                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47603.387260                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1098                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              15                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    73.200000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9410                       # number of writebacks
system.cpu.icache.writebacks::total              9410                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1946                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1946                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1946                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1946                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    468056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    468056000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    468056000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    468056000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 47173.553719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47173.553719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 47173.553719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47173.553719                       # average overall mshr miss latency
system.cpu.icache.replacements                   9410                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     53325472                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        53325472                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11868                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    564957000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    564957000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     53337340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     53337340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47603.387260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47603.387260                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1946                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1946                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    468056000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    468056000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 47173.553719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47173.553719                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.904886                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            53335394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5375.468051                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.904886                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999814                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         426708642                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        426708642                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    53338862                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2932                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1677238                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  269619                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   64                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 180                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  76838                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                17699                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  20539                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1801759                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  303802                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   33                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 198                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  85876                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 7823                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  23794                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  64861010500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  82493                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 53508543                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                74077763                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3413                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  57343781                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              74372061                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              312078363                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                172272                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0            2016631                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1             737242                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total        2753873                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0            13744290                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1            14023196                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        27767486                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0              128926                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1               67855                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total          196781                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0             9227246                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1            10463994                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        19691240                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0      8371020                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1     10200402                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total     18571422                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           422109458                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   752480270                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                514684368                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  84609866                       # Number of floating rename lookups
system.cpu.rename.committedMaps             419216587                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2892689                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      89                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  50                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 104911275                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1648167170                       # The number of ROB reads
system.cpu.rob.writes                       623718252                       # The number of ROB writes
system.cpu.thread22016.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22016.numOps               165855449                       # Number of Ops committed
system.cpu.thread22016.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 3902                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               504616                       # number of demand (read+write) hits
system.l2.demand_hits::total                   508518                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3902                       # number of overall hits
system.l2.overall_hits::.cpu.data              504616                       # number of overall hits
system.l2.overall_hits::total                  508518                       # number of overall hits
system.l2.demand_misses::.cpu.inst               6020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             358479                       # number of demand (read+write) misses
system.l2.demand_misses::total                 364499                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              6020                       # number of overall misses
system.l2.overall_misses::.cpu.data            358479                       # number of overall misses
system.l2.overall_misses::total                364499                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    431756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27534097500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27965854000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    431756500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27534097500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27965854000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           863095                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               873017                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          863095                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              873017                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.606733                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.415341                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.417516                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.606733                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.415341                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.417516                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71720.348837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76808.118467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76724.089778                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71720.348837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76808.118467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76724.089778                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                151                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      50.333333                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      4094                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              284052                       # number of writebacks
system.l2.writebacks::total                    284052                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data            1317                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1317                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data           1317                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1317                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          6020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        357162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            363182                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         6020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       357162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       233046                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           596228                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    395636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25309589000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25705225500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    395636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25309589000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  16789131384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42494356884                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.606733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.413815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.416008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.606733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.413815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.682951                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65720.348837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70863.050940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70777.806995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65720.348837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70863.050940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72042.134960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71271.991393                       # average overall mshr miss latency
system.l2.replacements                         532570                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       433245                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           433245                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       433245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       433245                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       439115                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           439115                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       439115                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       439115                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       233046                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         233046                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  16789131384                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  16789131384                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72042.134960                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72042.134960                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            165388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                165388                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          154723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              154723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12040668500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12040668500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        320111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            320111                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.483342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.483342                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77820.805569                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77820.805569                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          800                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              800                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       153923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         153923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11071489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11071489500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.480843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.480843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71928.753338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71928.753338                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         6020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    431756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    431756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.606733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.606733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71720.348837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71720.348837                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         6020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6020                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    395636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    395636500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.606733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.606733                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65720.348837                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65720.348837                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        339228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            339228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203756                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15493429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15493429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       542984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        542984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.375252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.375252                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76039.130136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76039.130136                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          517                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  14238099500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  14238099500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.374300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.374300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70055.941527                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70055.941527                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  276285                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              276285                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                137259                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 58129.612761                       # Cycle average of tags in use
system.l2.tags.total_refs                     1977106                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    598106                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.305611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     130.900767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1352.542939                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     37156.049955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 19490.119100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020638                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.566956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.297396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.886987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24149                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         41387                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          519                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        17359                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         6089                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3840                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27859                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9360                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.368484                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.631516                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28524138                       # Number of tag accesses
system.l2.tags.data_accesses                 28524138                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    142130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      3004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    179673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples    115738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.004596357652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         8001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         8001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             735371                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            134193                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     298519                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    142130                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   298519                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  142130                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   104                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.43                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     50.03                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               298519                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              142130                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 182783                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  44367                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  30440                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  24072                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                  10971                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2791                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1386                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    934                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    490                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    119                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    35                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  5311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  5578                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  7344                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  7860                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  8057                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  8169                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  8258                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  8346                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  8444                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  8556                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  8821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  8714                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  8448                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  8092                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  8020                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  8013                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  8007                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  8003                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    29                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         8001                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     37.292213                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    33.352807                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   217.833153                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         7998     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::19456-19967            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         8001                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         8001                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.756280                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.702767                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.390807                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2347     29.33%     29.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             183      2.29%     31.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3700     46.24%     77.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            1014     12.67%     90.54% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             479      5.99%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21             194      2.42%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              58      0.72%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              17      0.21%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               7      0.09%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         8001                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   6656                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               19105216                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             9096320                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   294.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   140.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  64860866000                       # Total gap between requests
system.mem_ctrls0.avgGap                    147193.95                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       192256                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     11499072                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher      7407232                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      9092352                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2964122.799166072160                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 177287894.705248236656                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 114201612.693036913872                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 140182089.824209570885                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         3004                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       179776                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher       115739                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       142130                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     84548791                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   5876566058                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher   3999850627                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3181716641944                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     28145.40                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     32688.27                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     34559.23                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  22385961.04                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       192256                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     11505664                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher      7407296                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     19105216                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       192256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       192256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      9096320                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      9096320                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         3004                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       179776                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher       115739                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        298519                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       142130                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       142130                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2964123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    177389527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher    114202599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       294556250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2964123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2964123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    140243267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      140243267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    140243267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2964123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    177389527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher    114202599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      434799516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              298415                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             142068                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         9934                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         9752                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         9685                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         9813                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         9697                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         9430                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         9644                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         9620                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         9709                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         9722                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10         9439                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11         9254                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12         9328                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13         9234                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         8984                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         9037                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         9118                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         9007                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         8847                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         8696                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         8995                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         8958                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         8714                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         8862                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         8804                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         9067                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         8910                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         9176                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         9360                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         9799                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30        10001                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         9819                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         4359                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         4340                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         4370                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         4547                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         4366                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         4268                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         4354                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         4483                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         4368                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         4593                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         4548                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         4516                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         4511                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         4580                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         4389                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         4520                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         4522                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         4639                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         4533                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         4368                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         4524                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         4627                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         4206                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         4259                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         4235                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         4318                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         4213                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         4533                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         4561                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         4642                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         4403                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         4373                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             4741090296                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat            994318780                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        9960965476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               15887.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          33379.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             236119                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             73432                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           79.12                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          51.69                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       130925                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   215.312767                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   143.058352                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   233.367387                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        53930     41.19%     41.19% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        39894     30.47%     71.66% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383        15502     11.84%     83.50% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511         7138      5.45%     88.95% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         3344      2.55%     91.51% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767         2907      2.22%     93.73% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895         2294      1.75%     95.48% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023         1799      1.37%     96.86% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         4117      3.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       130925                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             19098560                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           9092352                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             294.453630                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             140.182090                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.26                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              70.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   205687931.904002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   273447029.419202                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  640546334.937564                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 267274167.551999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 11540195634.574747                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 44784029647.828865                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 7930940146.482662                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 65642120892.700668                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1012.042834                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  11913091888                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2915500000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  50032418612                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   202656504.960002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   269412639.820801                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  614681692.934366                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 266687842.176000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 11540195634.574747                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 43376212496.030327                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 9012652760.293974                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 65282499570.791969                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower  1006.498343                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  13573882223                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2915500000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  48371628277                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    141922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      3016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    177279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples    117306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.005383827652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         7956                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         7956                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             733656                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            134040                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     297709                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    141922                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   297709                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  141922                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   108                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.47                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     50.10                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               297709                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              141922                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 178343                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  44166                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  30847                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  24878                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                  13610                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   3060                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                   1322                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    779                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    394                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    141                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    37                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  5453                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  5683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  7315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  7864                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  8056                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  8153                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  8235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  8306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  8438                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  8509                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  8733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  8712                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  8451                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  8057                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  7982                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  7967                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  7960                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  7956                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         7956                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     37.402715                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    33.465081                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   217.743887                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         7953     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18944-19455            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         7956                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         7956                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.831071                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.775495                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.422145                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2195     27.59%     27.59% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             172      2.16%     29.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3714     46.68%     76.43% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            1031     12.96%     89.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             508      6.39%     95.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             216      2.71%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              92      1.16%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              19      0.24%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               6      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         7956                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   6912                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               19053376                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             9083008                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   293.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   140.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  64860782000                       # Total gap between requests
system.mem_ctrls1.avgGap                    147534.60                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       193024                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     11345856                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher      7507584                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      9079296                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2975963.502757947426                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 174925674.338669151068                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 115748797.962375268340                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 139980797.863147705793                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         3016                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       177386                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher       117307                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       141922                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     85143869                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   5578756199                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher   3982375362                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3189492755647                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28230.73                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     31449.81                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     33948.32                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  22473561.22                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       193024                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     11352704                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher      7507648                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     19053376                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       193024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       193024                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      9083008                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      9083008                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         3016                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       177386                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher       117307                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        297709                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       141922                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       141922                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2975964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    175031254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher    115749785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       293757002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2975964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2975964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    140038028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      140038028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    140038028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2975964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    175031254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher    115749785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      433795030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              297601                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             141864                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         9855                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         9677                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         9613                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         9799                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         9590                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         9496                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         9646                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         9594                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         9650                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         9728                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10         9440                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11         9224                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12         9284                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13         9159                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         8975                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         9034                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         9092                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         9109                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         8860                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         8741                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         8867                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         8955                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         8697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         8719                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         8808                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         8984                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         8898                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         9207                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         9327                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         9816                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         9985                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         9772                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         4336                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         4317                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         4326                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         4535                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         4347                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         4295                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         4349                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         4459                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         4352                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         4568                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         4523                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         4481                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         4510                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         4585                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         4376                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         4525                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         4542                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         4636                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         4532                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         4389                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         4512                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         4613                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         4197                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         4261                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         4227                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         4321                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         4258                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         4510                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         4541                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         4671                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         4410                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         4360                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             4440638738                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat            991606532                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat        9646275430                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               14921.45                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          32413.45                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             235864                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             73367                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           79.26                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          51.72                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       130229                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   215.964186                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   143.520543                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   233.574930                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        53382     40.99%     40.99% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        39574     30.39%     71.38% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        15523     11.92%     83.30% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         7379      5.67%     88.96% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         3282      2.52%     91.48% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767         2821      2.17%     93.65% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895         2340      1.80%     95.45% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023         1851      1.42%     96.87% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         4077      3.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       130229                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             19046464                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           9079296                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             293.650436                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             139.980798                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.26                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.53                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              70.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   204452906.112002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   271809224.803202                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  638367462.835164                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 266417230.464000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 11540195634.574747                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 44508602546.755463                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 8142567749.567526                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 65572412755.113968                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1010.968103                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  12238069600                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2915500000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  49707440900                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   201714641.856002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   268164591.240002                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  613436623.161568                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 266778046.079999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 11540195634.574747                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 43021833924.182404                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 9284943640.358133                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 65197067101.454483                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower  1005.181180                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  13991052178                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2915500000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  47954458322                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             442305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       284052                       # Transaction distribution
system.membus.trans_dist::CleanEvict           246203                       # Transaction distribution
system.membus.trans_dist::ReadExReq            153923                       # Transaction distribution
system.membus.trans_dist::ReadExResp           153923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        442305                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       862577                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       860134                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1722711                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1722711                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     28201536                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     28136384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     56337920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                56337920                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            596228                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  596228    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              596228                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1206734362                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.9                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1203166842                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3139256525                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            552906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       717297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       439138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          248518                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           374009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           320111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          320111                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       542984                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29254                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2589163                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2618417                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1237248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    110468352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              111705600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          906579                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18179328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1779596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001314                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.036222                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1777258     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2338      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1779596                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  64861010500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1745085997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14907950                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1294650983                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
