// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_43 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_360_p2;
reg   [0:0] icmp_ln86_reg_1348;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1348_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1348_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1132_fu_366_p2;
reg   [0:0] icmp_ln86_1132_reg_1359;
wire   [0:0] icmp_ln86_1133_fu_372_p2;
reg   [0:0] icmp_ln86_1133_reg_1364;
reg   [0:0] icmp_ln86_1133_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1133_reg_1364_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1134_fu_378_p2;
reg   [0:0] icmp_ln86_1134_reg_1370;
wire   [0:0] icmp_ln86_1135_fu_384_p2;
reg   [0:0] icmp_ln86_1135_reg_1376;
reg   [0:0] icmp_ln86_1135_reg_1376_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1136_fu_390_p2;
reg   [0:0] icmp_ln86_1136_reg_1382;
reg   [0:0] icmp_ln86_1136_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1136_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1136_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1137_fu_396_p2;
reg   [0:0] icmp_ln86_1137_reg_1388;
reg   [0:0] icmp_ln86_1137_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1137_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1137_reg_1388_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1138_fu_402_p2;
reg   [0:0] icmp_ln86_1138_reg_1394;
wire   [0:0] icmp_ln86_1139_fu_408_p2;
reg   [0:0] icmp_ln86_1139_reg_1400;
reg   [0:0] icmp_ln86_1139_reg_1400_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1140_fu_414_p2;
reg   [0:0] icmp_ln86_1140_reg_1406;
reg   [0:0] icmp_ln86_1140_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1140_reg_1406_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1141_fu_420_p2;
reg   [0:0] icmp_ln86_1141_reg_1412;
reg   [0:0] icmp_ln86_1141_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1141_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1141_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1142_fu_426_p2;
reg   [0:0] icmp_ln86_1142_reg_1418;
reg   [0:0] icmp_ln86_1142_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1142_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1142_reg_1418_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1143_fu_432_p2;
reg   [0:0] icmp_ln86_1143_reg_1424;
reg   [0:0] icmp_ln86_1143_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1143_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1143_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1143_reg_1424_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1144_fu_438_p2;
reg   [0:0] icmp_ln86_1144_reg_1430;
reg   [0:0] icmp_ln86_1144_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1144_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1144_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1144_reg_1430_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1144_reg_1430_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1145_fu_444_p2;
reg   [0:0] icmp_ln86_1145_reg_1436;
reg   [0:0] icmp_ln86_1145_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1145_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1145_reg_1436_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1145_reg_1436_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1145_reg_1436_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1145_reg_1436_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1146_fu_450_p2;
reg   [0:0] icmp_ln86_1146_reg_1442;
reg   [0:0] icmp_ln86_1146_reg_1442_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1147_fu_456_p2;
reg   [0:0] icmp_ln86_1147_reg_1447;
wire   [0:0] icmp_ln86_1148_fu_462_p2;
reg   [0:0] icmp_ln86_1148_reg_1452;
reg   [0:0] icmp_ln86_1148_reg_1452_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1149_fu_468_p2;
reg   [0:0] icmp_ln86_1149_reg_1457;
reg   [0:0] icmp_ln86_1149_reg_1457_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1150_fu_474_p2;
reg   [0:0] icmp_ln86_1150_reg_1462;
reg   [0:0] icmp_ln86_1150_reg_1462_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1150_reg_1462_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1151_fu_480_p2;
reg   [0:0] icmp_ln86_1151_reg_1467;
reg   [0:0] icmp_ln86_1151_reg_1467_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1151_reg_1467_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1152_fu_486_p2;
reg   [0:0] icmp_ln86_1152_reg_1472;
reg   [0:0] icmp_ln86_1152_reg_1472_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1152_reg_1472_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1153_fu_492_p2;
reg   [0:0] icmp_ln86_1153_reg_1477;
reg   [0:0] icmp_ln86_1153_reg_1477_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1153_reg_1477_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1153_reg_1477_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1154_fu_498_p2;
reg   [0:0] icmp_ln86_1154_reg_1482;
reg   [0:0] icmp_ln86_1154_reg_1482_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1154_reg_1482_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1154_reg_1482_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1155_fu_504_p2;
reg   [0:0] icmp_ln86_1155_reg_1487;
reg   [0:0] icmp_ln86_1155_reg_1487_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1155_reg_1487_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1155_reg_1487_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1156_fu_510_p2;
reg   [0:0] icmp_ln86_1156_reg_1492;
reg   [0:0] icmp_ln86_1156_reg_1492_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1156_reg_1492_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1156_reg_1492_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1156_reg_1492_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1157_fu_516_p2;
reg   [0:0] icmp_ln86_1157_reg_1497;
reg   [0:0] icmp_ln86_1157_reg_1497_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1157_reg_1497_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1157_reg_1497_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1157_reg_1497_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1158_fu_522_p2;
reg   [0:0] icmp_ln86_1158_reg_1502;
reg   [0:0] icmp_ln86_1158_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1158_reg_1502_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1158_reg_1502_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1158_reg_1502_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1159_fu_528_p2;
reg   [0:0] icmp_ln86_1159_reg_1507;
reg   [0:0] icmp_ln86_1159_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1159_reg_1507_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1159_reg_1507_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1159_reg_1507_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1159_reg_1507_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1160_fu_534_p2;
reg   [0:0] icmp_ln86_1160_reg_1512;
reg   [0:0] icmp_ln86_1160_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1160_reg_1512_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1160_reg_1512_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1160_reg_1512_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1160_reg_1512_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1161_fu_540_p2;
reg   [0:0] icmp_ln86_1161_reg_1517;
reg   [0:0] icmp_ln86_1161_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1161_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1161_reg_1517_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1161_reg_1517_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1161_reg_1517_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1161_reg_1517_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_546_p2;
reg   [0:0] and_ln102_reg_1522;
reg   [0:0] and_ln102_reg_1522_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1522_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_557_p2;
reg   [0:0] and_ln104_reg_1532;
wire   [0:0] and_ln102_1090_fu_562_p2;
reg   [0:0] and_ln102_1090_reg_1538;
wire   [0:0] and_ln104_220_fu_571_p2;
reg   [0:0] and_ln104_220_reg_1545;
wire   [0:0] and_ln102_1094_fu_576_p2;
reg   [0:0] and_ln102_1094_reg_1550;
wire   [0:0] and_ln102_1095_fu_586_p2;
reg   [0:0] and_ln102_1095_reg_1556;
wire   [0:0] or_ln117_fu_602_p2;
reg   [0:0] or_ln117_reg_1562;
wire   [0:0] xor_ln104_fu_608_p2;
reg   [0:0] xor_ln104_reg_1567;
wire   [0:0] and_ln102_1091_fu_613_p2;
reg   [0:0] and_ln102_1091_reg_1573;
wire   [0:0] and_ln104_221_fu_622_p2;
reg   [0:0] and_ln104_221_reg_1579;
reg   [0:0] and_ln104_221_reg_1579_pp0_iter3_reg;
wire   [0:0] and_ln102_1096_fu_632_p2;
reg   [0:0] and_ln102_1096_reg_1585;
wire   [3:0] select_ln117_1101_fu_733_p3;
reg   [3:0] select_ln117_1101_reg_1590;
wire   [0:0] or_ln117_1033_fu_740_p2;
reg   [0:0] or_ln117_1033_reg_1595;
wire   [0:0] and_ln102_1089_fu_745_p2;
reg   [0:0] and_ln102_1089_reg_1601;
wire   [0:0] and_ln104_219_fu_754_p2;
reg   [0:0] and_ln104_219_reg_1607;
wire   [0:0] and_ln102_1092_fu_759_p2;
reg   [0:0] and_ln102_1092_reg_1613;
wire   [0:0] and_ln102_1098_fu_773_p2;
reg   [0:0] and_ln102_1098_reg_1619;
wire   [0:0] or_ln117_1037_fu_847_p2;
reg   [0:0] or_ln117_1037_reg_1625;
wire   [3:0] select_ln117_1107_fu_861_p3;
reg   [3:0] select_ln117_1107_reg_1630;
wire   [0:0] and_ln104_222_fu_874_p2;
reg   [0:0] and_ln104_222_reg_1635;
wire   [0:0] and_ln102_1093_fu_879_p2;
reg   [0:0] and_ln102_1093_reg_1640;
reg   [0:0] and_ln102_1093_reg_1640_pp0_iter5_reg;
wire   [0:0] and_ln104_223_fu_888_p2;
reg   [0:0] and_ln104_223_reg_1647;
reg   [0:0] and_ln104_223_reg_1647_pp0_iter5_reg;
reg   [0:0] and_ln104_223_reg_1647_pp0_iter6_reg;
wire   [0:0] and_ln102_1099_fu_903_p2;
reg   [0:0] and_ln102_1099_reg_1653;
wire   [0:0] or_ln117_1042_fu_986_p2;
reg   [0:0] or_ln117_1042_reg_1658;
wire   [4:0] select_ln117_1113_fu_998_p3;
reg   [4:0] select_ln117_1113_reg_1663;
wire   [0:0] or_ln117_1044_fu_1006_p2;
reg   [0:0] or_ln117_1044_reg_1668;
wire   [0:0] or_ln117_1046_fu_1012_p2;
reg   [0:0] or_ln117_1046_reg_1674;
reg   [0:0] or_ln117_1046_reg_1674_pp0_iter5_reg;
wire   [0:0] or_ln117_1048_fu_1088_p2;
reg   [0:0] or_ln117_1048_reg_1682;
wire   [4:0] select_ln117_1119_fu_1101_p3;
reg   [4:0] select_ln117_1119_reg_1687;
wire   [0:0] or_ln117_1052_fu_1163_p2;
reg   [0:0] or_ln117_1052_reg_1692;
wire   [4:0] select_ln117_1123_fu_1177_p3;
reg   [4:0] select_ln117_1123_reg_1697;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_542_fu_552_p2;
wire   [0:0] xor_ln104_544_fu_566_p2;
wire   [0:0] xor_ln104_548_fu_581_p2;
wire   [0:0] and_ln102_1118_fu_591_p2;
wire   [0:0] and_ln102_1103_fu_596_p2;
wire   [0:0] xor_ln104_545_fu_617_p2;
wire   [0:0] xor_ln104_549_fu_627_p2;
wire   [0:0] and_ln102_1119_fu_645_p2;
wire   [0:0] and_ln102_1102_fu_637_p2;
wire   [0:0] xor_ln117_fu_655_p2;
wire   [1:0] zext_ln117_fu_661_p1;
wire   [1:0] select_ln117_fu_665_p3;
wire   [1:0] select_ln117_1096_fu_672_p3;
wire   [0:0] and_ln102_1104_fu_641_p2;
wire   [2:0] zext_ln117_126_fu_679_p1;
wire   [0:0] or_ln117_1029_fu_683_p2;
wire   [2:0] select_ln117_1097_fu_688_p3;
wire   [0:0] or_ln117_1030_fu_695_p2;
wire   [0:0] and_ln102_1105_fu_650_p2;
wire   [2:0] select_ln117_1098_fu_699_p3;
wire   [0:0] or_ln117_1031_fu_707_p2;
wire   [2:0] select_ln117_1099_fu_713_p3;
wire   [2:0] select_ln117_1100_fu_721_p3;
wire   [3:0] zext_ln117_127_fu_729_p1;
wire   [0:0] xor_ln104_543_fu_749_p2;
wire   [0:0] xor_ln104_550_fu_764_p2;
wire   [0:0] and_ln102_1120_fu_782_p2;
wire   [0:0] and_ln102_1097_fu_769_p2;
wire   [0:0] and_ln102_1106_fu_778_p2;
wire   [0:0] or_ln117_1032_fu_797_p2;
wire   [0:0] and_ln102_1107_fu_787_p2;
wire   [3:0] select_ln117_1102_fu_802_p3;
wire   [0:0] or_ln117_1034_fu_809_p2;
wire   [3:0] select_ln117_1103_fu_814_p3;
wire   [0:0] or_ln117_1035_fu_821_p2;
wire   [0:0] and_ln102_1108_fu_792_p2;
wire   [3:0] select_ln117_1104_fu_825_p3;
wire   [0:0] or_ln117_1036_fu_833_p2;
wire   [3:0] select_ln117_1105_fu_839_p3;
wire   [3:0] select_ln117_1106_fu_853_p3;
wire   [0:0] xor_ln104_546_fu_869_p2;
wire   [0:0] xor_ln104_547_fu_883_p2;
wire   [0:0] xor_ln104_551_fu_893_p2;
wire   [0:0] and_ln102_1121_fu_908_p2;
wire   [0:0] xor_ln104_552_fu_898_p2;
wire   [0:0] and_ln102_1122_fu_922_p2;
wire   [0:0] and_ln102_1109_fu_913_p2;
wire   [0:0] or_ln117_1038_fu_932_p2;
wire   [3:0] select_ln117_1108_fu_937_p3;
wire   [0:0] and_ln102_1110_fu_918_p2;
wire   [4:0] zext_ln117_128_fu_944_p1;
wire   [0:0] or_ln117_1039_fu_948_p2;
wire   [4:0] select_ln117_1109_fu_953_p3;
wire   [0:0] or_ln117_1040_fu_960_p2;
wire   [0:0] and_ln102_1111_fu_927_p2;
wire   [4:0] select_ln117_1110_fu_964_p3;
wire   [0:0] or_ln117_1041_fu_972_p2;
wire   [4:0] select_ln117_1111_fu_978_p3;
wire   [4:0] select_ln117_1112_fu_990_p3;
wire   [0:0] xor_ln104_553_fu_1016_p2;
wire   [0:0] and_ln102_1123_fu_1029_p2;
wire   [0:0] and_ln102_1100_fu_1021_p2;
wire   [0:0] and_ln102_1112_fu_1025_p2;
wire   [0:0] or_ln117_1043_fu_1044_p2;
wire   [0:0] and_ln102_1113_fu_1034_p2;
wire   [4:0] select_ln117_1114_fu_1049_p3;
wire   [0:0] or_ln117_1045_fu_1056_p2;
wire   [4:0] select_ln117_1115_fu_1061_p3;
wire   [0:0] and_ln102_1114_fu_1039_p2;
wire   [4:0] select_ln117_1116_fu_1068_p3;
wire   [0:0] or_ln117_1047_fu_1076_p2;
wire   [4:0] select_ln117_1117_fu_1081_p3;
wire   [4:0] select_ln117_1118_fu_1093_p3;
wire   [0:0] xor_ln104_554_fu_1109_p2;
wire   [0:0] and_ln102_1124_fu_1118_p2;
wire   [0:0] and_ln102_1101_fu_1114_p2;
wire   [0:0] and_ln102_1115_fu_1123_p2;
wire   [0:0] or_ln117_1049_fu_1133_p2;
wire   [0:0] or_ln117_1050_fu_1138_p2;
wire   [0:0] and_ln102_1116_fu_1128_p2;
wire   [4:0] select_ln117_1120_fu_1142_p3;
wire   [0:0] or_ln117_1051_fu_1149_p2;
wire   [4:0] select_ln117_1121_fu_1155_p3;
wire   [4:0] select_ln117_1122_fu_1169_p3;
wire   [0:0] xor_ln104_555_fu_1185_p2;
wire   [0:0] and_ln102_1125_fu_1190_p2;
wire   [0:0] and_ln102_1117_fu_1195_p2;
wire   [0:0] or_ln117_1053_fu_1200_p2;
wire   [12:0] agg_result_fu_1212_p65;
wire   [4:0] agg_result_fu_1212_p66;
wire   [12:0] agg_result_fu_1212_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] agg_result_fu_1212_p1;
wire   [4:0] agg_result_fu_1212_p3;
wire   [4:0] agg_result_fu_1212_p5;
wire   [4:0] agg_result_fu_1212_p7;
wire   [4:0] agg_result_fu_1212_p9;
wire   [4:0] agg_result_fu_1212_p11;
wire   [4:0] agg_result_fu_1212_p13;
wire   [4:0] agg_result_fu_1212_p15;
wire   [4:0] agg_result_fu_1212_p17;
wire   [4:0] agg_result_fu_1212_p19;
wire   [4:0] agg_result_fu_1212_p21;
wire   [4:0] agg_result_fu_1212_p23;
wire   [4:0] agg_result_fu_1212_p25;
wire   [4:0] agg_result_fu_1212_p27;
wire   [4:0] agg_result_fu_1212_p29;
wire   [4:0] agg_result_fu_1212_p31;
wire  signed [4:0] agg_result_fu_1212_p33;
wire  signed [4:0] agg_result_fu_1212_p35;
wire  signed [4:0] agg_result_fu_1212_p37;
wire  signed [4:0] agg_result_fu_1212_p39;
wire  signed [4:0] agg_result_fu_1212_p41;
wire  signed [4:0] agg_result_fu_1212_p43;
wire  signed [4:0] agg_result_fu_1212_p45;
wire  signed [4:0] agg_result_fu_1212_p47;
wire  signed [4:0] agg_result_fu_1212_p49;
wire  signed [4:0] agg_result_fu_1212_p51;
wire  signed [4:0] agg_result_fu_1212_p53;
wire  signed [4:0] agg_result_fu_1212_p55;
wire  signed [4:0] agg_result_fu_1212_p57;
wire  signed [4:0] agg_result_fu_1212_p59;
wire  signed [4:0] agg_result_fu_1212_p61;
wire  signed [4:0] agg_result_fu_1212_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_13_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 13 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 13 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 13 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 13 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 13 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 13 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 13 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 13 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_65_5_13_1_1_x2_U259(
    .din0(13'd350),
    .din1(13'd8120),
    .din2(13'd525),
    .din3(13'd282),
    .din4(13'd130),
    .din5(13'd7785),
    .din6(13'd7874),
    .din7(13'd372),
    .din8(13'd8060),
    .din9(13'd126),
    .din10(13'd8079),
    .din11(13'd7845),
    .din12(13'd288),
    .din13(13'd8034),
    .din14(13'd223),
    .din15(13'd429),
    .din16(13'd113),
    .din17(13'd2092),
    .din18(13'd7677),
    .din19(13'd7786),
    .din20(13'd495),
    .din21(13'd8136),
    .din22(13'd7840),
    .din23(13'd8049),
    .din24(13'd21),
    .din25(13'd1082),
    .din26(13'd873),
    .din27(13'd172),
    .din28(13'd7961),
    .din29(13'd115),
    .din30(13'd8088),
    .din31(13'd7781),
    .def(agg_result_fu_1212_p65),
    .sel(agg_result_fu_1212_p66),
    .dout(agg_result_fu_1212_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1089_reg_1601 <= and_ln102_1089_fu_745_p2;
        and_ln102_1090_reg_1538 <= and_ln102_1090_fu_562_p2;
        and_ln102_1091_reg_1573 <= and_ln102_1091_fu_613_p2;
        and_ln102_1092_reg_1613 <= and_ln102_1092_fu_759_p2;
        and_ln102_1093_reg_1640 <= and_ln102_1093_fu_879_p2;
        and_ln102_1093_reg_1640_pp0_iter5_reg <= and_ln102_1093_reg_1640;
        and_ln102_1094_reg_1550 <= and_ln102_1094_fu_576_p2;
        and_ln102_1095_reg_1556 <= and_ln102_1095_fu_586_p2;
        and_ln102_1096_reg_1585 <= and_ln102_1096_fu_632_p2;
        and_ln102_1098_reg_1619 <= and_ln102_1098_fu_773_p2;
        and_ln102_1099_reg_1653 <= and_ln102_1099_fu_903_p2;
        and_ln102_reg_1522 <= and_ln102_fu_546_p2;
        and_ln102_reg_1522_pp0_iter1_reg <= and_ln102_reg_1522;
        and_ln102_reg_1522_pp0_iter2_reg <= and_ln102_reg_1522_pp0_iter1_reg;
        and_ln104_219_reg_1607 <= and_ln104_219_fu_754_p2;
        and_ln104_220_reg_1545 <= and_ln104_220_fu_571_p2;
        and_ln104_221_reg_1579 <= and_ln104_221_fu_622_p2;
        and_ln104_221_reg_1579_pp0_iter3_reg <= and_ln104_221_reg_1579;
        and_ln104_222_reg_1635 <= and_ln104_222_fu_874_p2;
        and_ln104_223_reg_1647 <= and_ln104_223_fu_888_p2;
        and_ln104_223_reg_1647_pp0_iter5_reg <= and_ln104_223_reg_1647;
        and_ln104_223_reg_1647_pp0_iter6_reg <= and_ln104_223_reg_1647_pp0_iter5_reg;
        and_ln104_reg_1532 <= and_ln104_fu_557_p2;
        icmp_ln86_1132_reg_1359 <= icmp_ln86_1132_fu_366_p2;
        icmp_ln86_1133_reg_1364 <= icmp_ln86_1133_fu_372_p2;
        icmp_ln86_1133_reg_1364_pp0_iter1_reg <= icmp_ln86_1133_reg_1364;
        icmp_ln86_1133_reg_1364_pp0_iter2_reg <= icmp_ln86_1133_reg_1364_pp0_iter1_reg;
        icmp_ln86_1134_reg_1370 <= icmp_ln86_1134_fu_378_p2;
        icmp_ln86_1135_reg_1376 <= icmp_ln86_1135_fu_384_p2;
        icmp_ln86_1135_reg_1376_pp0_iter1_reg <= icmp_ln86_1135_reg_1376;
        icmp_ln86_1136_reg_1382 <= icmp_ln86_1136_fu_390_p2;
        icmp_ln86_1136_reg_1382_pp0_iter1_reg <= icmp_ln86_1136_reg_1382;
        icmp_ln86_1136_reg_1382_pp0_iter2_reg <= icmp_ln86_1136_reg_1382_pp0_iter1_reg;
        icmp_ln86_1136_reg_1382_pp0_iter3_reg <= icmp_ln86_1136_reg_1382_pp0_iter2_reg;
        icmp_ln86_1137_reg_1388 <= icmp_ln86_1137_fu_396_p2;
        icmp_ln86_1137_reg_1388_pp0_iter1_reg <= icmp_ln86_1137_reg_1388;
        icmp_ln86_1137_reg_1388_pp0_iter2_reg <= icmp_ln86_1137_reg_1388_pp0_iter1_reg;
        icmp_ln86_1137_reg_1388_pp0_iter3_reg <= icmp_ln86_1137_reg_1388_pp0_iter2_reg;
        icmp_ln86_1138_reg_1394 <= icmp_ln86_1138_fu_402_p2;
        icmp_ln86_1139_reg_1400 <= icmp_ln86_1139_fu_408_p2;
        icmp_ln86_1139_reg_1400_pp0_iter1_reg <= icmp_ln86_1139_reg_1400;
        icmp_ln86_1140_reg_1406 <= icmp_ln86_1140_fu_414_p2;
        icmp_ln86_1140_reg_1406_pp0_iter1_reg <= icmp_ln86_1140_reg_1406;
        icmp_ln86_1140_reg_1406_pp0_iter2_reg <= icmp_ln86_1140_reg_1406_pp0_iter1_reg;
        icmp_ln86_1141_reg_1412 <= icmp_ln86_1141_fu_420_p2;
        icmp_ln86_1141_reg_1412_pp0_iter1_reg <= icmp_ln86_1141_reg_1412;
        icmp_ln86_1141_reg_1412_pp0_iter2_reg <= icmp_ln86_1141_reg_1412_pp0_iter1_reg;
        icmp_ln86_1141_reg_1412_pp0_iter3_reg <= icmp_ln86_1141_reg_1412_pp0_iter2_reg;
        icmp_ln86_1142_reg_1418 <= icmp_ln86_1142_fu_426_p2;
        icmp_ln86_1142_reg_1418_pp0_iter1_reg <= icmp_ln86_1142_reg_1418;
        icmp_ln86_1142_reg_1418_pp0_iter2_reg <= icmp_ln86_1142_reg_1418_pp0_iter1_reg;
        icmp_ln86_1142_reg_1418_pp0_iter3_reg <= icmp_ln86_1142_reg_1418_pp0_iter2_reg;
        icmp_ln86_1143_reg_1424 <= icmp_ln86_1143_fu_432_p2;
        icmp_ln86_1143_reg_1424_pp0_iter1_reg <= icmp_ln86_1143_reg_1424;
        icmp_ln86_1143_reg_1424_pp0_iter2_reg <= icmp_ln86_1143_reg_1424_pp0_iter1_reg;
        icmp_ln86_1143_reg_1424_pp0_iter3_reg <= icmp_ln86_1143_reg_1424_pp0_iter2_reg;
        icmp_ln86_1143_reg_1424_pp0_iter4_reg <= icmp_ln86_1143_reg_1424_pp0_iter3_reg;
        icmp_ln86_1144_reg_1430 <= icmp_ln86_1144_fu_438_p2;
        icmp_ln86_1144_reg_1430_pp0_iter1_reg <= icmp_ln86_1144_reg_1430;
        icmp_ln86_1144_reg_1430_pp0_iter2_reg <= icmp_ln86_1144_reg_1430_pp0_iter1_reg;
        icmp_ln86_1144_reg_1430_pp0_iter3_reg <= icmp_ln86_1144_reg_1430_pp0_iter2_reg;
        icmp_ln86_1144_reg_1430_pp0_iter4_reg <= icmp_ln86_1144_reg_1430_pp0_iter3_reg;
        icmp_ln86_1144_reg_1430_pp0_iter5_reg <= icmp_ln86_1144_reg_1430_pp0_iter4_reg;
        icmp_ln86_1145_reg_1436 <= icmp_ln86_1145_fu_444_p2;
        icmp_ln86_1145_reg_1436_pp0_iter1_reg <= icmp_ln86_1145_reg_1436;
        icmp_ln86_1145_reg_1436_pp0_iter2_reg <= icmp_ln86_1145_reg_1436_pp0_iter1_reg;
        icmp_ln86_1145_reg_1436_pp0_iter3_reg <= icmp_ln86_1145_reg_1436_pp0_iter2_reg;
        icmp_ln86_1145_reg_1436_pp0_iter4_reg <= icmp_ln86_1145_reg_1436_pp0_iter3_reg;
        icmp_ln86_1145_reg_1436_pp0_iter5_reg <= icmp_ln86_1145_reg_1436_pp0_iter4_reg;
        icmp_ln86_1145_reg_1436_pp0_iter6_reg <= icmp_ln86_1145_reg_1436_pp0_iter5_reg;
        icmp_ln86_1146_reg_1442 <= icmp_ln86_1146_fu_450_p2;
        icmp_ln86_1146_reg_1442_pp0_iter1_reg <= icmp_ln86_1146_reg_1442;
        icmp_ln86_1147_reg_1447 <= icmp_ln86_1147_fu_456_p2;
        icmp_ln86_1148_reg_1452 <= icmp_ln86_1148_fu_462_p2;
        icmp_ln86_1148_reg_1452_pp0_iter1_reg <= icmp_ln86_1148_reg_1452;
        icmp_ln86_1149_reg_1457 <= icmp_ln86_1149_fu_468_p2;
        icmp_ln86_1149_reg_1457_pp0_iter1_reg <= icmp_ln86_1149_reg_1457;
        icmp_ln86_1150_reg_1462 <= icmp_ln86_1150_fu_474_p2;
        icmp_ln86_1150_reg_1462_pp0_iter1_reg <= icmp_ln86_1150_reg_1462;
        icmp_ln86_1150_reg_1462_pp0_iter2_reg <= icmp_ln86_1150_reg_1462_pp0_iter1_reg;
        icmp_ln86_1151_reg_1467 <= icmp_ln86_1151_fu_480_p2;
        icmp_ln86_1151_reg_1467_pp0_iter1_reg <= icmp_ln86_1151_reg_1467;
        icmp_ln86_1151_reg_1467_pp0_iter2_reg <= icmp_ln86_1151_reg_1467_pp0_iter1_reg;
        icmp_ln86_1152_reg_1472 <= icmp_ln86_1152_fu_486_p2;
        icmp_ln86_1152_reg_1472_pp0_iter1_reg <= icmp_ln86_1152_reg_1472;
        icmp_ln86_1152_reg_1472_pp0_iter2_reg <= icmp_ln86_1152_reg_1472_pp0_iter1_reg;
        icmp_ln86_1153_reg_1477 <= icmp_ln86_1153_fu_492_p2;
        icmp_ln86_1153_reg_1477_pp0_iter1_reg <= icmp_ln86_1153_reg_1477;
        icmp_ln86_1153_reg_1477_pp0_iter2_reg <= icmp_ln86_1153_reg_1477_pp0_iter1_reg;
        icmp_ln86_1153_reg_1477_pp0_iter3_reg <= icmp_ln86_1153_reg_1477_pp0_iter2_reg;
        icmp_ln86_1154_reg_1482 <= icmp_ln86_1154_fu_498_p2;
        icmp_ln86_1154_reg_1482_pp0_iter1_reg <= icmp_ln86_1154_reg_1482;
        icmp_ln86_1154_reg_1482_pp0_iter2_reg <= icmp_ln86_1154_reg_1482_pp0_iter1_reg;
        icmp_ln86_1154_reg_1482_pp0_iter3_reg <= icmp_ln86_1154_reg_1482_pp0_iter2_reg;
        icmp_ln86_1155_reg_1487 <= icmp_ln86_1155_fu_504_p2;
        icmp_ln86_1155_reg_1487_pp0_iter1_reg <= icmp_ln86_1155_reg_1487;
        icmp_ln86_1155_reg_1487_pp0_iter2_reg <= icmp_ln86_1155_reg_1487_pp0_iter1_reg;
        icmp_ln86_1155_reg_1487_pp0_iter3_reg <= icmp_ln86_1155_reg_1487_pp0_iter2_reg;
        icmp_ln86_1156_reg_1492 <= icmp_ln86_1156_fu_510_p2;
        icmp_ln86_1156_reg_1492_pp0_iter1_reg <= icmp_ln86_1156_reg_1492;
        icmp_ln86_1156_reg_1492_pp0_iter2_reg <= icmp_ln86_1156_reg_1492_pp0_iter1_reg;
        icmp_ln86_1156_reg_1492_pp0_iter3_reg <= icmp_ln86_1156_reg_1492_pp0_iter2_reg;
        icmp_ln86_1156_reg_1492_pp0_iter4_reg <= icmp_ln86_1156_reg_1492_pp0_iter3_reg;
        icmp_ln86_1157_reg_1497 <= icmp_ln86_1157_fu_516_p2;
        icmp_ln86_1157_reg_1497_pp0_iter1_reg <= icmp_ln86_1157_reg_1497;
        icmp_ln86_1157_reg_1497_pp0_iter2_reg <= icmp_ln86_1157_reg_1497_pp0_iter1_reg;
        icmp_ln86_1157_reg_1497_pp0_iter3_reg <= icmp_ln86_1157_reg_1497_pp0_iter2_reg;
        icmp_ln86_1157_reg_1497_pp0_iter4_reg <= icmp_ln86_1157_reg_1497_pp0_iter3_reg;
        icmp_ln86_1158_reg_1502 <= icmp_ln86_1158_fu_522_p2;
        icmp_ln86_1158_reg_1502_pp0_iter1_reg <= icmp_ln86_1158_reg_1502;
        icmp_ln86_1158_reg_1502_pp0_iter2_reg <= icmp_ln86_1158_reg_1502_pp0_iter1_reg;
        icmp_ln86_1158_reg_1502_pp0_iter3_reg <= icmp_ln86_1158_reg_1502_pp0_iter2_reg;
        icmp_ln86_1158_reg_1502_pp0_iter4_reg <= icmp_ln86_1158_reg_1502_pp0_iter3_reg;
        icmp_ln86_1159_reg_1507 <= icmp_ln86_1159_fu_528_p2;
        icmp_ln86_1159_reg_1507_pp0_iter1_reg <= icmp_ln86_1159_reg_1507;
        icmp_ln86_1159_reg_1507_pp0_iter2_reg <= icmp_ln86_1159_reg_1507_pp0_iter1_reg;
        icmp_ln86_1159_reg_1507_pp0_iter3_reg <= icmp_ln86_1159_reg_1507_pp0_iter2_reg;
        icmp_ln86_1159_reg_1507_pp0_iter4_reg <= icmp_ln86_1159_reg_1507_pp0_iter3_reg;
        icmp_ln86_1159_reg_1507_pp0_iter5_reg <= icmp_ln86_1159_reg_1507_pp0_iter4_reg;
        icmp_ln86_1160_reg_1512 <= icmp_ln86_1160_fu_534_p2;
        icmp_ln86_1160_reg_1512_pp0_iter1_reg <= icmp_ln86_1160_reg_1512;
        icmp_ln86_1160_reg_1512_pp0_iter2_reg <= icmp_ln86_1160_reg_1512_pp0_iter1_reg;
        icmp_ln86_1160_reg_1512_pp0_iter3_reg <= icmp_ln86_1160_reg_1512_pp0_iter2_reg;
        icmp_ln86_1160_reg_1512_pp0_iter4_reg <= icmp_ln86_1160_reg_1512_pp0_iter3_reg;
        icmp_ln86_1160_reg_1512_pp0_iter5_reg <= icmp_ln86_1160_reg_1512_pp0_iter4_reg;
        icmp_ln86_1161_reg_1517 <= icmp_ln86_1161_fu_540_p2;
        icmp_ln86_1161_reg_1517_pp0_iter1_reg <= icmp_ln86_1161_reg_1517;
        icmp_ln86_1161_reg_1517_pp0_iter2_reg <= icmp_ln86_1161_reg_1517_pp0_iter1_reg;
        icmp_ln86_1161_reg_1517_pp0_iter3_reg <= icmp_ln86_1161_reg_1517_pp0_iter2_reg;
        icmp_ln86_1161_reg_1517_pp0_iter4_reg <= icmp_ln86_1161_reg_1517_pp0_iter3_reg;
        icmp_ln86_1161_reg_1517_pp0_iter5_reg <= icmp_ln86_1161_reg_1517_pp0_iter4_reg;
        icmp_ln86_1161_reg_1517_pp0_iter6_reg <= icmp_ln86_1161_reg_1517_pp0_iter5_reg;
        icmp_ln86_reg_1348 <= icmp_ln86_fu_360_p2;
        icmp_ln86_reg_1348_pp0_iter1_reg <= icmp_ln86_reg_1348;
        icmp_ln86_reg_1348_pp0_iter2_reg <= icmp_ln86_reg_1348_pp0_iter1_reg;
        icmp_ln86_reg_1348_pp0_iter3_reg <= icmp_ln86_reg_1348_pp0_iter2_reg;
        or_ln117_1033_reg_1595 <= or_ln117_1033_fu_740_p2;
        or_ln117_1037_reg_1625 <= or_ln117_1037_fu_847_p2;
        or_ln117_1042_reg_1658 <= or_ln117_1042_fu_986_p2;
        or_ln117_1044_reg_1668 <= or_ln117_1044_fu_1006_p2;
        or_ln117_1046_reg_1674 <= or_ln117_1046_fu_1012_p2;
        or_ln117_1046_reg_1674_pp0_iter5_reg <= or_ln117_1046_reg_1674;
        or_ln117_1048_reg_1682 <= or_ln117_1048_fu_1088_p2;
        or_ln117_1052_reg_1692 <= or_ln117_1052_fu_1163_p2;
        or_ln117_reg_1562 <= or_ln117_fu_602_p2;
        select_ln117_1101_reg_1590 <= select_ln117_1101_fu_733_p3;
        select_ln117_1107_reg_1630 <= select_ln117_1107_fu_861_p3;
        select_ln117_1113_reg_1663 <= select_ln117_1113_fu_998_p3;
        select_ln117_1119_reg_1687 <= select_ln117_1119_fu_1101_p3;
        select_ln117_1123_reg_1697 <= select_ln117_1123_fu_1177_p3;
        xor_ln104_reg_1567 <= xor_ln104_fu_608_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1212_p65 = 'bx;

assign agg_result_fu_1212_p66 = ((or_ln117_1053_fu_1200_p2[0:0] == 1'b1) ? select_ln117_1123_reg_1697 : 5'd31);

assign and_ln102_1089_fu_745_p2 = (xor_ln104_reg_1567 & icmp_ln86_1133_reg_1364_pp0_iter2_reg);

assign and_ln102_1090_fu_562_p2 = (icmp_ln86_1134_reg_1370 & and_ln102_reg_1522);

assign and_ln102_1091_fu_613_p2 = (icmp_ln86_1135_reg_1376_pp0_iter1_reg & and_ln104_reg_1532);

assign and_ln102_1092_fu_759_p2 = (icmp_ln86_1136_reg_1382_pp0_iter2_reg & and_ln102_1089_fu_745_p2);

assign and_ln102_1093_fu_879_p2 = (icmp_ln86_1137_reg_1388_pp0_iter3_reg & and_ln104_219_reg_1607);

assign and_ln102_1094_fu_576_p2 = (icmp_ln86_1138_reg_1394 & and_ln102_1090_fu_562_p2);

assign and_ln102_1095_fu_586_p2 = (icmp_ln86_1139_reg_1400 & and_ln104_220_fu_571_p2);

assign and_ln102_1096_fu_632_p2 = (icmp_ln86_1140_reg_1406_pp0_iter1_reg & and_ln102_1091_fu_613_p2);

assign and_ln102_1097_fu_769_p2 = (icmp_ln86_1141_reg_1412_pp0_iter2_reg & and_ln104_221_reg_1579);

assign and_ln102_1098_fu_773_p2 = (icmp_ln86_1142_reg_1418_pp0_iter2_reg & and_ln102_1092_fu_759_p2);

assign and_ln102_1099_fu_903_p2 = (icmp_ln86_1143_reg_1424_pp0_iter3_reg & and_ln104_222_fu_874_p2);

assign and_ln102_1100_fu_1021_p2 = (icmp_ln86_1144_reg_1430_pp0_iter4_reg & and_ln102_1093_reg_1640);

assign and_ln102_1101_fu_1114_p2 = (icmp_ln86_1145_reg_1436_pp0_iter5_reg & and_ln104_223_reg_1647_pp0_iter5_reg);

assign and_ln102_1102_fu_637_p2 = (icmp_ln86_1146_reg_1442_pp0_iter1_reg & and_ln102_1094_reg_1550);

assign and_ln102_1103_fu_596_p2 = (and_ln102_1118_fu_591_p2 & and_ln102_1090_fu_562_p2);

assign and_ln102_1104_fu_641_p2 = (icmp_ln86_1148_reg_1452_pp0_iter1_reg & and_ln102_1095_reg_1556);

assign and_ln102_1105_fu_650_p2 = (and_ln104_220_reg_1545 & and_ln102_1119_fu_645_p2);

assign and_ln102_1106_fu_778_p2 = (icmp_ln86_1150_reg_1462_pp0_iter2_reg & and_ln102_1096_reg_1585);

assign and_ln102_1107_fu_787_p2 = (and_ln102_1120_fu_782_p2 & and_ln102_1091_reg_1573);

assign and_ln102_1108_fu_792_p2 = (icmp_ln86_1152_reg_1472_pp0_iter2_reg & and_ln102_1097_fu_769_p2);

assign and_ln102_1109_fu_913_p2 = (and_ln104_221_reg_1579_pp0_iter3_reg & and_ln102_1121_fu_908_p2);

assign and_ln102_1110_fu_918_p2 = (icmp_ln86_1154_reg_1482_pp0_iter3_reg & and_ln102_1098_reg_1619);

assign and_ln102_1111_fu_927_p2 = (and_ln102_1122_fu_922_p2 & and_ln102_1092_reg_1613);

assign and_ln102_1112_fu_1025_p2 = (icmp_ln86_1156_reg_1492_pp0_iter4_reg & and_ln102_1099_reg_1653);

assign and_ln102_1113_fu_1034_p2 = (and_ln104_222_reg_1635 & and_ln102_1123_fu_1029_p2);

assign and_ln102_1114_fu_1039_p2 = (icmp_ln86_1158_reg_1502_pp0_iter4_reg & and_ln102_1100_fu_1021_p2);

assign and_ln102_1115_fu_1123_p2 = (and_ln102_1124_fu_1118_p2 & and_ln102_1093_reg_1640_pp0_iter5_reg);

assign and_ln102_1116_fu_1128_p2 = (icmp_ln86_1160_reg_1512_pp0_iter5_reg & and_ln102_1101_fu_1114_p2);

assign and_ln102_1117_fu_1195_p2 = (and_ln104_223_reg_1647_pp0_iter6_reg & and_ln102_1125_fu_1190_p2);

assign and_ln102_1118_fu_591_p2 = (xor_ln104_548_fu_581_p2 & icmp_ln86_1147_reg_1447);

assign and_ln102_1119_fu_645_p2 = (xor_ln104_549_fu_627_p2 & icmp_ln86_1149_reg_1457_pp0_iter1_reg);

assign and_ln102_1120_fu_782_p2 = (xor_ln104_550_fu_764_p2 & icmp_ln86_1151_reg_1467_pp0_iter2_reg);

assign and_ln102_1121_fu_908_p2 = (xor_ln104_551_fu_893_p2 & icmp_ln86_1153_reg_1477_pp0_iter3_reg);

assign and_ln102_1122_fu_922_p2 = (xor_ln104_552_fu_898_p2 & icmp_ln86_1155_reg_1487_pp0_iter3_reg);

assign and_ln102_1123_fu_1029_p2 = (xor_ln104_553_fu_1016_p2 & icmp_ln86_1157_reg_1497_pp0_iter4_reg);

assign and_ln102_1124_fu_1118_p2 = (xor_ln104_554_fu_1109_p2 & icmp_ln86_1159_reg_1507_pp0_iter5_reg);

assign and_ln102_1125_fu_1190_p2 = (xor_ln104_555_fu_1185_p2 & icmp_ln86_1161_reg_1517_pp0_iter6_reg);

assign and_ln102_fu_546_p2 = (icmp_ln86_fu_360_p2 & icmp_ln86_1132_fu_366_p2);

assign and_ln104_219_fu_754_p2 = (xor_ln104_reg_1567 & xor_ln104_543_fu_749_p2);

assign and_ln104_220_fu_571_p2 = (xor_ln104_544_fu_566_p2 & and_ln102_reg_1522);

assign and_ln104_221_fu_622_p2 = (xor_ln104_545_fu_617_p2 & and_ln104_reg_1532);

assign and_ln104_222_fu_874_p2 = (xor_ln104_546_fu_869_p2 & and_ln102_1089_reg_1601);

assign and_ln104_223_fu_888_p2 = (xor_ln104_547_fu_883_p2 & and_ln104_219_reg_1607);

assign and_ln104_fu_557_p2 = (xor_ln104_542_fu_552_p2 & icmp_ln86_reg_1348);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1212_p67;

assign icmp_ln86_1132_fu_366_p2 = (($signed(p_read8_int_reg) < $signed(18'd78)) ? 1'b1 : 1'b0);

assign icmp_ln86_1133_fu_372_p2 = (($signed(p_read7_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1134_fu_378_p2 = (($signed(p_read1_int_reg) < $signed(18'd164914)) ? 1'b1 : 1'b0);

assign icmp_ln86_1135_fu_384_p2 = (($signed(p_read6_int_reg) < $signed(18'd259641)) ? 1'b1 : 1'b0);

assign icmp_ln86_1136_fu_390_p2 = (($signed(p_read9_int_reg) < $signed(18'd9)) ? 1'b1 : 1'b0);

assign icmp_ln86_1137_fu_396_p2 = (($signed(p_read9_int_reg) < $signed(18'd17)) ? 1'b1 : 1'b0);

assign icmp_ln86_1138_fu_402_p2 = (($signed(p_read1_int_reg) < $signed(18'd143913)) ? 1'b1 : 1'b0);

assign icmp_ln86_1139_fu_408_p2 = (($signed(p_read5_int_reg) < $signed(18'd872)) ? 1'b1 : 1'b0);

assign icmp_ln86_1140_fu_414_p2 = (($signed(p_read1_int_reg) < $signed(18'd11257)) ? 1'b1 : 1'b0);

assign icmp_ln86_1141_fu_420_p2 = (($signed(p_read11_int_reg) < $signed(18'd159)) ? 1'b1 : 1'b0);

assign icmp_ln86_1142_fu_426_p2 = (($signed(p_read15_int_reg) < $signed(18'd77090)) ? 1'b1 : 1'b0);

assign icmp_ln86_1143_fu_432_p2 = (($signed(p_read4_int_reg) < $signed(18'd42688)) ? 1'b1 : 1'b0);

assign icmp_ln86_1144_fu_438_p2 = (($signed(p_read12_int_reg) < $signed(18'd51)) ? 1'b1 : 1'b0);

assign icmp_ln86_1145_fu_444_p2 = (($signed(p_read3_int_reg) < $signed(18'd158501)) ? 1'b1 : 1'b0);

assign icmp_ln86_1146_fu_450_p2 = (($signed(p_read7_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1147_fu_456_p2 = (($signed(p_read2_int_reg) < $signed(18'd260977)) ? 1'b1 : 1'b0);

assign icmp_ln86_1148_fu_462_p2 = (($signed(p_read10_int_reg) < $signed(18'd458)) ? 1'b1 : 1'b0);

assign icmp_ln86_1149_fu_468_p2 = (($signed(p_read6_int_reg) < $signed(18'd259678)) ? 1'b1 : 1'b0);

assign icmp_ln86_1150_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd167468)) ? 1'b1 : 1'b0);

assign icmp_ln86_1151_fu_480_p2 = (($signed(p_read10_int_reg) < $signed(18'd449)) ? 1'b1 : 1'b0);

assign icmp_ln86_1152_fu_486_p2 = (($signed(p_read1_int_reg) < $signed(18'd223588)) ? 1'b1 : 1'b0);

assign icmp_ln86_1153_fu_492_p2 = (($signed(p_read16_int_reg) < $signed(18'd44545)) ? 1'b1 : 1'b0);

assign icmp_ln86_1154_fu_498_p2 = (($signed(p_read16_int_reg) < $signed(18'd40449)) ? 1'b1 : 1'b0);

assign icmp_ln86_1155_fu_504_p2 = (($signed(p_read9_int_reg) < $signed(18'd6)) ? 1'b1 : 1'b0);

assign icmp_ln86_1156_fu_510_p2 = (($signed(p_read1_int_reg) < $signed(18'd234063)) ? 1'b1 : 1'b0);

assign icmp_ln86_1157_fu_516_p2 = (($signed(p_read16_int_reg) < $signed(18'd54785)) ? 1'b1 : 1'b0);

assign icmp_ln86_1158_fu_522_p2 = (($signed(p_read8_int_reg) < $signed(18'd71)) ? 1'b1 : 1'b0);

assign icmp_ln86_1159_fu_528_p2 = (($signed(p_read1_int_reg) < $signed(18'd33310)) ? 1'b1 : 1'b0);

assign icmp_ln86_1160_fu_534_p2 = (($signed(p_read13_int_reg) < $signed(18'd1121)) ? 1'b1 : 1'b0);

assign icmp_ln86_1161_fu_540_p2 = (($signed(p_read11_int_reg) < $signed(18'd150)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_360_p2 = (($signed(p_read14_int_reg) < $signed(18'd78761)) ? 1'b1 : 1'b0);

assign or_ln117_1029_fu_683_p2 = (and_ln102_1104_fu_641_p2 | and_ln102_1090_reg_1538);

assign or_ln117_1030_fu_695_p2 = (and_ln102_1095_reg_1556 | and_ln102_1090_reg_1538);

assign or_ln117_1031_fu_707_p2 = (or_ln117_1030_fu_695_p2 | and_ln102_1105_fu_650_p2);

assign or_ln117_1032_fu_797_p2 = (and_ln102_reg_1522_pp0_iter2_reg | and_ln102_1106_fu_778_p2);

assign or_ln117_1033_fu_740_p2 = (and_ln102_reg_1522_pp0_iter1_reg | and_ln102_1096_fu_632_p2);

assign or_ln117_1034_fu_809_p2 = (or_ln117_1033_reg_1595 | and_ln102_1107_fu_787_p2);

assign or_ln117_1035_fu_821_p2 = (and_ln102_reg_1522_pp0_iter2_reg | and_ln102_1091_reg_1573);

assign or_ln117_1036_fu_833_p2 = (or_ln117_1035_fu_821_p2 | and_ln102_1108_fu_792_p2);

assign or_ln117_1037_fu_847_p2 = (or_ln117_1035_fu_821_p2 | and_ln102_1097_fu_769_p2);

assign or_ln117_1038_fu_932_p2 = (or_ln117_1037_reg_1625 | and_ln102_1109_fu_913_p2);

assign or_ln117_1039_fu_948_p2 = (icmp_ln86_reg_1348_pp0_iter3_reg | and_ln102_1110_fu_918_p2);

assign or_ln117_1040_fu_960_p2 = (icmp_ln86_reg_1348_pp0_iter3_reg | and_ln102_1098_reg_1619);

assign or_ln117_1041_fu_972_p2 = (or_ln117_1040_fu_960_p2 | and_ln102_1111_fu_927_p2);

assign or_ln117_1042_fu_986_p2 = (icmp_ln86_reg_1348_pp0_iter3_reg | and_ln102_1092_reg_1613);

assign or_ln117_1043_fu_1044_p2 = (or_ln117_1042_reg_1658 | and_ln102_1112_fu_1025_p2);

assign or_ln117_1044_fu_1006_p2 = (or_ln117_1042_fu_986_p2 | and_ln102_1099_fu_903_p2);

assign or_ln117_1045_fu_1056_p2 = (or_ln117_1044_reg_1668 | and_ln102_1113_fu_1034_p2);

assign or_ln117_1046_fu_1012_p2 = (icmp_ln86_reg_1348_pp0_iter3_reg | and_ln102_1089_reg_1601);

assign or_ln117_1047_fu_1076_p2 = (or_ln117_1046_reg_1674 | and_ln102_1114_fu_1039_p2);

assign or_ln117_1048_fu_1088_p2 = (or_ln117_1046_reg_1674 | and_ln102_1100_fu_1021_p2);

assign or_ln117_1049_fu_1133_p2 = (or_ln117_1048_reg_1682 | and_ln102_1115_fu_1123_p2);

assign or_ln117_1050_fu_1138_p2 = (or_ln117_1046_reg_1674_pp0_iter5_reg | and_ln102_1093_reg_1640_pp0_iter5_reg);

assign or_ln117_1051_fu_1149_p2 = (or_ln117_1050_fu_1138_p2 | and_ln102_1116_fu_1128_p2);

assign or_ln117_1052_fu_1163_p2 = (or_ln117_1050_fu_1138_p2 | and_ln102_1101_fu_1114_p2);

assign or_ln117_1053_fu_1200_p2 = (or_ln117_1052_reg_1692 | and_ln102_1117_fu_1195_p2);

assign or_ln117_fu_602_p2 = (and_ln102_1103_fu_596_p2 | and_ln102_1094_fu_576_p2);

assign select_ln117_1096_fu_672_p3 = ((or_ln117_reg_1562[0:0] == 1'b1) ? select_ln117_fu_665_p3 : 2'd3);

assign select_ln117_1097_fu_688_p3 = ((and_ln102_1090_reg_1538[0:0] == 1'b1) ? zext_ln117_126_fu_679_p1 : 3'd4);

assign select_ln117_1098_fu_699_p3 = ((or_ln117_1029_fu_683_p2[0:0] == 1'b1) ? select_ln117_1097_fu_688_p3 : 3'd5);

assign select_ln117_1099_fu_713_p3 = ((or_ln117_1030_fu_695_p2[0:0] == 1'b1) ? select_ln117_1098_fu_699_p3 : 3'd6);

assign select_ln117_1100_fu_721_p3 = ((or_ln117_1031_fu_707_p2[0:0] == 1'b1) ? select_ln117_1099_fu_713_p3 : 3'd7);

assign select_ln117_1101_fu_733_p3 = ((and_ln102_reg_1522_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_127_fu_729_p1 : 4'd8);

assign select_ln117_1102_fu_802_p3 = ((or_ln117_1032_fu_797_p2[0:0] == 1'b1) ? select_ln117_1101_reg_1590 : 4'd9);

assign select_ln117_1103_fu_814_p3 = ((or_ln117_1033_reg_1595[0:0] == 1'b1) ? select_ln117_1102_fu_802_p3 : 4'd10);

assign select_ln117_1104_fu_825_p3 = ((or_ln117_1034_fu_809_p2[0:0] == 1'b1) ? select_ln117_1103_fu_814_p3 : 4'd11);

assign select_ln117_1105_fu_839_p3 = ((or_ln117_1035_fu_821_p2[0:0] == 1'b1) ? select_ln117_1104_fu_825_p3 : 4'd12);

assign select_ln117_1106_fu_853_p3 = ((or_ln117_1036_fu_833_p2[0:0] == 1'b1) ? select_ln117_1105_fu_839_p3 : 4'd13);

assign select_ln117_1107_fu_861_p3 = ((or_ln117_1037_fu_847_p2[0:0] == 1'b1) ? select_ln117_1106_fu_853_p3 : 4'd14);

assign select_ln117_1108_fu_937_p3 = ((or_ln117_1038_fu_932_p2[0:0] == 1'b1) ? select_ln117_1107_reg_1630 : 4'd15);

assign select_ln117_1109_fu_953_p3 = ((icmp_ln86_reg_1348_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_128_fu_944_p1 : 5'd16);

assign select_ln117_1110_fu_964_p3 = ((or_ln117_1039_fu_948_p2[0:0] == 1'b1) ? select_ln117_1109_fu_953_p3 : 5'd17);

assign select_ln117_1111_fu_978_p3 = ((or_ln117_1040_fu_960_p2[0:0] == 1'b1) ? select_ln117_1110_fu_964_p3 : 5'd18);

assign select_ln117_1112_fu_990_p3 = ((or_ln117_1041_fu_972_p2[0:0] == 1'b1) ? select_ln117_1111_fu_978_p3 : 5'd19);

assign select_ln117_1113_fu_998_p3 = ((or_ln117_1042_fu_986_p2[0:0] == 1'b1) ? select_ln117_1112_fu_990_p3 : 5'd20);

assign select_ln117_1114_fu_1049_p3 = ((or_ln117_1043_fu_1044_p2[0:0] == 1'b1) ? select_ln117_1113_reg_1663 : 5'd21);

assign select_ln117_1115_fu_1061_p3 = ((or_ln117_1044_reg_1668[0:0] == 1'b1) ? select_ln117_1114_fu_1049_p3 : 5'd22);

assign select_ln117_1116_fu_1068_p3 = ((or_ln117_1045_fu_1056_p2[0:0] == 1'b1) ? select_ln117_1115_fu_1061_p3 : 5'd23);

assign select_ln117_1117_fu_1081_p3 = ((or_ln117_1046_reg_1674[0:0] == 1'b1) ? select_ln117_1116_fu_1068_p3 : 5'd24);

assign select_ln117_1118_fu_1093_p3 = ((or_ln117_1047_fu_1076_p2[0:0] == 1'b1) ? select_ln117_1117_fu_1081_p3 : 5'd25);

assign select_ln117_1119_fu_1101_p3 = ((or_ln117_1048_fu_1088_p2[0:0] == 1'b1) ? select_ln117_1118_fu_1093_p3 : 5'd26);

assign select_ln117_1120_fu_1142_p3 = ((or_ln117_1049_fu_1133_p2[0:0] == 1'b1) ? select_ln117_1119_reg_1687 : 5'd27);

assign select_ln117_1121_fu_1155_p3 = ((or_ln117_1050_fu_1138_p2[0:0] == 1'b1) ? select_ln117_1120_fu_1142_p3 : 5'd28);

assign select_ln117_1122_fu_1169_p3 = ((or_ln117_1051_fu_1149_p2[0:0] == 1'b1) ? select_ln117_1121_fu_1155_p3 : 5'd29);

assign select_ln117_1123_fu_1177_p3 = ((or_ln117_1052_fu_1163_p2[0:0] == 1'b1) ? select_ln117_1122_fu_1169_p3 : 5'd30);

assign select_ln117_fu_665_p3 = ((and_ln102_1094_reg_1550[0:0] == 1'b1) ? zext_ln117_fu_661_p1 : 2'd2);

assign xor_ln104_542_fu_552_p2 = (icmp_ln86_1132_reg_1359 ^ 1'd1);

assign xor_ln104_543_fu_749_p2 = (icmp_ln86_1133_reg_1364_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_544_fu_566_p2 = (icmp_ln86_1134_reg_1370 ^ 1'd1);

assign xor_ln104_545_fu_617_p2 = (icmp_ln86_1135_reg_1376_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_546_fu_869_p2 = (icmp_ln86_1136_reg_1382_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_547_fu_883_p2 = (icmp_ln86_1137_reg_1388_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_548_fu_581_p2 = (icmp_ln86_1138_reg_1394 ^ 1'd1);

assign xor_ln104_549_fu_627_p2 = (icmp_ln86_1139_reg_1400_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_550_fu_764_p2 = (icmp_ln86_1140_reg_1406_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_551_fu_893_p2 = (icmp_ln86_1141_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_552_fu_898_p2 = (icmp_ln86_1142_reg_1418_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_553_fu_1016_p2 = (icmp_ln86_1143_reg_1424_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_554_fu_1109_p2 = (icmp_ln86_1144_reg_1430_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_555_fu_1185_p2 = (icmp_ln86_1145_reg_1436_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_608_p2 = (icmp_ln86_reg_1348_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_655_p2 = (1'd1 ^ and_ln102_1102_fu_637_p2);

assign zext_ln117_126_fu_679_p1 = select_ln117_1096_fu_672_p3;

assign zext_ln117_127_fu_729_p1 = select_ln117_1100_fu_721_p3;

assign zext_ln117_128_fu_944_p1 = select_ln117_1108_fu_937_p3;

assign zext_ln117_fu_661_p1 = xor_ln117_fu_655_p2;

endmodule //conifer_jettag_accelerator_decision_function_43
