<!DOCTYPE html>

<html lang="en">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content=
  "width=device-width, initial-scale=1">
  <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
  <meta name="description" content="REV-A Webpage">
  <meta name="author" content="Eric Van Hensbergen">
  <link rel="icon" href="../../favicon.ico">

  <title>REV-A Workshop</title><!-- Bootstrap core CSS -->
  <link href="dist/css/bootstrap.min.css" rel="stylesheet" type=
  "text/css"><!-- Bootstrap theme -->
  <link href="dist/css/bootstrap-theme.min.css" rel="stylesheet"
  type="text/css"><!-- Custom styles for this template -->
  <link href="theme.css" rel="stylesheet" type="text/css">
  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
<style type="text/css">
dummydeclaration { padding-left: 4em; }
tab1 { padding-left: 4em; }
tab2 { padding-left: 8em; }
tab3 { padding-left: 12em; }
tab4 { padding-left: 16em; }
tab5 { padding-left: 20em; }
tab6 { padding-left: 24em; }
tab7 { padding-left: 28em; }
tab8 { padding-left: 32em; }
tab9 { padding-left: 36em; }
tab10 { padding-left: 40em; }
tab11 { padding-left: 44em; }
tab12 { padding-left: 48em; }
tab13 { padding-left: 52em; }
tab14 { padding-left: 56em; }
tab15 { padding-left: 60em; }
tab16 { padding-left: 64em; }
</style>

</style>
<title>Two Columns Examples</title>
<style>
li.name { padding?right: 5em }
span.company { position: absolute; left: 15em }
</style>

</head>

<body>
  <div class="container theme-showcase" role="main">
    <!-- Main jumbotron for a primary marketing message or call to action -->

    <div class="jumbotron">
      <h1>REV-A Workshop</h1>

      <h2>Re-Emergence of Vector Architectures</h2>

<p>To be held in conjunction with the <a href="https://cluster17.github.io/"> IEEE Cluster 2017 </a><o:p></o:p></span></p>
<p><a 
href="https://easychair.org/conferences/?conf=reva2017">REV-A
Submission</a><o:p></o:p></span></p>

    </div>

    <p>The commoditization of high performance computing to a
    broader range of applications coupled with the reduction in
    performance improvement from traditional scaling technologies
    has led to a broad interest in a number of new compute
    acceleration technologies from GPGPUs to CGRAs and FPGAs.
    Meanwhile, SIMD widths have been widening to try to keep up
    with computational demand and general purpose architectures
    have started incorporating features from the vector
    architectures that used to dominate high performance computing.
    From IBM's Vector Media eXtension (VMX) to
    NEC's SX architecture to
    Intel's Advanced Vector eXtension (AVX) to
    ARM's recently announced Scalable Vector
    Extension (SVE) -- all of the major general purpose
    architectures seem to have embraced a return to vector based
    functionality.</p>

    <p>Supporting these hardware developments there are a number of
    features being proposed for incorporation into modern
    programming models and languages in order to support the vector
    additions as well as restructuring memory access in order to
    feed the computational pipelines. Meanwhile application
    developers have been hard at work trying to refactor code to
    take advantage of wider vector units and more complicated
    memory hierarchies. Tools and techniques for developing for
    these new vector architectures are still evolving, particularly
    on emerging languages and runtimes.</p>

    <div class="page-header">
      <h1>Program</h1>
    </div>
<h2>Location: Waianae Room - <a href="http://www.sheraton-waikiki.com/">Sheraton Waikiki</a></h2>
<ul>
   <li>09:00 - 09:30 Welcome Session & Introductions
   <li>09:30 - 10:30 Keynote: <i>Finding Regularity in Problems with Irregularity (Hioshi Nakashima)</i> [<a href="presentations/reva-2017-nakashima.pdf">slides</a>]
   <li>10:30 - 11:00 Coffee Break
   <li>11:00 - 12:30 Session I (3 Papers)</li>
   <ul>
     <li>
        <i>Accelerating Smith-Waterman Alignment workload with Scalable Vector Computing</i>,
        Dong-Hyeon Park, Jonathan Beaumont and Trevor Mudge [<a href="presentations/REVA_2017-park.pptx">slides</a>]
     </li>
     <li>
       <i>Halide Vectorization for Android Photography Applications â€“ a Case Study</i>,
       Martin Johnson and Daniel Playne [<a href="presentations/RevAtalk-johnson.pdf">slides</a>]
     </li>
     <li>
       <i>Preliminary Performance Evaluation of Application Kernel using ARM SVE with Multiple Vector Lengths</i>,
       Yuetsu Kodama [<a href="presentations/reva17-kodama-slides.pdf">slides</a>]
     </li>
  </ul>
  <li>12:30 - 14:00 Lunch Break</li>
  <li>14:00 - 15:30 Session II (3 Papers)</li>
  <ul>
    <li>
      <i>Vectorization-aware Loop Optimization with User-defined Code Transformations</i>,
      Hiroyuki Takizawa, Thorsten Reimann, Kazuhiko Komatsu, Takashi Soga, Ryusuke Egawa, Akihiro Musa and Hiroaki Kobayashi [<a href="presentations/htakizawa_reva2017.pdf">slides</a>]
    </li>
    <li>
      <i>Performance and Power Analysis of SX-ACE using HP-X Benchmark Programs</i>,
      Ryusuke Egawa, Kazuhiko Komatsu, Yoko Isobe, Toshihiro Kato, Souya Fujimoto, Hiroyuki Takizawa, Akihiro Musa and Hiroaki Kobayashi
    </li>
    <li>
      <i>Performance Evaluation of Quantum ESPRESSO on NEC SX-ACE</i>,
      Osamu Watanabe, Akihiro Musa, Hiroaki Hokari, Shivanshu Singh, Raghunandan Mathur and Hiroaki Kobayashi [<a href="presentations/REV-A_Osamu_Watanabe_QE.pdf">slides</a>]
    </li>
  </ul>
  <li>15:30 - 16:00 Coffee Break</li>
</ul>

   <div class="page-header">
      <h1>Keynote Speaker</h1>
    </div>
<h2>Dr. Hiroshi Nakashima</h2>
  <h3><i>Finding Regularity in Problems with Irregularity</i></h3>

  <p><b>Abstract</b></p>
  <p>
Vectorized computation especially on scalar processors with wide SIMD
mechanism requires regularity.  For example, though such a processor
has gather/scatter capability for irregular memory accesses, they are
much less efficient than ordinary consecutive accesses mainly due to,
in speaker's opinion, the line-oriented configuration of caches.
Unfortunately, real HPC programs often have such irregular accesses to
a vector multiplied to a sparse matrix in CRS format, to a linear list
to represent a set of objects, and so on, and thus fail to exploit
SIMD-vector mechanism efficiently.  However, HPC problems (not
programs) with sparse matrices, dynamically configured sets, etc. may
have some degree of regularity because such objects can be represented
in some form with regularity.  In this talk, a few examples in which
regularity is found and exploited are presented to discuss the
importance of programming effort and of the way to reduce the amount
of efforts made by programmers.
</p>

  <p><b>Biography:</b></p>
<p>Dr. Hiroshi Nakashima is working in Academic Center for Computing and
Media Studies, Kyoto University as a professor who is responsible for
the design and operation of supercomputers in the Center and for
collaborative HPC researches with the supercomputers.  Prior to join
in the Center, he had been a professor of Toyohashi University of
Technology, an associate professor of Kyoto University, and a
researcher in Mitsubishi Electric Corporation.  He received his B.E.,
M.E. and PhD from Kyoto University in 1979, 1981 and 1991,
  respectively.</p>


    <div class="page-header">
      <h1>Call for Papers / Topics</h1>
    </div>

<p>The REV-A 2017 workshop will be a full-day meeting to be held at the IEEE Cluster 2017, in Honolulu, Hawaii, focusing on all aspects of vector architectures, programming models, programming frameworks, and applications.   Topics of interest, of both theoretical and practical significance, include but are not limited to the following topics:</p> 

    <ul>
      <li>Programming framework</li>

      <li>Programming model and language explorations</li>

      <li>Compilation and optimization including:</li>

      <li style="list-style: none">
        <ul>
          <li>algorithmic improvements</li>

          <li>code optimization</li>
        </ul>
      </li>

      <li>Performance Analysis and Debugging Tools</li>

      <li>Performance Metrics and Evaluations</li>

      <li>Libraries and run-time systems</li>

      <li>Design, generation, verification and validation of
      representative applications</li>

      <li>Case-studies of representative applications</li>

      <li>Innovative applications for vector architectures</li>

      <li>Hardware studies and micro-architectural implementation
      tradeoffs</li>
    </ul>

    <div class="page-header">
      <h1>Submission Details</h1>
    </div>

    <p>The REV-A workshop proceedings will be published along with the IEEE Cluster Digital Library. Submitted manuscripts should follow the IEEE Xplore format for publication: not exceed 10 single-spaced double-column pages using 10-point size font on 8.5x11 inch pages, including figures, tables, and references. Manuscripts must be submitted electronically in PDF format. Submissions will be judged on correctness, originality, technical strength, significance, quality of presentation, and interest and relevance to the workshop attendees. Submitted papers may not have appeared in or be under consideration for another workshop, conference, or journal. Accepted papers will have a page limit of 8 pages, and authors can purchase an additional 2 pages, for a total of 10 pages maximum.</p>

    <div href="#dates" class="page-header">
      <h1>Important Dates</h1>
    </div>

    <p>Deadlines are Anywhere on Earth (AoE)</p>

<table>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Full Papers due: </td>
<td>&nbsp June 25, 2017</td></tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Paper Acceptance Notification: </td>
<td>&nbsp July 17, 2017</td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Camera-ready deadline: </td>
<td>&nbsp July 30, 2017</td></tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp REV-A Workshop: </td>
<td>&nbsp September 05, 2017</td>
</tr>
</table>

    <div class="page-header">
      <h1>Organizing Committee</h1>
    </div>

<table>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Luiz DeRose </td>
<td>&nbsp Cray Inc.</td></tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Eric Van Hensbergen&nbsp&nbsp&nbsp&nbsp </td>
<td>&nbsp ARM Research</td>
</tr>
</table>

    <div class="page-header">
      <h1>Program Committee</h1>
    </div>

<table>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp David Abramson </td>
<td>&nbsp University of Queensland </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Bronis R. de Supinski </td>
<td>&nbsp Lawrence Livermore National Laboratory </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Mootaz Elnozahy </td> 
<td>&nbsp KAUST </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Roger Espasa </td>
<td>&nbsp SemiDynamics </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Michael Garland </td> 
<td>&nbsp NVIDIA </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Ian Karlin </td> 
<td>&nbsp Lawrence Livermore National Laboratory  </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp David Lilja </td>
<td>&nbsp University of Minnesota </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Sally McKee </td>
<td>&nbsp Chalmers University of Technology </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Sanyam Mehta </td>
<td>&nbsp Cray Inc. </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Hiroshi Nakashima </td> 
<td>&nbsp Kyoto University </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Lawrence Rauchwerger </td> 
<td>&nbsp Texas A&M University </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Mitsuhisa Sato </td>
<td>&nbsp Riken </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Sunil Shrestha </td> 
<td>&nbsp Cray Inc. </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Xinmin Tian </td>
<td>&nbsp Intel </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Mateo Valero </td>
<td>&nbsp Barcelona Supercomputing Center / UPC </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Jeffrey Vetter </td> 
<td>&nbsp Oak Ridge National Laboratory </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Felix Wolf </td>
<td>&nbsp TU Darmstadt </td>
</tr>
<tr>
<td>&nbsp&nbsp&nbsp&nbsp&nbsp Pen-Chung Yew </td> 
<td>&nbsp University of Minnesota </td>
</tr>
</table>

  </div><!-- /container -->
  <!-- Bootstrap core JavaScript
    ================================================== -->
  <!-- Placed at the end of the document so the pages load faster -->
  <script src=
  "https://ajax.googleapis.com/ajax/libs/jquery/1.12.4/jquery.min.js"
  type="text/javascript">
</script><script src="dist/js/bootstrap.min.js" type=
"text/javascript">
</script>
<!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
</body>
</html>
