// Seed: 323512590
module module_0 (
    output id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = id_1;
  logic id_3;
  type_8(
      1, 1'b0, id_2, 1, id_0
  );
  logic id_4 = (1);
  assign id_2 = id_3 ? 1 : 1'd0;
  logic id_5 = id_5;
  type_11(
      id_4, !id_3, id_4, 1'd0
  );
endmodule
