`begin_keywords "1800-2017"
`line 1 "../../src/pipeline_registers/Execute_Memory_Register.v" 1
module Execute_Memory_Register
(
	input	logic 	clk,

`line 5 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
	 
	input	logic 			register_write_execute,
	input 	logic			memory_to_register_execute,
	input	logic			memory_write_execute,	
	input	logic			hi_lo_register_write_execute,

`line 11 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
	output	logic 			register_write_memory,
	output 	logic			memory_to_register_memory,
	output	logic			memory_write_memory,
	output	logic 			hi_lo_register_write_memory,

`line 16 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
	 
	input	logic [31:0]	ALU_output_execute,
	input	logic [31:0]	ALU_HI_output_execute,
	input	logic [31:0]	ALU_LO_output_execute,
	input	logic [31:0]	write_data_execute,
	input	logic [4:0]		write_register_execute,

`line 23 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
	output	logic [31:0]	ALU_output_memory,
	output	logic [31:0]	ALU_HI_output_memory,
	output	logic [31:0]	ALU_LO_output_memory,
	output	logic [31:0]	write_data_memory,
	output	logic [4:0]		write_register_memory

`line 29 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
);

`line 31 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
	always_ff @(posedge clk) begin
		register_write_memory <= register_write_execute;
		memory_to_register_memory <= memory_to_register_execute;
		memory_write_memory <= memory_write_execute;
		hi_lo_register_write_memory <= hi_lo_register_write_execute;
		
		ALU_output_memory <=ALU_output_execute;
		ALU_HI_output_memory <=ALU_HI_output_execute;
		ALU_LO_output_memory <=ALU_LO_output_execute;
		write_data_memory <=write_data_execute;
		write_register_memory <=write_register_execute;
	end

`line 44 "../../src/pipeline_registers/Execute_Memory_Register.v" 0
endmodule
`line 45 "../../src/pipeline_registers/Execute_Memory_Register.v" 2
