verilog work "counter_lab1.v"
