  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 3 output ports were not connected:
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,81): z
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,82): y
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,83): x

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 3 input ports were not connected:
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,78): i_clk
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,79): i_srst
xmelab: (./testcases/alwaysff_misc_port_signalPerModule_clocks.sv,80): i_arst

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
