Analysis & Synthesis report for top
Mon May 04 13:24:33 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|main:main_inst|cur_state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for main:main_inst
 13. Source assignments for main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated
 14. Source assignments for main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated
 15. Source assignments for main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated
 16. Parameter Settings for User Entity Instance: main:main_inst
 17. Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla31
 18. Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla132
 20. Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla233
 22. Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "main:main_inst|ram_single_port_intel:main_entry_vla233"
 25. Port Connectivity Checks: "main:main_inst|ram_single_port_intel:main_entry_vla132"
 26. Port Connectivity Checks: "main:main_inst|ram_single_port_intel:main_entry_vla31"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 04 13:24:33 2020       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 70                                          ;
;     Total combinational functions  ; 70                                          ;
;     Dedicated logic registers      ; 58                                          ;
; Total registers                    ; 58                                          ;
; Total pins                         ; 0                                           ;
; Total virtual pins                 ; 36                                          ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C8      ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; ../Sum_vector.v                  ; yes             ; User Verilog HDL File        ; C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tsh1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 70    ;
;                                             ;       ;
; Total combinational functions               ; 70    ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 10    ;
;     -- 3 input functions                    ; 8     ;
;     -- <=2 input functions                  ; 52    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 49    ;
;     -- arithmetic mode                      ; 21    ;
;                                             ;       ;
; Total registers                             ; 58    ;
;     -- Dedicated logic registers            ; 58    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; Virtual pins                                ; 36    ;
; I/O pins                                    ; 0     ;
;                                             ;       ;
; Embedded Multiplier 9-bit elements          ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 58    ;
; Total fan-out                               ; 324   ;
; Average fan-out                             ; 1.98  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                      ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |top                       ; 70 (0)              ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 36           ; |top                ; top         ; work         ;
;    |main:main_inst|        ; 70 (70)             ; 58 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|main:main_inst ; main        ; work         ;
+----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|main:main_inst|cur_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-------------------+
; Name                                             ; cur_state.LEGUP_F_main_BB_for_end14_11 ; cur_state.LEGUP_F_main_BB_for_body8_10 ; cur_state.LEGUP_F_main_BB_for_body8_9 ; cur_state.LEGUP_F_main_BB_for_body8_preheader_8 ; cur_state.LEGUP_F_main_BB_for_body_i_7 ; cur_state.LEGUP_F_main_BB_for_body_i_6 ; cur_state.LEGUP_F_main_BB_for_body_i_5 ; cur_state.LEGUP_F_main_BB_for_body_i_preheader_4 ; cur_state.LEGUP_F_main_BB_for_body_3 ; cur_state.LEGUP_F_main_BB_for_body_2 ; cur_state.LEGUP_F_main_BB_entry_1 ; cur_state.LEGUP_0 ;
+--------------------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-------------------+
; cur_state.LEGUP_0                                ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 0                 ;
; cur_state.LEGUP_F_main_BB_entry_1                ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 1                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body_2             ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 1                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body_3             ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 1                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body_i_preheader_4 ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 1                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body_i_5           ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 1                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body_i_6           ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 1                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body_i_7           ; 0                                      ; 0                                      ; 0                                     ; 0                                               ; 1                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body8_preheader_8  ; 0                                      ; 0                                      ; 0                                     ; 1                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body8_9            ; 0                                      ; 0                                      ; 1                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_body8_10           ; 0                                      ; 1                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
; cur_state.LEGUP_F_main_BB_for_end14_11           ; 1                                      ; 0                                      ; 0                                     ; 0                                               ; 0                                      ; 0                                      ; 0                                      ; 0                                                ; 0                                    ; 0                                    ; 0                                 ; 1                 ;
+--------------------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+-------------------------------------------------+----------------------------------------+----------------------------------------+----------------------------------------+--------------------------------------------------+--------------------------------------+--------------------------------------+-----------------------------------+-------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+------------------------------------------------------+----------------------------------------+
; Register name                                        ; Reason for Removal                     ;
+------------------------------------------------------+----------------------------------------+
; main:main_inst|main_for_body_i_arrayidx2_i_reg[2..8] ; Lost fanout                            ;
; main:main_inst|return_val[0..31]                     ; Stuck at GND due to stuck port data_in ;
; main:main_inst|cur_state~2                           ; Lost fanout                            ;
; main:main_inst|cur_state~3                           ; Lost fanout                            ;
; main:main_inst|cur_state~4                           ; Lost fanout                            ;
; main:main_inst|cur_state~5                           ; Lost fanout                            ;
; Total Number of Removed Registers = 43               ;                                        ;
+------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 58    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 45    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|main:main_inst|main_for_body_0_reg[1]        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|main:main_inst|main_for_body_i_i_08_i_reg[0] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|main:main_inst|main_for_body8_i5_034_reg[6]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for main:main_inst                 ;
+--------------------------+---------+------+-----------+
; Assignment               ; Value   ; From ; To        ;
+--------------------------+---------+------+-----------+
; STATE_MACHINE_PROCESSING ; ONE_HOT ; -    ; cur_state ;
+--------------------------+---------+------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst      ;
+----------------------------------------+-------+-----------------+
; Parameter Name                         ; Value ; Type            ;
+----------------------------------------+-------+-----------------+
; LEGUP_0                                ; 0000  ; Unsigned Binary ;
; LEGUP_F_main_BB_entry_1                ; 0001  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body_2             ; 0010  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body_3             ; 0011  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body_i_preheader_4 ; 0100  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body_i_5           ; 0101  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body_i_6           ; 0110  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body_i_7           ; 0111  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body8_preheader_8  ; 1000  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body8_9            ; 1001  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_body8_10           ; 1010  ; Unsigned Binary ;
; LEGUP_F_main_BB_for_end14_11           ; 1011  ; Unsigned Binary ;
+----------------------------------------+-------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla31 ;
+----------------+--------+--------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                     ;
+----------------+--------+--------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                           ;
; widthad_a      ; 7      ; Signed Integer                                                           ;
; numwords_a     ; 100    ; Signed Integer                                                           ;
; latency        ; 1      ; Signed Integer                                                           ;
; init_file      ; UNUSED ; String                                                                   ;
; width_be_a     ; 4      ; Signed Integer                                                           ;
+----------------+--------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tsh1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla132 ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                            ;
; widthad_a      ; 7      ; Signed Integer                                                            ;
; numwords_a     ; 100    ; Signed Integer                                                            ;
; latency        ; 1      ; Signed Integer                                                            ;
; init_file      ; UNUSED ; String                                                                    ;
; width_be_a     ; 4      ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_tsh1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla233 ;
+----------------+--------+---------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                      ;
+----------------+--------+---------------------------------------------------------------------------+
; width_a        ; 32     ; Signed Integer                                                            ;
; widthad_a      ; 7      ; Signed Integer                                                            ;
; numwords_a     ; 100    ; Signed Integer                                                            ;
; latency        ; 1      ; Signed Integer                                                            ;
; init_file      ; UNUSED ; String                                                                    ;
; width_be_a     ; 4      ; Signed Integer                                                            ;
+----------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 100                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_tsh1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                      ;
; Entity Instance                           ; main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 100                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 100                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
; Entity Instance                           ; main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                     ;
;     -- NUMWORDS_A                         ; 100                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_single_port_intel:main_entry_vla233"                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clken     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; byteena_a ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q_a       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_single_port_intel:main_entry_vla132" ;
+-----------+-------+----------+-----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                             ;
+-----------+-------+----------+-----------------------------------------------------+
; clken     ; Input ; Info     ; Stuck at VCC                                        ;
; byteena_a ; Input ; Info     ; Stuck at VCC                                        ;
+-----------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "main:main_inst|ram_single_port_intel:main_entry_vla31" ;
+---------------+-------+----------+------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                        ;
+---------------+-------+----------+------------------------------------------------+
; clken         ; Input ; Info     ; Stuck at VCC                                   ;
; data_a[31..7] ; Input ; Info     ; Stuck at GND                                   ;
; byteena_a     ; Input ; Info     ; Stuck at VCC                                   ;
+---------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 36                          ;
; cycloneiii_ff         ; 58                          ;
;     ENA               ; 45                          ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 71                          ;
;     arith             ; 21                          ;
;         2 data inputs ; 21                          ;
;     normal            ; 50                          ;
;         0 data inputs ; 4                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 10                          ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 2.06                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 04 13:24:05 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 5 design units, including 5 entities, in source file /legup-7.5/3_plataforms/sum_vector/sum_vector.v
    Info (12023): Found entity 1: top File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 14
    Info (12023): Found entity 2: main File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 81
    Info (12023): Found entity 3: ram_dual_port File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 520
    Info (12023): Found entity 4: ram_single_port_intel File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 623
    Info (12023): Found entity 5: main_tb File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 693
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Sum_vector.v(33): object "main_inst_finish_reg" assigned a value but never read File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at Sum_vector.v(34): object "main_inst_return_val_reg" assigned a value but never read File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 34
Info (12128): Elaborating entity "main" for hierarchy "main:main_inst" File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 43
Warning (10036): Verilog HDL or VHDL warning at Sum_vector.v(139): object "main_for_body8_5" assigned a value but never read File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 139
Warning (10036): Verilog HDL or VHDL warning at Sum_vector.v(140): object "main_for_body8_6" assigned a value but never read File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 140
Warning (10036): Verilog HDL or VHDL warning at Sum_vector.v(141): object "main_for_body8_7" assigned a value but never read File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 141
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(277): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 277
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(280): truncated value with size 8 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 280
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(295): truncated value with size 32 to match size of target (9) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 295
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(304): truncated value with size 32 to match size of target (8) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 304
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(321): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 321
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(324): truncated value with size 8 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 324
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(359): truncated value with size 32 to match size of target (8) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 359
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(376): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 376
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(379): truncated value with size 8 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 379
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(409): truncated value with size 32 to match size of target (8) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 409
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(425): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 425
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(427): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 427
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(430): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 430
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(433): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 433
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(449): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 449
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(451): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 451
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(454): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 454
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(457): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 457
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(473): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 473
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(475): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 475
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(478): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 478
Warning (10230): Verilog HDL assignment warning at Sum_vector.v(481): truncated value with size 32 to match size of target (7) File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 481
Info (12128): Elaborating entity "ram_single_port_intel" for hierarchy "main:main_inst|ram_single_port_intel:main_entry_vla31" File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 170
Info (12128): Elaborating entity "altsyncram" for hierarchy "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component" File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 668
Info (12130): Elaborated megafunction instantiation "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component" File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 668
Info (12133): Instantiated megafunction "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component" with the following parameter: File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 668
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "CycloneIV"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "numwords_a" = "100"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tsh1.tdf
    Info (12023): Found entity 1: altsyncram_tsh1 File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_tsh1" for hierarchy "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 33
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[0]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 40
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[1]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 62
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[2]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 84
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[3]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 106
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[4]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 128
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[5]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 150
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[6]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 172
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[7]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 194
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[8]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 216
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[9]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 238
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[10]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 260
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[11]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 282
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[12]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 304
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[13]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 326
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[14]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 348
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[15]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 370
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[16]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 392
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[17]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 414
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[18]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 436
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[19]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 458
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[20]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 480
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[21]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 502
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[22]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 524
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[23]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 546
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[24]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 568
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[25]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 590
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[26]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 612
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[27]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 634
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[28]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 656
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[29]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 678
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[30]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 700
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla233|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[31]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 722
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[0]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 40
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[1]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 62
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[2]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 84
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[3]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 106
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[4]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 128
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[5]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 150
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[6]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 172
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[7]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 194
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[8]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 216
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[9]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 238
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[10]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 260
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[11]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 282
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[12]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 304
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[13]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 326
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[14]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 348
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[15]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 370
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[16]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 392
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[17]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 414
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[18]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 436
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[19]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 458
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[20]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 480
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[21]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 502
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[22]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 524
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[23]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 546
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[24]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 568
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[25]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 590
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[26]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 612
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[27]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 634
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[28]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 656
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[29]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 678
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[30]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 700
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla132|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[31]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 722
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[0]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 40
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[1]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 62
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[2]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 84
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[3]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 106
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[4]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 128
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[5]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 150
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[6]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 172
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[7]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 194
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[8]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 216
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[9]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 238
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[10]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 260
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[11]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 282
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[12]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 304
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[13]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 326
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[14]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 348
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[15]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 370
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[16]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 392
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[17]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 414
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[18]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 436
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[19]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 458
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[20]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 480
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[21]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 502
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[22]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 524
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[23]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 546
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[24]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 568
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[25]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 590
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[26]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 612
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[27]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 634
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[28]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 656
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[29]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 678
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[30]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 700
        Warning (14320): Synthesized away node "main:main_inst|ram_single_port_intel:main_entry_vla31|altsyncram:altsyncram_component|altsyncram_tsh1:auto_generated|q_a[31]" File: C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/db/altsyncram_tsh1.tdf Line: 722
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Critical Warning (15725): clock port is fed by virtual pin "clk~input"; timing analysis treats input to the clock port as a ripple clock
Info (15717): Design contains 36 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "finish" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 26
    Info (15719): Pin "return_val[0]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[1]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[2]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[3]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[4]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[5]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[6]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[7]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[8]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[9]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[10]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[11]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[12]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[13]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[14]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[15]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[16]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[17]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[18]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[19]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[20]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[21]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[22]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[23]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[24]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[25]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[26]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[27]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[28]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[29]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[30]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15719): Pin "return_val[31]" is virtual output pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 27
    Info (15718): Pin "clk" is virtual input pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 23
    Info (15718): Pin "reset" is virtual input pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 24
    Info (15718): Pin "start" is virtual input pin File: C:/LegUp-7.5/3_plataforms/Sum_vector/Sum_vector.v Line: 25
Warning (15752): Ignored 128 Virtual Pin logic option assignments
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[1]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[2]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[3]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[4]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[5]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8[6]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Add4~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[1]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[2]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[3]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[4]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[5]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4[6]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Add3~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[0]~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[1]~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[2]~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[3]~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[4]~8"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[5]~10"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1[6]~12"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Add1~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|finish"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_end14_11"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|finish~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_exitcond_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body8_10"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~18"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~19"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal2~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal2~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal2~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body8_9"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~20"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body8_preheader_8"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg[6]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~5"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_8_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body8_i5_034_reg~7"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~21"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_exitcond1_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body_i_7"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~22"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal1~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal1~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal1~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body_i_5"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body_i_6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~23"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body_i_preheader_4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg[0]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~5"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_4_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_i_i_08_i_reg~7"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~24"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~25"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_exitcond2_reg"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body_3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~26"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal0~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal0~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|Equal0~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_for_body_2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~27"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[2]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state.LEGUP_F_main_BB_entry_1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~0"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg[1]~1"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[1]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~2"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[0]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~3"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[3]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~4"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[5]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~5"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[4]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~6"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_1_reg[6]"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|main_for_body_0_reg~7"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~28"
    Warning (15720): Ignored Virtual Pin assignment to node "main:main_inst|cur_state~29"
Info (21057): Implemented 127 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 127 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 290 warnings
    Info: Peak virtual memory: 4766 megabytes
    Info: Processing ended: Mon May 04 13:24:33 2020
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/LegUp-7.5/3_plataforms/Sum_vector/synthesis/output_files/top.map.smsg.


