{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 08 09:09:57 2023 " "Info: Processing started: Fri Sep 08 09:09:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off diviseur -c diviseur " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off diviseur -c diviseur" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diviseur.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file diviseur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur-Behavioral " "Info: Found design unit 1: diviseur-Behavioral" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/diviseur.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 diviseur " "Info: Found entity 1: diviseur" {  } { { "diviseur.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/diviseur.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file 7seg.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Vhdl4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Vhdl4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-seg7 " "Info: Found design unit 1: sevenseg-seg7" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/Vhdl4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Info: Found entity 1: sevenseg" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/Vhdl4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "sevenseg work sevenseg.vhd(7) " "Error (10430): VHDL Primary Unit Declaration error at sevenseg.vhd(7): primary unit \"sevenseg\" already exists in library \"work\"" {  } { { "sevenseg.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/sevenseg.vhd" 7 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "sevenseg Vhdl4.vhd(7) " "Error (10784): HDL error at Vhdl4.vhd(7): see declaration for object \"sevenseg\"" {  } { { "Vhdl4.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/Vhdl4.vhd" 7 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"7\";  expecting an identifier sevenseg.vhd(13) " "Error (10500): VHDL syntax error at sevenseg.vhd(13) near text \"7\";  expecting an identifier" {  } { { "sevenseg.vhd" "" { Text "C:/Users/Etudiant/Documents/PROJETF/divseur/sevenseg.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file sevenseg.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Error: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 08 09:09:57 2023 " "Error: Processing ended: Fri Sep 08 09:09:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
