# rv-pagecross-test

This is a simple assembly language program for a bare-metal RISC-V
RV64 CPU, intended to demonstrate an issue with the [sail-riscv
model](https://github.com/rems-project/sail-riscv).

I created [issue
#49](https://github.com/rems-project/sail-riscv/issues/49).
