from  gurobipy import *

def read_data(file_path):
    info_path = f"{file_path}/design.info"
    net_path = f"{file_path}/design.net"
    topo_path = f"{file_path}/design.topo"
    fpga_out_path = f"{file_path}/design.fpga.out"
    design_info = {}
    design_net = []
    design_topo = {}
    design_fpga_out = {}
    fpga_out_list = []  
    # è¯»å– design.info
    try:
        with open(info_path, 'r') as f:
           for line in f:
                line = line.strip()
                if line:
                    fpga, max_channels = line.split()
                    design_info[fpga] = int(max_channels)
        # è¿™é‡Œç®€å•å°†å†…å®¹æŒ‰è¡Œå­˜å‚¨ï¼Œå®é™…å¯æ ¹æ®éœ€æ±‚è§£æï¼Œæ¯”å¦‚æå–æ¯ä¸ªFPGAèŠ‚ç‚¹çš„æœ€å¤§å¯¹å¤–è¿æ¥é€šé“æ•°é‡ç­‰
    except Exception as e:
        print(f"è¯»å– design.info å‡ºé”™: {e}")
    # è½¬æ¢ä¸ºæœ‰åºåˆ—è¡¨ï¼ˆæ–¹æ¡ˆ2ï¼‰
    if design_info:
        sorted_fpgas = sorted(design_info.keys(), key=lambda x: int(x[1:]))
        info_list = [design_info[fpga] for fpga in sorted_fpgas]
    # è¯»å– design.net
    try:
        with open(net_path, 'r') as f:
            for line in f:
                line = line.strip()
                if line:
                    parts = line.split()
                    source_node = parts[0]
                    weight = int(parts[1])
                    target_nodes = parts[2:]
                    design_net.append((source_node, weight, target_nodes))
    except Exception as e:
        print(f"è¯»å– design.net å‡ºé”™: {e}")
    # è¯»å– design.topo
    try:
        with open(topo_path, 'r') as f:
        # æŒ‰è¡Œå­˜å‚¨FPGAä¹‹é—´çš„ç‰©ç†è¿æ¥å…³ç³»ä¿¡æ¯
            for line in f:
                    line = line.strip()
                    if line:
                        fpga_part, vec_part = line.split(':')
                        fpga = fpga_part.strip()
                        conn_vec = [int(x.strip()) for x in vec_part.split(',')]
                        design_topo[fpga] = conn_vec
    except Exception as e:
        print(f"è¯»å– design.topo å‡ºé”™: {e}")
     # è½¬æ¢ä¸ºæœ‰åºåˆ—è¡¨ï¼ˆæ–¹æ¡ˆ1ï¼‰
    if design_topo:
        sorted_fpgas = sorted(design_topo.keys(), key=lambda x: int(x[1:]))
        topo_list = [[fpga, design_topo[fpga]] for fpga in sorted_fpgas]
    # è¯»å– design.fpga.out
    try:
        with open(fpga_out_path, 'r') as f:
        # æŒ‰è¡Œå­˜å‚¨é€»è¾‘èŠ‚ç‚¹åˆ°ç‰©ç†FPGAçš„æ˜ å°„ç»“æœ
            for line in f:
                    line = line.strip()
                    if line:
                        fpga_part, nodes_part = line.split(':')                                    
                        fpga = fpga_part.strip()
                        logic_nodes = [node.strip() for node in nodes_part.split()]
                        design_fpga_out[fpga] = logic_nodes
    except Exception as e:
        print(f"è¯»å– design.fpga.out å‡ºé”™: {e}")
    if design_fpga_out:
        # 1. æå–æ‰€æœ‰FPGAåï¼Œå¹¶æŒ‰ã€Œæ•°å­—éƒ¨åˆ†ã€æ’åºï¼ˆé¿å…F10æ’åœ¨F2å‰é¢ï¼‰
        # æ’åºé€»è¾‘ï¼šå–FPGAåä¸­"F"åçš„æ•°å­—ï¼ˆå¦‚"F3"â†’3ï¼‰ï¼ŒæŒ‰æ•°å­—å‡åºæ’åˆ—
        sorted_fpgas = sorted(
            design_fpga_out.keys(),
            key=lambda x: int(x[1:])  # xæ˜¯FPGAåï¼ˆå¦‚"F1"ï¼‰ï¼Œx[1:]å–"1"å¹¶è½¬æ•´æ•°
        )
        
        # 2. æŒ‰æ’åºåçš„FPGAé¡ºåºï¼Œç”Ÿæˆåˆ—è¡¨ï¼ˆæ¯è¡Œå¯¹åº”ä¸€ä¸ªFPGAçš„é€»è¾‘èŠ‚ç‚¹ï¼‰
        fpga_out_list = [design_fpga_out[fpga] for fpga in sorted_fpgas]

    return design_info, info_list, design_net, design_topo, topo_list, design_fpga_out, fpga_out_list

try:
    file_path='./case02' 
    design_info, info_list, design_net, design_topo, topo_list, design_fpga_out, fpga_out_list = read_data(file_path)
    nums_fpga = len(design_info)
    nums_net=len(design_net)
    # print("Number of nets:", nums_net)
    # print("Topo List:", topo_list)
    # print("Info List:", info_list)
    max_channel = max(design_info.values()) #Max channels per FPGA
    M=2*max(info_list) #å¤§M
    N=M
    W_total=sum(topo_list[i][1][j] for i in range(nums_fpga) for j in range(i+1,nums_fpga) if topo_list[i][1][j]>0)#å½“å‰æ€»é€šé“æ•°
    print("Total channels:", W_total)

    # design.netå¤„ç†
    virtual_points = set()
    virtual_points_start = set()
    virtual_edges = set()
    net_edges = []
    for entry in design_net:
        i = entry[0]  # èµ·ç‚¹
        edges = [(i, j) for j in entry[2]]
        net_edges.append(edges)  # è®°å½•netä¸­çš„è¾¹
        virtual_points.add(i)
        for j in entry[2]:  # ç»ˆç‚¹
            virtual_points.add(j)
            virtual_edges.add((i, j))  # è®°å½•å­˜åœ¨(i, j)
    virtual_points = list(virtual_points)
    virtual_edges = list(virtual_edges)
    net_edges = list(net_edges)
    # print("Virtual Points:", virtual_points)
    # print("Net Edges:", net_edges)
# å˜é‡
    model=Model("FPGA")
    model.Params.NonConvex = 2
    model.Params.TimeLimit = 3600  # è®¾ç½®æ—¶é—´é™åˆ¶ä¸º300ç§’
    df_change=model.addVars(nums_fpga, nums_fpga, vtype=GRB.INTEGER, name="df_change",lb=-max_channel,ub=max_channel) # FPGAä¹‹é—´çš„è¿æ¥å˜åŒ–é‡
    Ue = model.addVars(nums_fpga, nums_fpga, vtype=GRB.BINARY, name="Ue") #é€šé“è°ƒæ•´åï¼ŒF_pä¸F_qæ˜¯å¦è¿æ¥,å³æ— å‘è¾¹e ={p,q}æ˜¯å¦å­˜åœ¨
    # å¯¹ç§°æ€§çº¦æŸdf_change
    for p in range(nums_fpga):
        model.addConstr(df_change[p, p] == 0, name=f"df_sym_{p}_{p}")
        for q in range(p + 1, nums_fpga):
            model.addConstr(df_change[p, q] == df_change[q, p], name=f"df_sym_{p}_{q}")
    # å¯¹ç§°æ€§çº¦æŸUe
    for p in range(nums_fpga):
        model.addConstr(Ue[p, p] == 0, name=f"Ue_sym_{p}_{p}")
        for q in range(p + 1, nums_fpga):
            model.addConstr(Ue[p, q] == Ue[q, p], name=f"Ue_sym_{p}_{q}")
    W_e = model.addVars(nums_fpga, nums_fpga, vtype=GRB.INTEGER, name="W_e", lb=0, ub=max_channel)  # è°ƒæ•´åï¼Œğ¹ğ‘ä¸ğ¹ğ‘ä¹‹é—´çš„è¿æ¥é€šé“æ•°é‡
    # å¯¹ç§°æ€§çº¦æŸW_e
    for p in range(nums_fpga):
        model.addConstr(W_e[p, p] == 0, name=f"We_sym_{p}_{p}")
        for q in range(p + 1, nums_fpga):
            model.addConstr(W_e[p, q] == W_e[q, p], name=f"We_sym_{p}_{q}")
    # X=model.addVars([(net_id, edge) for net_id in range(nums_net) for edge in net_edges[net_id]],nums_fpga,nums_fpga,vtype=GRB.BINARY,name="X") #å¯¹n_içš„æºç«¯s_iå’Œæ¥æ”¶ç«¯t_{ij}ï¼Œæ˜¯å¦é€‰æœ‰å‘å¼§(p,q)ï¼ˆé€‰çš„æ˜¯{\ n}_i\ ä¸­çš„å¼§ï¼Œ1ä¸ºé€‰ï¼‰
    X = model.addVars(
    (
        (net_id, u, v, p, q)
        for net_id in range(nums_net)
        for (u, v) in net_edges[net_id]
        for p in range(nums_fpga)
        for q in range(nums_fpga)
    ),
    vtype=GRB.BINARY,
    name="X")
    for net_id in range(nums_net):
        for (i, j) in net_edges[net_id]:  # éå†æ‰€æœ‰è™šæ‹Ÿè¾¹
            for p in range(nums_fpga):
                model.addConstr(
                    X[net_id, i, j, p, p] == 0,
                    name=f"sym_X_{net_id}_{i}_{j}_{p}_{p}"  # çº¦æŸåç§°ï¼Œä¾¿äºè°ƒè¯•
                )
    # Y=model.addVars([(net_id, edge) for net_id in range(nums_net) for edge in net_edges[net_id]],nums_fpga,nums_fpga,vtype=GRB.BINARY,name="Y") #å¯¹n_içš„æºç«¯s_iå’Œæ¥æ”¶ç«¯t_{ij}ï¼Œæ˜¯å¦é€‰æ— å‘è¾¹e ={p,q}ï¼ˆé€‰çš„æ˜¯æ‹“æ‰‘å›¾Gçš„è¾¹ï¼Œ1ä¸ºé€‰ï¼‰
    Y = model.addVars(
        (
            (net_id, u, v, p, q)
            for net_id in range(nums_net)
            for (u, v) in net_edges[net_id]
            for p in range(nums_fpga)
            for q in range(nums_fpga)
        ),
        vtype=GRB.BINARY,
        name="Y"
    )
    # å¯¹ç§°æ€§çº¦æŸY 
    for net_id in range(nums_net):
        for (i, j) in net_edges[net_id]:  # éå†æ‰€æœ‰è™šæ‹Ÿè¾¹
            for p in range(nums_fpga):
                for q in range(p + 1, nums_fpga):  # ä»…å¤„ç†p < qï¼Œé¿å…é‡å¤çº¦æŸ
                    # çº¦æŸï¼šFPGAå¯¹(p,q)ä¸(q,p)çš„æ˜ å°„å…³ç³»ç­‰ä»·
                    model.addConstr(
                        Y[net_id, i,j, p, q] == Y[net_id, i,j, q, p],
                        name=f"sym_Y_{net_id}_{i}_{j}_{p}_{q}"  # çº¦æŸåç§°ï¼Œä¾¿äºè°ƒè¯•
                    )
    Z_e = model.addVars(nums_net, nums_fpga, nums_fpga, vtype=GRB.BINARY, name="Z_e")  # n_içš„æºç«¯s_iæ˜¯å¦è‡³å°‘ä¸€æ¬¡é€‰æ— å‘è¾¹eï¼ˆ1ä¸ºé€‰ï¼‰
    # å¯¹ç§°æ€§çº¦æŸZ_e
    for i in range(nums_net):
        for p in range(nums_fpga):
            for q in range(p + 1, nums_fpga):  # ä»…å¤„ç†p < qï¼Œé¿å…é‡å¤çº¦æŸ
                # çº¦æŸï¼šFPGAå¯¹(p,q)ä¸(q,p)çš„æ˜ å°„å…³ç³»ç­‰ä»·
                model.addConstr(
                    Z_e[i, p, q] == Z_e[i, q, p],
                    name=f"sym_Ze_{i}_{p}_{q}"  # çº¦æŸåç§°ï¼Œä¾¿äºè°ƒè¯•
                ) 
# è¾…åŠ©å˜é‡ 
    J_ij=model.addVars([(net_id, edge) for net_id in range(nums_net) for edge in net_edges[net_id]],vtype=GRB.INTEGER,name="J_ij",lb=0,ub=nums_fpga) #n_iä»æºç«¯s_iåˆ°æ¥æ”¶ç«¯t_{ij}è·³è·¨çš„FPGAæ€»æ•°ï¼Œç”¨äºè®¡ç®—å¸ƒçº¿å»¶è¿Ÿ
    G_ij=model.addVars(nums_net,nums_fpga,nums_fpga,vtype=GRB.BINARY,name="G_ij") #æ–¯å¦çº³æ ‘éª¨æ¶ï¼Œå³n_iå¯¹åº”çš„æ–¯å¦çº³æ ‘æ˜¯å¦ä½¿ç”¨æœ‰å‘å¼§(p,q)
    H_i=model.addVars(nums_net,nums_fpga,vtype=GRB.INTEGER,name="H_i",lb=0) #n_içš„æºç«¯s_iåˆ°æ¥æ”¶ç«¯t_{ij}è·³è·¨çš„FPGAæ€»æ•°ï¼Œç”¨äºè®¡ç®—å¸ƒçº¿å»¶è¿Ÿ
# ç›®æ ‡å‡½æ•°ç›¸å…³å˜é‡
    r_pq = model.addVars(nums_fpga, nums_fpga, vtype=GRB.INTEGER, name="r_pq", lb=0)  # FPGA p å’Œ FPGA q çš„TDM æ¯”ç‡
    N_pq = model.addVars(nums_fpga, nums_fpga, vtype=GRB.INTEGER, name="N_pq", lb=0)
    D_i= model.addVars(nums_net, vtype=GRB.CONTINUOUS, name="D_i", lb=0)  # n_içš„æœ€å¤§å¸ƒçº¿å»¶è¿Ÿ

# çº¦æŸæ¡ä»¶
    # net:å‡ºå…¥æµå¹³è¡¡çº¦æŸ
    for net_id in range(nums_net):
        for (i,j) in net_edges[net_id]:
            is_same_fpga = False
            #  åˆ¤æ–­æ˜¯å¦åœ¨åŒä¸€FPGAä¸Š
            for p in range(nums_fpga):
                if i in fpga_out_list[p] and j in fpga_out_list[p]:
                    is_same_fpga = True
                    print(f"Net {net_id} edge ({i},{j}) is on the same FPGA F{p+1}")
                    break
            if is_same_fpga:
                # åŒä¸€FPGAä¸Šï¼Œç›´æ¥è·³è¿‡è¯¥è¾¹çš„æµå¹³è¡¡çº¦æŸ
                model.addConstr(quicksum(X[net_id,i,j,a,b] for a in range(nums_fpga) for b in range(nums_fpga)) == 0,
                name=f"same_fpga_zerohop_{net_id}_{i}_{j}")
            else:
                for p in range(nums_fpga):
                    #     # ç‰¹æ®Šæƒ…å†µï¼šæºç«¯å’Œæ¥å—ç«¯åœ¨åŒä¸€FPGAä¸Š  //æš‚æ—¶ä¸è€ƒè™‘
                    #     if i in fpga_out_list[p] and j in fpga_out_list[p]:
                    #         model.addConstr(quicksum(X[net_id,i,j,a,b] for a in range(nums_fpga) for b in range(nums_fpga)) == 0,
                    # name=f"same_fpga_zerohop_{net_id}_{i}_{j}_{p}")
                    #         break
                        # æºç«¯siå¯¹åº”çš„Fp
                        if i in fpga_out_list[p] :
                            model.addConstr(quicksum(X[net_id, i, j, p, q] for q in range(nums_fpga)) == 1, name=f"source_out0_{net_id}_{i}_{j}_{p}")
                            model.addConstr(quicksum(X[net_id, i, j, q, p] for q in range(nums_fpga)) == 0, name=f"source_out1_{net_id}_{i}_{j}_{p}")
                        # æ¥æ”¶ç«¯tijå¯¹åº”çš„Fq
                        elif j in fpga_out_list[p] :
                            model.addConstr(quicksum(X[net_id, i, j, q, p] for q in range(nums_fpga))==1, name=f"target_in0_{net_id}_{i}_{j}_{p}")
                            model.addConstr(quicksum(X[net_id, i, j, p, q] for q in range(nums_fpga))==0, name=f"target_in1_{net_id}_{i}_{j}_{p}")
                        # ä¸­é—´èŠ‚ç‚¹Fk
                        else:
                            model.addConstr(quicksum(X[net_id, i, j, q, p] for q in range(nums_fpga))==quicksum(X[net_id, i, j, p, q] for q in range(nums_fpga)), name=f"inter_{net_id}_{i}_{j}_{p}")
        # æœ‰å‘å›¾æ— å‘å›¾å¯¹ç§°çº¦æŸ
    for net_id in range(nums_net):
        for (i,j) in net_edges[net_id]:
            for p in range(nums_fpga):
                for q in range(nums_fpga):
                    model.addConstr(X[net_id, i,j, p, q] <= Y[net_id, i,j, p, q], name=f"direct_undirect_{net_id}_{i}_{j}_{p}_{q}")   
                    model.addConstr(X[net_id, i,j, q, p] <= Y[net_id, i,j, q, p], name=f"direct_undirect_{net_id}_{i}_{j}_{q}_{p}") 
                    model.addConstr(X[net_id, i,j, p, q]+X[net_id, i,j, q, p]>=Y[net_id, i,j, p, q], name=f"direct_undirect2_{net_id}_{i}_{j}_{p}_{q}")
                    model.addConstr(X[net_id, i,j, p, q]<=Ue[p,q], name=f"Ue_limit_{net_id}_{i}_{j}_{p}_{q}")
                    model.addConstr(X[net_id, i,j, q, p]<=Ue[q,p], name=f"Ue_limit_{net_id}_{i}_{j}_{q}_{p}")
    # æ¯ä¸ªnetè¾¹åªè®¡ç®—ä¸€æ¬¡çº¦æŸ
    for net_id in range(nums_net):
        for (i,j) in net_edges[net_id]:
            for p in range(nums_fpga):
                for q in range(p, nums_fpga):
                    model.addConstr(Y[net_id, i,j, p, q] <= Z_e[net_id, p, q], name=f"Ze_limit_{net_id}_{i}_{j}_{p}_{q}")
    for net_id in range(nums_net):
        for p in range(nums_fpga):
            for q in range(p, nums_fpga):
                model.addConstr(Z_e[net_id, p, q] <= quicksum(Y[net_id, i, j, p, q] for (i, j) in net_edges[net_id]), name=f"Ze_limit2_{net_id}_{p}_{q}")
    # å­ç¯æ¶ˆé™¤çº¦æŸ
    for net_id in range(nums_net):
        for (i,j) in net_edges[net_id]:
            for p in range(nums_fpga):
                for q in range(p, nums_fpga):
                    model.addConstr(X[net_id,i,j,p,q]<=G_ij[net_id,p,q], name=f"Gij_limit_{net_id}_{i}_{j}_{p}_{q}")
    for net_id in range(nums_net):
            for p in range(nums_fpga):
                for q in range(nums_fpga):
                    model.addConstr(G_ij[net_id,p,q]<=quicksum(X[net_id,i,j,p,q] for (i,j) in net_edges[net_id]), name=f"Gij_limit2_{net_id}_{p}_{q}")
                    model.addConstr(H_i[net_id,q]>=H_i[net_id,p]+1-M*(1-G_ij[net_id,p,q]), name=f"Hij_limit_{net_id}_{p}_{q}")
                    model.addConstr(H_i[net_id,p]>=0, name=f"Hij_limit2_{net_id}_{p}_{q}")
                    model.addConstr(H_i[net_id,q]<=N, name=f"Hij_limit3_{net_id}_{p}_{q}")
                    if net_edges[net_id][0][0] in fpga_out_list[p]: #æºç‚¹
                        model.addConstr(H_i[net_id,p]==0, name=f"Hij_source_{net_id}_{p}")
    for net_id in range(nums_net):
            for q in range(nums_fpga):
                    if  net_edges[net_id][0][0] not in fpga_out_list[q]:
                        model.addConstr(G_ij.sum(net_id,'*',q)<=1, name=f"Gij_target_{net_id}_{q}") 
    # æ‹“æ‰‘å˜åŒ–çº¦æŸ
    for p in range(nums_fpga):
        for q in range(p, nums_fpga):
            model.addConstr(W_e[p,q]==topo_list[p][1][q]+df_change[p,q], name=f"We_df_{p}_{q}")
            model.addConstr(M*Ue[p,q]>=W_e[p,q], name=f"We_Ue1_{p}_{q}")
            # 0910 æ–°å¢
            model.addConstr(W_e[p,q] >= Ue[p,q], name=f"We_Ue2_{p}_{q}")
    # TDM æ¯”ç‡çº¦æŸ
    for p in range(nums_fpga):
        for q in range(p, nums_fpga):
            model.addConstr(r_pq[p, q] <= 512, name=f"rpq_limit1_{p}_{q}")
    # FPGA è¿æ¥é€šé“å®¹é‡çº¦æŸ
    for p in range(nums_fpga):
        model.addConstr(W_e.sum(p,'*')<=info_list[p], name=f"channel_limit_{p}")
    # é€šé“è°ƒæ•´èŒƒå›´çº¦æŸ   
        # 1) ä¸º |df_change[p,q]| å¼•å…¥éè´Ÿè¾…åŠ©å˜é‡ z[p,q]
    df_change_z = model.addVars(nums_fpga, nums_fpga, lb=0.0, name="abs_df")
        # åªå¯¹ä¸Šä¸‰è§’å»ºç»å¯¹å€¼çº¦æŸï¼ˆp<qï¼‰ï¼Œé¿å…é‡å¤ä¸å¯¹è§’
    for p in range(nums_fpga):
        for q in range(p+1, nums_fpga):
            model.addGenConstrAbs(df_change_z[p, q], df_change[p, q], name=f"abs_df_{p}_{q}")
        # 2) æ±‚å’Œå¹¶åŠ æ€»é‡é™åˆ¶
    sum_change = quicksum(df_change_z[p, q] for p in range(nums_fpga) for q in range(p+1, nums_fpga))
    model.addConstr(sum_change <= W_total*0.3, name="total_change_limit") #å‡è®¾æ€»è°ƒæ•´é‡ä¸è¶…è¿‡å½“å‰æ€»é€šé“æ•°çš„30%
    # ç›®æ ‡å‡½æ•°
    # å¯¹ç§°æ€§çº¦æŸr_pq    
    for p in range(nums_fpga):
        model.addConstr(r_pq[p, p] == 0, name=f"rpq_sym_{p}_{p}")
        for q in range(p + 1, nums_fpga):
            model.addConstr(r_pq[p, q] == r_pq[q, p], name=f"rpq_sym_{p}_{q}")
    # å¯¹ç§°æ€§çº¦æŸN_pq    
    for p in range(nums_fpga):
        model.addConstr(N_pq[p, p] == 0, name=f"Npq_sym_{p}_{p}")
        for q in range(p + 1, nums_fpga):
            model.addConstr(N_pq[p, q] == N_pq[q, p], name=f"Npq_sym_{p}_{q}")
    # è®¡ç®—N_pq
    for p in range(nums_fpga):
        for q in range( p + 1, nums_fpga):
            model.addConstr(N_pq[p,q]==Z_e.sum('*',p,q), name=f"Npq_calc_{p}_{q}")
    # è®¡ç®—r_pq
    for p in range(nums_fpga):
        for q in range( p + 1, nums_fpga):
            # ä¸€äº›ä¸Šç•Œï¼ˆç»™å¾—ç´§ä¸€ç‚¹è¶Šå¥½ï¼‰
            Nmax = nums_net         # æ¯ä¸ª (p,q) æœ€å¤šè¢«å¤šå°‘ net ä½¿ç”¨ï¼›å¯æŒ‰å®é™…æ›´ç´§
            Rmax = 512              # ä½ åé¢æœ‰ r_pq <= 512 çº¦æŸ
            M1 = 8 * Nmax           # æ”¾æ¾é‡ï¼Œè¦†ç›– 8*N çš„å¯èƒ½ä¸Šç•Œ
            M2 = 8 * Nmax

            # è‹¥è¯¥æ— å‘è¾¹ä¸å­˜åœ¨ï¼ˆUe=0ï¼‰ï¼Œå¼ºåˆ¶ N_pq=0 å’Œ r_pq=0
            model.addConstr(N_pq[p,q] <= Nmax * Ue[p,q], name=f"N_zero_by_Ue_{p}_{q}")
            model.addConstr(r_pq[p,q] <= Rmax * Ue[p,q], name=f"r_zero_by_Ue_{p}_{q}")

            # Ue=1 æ—¶ï¼Œæ¿€æ´»â€œå‘ä¸Šå–æ•´åˆ°8çš„å€æ•°â€çš„ä¸¤æ¡ä¸ç­‰å¼ï¼›Ue=0 æ—¶ç”¨ Big-M æ”¾æ¾
            # 8*N â‰¤ r*W
            model.addConstr(
                8 * N_pq[p,q] <= r_pq[p,q] * W_e[p,q] + M1 * (1 - Ue[p,q]),
                name=f"ceil_lb_{p}_{q}"
            )
            # 8*N â‰¥ (r-8)*W + 8
            model.addConstr(
                8 * N_pq[p,q] >= (r_pq[p,q] - 8) * W_e[p,q] + 8 - M2 * (1 - Ue[p,q]),
                name=f"ceil_ub_{p}_{q}"
            )

    # è®¡ç®—D_i
    for net_id in range(nums_net):
        for (i, j) in net_edges[net_id]:
            model.addConstr(D_i[net_id]>=quicksum(X[net_id,i,j,p,q]*(0.7*r_pq[p,q]+30) for p in range(nums_fpga) for q in range(nums_fpga) if p!=q ), name=f"Di_calc_{net_id}_{i}_{j}")
            # ç”¨äºå¤„ç†å»¶è¿Ÿä¸º0çš„æƒ…å†µ åœ¨ä¸€å—fpga
        model.addConstr(D_i[net_id]<=quicksum(X[net_id,i,j,p,q]*(0.7*r_pq[p,q]+30) for (i, j) in net_edges[net_id] for p in range(nums_fpga) for q in range(nums_fpga) ), name=f"Di_calc1_{net_id}")            

    Max_D = model.addVar(vtype=GRB.CONTINUOUS, name="Max_D", lb=0)  # æ‰€æœ‰ n_i çš„æœ€å¤§å¸ƒçº¿å»¶è¿Ÿ
    for net_id in range(nums_net):
        model.addConstr(Max_D>=D_i[net_id],name=f"max{net_id}")

    model.setObjective(Max_D,GRB.MINIMIZE)

    model.optimize()
    if model.status == GRB.INFEASIBLE:
        model.computeIIS()
        model.write("model.ilp")
        model.write("model.iis")
    # print("Number of FPGAs:", nums_fpga)
    # print("Design Info:", design_info)
    # print("Design Net:", design_net)
    # print("Design Topo:", design_topo)
    # print("Design FPGA Out:", design_fpga_out)
    # print("FPGA Out List:", fpga_out_list)
       # ===== å†™å‡ºç»“æœæ–‡ä»¶ï¼ˆåŸºäºå·²æ±‚è§£å˜é‡ï¼‰=====
       # ===== å¯¼å‡º X çš„â€œä¼˜å…ˆåº¦çŸ©é˜µ/åˆ—è¡¨â€ =====
    if model.SolCount > 0:
        thr = 1e-9       # è®¤ä¸ºâ€œè¢«é€‰ä¸­/æ˜¾è‘—â€çš„é˜ˆå€¼ï¼Œå¯æ”¹ä¸º 0.5 ç­‰
        top_k = None     # è‹¥åªæƒ³è¾“å‡ºå‰ K æ¡ï¼Œå¯è®¾æ•´æ•°ï¼›None è¡¨ç¤ºå…¨éƒ¨
        # è§£å‡ºåæ ¸å¯¹ï¼šæ¯ä¸ª net çš„â€œç”± X æ¨ç®—çš„è·¯å¾„å’Œâ€ z_i
        alpha, beta = 0.7, 30.0
        for net in range(nums_net):
            zi = 0.0
            val=0.0
            for (i, j) in net_edges[net]:
                val = 0.0
                for p in range(nums_fpga):
                    for q in range(nums_fpga):
                        if p == q: 
                            continue
                        val += X[net, i, j, p, q].X * (beta + alpha * r_pq[p, q].X)
                if val > zi:
                        zi = val
            print(f"net {net+1}: D_i={D_i[net].X:.3f}, z_i={zi:.3f}")


        # 1) ç¨€ç–è¡¨ï¼šdesign.X.sparse.csv
        sparse_path = f"{file_path}/design.X.sparse.csv"
        with open(sparse_path, "w", encoding="utf-8") as f:
            f.write("net_id,i,j,p,q,x\n")
            for net_id in range(nums_net):
                # éå†è¯¥ net çš„æ‰€æœ‰é€»è¾‘è¾¹ (i,j)
                for (i, j) in net_edges[net_id]:
                    # æ”¶é›†æ‰€æœ‰ (p,q) çš„ x å€¼
                    rows = []
                    for p in range(nums_fpga):
                        for q in range(nums_fpga):
                            try:
                                val = float(X[net_id, i, j, p, q].X)
                            except KeyError:
                                val = 0.0
                            if val > thr:
                                rows.append((p, q, val))
                    # æŒ‰ x å€¼é™åº
                    rows.sort(key=lambda t: t[2], reverse=True)
                    # è‹¥è®¾ç½® top_kï¼Œåªå†™å‰ K æ¡
                    use_rows = rows if top_k is None else rows[:top_k]
                    for p, q, val in use_rows:
                        f.write(f"{net_id+1},{i},{j},{p+1},{q+1},{val:.6f}\n")
        print(f"Wrote sparse X to: {sparse_path}")

        # 2) çŸ©é˜µå—ï¼šdesign.X.matrix.txtï¼ˆäººç±»å¯è¯»ï¼‰
        matrix_path = f"{file_path}/design.X.matrix.txt"
        with open(matrix_path, "w", encoding="utf-8") as f:
            for net_id in range(nums_net):
                for (i, j) in net_edges[net_id]:
                    f.write(f"[net {net_id+1}] (i={i}, j={j})\n")
                    # è¾“å‡º nÃ—n çŸ©é˜µï¼ˆp è¡Œï¼Œq åˆ—ï¼‰
                    for p in range(nums_fpga):
                        row_vals = []
                        for q in range(nums_fpga):
                            try:
                                val = float(X[net_id, i, j, p, q].X)
                            except KeyError:
                                val = 0.0
                            # ä½ å¯ä»¥æ”¹æˆå››èˆäº”å…¥æˆ 0/1ï¼šval = 1 if val>0.5 else 0
                            row_vals.append(f"{val:.3f}")
                        f.write(",".join(row_vals) + "\n")
                    f.write("\n")
        print(f"Wrote block matrices to: {matrix_path}")

        # 3) ä¼˜å…ˆå¼§åˆ—è¡¨ï¼šdesign.X.topk.outï¼ˆæ¯ä¸ª net,(i,j) çš„å¼§æŒ‰ x é™åºï¼‰
        topk_path = f"{file_path}/design.X.topk.out"
        with open(topk_path, "w", encoding="utf-8") as f:
            for net_id in range(nums_net):
                for (i, j) in net_edges[net_id]:
                    # æ”¶é›†ã€æ’åº
                    arcs = []
                    for p in range(nums_fpga):
                        for q in range(nums_fpga):
                            try:
                                val = float(X[net_id, i, j, p, q].X)
                            except KeyError:
                                val = 0.0
                            if val > thr:
                                arcs.append((p, q, val))
                    if not arcs:
                        continue
                    arcs.sort(key=lambda t: t[2], reverse=True)
                    if top_k is not None:
                        arcs = arcs[:top_k]

                    # æ‰“å°
                    f.write(f"[net {net_id+1}] (i={i}, j={j})\n")
                    for p, q, val in arcs:
                        f.write(f"  ({p+1}->{q+1})  x={val:.6f}\n")
                    f.write("\n")
        print(f"Wrote priority lists to: {topk_path}")

    else:
        print("No feasible solution to export X.")

    if model.SolCount > 0:
        for net_id in range(nums_net):
            try:
                print(f"D_{net_id+1} = {D_i[net_id].X:.3f}")
            except Exception:
                print(f"D_{net_id+1} = (unavailable)")
        alpha, beta = 0.7, 30.0
        thr = 0.5  # åˆ¤æ–­ X æ˜¯å¦è¢«é€‰ä¸­çš„é˜ˆå€¼

        # é€»è¾‘èŠ‚ç‚¹ -> FPGA ç´¢å¼•ï¼ˆ0-basedï¼‰
        node_to_fpga = {}
        for p in range(nums_fpga):
            for node in fpga_out_list[p]:
                node_to_fpga[node] = p

        # å¯¹ç§°å˜é‡å–å€¼ï¼ˆr_pq/W_eï¼‰
        def sym_int(var2d, a, b):
            try:
                v = var2d[a, b].X
            except KeyError:
                v = var2d[b, a].X
            return int(round(v))

        def r_val(u, v): return sym_int(r_pq, u, v)
        def w_val(u, v): return sym_int(W_e,  u, v)

        # åˆ©ç”¨ X çš„è§£é¡ºç€å”¯ä¸€å‡ºè¾¹é‡å»º (i->j) è·¯å¾„ï¼›æ—  BFS
        def reconstruct_path_from_X(net_id, i, j):
            ps, pt = node_to_fpga[i], node_to_fpga[j]
            if ps == pt:
                return [], 0.0  # åŒ FPGAï¼šä¸è¾“å‡º

            path = [ps]
            cur = ps
            seen = {ps}
            for _ in range(nums_fpga + 5):     # ä¿æŠ¤ä¸Šé™ï¼Œé¿å…æ„å¤–ç¯
                if cur == pt:
                    break
                outs = [(q, X[net_id, i, j, cur, q].X)
                        for q in range(nums_fpga)
                        if (cur != q) and (X[net_id, i, j, cur, q].X > thr)]
                if not outs:
                    return [], 0.0  # æ²¡æœ‰å‡ºè¾¹ï¼Œæ”¾å¼ƒè¯¥æ¥æ”¶ç«¯
                # ç†è®ºä¸Šå”¯ä¸€å‡ºè¾¹ï¼›è‹¥æœ‰å¤šæ¡ï¼Œå– X å€¼æœ€å¤§çš„é‚£æ¡
                outs.sort(key=lambda t: t[1], reverse=True)
                nxt = outs[0][0]
                if nxt in seen:
                    return [], 0.0  # æ„å¤–æˆç¯ï¼Œä¸¢å¼ƒ
                path.append(nxt)
                seen.add(nxt)
                cur = nxt

            if not path or path[-1] != pt:
                return [], 0.0

            # è®¡ç®—è·¯å¾„æ—¶å»¶ï¼ˆé€è·³ç´¯åŠ  beta + alpha * r_pqï¼‰
            delay = 0.0
            for a, b in zip(path[:-1], path[1:]):
                delay += beta + alpha * r_val(a, b)
            return path, delay

        # 1) å–æ¯ä¸ª net çš„ D_iï¼ˆä¼˜å…ˆä½¿ç”¨æ±‚è§£å¾—åˆ°çš„ D_i æ’åºï¼‰
        net_delays = []
        for net_id in range(nums_net):
            try:
                net_delays.append((net_id, float(D_i[net_id].X)))
            except Exception:
                # å¦‚ D_i éè¯¥ç´¢å¼•æ–¹å¼ï¼Œå¯æ›¿æ¢ä¸ºä½ çš„è®¿é—®æ–¹æ³•ï¼›æˆ–å›é€€ä¸º 0
                net_delays.append((net_id, 0.0))
        print("Net delays (D_i):", net_delays)

        # æŒ‰ D_i é™åº
        net_delays.sort(key=lambda t: t[1], reverse=True)
        print("Net delays (D_i):", net_delays)

        # 2) å†™ design.route.outï¼ˆè¿‡æ»¤ï¼šåŒ FPGA & å»¶è¿Ÿ=0 ä¸è¾“å‡ºï¼‰
        route_out_path = f"{file_path}/design.route.out"
        with open(route_out_path, "w") as f:
            for net_id, _ in net_delays:
                src = design_net[net_id][0]
                sinks = design_net[net_id][2]
                lines = []
                for j in sinks:
                    seq, d = reconstruct_path_from_X(net_id, src, j)
                    if not seq or d <= 0.0 or len(seq) <= 1:
                        continue  # åŒ FPGA/é›¶å»¶è¿Ÿ/æœªæˆåŠŸé‡å»º â†’ è·³è¿‡
                    seq_1 = [x + 1 for x in seq]  # 1-based ç´¢å¼•è¾“å‡º
                    lines.append((seq_1, d))

                if not lines:
                    continue  # è¯¥ net æ— éœ€è·¨ FPGAï¼Œä¸è¾“å‡º

                f.write(f"[net {net_id + 1}]\n")  # net ID ä» 1 å¼€å§‹
                for seq_1, d in lines:
                    seq_str = "[" + ",".join(str(x) for x in seq_1) + "]"
                    f.write(f"{seq_str} [{d:.1f}]\n")

        print(f"Wrote routing result to: {route_out_path}")

        # 3) å†™ design.newtopoï¼ˆç›´æ¥ç”¨è§£ä¸­çš„ W_e é‚»æ¥çŸ©é˜µï¼‰
        newtopo_path = f"{file_path}/design.newtopo"
        with open(newtopo_path, "w") as f:
            for p in range(nums_fpga):
                row = [str(w_val(p, q)) for q in range(nums_fpga)]
                f.write(f"F{p+1}: " + ",".join(row) + "\n")
        print(f"Wrote new topology to: {newtopo_path}")

    else:
        print("No feasible solution to write outputs.")


        
       
except GurobiError as exception:
    print('Error code ' + str(exception.errno) + ": " + str(exception))
except AttributeError:
    import traceback
    traceback.print_exc()
