{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717622733698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717622733699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 18:25:33 2024 " "Processing started: Wed Jun  5 18:25:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717622733699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717622733699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpaceInvaders -c SpaceInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpaceInvaders -c SpaceInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717622733699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717622733870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717622733870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1.v 1 1 " "Found 1 design units, including 1 entities, in source file top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 top1 " "Found entity 1: top1" {  } { { "top1.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/top1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717622738020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717622738020 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SpaceInvaders.v(250) " "Verilog HDL Module Instantiation warning at SpaceInvaders.v(250): ignored dangling comma in List of Port Connections" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 250 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1717622738047 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SpaceInvaders.v 1 1 " "Using design file SpaceInvaders.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SpaceInvaders " "Found entity 1: SpaceInvaders" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717622738047 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1717622738047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpaceInvaders " "Elaborating entity \"SpaceInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717622738048 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(47) " "Verilog HDL assignment warning at SpaceInvaders.v(47): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(48) " "Verilog HDL assignment warning at SpaceInvaders.v(48): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(49) " "Verilog HDL assignment warning at SpaceInvaders.v(49): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(50) " "Verilog HDL assignment warning at SpaceInvaders.v(50): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(51) " "Verilog HDL assignment warning at SpaceInvaders.v(51): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(52) " "Verilog HDL assignment warning at SpaceInvaders.v(52): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(53) " "Verilog HDL assignment warning at SpaceInvaders.v(53): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(54) " "Verilog HDL assignment warning at SpaceInvaders.v(54): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(55) " "Verilog HDL assignment warning at SpaceInvaders.v(55): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(56) " "Verilog HDL assignment warning at SpaceInvaders.v(56): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(57) " "Verilog HDL assignment warning at SpaceInvaders.v(57): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(58) " "Verilog HDL assignment warning at SpaceInvaders.v(58): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(59) " "Verilog HDL assignment warning at SpaceInvaders.v(59): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(60) " "Verilog HDL assignment warning at SpaceInvaders.v(60): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(61) " "Verilog HDL assignment warning at SpaceInvaders.v(61): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(62) " "Verilog HDL assignment warning at SpaceInvaders.v(62): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738049 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(63) " "Verilog HDL assignment warning at SpaceInvaders.v(63): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(64) " "Verilog HDL assignment warning at SpaceInvaders.v(64): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(65) " "Verilog HDL assignment warning at SpaceInvaders.v(65): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(66) " "Verilog HDL assignment warning at SpaceInvaders.v(66): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(67) " "Verilog HDL assignment warning at SpaceInvaders.v(67): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(68) " "Verilog HDL assignment warning at SpaceInvaders.v(68): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(69) " "Verilog HDL assignment warning at SpaceInvaders.v(69): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 SpaceInvaders.v(70) " "Verilog HDL assignment warning at SpaceInvaders.v(70): truncated value with size 8 to match size of target (1)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SpaceInvaders.v(169) " "Verilog HDL assignment warning at SpaceInvaders.v(169): truncated value with size 32 to match size of target (10)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 SpaceInvaders.v(172) " "Verilog HDL assignment warning at SpaceInvaders.v(172): truncated value with size 32 to match size of target (10)" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717622738050 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R_nave SpaceInvaders.v(210) " "Verilog HDL Always Construct warning at SpaceInvaders.v(210): variable \"R_nave\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717622738053 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R_municao1 SpaceInvaders.v(210) " "Verilog HDL Always Construct warning at SpaceInvaders.v(210): variable \"R_municao1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717622738053 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_nave SpaceInvaders.v(211) " "Verilog HDL Always Construct warning at SpaceInvaders.v(211): variable \"G_nave\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717622738053 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_municao1 SpaceInvaders.v(211) " "Verilog HDL Always Construct warning at SpaceInvaders.v(211): variable \"G_municao1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717622738053 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_nave SpaceInvaders.v(212) " "Verilog HDL Always Construct warning at SpaceInvaders.v(212): variable \"B_nave\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717622738053 "|SpaceInvaders"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B_municao1 SpaceInvaders.v(212) " "Verilog HDL Always Construct warning at SpaceInvaders.v(212): variable \"B_municao1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717622738053 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 SpaceInvaders.v(21) " "Output port \"HEX3\" at SpaceInvaders.v(21) has no driver" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717622738054 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 SpaceInvaders.v(22) " "Output port \"HEX4\" at SpaceInvaders.v(22) has no driver" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717622738054 "|SpaceInvaders"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 SpaceInvaders.v(25) " "Output port \"HEX5\" at SpaceInvaders.v(25) has no driver" {  } { { "SpaceInvaders.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/SpaceInvaders.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717622738054 "|SpaceInvaders"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"output\";  expecting \")\" engine.v(14) " "Verilog HDL syntax error at engine.v(14) near text: \"output\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "engine.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/engine.v" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1717622738069 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "engine.v(51) " "Verilog HDL information at engine.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "engine.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/engine.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717622738069 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "engine engine.v(1) " "Ignored design unit \"engine\" at engine.v(1) due to previous errors" {  } { { "engine.v" "" { Text "/home/ec2022/ra260511/Documents/MC613/2024s1-mc613-projeto-tabajara-fc/engine.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1717622738069 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 38 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1140 " "Peak virtual memory: 1140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717622738104 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  5 18:25:38 2024 " "Processing ended: Wed Jun  5 18:25:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717622738104 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717622738104 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717622738104 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717622738104 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 38 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 38 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717622738177 ""}
