xst -intstyle ise -ifn "F:/Desktop/FPGA/ninth_experiment/CPU.xst" -ofn "F:/Desktop/FPGA/ninth_experiment/CPU.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim CPU.ngc CPU_synthesis.v 
xst -intstyle ise -ifn "F:/Desktop/FPGA/ninth_experiment/CPU.xst" -ofn "F:/Desktop/FPGA/ninth_experiment/CPU.syr" 
xst -intstyle ise -ifn "F:/Desktop/FPGA/ninth_experiment/CPU.xst" -ofn "F:/Desktop/FPGA/ninth_experiment/CPU.syr" 
xst -intstyle ise -ifn "F:/Desktop/FPGA/ninth_experiment/CPU.xst" -ofn "F:/Desktop/FPGA/ninth_experiment/CPU.syr" 
