{"vcs1":{"timestamp_begin":1679304479.114258405, "rt":0.89, "ut":0.31, "st":0.16}}
{"vcselab":{"timestamp_begin":1679304480.033691580, "rt":1.12, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1679304481.173824091, "rt":0.49, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679304478.833163830}
{"VCS_COMP_START_TIME": 1679304478.833163830}
{"VCS_COMP_END_TIME": 1679304482.229765789}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 340656}}
{"stitch_vcselab": {"peak_mem": 239008}}
