VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c880.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: c880

# Loading Architecture Description
# Loading Architecture Description took 0.50 seconds (max_rss 79.7 MiB, delta_rss +64.9 MiB)

Timing analysis: ON
Circuit netlist file: c880.net
Circuit placement file: c880.place
Circuit routing file: c880.route
Circuit SDC file: c880.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 6.58 seconds (max_rss 953.4 MiB, delta_rss +873.7 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c880.blif
# Load circuit
# Load circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 173
    .input :      60
    .output:      26
    6-LUT  :      87
  Nets  : 147
    Avg Fanout:     2.9
    Max Fanout:    14.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 573
  Timing Graph Edges: 826
  Timing Graph Levels: 16
# Build Timing Graph took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'c880.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/c880.blif'.

After removing unused inputs...
	total blocks: 173, total nets: 147, total inputs: 60, total outputs: 26
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
     6/173       3%                            1     6 x 4     
    12/173       6%                            1     6 x 4     
    18/173      10%                            1     6 x 4     
    24/173      13%                            2     7 x 5     
    30/173      17%                            2     7 x 5     
    36/173      20%                            2     7 x 5     
    42/173      24%                            3     7 x 5     
    48/173      27%                            3     7 x 5     
    54/173      31%                            3     7 x 5     
    60/173      34%                            4     8 x 6     
    66/173      38%                            4     8 x 6     
    72/173      41%                            4     8 x 6     
    78/173      45%                            5     8 x 6     
    84/173      48%                            5     8 x 6     
    90/173      52%                            9     9 x 7     
    96/173      55%                           15    10 x 7     
   102/173      58%                           21    11 x 8     
   108/173      62%                           27    12 x 9     
   114/173      65%                           33    12 x 9     
   120/173      69%                           39    13 x 10    
   126/173      72%                           45    14 x 10    
   132/173      76%                           51    15 x 11    
   138/173      79%                           57    16 x 12    
   144/173      83%                           63    17 x 13    
   150/173      86%                           69    17 x 13    
   156/173      90%                           75    19 x 14    
   162/173      93%                           81    19 x 14    
   168/173      97%                           87    20 x 15    
Incr Slack updates 1 in 7.744e-06 sec
Full Max Req/Worst Slack updates 1 in 2.034e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 8.466e-06 sec
FPGA sized to 21 x 16 (auto)
Device Utilization: 0.15 (target 1.00)
	Block Utilization: 0.93 Type: io
	Block Utilization: 0.04 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         86                               0.302326                     0.697674   
       PLL          0                                      0                            0   
       LAB          7                                24.7143                            7   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 38 out of 147 nets, 109 nets not absorbed.

Netlist conversion complete.

# Packing took 0.25 seconds (max_rss 953.4 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'c880.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02416 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.03 seconds (max_rss 976.5 MiB, delta_rss +23.1 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 86
   pad       : 86
    inpad    : 60
    outpad   : 26
  LAB        : 7
   alm       : 50
    lut      : 87
     lut6    : 87
      lut    : 87

# Create Device
## Build Device Grid
FPGA sized to 21 x 16: 336 grid tiles (auto)

Resource usage...
	Netlist
		86	blocks of type: io
	Architecture
		92	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		7	blocks of type: LAB
	Architecture
		180	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		3	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		12	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		0	blocks of type: M144K

Device Utilization: 0.15 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.93 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.04 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:36757
OPIN->CHANX/CHANY edge count before creating direct connections: 215220
OPIN->CHANX/CHANY edge count after creating direct connections: 223958
CHAN->CHAN type edge count:607080
## Build routing resource graph took 0.58 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 89692
  RR Graph Edges: 867795
# Create Device took 0.59 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1.43 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1.43 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.14 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.15 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

There are 199 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 1664

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 6.65476 td_cost: 5.9259e-08
Initial placement estimated Critical Path Delay (CPD): 8.81351 ns
Initial placement estimated setup Total Negative Slack (sTNS): -177.228 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -8.81351 ns

Initial placement estimated setup slack histogram:
[ -8.8e-09: -8.5e-09) 4 ( 15.4%) |*************************
[ -8.5e-09: -8.1e-09) 3 ( 11.5%) |******************
[ -8.1e-09: -7.8e-09) 1 (  3.8%) |******
[ -7.8e-09: -7.5e-09) 1 (  3.8%) |******
[ -7.5e-09: -7.1e-09) 0 (  0.0%) |
[ -7.1e-09: -6.8e-09) 0 (  0.0%) |
[ -6.8e-09: -6.5e-09) 0 (  0.0%) |
[ -6.5e-09: -6.1e-09) 6 ( 23.1%) |*************************************
[ -6.1e-09: -5.8e-09) 8 ( 30.8%) |*************************************************
[ -5.8e-09: -5.5e-09) 3 ( 11.5%) |******************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 210
Warning 5: Starting t: 31 of 93 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.1e-04   0.978       5.71 5.444e-08    8.457       -175   -8.457   0.333  0.0128   20.0     1.00       210  0.200
   2    0.0 4.9e-04   0.993       5.56 4.5663e-08   8.340       -173   -8.340   0.281  0.0050   17.9     1.79       420  0.950
   3    0.0 4.6e-04   0.985       5.44 3.6236e-08   8.449       -173   -8.449   0.286  0.0094   15.0     2.83       630  0.950
   4    0.0 4.4e-04   0.986       5.39 2.9524e-08   8.454       -172   -8.454   0.295  0.0057   12.7     3.69       840  0.950
   5    0.0 4.2e-04   0.991       5.35 2.7287e-08   8.283       -173   -8.283   0.286  0.0072   10.9     4.36      1050  0.950
   6    0.0 4.0e-04   0.995       5.24 2.5404e-08   8.151       -172   -8.151   0.219  0.0037    9.2     4.98      1260  0.950
   7    0.0 3.8e-04   0.995       5.20 2.0935e-08   8.198       -171   -8.198   0.190  0.0021    7.2     5.73      1470  0.950
   8    0.0 3.6e-04   0.989       5.18 1.8276e-08   8.221       -172   -8.221   0.271  0.0067    5.4     6.39      1680  0.950
   9    0.0 3.4e-04   0.995       5.11 1.8101e-08   8.152       -172   -8.152   0.233  0.0025    4.5     6.72      1890  0.950
  10    0.0 3.2e-04   0.993       5.08 1.7301e-08   8.115       -171   -8.115   0.210  0.0037    3.5     7.06      2100  0.950
  11    0.0 3.1e-04   0.994       5.04 1.6107e-08   8.120       -170   -8.120   0.300  0.0013    2.7     7.36      2310  0.950
  12    0.0 2.9e-04   0.995       5.01 1.6828e-08   8.014       -170   -8.014   0.248  0.0019    2.3     7.50      2520  0.950
  13    0.0 2.8e-04   0.998       4.99 1.6462e-08   8.014       -170   -8.014   0.248  0.0015    1.9     7.67      2730  0.950
  14    0.0 2.6e-04   0.998       4.97 1.6062e-08   8.014       -169   -8.014   0.238  0.0020    1.5     7.80      2940  0.950
  15    0.0 2.5e-04   0.995       4.95 1.5709e-08   8.014       -170   -8.014   0.248  0.0016    1.2     7.92      3150  0.950
  16    0.0 2.4e-04   0.998       4.96 1.5082e-08   8.014       -169   -8.014   0.238  0.0011    1.0     8.00      3360  0.950
  17    0.0 2.3e-04   1.000       4.98 1.4815e-08   8.014       -169   -8.014   0.243  0.0003    1.0     8.00      3570  0.950
  18    0.0 2.1e-04   0.999       4.98 1.4761e-08   8.014       -169   -8.014   0.271  0.0004    1.0     8.00      3780  0.950
  19    0.0 2.0e-04   0.999       4.98 1.4888e-08   8.014       -169   -8.014   0.190  0.0004    1.0     8.00      3990  0.950
  20    0.0 1.9e-04   1.001       4.98 1.4852e-08   8.010       -169   -8.010   0.205  0.0005    1.0     8.00      4200  0.950
  21    0.0 1.8e-04   0.999       4.97 1.4818e-08   8.014       -169   -8.014   0.195  0.0007    1.0     8.00      4410  0.950
  22    0.0 1.7e-04   1.000       4.97 1.4865e-08   8.010       -169   -8.010   0.210  0.0003    1.0     8.00      4620  0.950
  23    0.0 1.7e-04   1.000       4.97 1.4886e-08   8.014       -169   -8.014   0.238  0.0005    1.0     8.00      4830  0.950
  24    0.0 1.6e-04   1.000       4.97 1.4847e-08   8.014       -169   -8.014   0.229  0.0002    1.0     8.00      5040  0.950
  25    0.0 1.5e-04   1.000       4.96 1.4899e-08   8.014       -169   -8.014   0.214  0.0002    1.0     8.00      5250  0.950
  26    0.0 1.4e-04   0.999       4.96 1.4902e-08   8.014       -169   -8.014   0.176  0.0005    1.0     8.00      5460  0.950
  27    0.0 1.3e-04   1.000       4.96 1.49e-08     8.010       -169   -8.010   0.214  0.0006    1.0     8.00      5670  0.950
  28    0.0 1.3e-04   1.000       4.96 1.4774e-08   8.014       -169   -8.014   0.214  0.0001    1.0     8.00      5880  0.950
  29    0.0 1.2e-04   0.999       4.96 1.4757e-08   8.014       -169   -8.014   0.157  0.0004    1.0     8.00      6090  0.950
  30    0.0 1.2e-04   0.999       4.96 1.4781e-08   8.010       -169   -8.010   0.190  0.0004    1.0     8.00      6300  0.950
  31    0.0 1.1e-04   1.000       4.97 1.473e-08    8.010       -169   -8.010   0.195  0.0001    1.0     8.00      6510  0.950
  32    0.0 1.0e-04   1.000       4.97 1.4697e-08   8.010       -169   -8.010   0.143  0.0003    1.0     8.00      6720  0.950
  33    0.0 8.4e-05   0.999       4.97 1.4629e-08   8.014       -169   -8.014   0.157  0.0003    1.0     8.00      6930  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=4.96739, TD costs=1.46773e-08, CPD=  8.014 (ns) 
  34    0.0 7.9e-05   0.999       4.97 1.466e-08    8.014       -169   -8.014   0.119  0.0004    1.0     8.00      7140  0.950
  35    0.0 6.3e-05   1.000       4.97 1.467e-08    8.014       -169   -8.014   0.086  0.0002    1.0     8.00      7350  0.800
Checkpoint saved: bb_costs=4.96672, TD costs=1.46593e-08, CPD=  8.010 (ns) 
  36    0.0 5.1e-05   1.000       4.97 1.4649e-08   8.010       -169   -8.010   0.076  0.0001    1.0     8.00      7560  0.800
  37    0.0 0.0e+00   1.000       4.97 1.4655e-08   8.010       -169   -8.010   0.048  0.0001    1.0     8.00      7770  0.800
## Placement Quench took 0.00 seconds (max_rss 976.9 MiB)
post-quench CPD = 8.01028 (ns) 

BB estimate of min-dist (placement) wire length: 1242

Completed placement consistency check successfully.

Swaps called: 7863

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 8.01028 ns, Fmax: 124.84 MHz
Placement estimated setup Worst Negative Slack (sWNS): -8.01028 ns
Placement estimated setup Total Negative Slack (sTNS): -168.86 ns

Placement estimated setup slack histogram:
[   -8e-09: -7.7e-09) 6 ( 23.1%) |*************************************
[ -7.7e-09: -7.4e-09) 3 ( 11.5%) |******************
[ -7.4e-09: -7.1e-09) 0 (  0.0%) |
[ -7.1e-09: -6.8e-09) 0 (  0.0%) |
[ -6.8e-09: -6.5e-09) 0 (  0.0%) |
[ -6.5e-09: -6.3e-09) 0 (  0.0%) |
[ -6.3e-09:   -6e-09) 6 ( 23.1%) |*************************************
[   -6e-09: -5.7e-09) 8 ( 30.8%) |*************************************************
[ -5.7e-09: -5.4e-09) 0 (  0.0%) |
[ -5.4e-09: -5.1e-09) 3 ( 11.5%) |******************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999789, bb_cost: 4.96705, td_cost: 1.46599e-08, 

Placement resource usage:
  io  implemented as io : 86
  LAB implemented as LAB: 7

Placement number of temperatures: 37
Placement total # of swap attempts: 7863
	Swaps accepted: 1689 (21.5 %)
	Swaps rejected: 5581 (71.0 %)
	Swaps aborted:  593 ( 7.5 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                23.22            29.08           70.92          0.00         
                   Median                 21.38            21.53           68.23          10.23        
                   Centroid               21.45            21.34           68.70          9.96         
                   W. Centroid            22.50            22.10           68.00          9.89         
                   W. Median              1.27             12.00           75.00          13.00        
                   Crit. Uniform          0.45             5.71            94.29          0.00         
                   Feasible Region        0.47             2.70            97.30          0.00         

LAB                Uniform                1.67             0.00            100.00         0.00         
                   Median                 1.87             6.80            81.63          11.56        
                   Centroid               1.76             5.80            78.26          15.94        
                   W. Centroid            1.86             8.22            76.71          15.07        
                   W. Median              0.14             0.00            63.64          36.36        
                   Crit. Uniform          1.03             0.00            100.00         0.00         
                   Feasible Region        0.94             0.00            100.00         0.00         


Placement Quench timing analysis took 0.00011774 seconds (0.000106168 STA, 1.1572e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00946911 seconds (0.00889201 STA, 0.000577099 slack) (39 full updates: 39 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.04 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 13 (  6.5%) |********
[      0.7:      0.8) 81 ( 40.7%) |************************************************
[      0.8:      0.9) 40 ( 20.1%) |************************
[      0.9:        1) 65 ( 32.7%) |***************************************
## Initializing router criticalities took 0.01 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0   99717     109     199      72 ( 0.080%)    1604 ( 1.1%)    8.301     -174.2     -8.301      0.000      0.000      N/A
Incr Slack updates 39 in 0.000182402 sec
Full Max Req/Worst Slack updates 26 in 2.7282e-05 sec
Incr Max Req/Worst Slack updates 13 in 1.3324e-05 sec
Incr Criticality updates 17 in 0.00012766 sec
Full Criticality updates 22 in 0.000154609 sec
   2    0.0     0.5    0   31104      56     121      21 ( 0.023%)    1546 ( 1.1%)    8.301     -174.3     -8.301      0.000      0.000      N/A
   3    0.0     0.6    0    6135      24      63      13 ( 0.014%)    1534 ( 1.1%)    8.301     -174.3     -8.301      0.000      0.000      N/A
   4    0.0     0.8    0    6512      22      60      13 ( 0.014%)    1547 ( 1.1%)    8.301     -174.3     -8.301      0.000      0.000      N/A
   5    0.0     1.1    0    4883      19      53      11 ( 0.012%)    1549 ( 1.1%)    8.301     -174.3     -8.301      0.000      0.000      N/A
   6    0.0     1.4    0    6502      18      50      10 ( 0.011%)    1543 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000      N/A
   7    0.0     1.9    0    3566      12      34       5 ( 0.006%)    1534 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000      N/A
   8    0.0     2.4    0    2736      10      25       5 ( 0.006%)    1538 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000      N/A
   9    0.0     3.1    0    1767       6      16       1 ( 0.001%)    1546 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000      N/A
  10    0.0     4.1    0     201       2       5       1 ( 0.001%)    1546 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000       10
  11    0.0     5.3    0     521       2       6       1 ( 0.001%)    1546 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000       10
  12    0.0     6.9    0     201       2       5       1 ( 0.001%)    1546 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000       10
  13    0.0     9.0    0     596       2       6       3 ( 0.003%)    1542 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000       11
  14    0.0    11.6    0     423       3      11       1 ( 0.001%)    1554 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000       14
  15    0.0    15.1    0     147       1       3       0 ( 0.000%)    1554 ( 1.1%)    8.301     -174.4     -8.301      0.000      0.000       15
Restoring best routing
Critical path: 8.30062 ns
Successfully routed after 15 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)  0 (  0.0%) |
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7) 10 (  5.0%) |******
[      0.7:      0.8) 86 ( 43.2%) |************************************************
[      0.8:      0.9) 39 ( 19.6%) |**********************
[      0.9:        1) 64 ( 32.2%) |************************************
Router Stats: total_nets_routed: 288 total_connections_routed: 657 total_heap_pushes: 165011 total_heap_pops: 29132 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 165011 total_external_heap_pops: 29132 total_external_SOURCE_pushes: 657 total_external_SOURCE_pops: 365 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 657 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 657 total_external_SINK_pushes: 3100 total_external_SINK_pops: 2923 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 3371 total_external_IPIN_pops: 3100 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 5578 total_external_OPIN_pops: 3682 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 373 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 373 total_external_CHANX_pushes: 72793 total_external_CHANX_pops: 10348 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 531 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 531 total_external_CHANY_pushes: 79512 total_external_CHANY_pops: 8714 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 739 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 739 total_number_of_adding_all_rt: 3486 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.04 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -36782199
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
Found 350 mismatches between routing and packing results.
Fixed 169 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 976.9 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         86                               0.302326                     0.697674   
       PLL          0                                      0                            0   
       LAB          7                                24.7143                            7   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 38 out of 147 nets, 109 nets not absorbed.


Average number of bends per net: 1.13761  Maximum # of bends: 4

Number of global nets: 0
Number of routed nets (nonglobal): 109
Wire length results (in units of 1 clb segments)...
	Total wirelength: 1554, average net length: 14.2569
	Maximum net length: 51

Wire length results in terms of physical segments...
	Total wiring segments used: 373, average wire segments per net: 3.42202
	Maximum segments used by a net: 9
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 10

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[        0:      0.1) 600 (100.0%) |***********************************************
Maximum routing channel utilization:     0.096 at (12,10)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.524      250
                         1       6   3.048      250
                         2       0   0.000      250
                         3       1   0.333      250
                         4       6   3.048      250
                         5       3   1.762      250
                         6       7   4.000      250
                         7       2   1.000      250
                         8      12   3.667      250
                         9       4   2.429      250
                        10      24   9.810      250
                        11       3   1.810      250
                        12       5   2.952      250
                        13       3   1.190      250
                        14       2   0.714      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       5   2.000      250
                         1       1   0.250      250
                         2       2   0.562      250
                         3       1   0.250      250
                         4       3   0.938      250
                         5       3   1.188      250
                         6       1   0.625      250
                         7       2   0.562      250
                         8       0   0.000      250
                         9       1   0.250      250
                        10       1   0.750      250
                        11      21   7.312      250
                        12      35  15.375      250
                        13      26  10.312      250
                        14       7   3.312      250
                        15       3   1.562      250
                        16       4   1.375      250
                        17       2   0.562      250
                        18       3   1.000      250
                        19       0   0.000      250

Total tracks in x-direction: 3750, in y-direction: 5000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 5.14273e+06, per logic tile: 15305.8

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  17820
                                                      Y      4  18360
                                                      X     16   1084
                                                      Y     16   1234

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4     0.00898
                                            16      0.0129

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0105
                                            16     0.00567

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4         0.00973
                             L16         0.00906

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0     0.00973
                            L16    1     0.00906

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  4.6e-09:  4.7e-09) 2 (  7.7%) |***********
[  4.7e-09:  4.8e-09) 0 (  0.0%) |
[  4.8e-09:  4.9e-09) 0 (  0.0%) |
[  4.9e-09:    5e-09) 1 (  3.8%) |*****
[    5e-09:  5.2e-09) 0 (  0.0%) |
[  5.2e-09:  5.3e-09) 1 (  3.8%) |*****
[  5.3e-09:  5.4e-09) 5 ( 19.2%) |***************************
[  5.4e-09:  5.5e-09) 9 ( 34.6%) |*************************************************
[  5.5e-09:  5.6e-09) 4 ( 15.4%) |**********************
[  5.6e-09:  5.7e-09) 4 ( 15.4%) |**********************

Final critical path delay (least slack): 8.30062 ns, Fmax: 120.473 MHz
Final setup Worst Negative Slack (sWNS): -8.30062 ns
Final setup Total Negative Slack (sTNS): -174.359 ns

Final setup slack histogram:
[ -8.3e-09:   -8e-09) 5 ( 19.2%) |*****************************************
[   -8e-09: -7.7e-09) 2 (  7.7%) |****************
[ -7.7e-09: -7.3e-09) 2 (  7.7%) |****************
[ -7.3e-09:   -7e-09) 0 (  0.0%) |
[   -7e-09: -6.7e-09) 0 (  0.0%) |
[ -6.7e-09: -6.4e-09) 5 ( 19.2%) |*****************************************
[ -6.4e-09:   -6e-09) 6 ( 23.1%) |*************************************************
[   -6e-09: -5.7e-09) 3 ( 11.5%) |*************************
[ -5.7e-09: -5.4e-09) 1 (  3.8%) |********
[ -5.4e-09: -5.1e-09) 2 (  7.7%) |****************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 4.188e-06 sec
Full Max Req/Worst Slack updates 1 in 3.577e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.1382e-05 sec
Flow timing analysis took 0.0209842 seconds (0.0198684 STA, 0.00111578 slack) (57 full updates: 40 setup, 0 hold, 17 combined).
VPR succeeded
The entire flow of VPR took 10.24 seconds (max_rss 976.9 MiB)
Incr Slack updates 16 in 4.9441e-05 sec
Full Max Req/Worst Slack updates 1 in 2.885e-06 sec
Incr Max Req/Worst Slack updates 15 in 2.3364e-05 sec
Incr Criticality updates 14 in 7.7997e-05 sec
Full Criticality updates 2 in 4.1829e-05 sec
