0.4
2016.2
D:/IDE/vivado/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,1465086321,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sim_1/imports/lab2phase2sources/ControllerReadTMP101_tb.v,1628854259,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/BaudRateGenerator.v,1538147063,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/ClockedNegativeOneShot.v,1628706486,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/ClockedPositiveOneShot.v,1628706381,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/DelayTimeReset.v,1628855648,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/I2C_BaudRateGenerator.v,1628706403,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/I2C_DataUnit.v,1628706507,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/I2C_SDAmodule.v,1628706530,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/I2C_ShiftRegister.v,1628706518,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/OneTemperatureConverter.v,1628706572,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/ReadTMP101summer2021.v,1628728681,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/SendTemperature.v,1628705332,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/TemperatureRAM2021summer.v,1628705366,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/UARTmodule2021summer.v,1628708598,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/bbfifo_16x8.v,1269032520,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/kcuart_rx.v,1269032460,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/kcuart_tx.v,1269032340,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/uart_rx.v,1269032100,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2sources/uart_tx.v,1269032100,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2templatesources/ControllerReadTMP101template.v,1628855053,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/imports/lab2phase2templatesources/Lab2I2Cphase2TMP101summer2021template.v,1628728712,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/ip/SystemClk60MHz/SystemClk60MHz.v,1628728633,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
D:/资料/学习资料/课程资料/大三种子班/大三下/soc/Soc-FPGA/20210812/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template/lab2ph2tmp101summer2021template.srcs/sources_1/ip/SystemClk60MHz/SystemClk60MHz_clk_wiz.v,1628728632,verilog,,,,,,../../../lab2ph2tmp101summer2021template.ip_user_files/ipstatic/clk_wiz_v5_3_1,,,,,
