lpm_ram_dq_dram.v,verilog,xil_defaultlib,../../../../lab4_away.gen/sources_1/ip/lpm_ram_dq_dram/sim/lpm_ram_dq_dram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
