#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun 12 21:39:17 2019
# Process ID: 11420
# Current directory: E:/single_MIPS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9828 E:\single_MIPS\single_MIPS.xpr
# Log file: E:/single_MIPS/vivado.log
# Journal file: E:/single_MIPS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/single_MIPS/single_MIPS.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/single_MIPS/top_tb_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/single_MIPS/top_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 803.039 ; gain = 61.328
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'datamem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj datamem_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 830.406 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datamem_tb_behav xil_defaultlib.datamem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 830.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "datamem_tb_behav -key {Behavioral:sim_1:Functional:datamem_tb} -tclbatch {datamem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source datamem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 841.422 ; gain = 11.016
INFO: [USF-XSim-96] XSim completed. Design snapshot 'datamem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 841.422 ; gain = 11.016
set_property top ctrl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ctrl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ctrl_tb_behav xil_defaultlib.ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ct_alu [E:/single_MIPS/single_MIPS.srcs/sim_1/new/ctrl_tb.v:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 877.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ctrl_tb_behav -key {Behavioral:sim_1:Functional:ctrl_tb} -tclbatch {ctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 877.164 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 877.164 ; gain = 0.000
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top ALUCT [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALUCT' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALUCT_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALUCT_behav xil_defaultlib.ALUCT xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALUCT_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/ALUCT_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 13 00:07:26 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 877.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALUCT_behav -key {Behavioral:sim_1:Functional:ALUCT} -tclbatch {ALUCT.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source ALUCT.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALUCT_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 884.043 ; gain = 6.879
set_property top aluctrl_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aluctrl_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrl_tb_behav xil_defaultlib.aluctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port alu_ct_op [E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.aluctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrl_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/aluctrl_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 13 00:08:37 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 886.043 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrl_tb_behav -key {Behavioral:sim_1:Functional:aluctrl_tb} -tclbatch {aluctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aluctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 894.484 ; gain = 8.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 903.117 ; gain = 0.285
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aluctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ALUCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrl_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v:46]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrl_tb_behav xil_defaultlib.aluctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port alu_ct_op [E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.aluctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrl_tb_behav -key {Behavioral:sim_1:Functional:aluctrl_tb} -tclbatch {aluctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aluctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 903.941 ; gain = 0.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aluctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ALUCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrl_tb_behav xil_defaultlib.aluctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port alu_ct_op [E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.aluctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrl_tb_behav -key {Behavioral:sim_1:Functional:aluctrl_tb} -tclbatch {aluctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aluctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 905.105 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluctrl_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj aluctrl_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ALUCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/aluctrl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluctrl_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot aluctrl_tb_behav xil_defaultlib.aluctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.aluctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot aluctrl_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluctrl_tb_behav -key {Behavioral:sim_1:Functional:aluctrl_tb} -tclbatch {aluctrl_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source aluctrl_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluctrl_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 906.293 ; gain = 0.977
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ALUCT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/single_MIPS/single_MIPS.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.ALUCT
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.DataMem
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 13 00:50:04 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 909.652 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 909.652 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/top_tb/cpu0}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[0]}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[1]}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[2]}} 
current_wave_config {Untitled 8*}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 8*'.
Untitled 8
add_wave {{/top_tb/cpu0/rf0/file[3]}} 
save_wave_config {E:/single_MIPS/top_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/single_MIPS/top_tb_behav.wcfg
WARNING: [filemgmt 56-12] File 'E:/single_MIPS/top_tb_behav.wcfg' cannot be added to the project because it already exists in the project, skipping this file
set_property xsim.view {E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg E:/single_MIPS/top_tb_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 922.355 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 447f6c506a684fd0bc99f965471d4498 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:E:/single_MIPS/top_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/single_MIPS/single_MIPS.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {E:/single_MIPS/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config E:/single_MIPS/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 930.871 ; gain = 8.516
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 930.871 ; gain = 8.516
save_wave_config {E:/single_MIPS/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 936.305 ; gain = 0.000
current_sim simulation_7
current_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 936.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 936.305 ; gain = 0.000
current_sim simulation_3
