

\section{Second specification}

This is the more abstract specification.

\begin{vdm_al}

types

  Status1 = <sii> | <sin> | <sim> | <snm> 

state #S1 of

 bs : Status1
 ms : set of MName

inv mk_#S1(bs, ms) == 
       ms = {} <=> bs in set {<sii>, <sin>}

init s == s = mk_#S1(<sii>, {})
end

\end{vdm_al}

The operations are specified as follows:

\begin{vdm_al}

operations

slave ()
ext wr bs : Status1
    rd ms : (set of MName)

pre true

post (bs~ in set {<sii>, <sin>} => bs = <sin>) and
     (bs~ in set {<sim>, <snm>} => bs = <snm>) ;

acq (l:MName)

ext wr bs : Status1
    wr ms : (set of MName)

pre (not (l in set ms)) and (not (bs = <sii>))

post ms = ms~ union {l} and
     if ms~ = {} then bs = <sim> else bs = bs~ ;

rel (l:MName)

ext wr bs : Status1
    wr ms : (set of MName)

pre l in set ms

post ms = ms~ \ {l} and 
     if ms = {} then bs = <sin> else bs = bs~

\end{vdm_al}
