Analysis & Synthesis report for quanta2
Wed Mar 14 11:54:44 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: processor:inst|fetch:fetch|mux:mux
 10. Parameter Settings for User Entity Instance: processor:inst|fetch:fetch|ram:ram
 11. Parameter Settings for User Entity Instance: processor:inst|decode:decode|register_file:reg_file|mux:mux_a
 12. Parameter Settings for User Entity Instance: processor:inst|decode:decode|register_file:reg_file|mux:mux_b
 13. Parameter Settings for User Entity Instance: processor:inst|decode:decode|register_file:reg_file|mux:mux_c
 14. Parameter Settings for User Entity Instance: processor:inst|execute:execute|mux:b_mux
 15. Parameter Settings for User Entity Instance: processor:inst|execute:execute|mux:res_mux
 16. Parameter Settings for User Entity Instance: processor:inst|execute:execute|mux:st_mux
 17. Parameter Settings for User Entity Instance: processor:inst|memory_access:memory_access|data_ram:ram
 18. Parameter Settings for User Entity Instance: processor:inst|write_back:write_back|mux:res_mux
 19. Port Connectivity Checks: "processor:inst|write_back:write_back"
 20. Port Connectivity Checks: "processor:inst|memory_access:memory_access"
 21. Port Connectivity Checks: "processor:inst|execute:execute|mux:st_mux"
 22. Port Connectivity Checks: "processor:inst|execute:execute|alu:alu"
 23. Port Connectivity Checks: "processor:inst|execute:execute"
 24. Port Connectivity Checks: "processor:inst|decode:decode"
 25. Port Connectivity Checks: "processor:inst|fetch:fetch|adder:adder"
 26. Port Connectivity Checks: "processor:inst|fetch:fetch"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 14 11:54:44 2018      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; quanta2                                    ;
; Top-level Entity Name              ; quanta2                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 8                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; quanta2            ; quanta2            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+
; src/memory/Register.vhd          ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/memory/Register.vhd     ;         ;
; src/util/Multiplexer.vhd         ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/util/Multiplexer.vhd    ;         ;
; src/memory/RegisterFile.vhd      ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/memory/RegisterFile.vhd ;         ;
; quanta2.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Vinicius/quanta/Hardware/quanta2/quanta2.bdf                 ;         ;
; src/memory/RAM.vhd               ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/memory/RAM.vhd          ;         ;
; src/util/Adder.vhd               ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/util/Adder.vhd          ;         ;
; src/lib/Types.vhd                ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/lib/Types.vhd           ;         ;
; src/lib/Constants.vhd            ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/lib/Constants.vhd       ;         ;
; src/io/HexDisplay.vhd            ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/io/HexDisplay.vhd       ;         ;
; src/Processor.vhd                ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/Processor.vhd           ;         ;
; src/component/ALU.vhd            ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/component/ALU.vhd       ;         ;
; src/component/Shifter.vhd        ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/component/Shifter.vhd   ;         ;
; src/stage/Fetch.vhd              ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/Fetch.vhd         ;         ;
; src/stage/Decode.vhd             ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/Decode.vhd        ;         ;
; src/stage/Execute.vhd            ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/Execute.vhd       ;         ;
; src/memory/DataRAM.vhd           ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/memory/DataRAM.vhd      ;         ;
; src/stage/MemoryAccess.vhd       ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/MemoryAccess.vhd  ;         ;
; src/stage/WriteBack.vhd          ; yes             ; User VHDL File                     ; C:/Vinicius/quanta/Hardware/quanta2/src/stage/WriteBack.vhd     ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------+---------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
;                                             ;                     ;
; Total combinational functions               ; 0                   ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 0                   ;
;     -- 3 input functions                    ; 0                   ;
;     -- <=2 input functions                  ; 0                   ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 0                   ;
;     -- arithmetic mode                      ; 0                   ;
;                                             ;                     ;
; Total registers                             ; 0                   ;
;     -- Dedicated logic registers            ; 0                   ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 8                   ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
; Maximum fan-out node                        ; out_hex_0[6]~output ;
; Maximum fan-out                             ; 1                   ;
; Total fan-out                               ; 8                   ;
; Average fan-out                             ; 0.50                ;
+---------------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |quanta2                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 8    ; 0            ; |quanta2            ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|fetch:fetch|mux:mux ;
+-----------------+-------+-------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                  ;
+-----------------+-------+-------------------------------------------------------+
; selection_width ; 1     ; Signed Integer                                        ;
+-----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|fetch:fetch|ram:ram ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; addr_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|decode:decode|register_file:reg_file|mux:mux_a ;
+-----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------+
; selection_width ; 5     ; Signed Integer                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|decode:decode|register_file:reg_file|mux:mux_b ;
+-----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------+
; selection_width ; 5     ; Signed Integer                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|decode:decode|register_file:reg_file|mux:mux_c ;
+-----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------+
; selection_width ; 5     ; Signed Integer                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|execute:execute|mux:b_mux ;
+-----------------+-------+-------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                        ;
+-----------------+-------+-------------------------------------------------------------+
; selection_width ; 1     ; Signed Integer                                              ;
+-----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|execute:execute|mux:res_mux ;
+-----------------+-------+---------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                          ;
+-----------------+-------+---------------------------------------------------------------+
; selection_width ; 1     ; Signed Integer                                                ;
+-----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|execute:execute|mux:st_mux ;
+-----------------+-------+--------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                         ;
+-----------------+-------+--------------------------------------------------------------+
; selection_width ; 1     ; Signed Integer                                               ;
+-----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|memory_access:memory_access|data_ram:ram ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; addr_width     ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst|write_back:write_back|mux:res_mux ;
+-----------------+-------+---------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                ;
+-----------------+-------+---------------------------------------------------------------------+
; selection_width ; 1     ; Signed Integer                                                      ;
+-----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|write_back:write_back" ;
+-----------------+-------+----------+-----------------------------+
; Port            ; Type  ; Severity ; Details                     ;
+-----------------+-------+----------+-----------------------------+
; ram_data_select ; Input ; Info     ; Stuck at VCC                ;
+-----------------+-------+----------+-----------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|memory_access:memory_access" ;
+------+-------+----------+----------------------------------------------+
; Port ; Type  ; Severity ; Details                                      ;
+------+-------+----------+----------------------------------------------+
; we   ; Input ; Info     ; Stuck at GND                                 ;
+------+-------+----------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|execute:execute|mux:st_mux"                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|execute:execute|alu:alu" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; in_cin ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|execute:execute"                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; op[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; op[3]            ; Input  ; Info     ; Stuck at GND                                                                        ;
; op[2]            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; alu_select       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; immediate_select ; Input  ; Info     ; Stuck at GND                                                                        ;
; status           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump_address     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|decode:decode"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; w_signal ; Input  ; Info     ; Stuck at GND                                                                        ;
; opcode   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|fetch:fetch|adder:adder"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cin      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "processor:inst|fetch:fetch" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; c_data ; Input ; Info     ; Stuck at GND               ;
; jump   ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 8                           ;
; cycloneiii_lcell_comb ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Mar 14 11:54:39 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off quanta2 -c quanta2
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (12019): Can't analyze file -- file src/Constants.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/memory/register.vhd
    Info (12022): Found design unit 1: parallel_register-behavioral
    Info (12023): Found entity 1: parallel_register
Warning (12090): Entity "mux" obtained from "src/util/Multiplexer.vhd" instead of from Quartus II megafunction library
Info (12021): Found 2 design units, including 1 entities, in source file src/util/multiplexer.vhd
    Info (12022): Found design unit 1: mux-behavioral
    Info (12023): Found entity 1: mux
Info (12021): Found 2 design units, including 1 entities, in source file src/memory/registerfile.vhd
    Info (12022): Found design unit 1: register_file-behavioral
    Info (12023): Found entity 1: register_file
Warning (12019): Can't analyze file -- file src/Types.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file quanta2.bdf
    Info (12023): Found entity 1: quanta2
Info (12021): Found 2 design units, including 1 entities, in source file src/memory/ram.vhd
    Info (12022): Found design unit 1: ram-behavioral
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file src/util/adder.vhd
    Info (12022): Found design unit 1: adder-behavioral
    Info (12023): Found entity 1: adder
Warning (12019): Can't analyze file -- file src/component/Fetch.vhd is missing
Info (12021): Found 1 design units, including 0 entities, in source file src/lib/types.vhd
    Info (12022): Found design unit 1: types
Info (12021): Found 1 design units, including 0 entities, in source file src/lib/constants.vhd
    Info (12022): Found design unit 1: constants
Info (12021): Found 2 design units, including 1 entities, in source file src/io/hexdisplay.vhd
    Info (12022): Found design unit 1: hex_display-behavioral
    Info (12023): Found entity 1: hex_display
Warning (12019): Can't analyze file -- file src/component/Decode.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/processor.vhd
    Info (12022): Found design unit 1: processor-behavioral
    Info (12023): Found entity 1: processor
Warning (12019): Can't analyze file -- file src/component/Controller.vhd is missing
Warning (12019): Can't analyze file -- file src/component/Execute.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/component/alu.vhd
    Info (12022): Found design unit 1: alu-behavioral
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file src/component/shifter.vhd
    Info (12022): Found design unit 1: shifter-behavioral
    Info (12023): Found entity 1: shifter
Warning (12019): Can't analyze file -- file src/component/MemoryAccess.vhd is missing
Warning (12019): Can't analyze file -- file src/component/WriteBack.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/fetch.vhd
    Info (12022): Found design unit 1: fetch-behavioral
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/decode.vhd
    Info (12022): Found design unit 1: decode-behavioral
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/execute.vhd
    Info (12022): Found design unit 1: execute-behavioral
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file src/memory/dataram.vhd
    Info (12022): Found design unit 1: data_ram-behavioral
    Info (12023): Found entity 1: data_ram
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/memoryaccess.vhd
    Info (12022): Found design unit 1: memory_access-behavioral
    Info (12023): Found entity 1: memory_access
Info (12021): Found 2 design units, including 1 entities, in source file src/stage/writeback.vhd
    Info (12022): Found design unit 1: write_back-behavioral
    Info (12023): Found entity 1: write_back
Info (12127): Elaborating entity "quanta2" for the top level hierarchy
Info (12128): Elaborating entity "hex_display" for hierarchy "hex_display:inst2"
Info (12128): Elaborating entity "processor" for hierarchy "processor:inst"
Warning (10541): VHDL Signal Declaration warning at Processor.vhd(16): used implicit default value for signal "tmp_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(28): object "decode_opcode" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(32): object "execute_status" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Processor.vhd(34): object "execute_jump_address" assigned a value but never read
Info (12129): Elaborating entity "fetch" using architecture "A:behavioral" for hierarchy "processor:inst|fetch:fetch"
Info (12129): Elaborating entity "parallel_register" using architecture "A:behavioral" for hierarchy "processor:inst|fetch:fetch|parallel_register:pc"
Info (12129): Elaborating entity "adder" using architecture "A:behavioral" for hierarchy "processor:inst|fetch:fetch|adder:adder"
Info (12129): Elaborating entity "mux" using architecture "A:behavioral" for hierarchy "processor:inst|fetch:fetch|mux:mux"
Info (12129): Elaborating entity "ram" using architecture "A:behavioral" for hierarchy "processor:inst|fetch:fetch|ram:ram"
Warning (10541): VHDL Signal Declaration warning at RAM.vhd(38): used implicit default value for signal "memory" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12129): Elaborating entity "decode" using architecture "A:behavioral" for hierarchy "processor:inst|decode:decode"
Warning (10873): Using initial value X (don't care) for net "immediate[31..16]" at Decode.vhd(19)
Info (12129): Elaborating entity "register_file" using architecture "A:behavioral" for hierarchy "processor:inst|decode:decode|register_file:reg_file"
Info (12129): Elaborating entity "mux" using architecture "A:behavioral" for hierarchy "processor:inst|decode:decode|register_file:reg_file|mux:mux_a"
Info (12129): Elaborating entity "execute" using architecture "A:behavioral" for hierarchy "processor:inst|execute:execute"
Critical Warning (10920): VHDL Incomplete Partial Association warning at Execute.vhd(100): port or argument "i" has 56/64 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at Execute.vhd(100): port or argument "o" has 28/32 unassociated elements
Info (12129): Elaborating entity "shifter" using architecture "A:behavioral" for hierarchy "processor:inst|execute:execute|shifter:shifter"
Info (12129): Elaborating entity "alu" using architecture "A:behavioral" for hierarchy "processor:inst|execute:execute|alu:alu"
Info (12129): Elaborating entity "memory_access" using architecture "A:behavioral" for hierarchy "processor:inst|memory_access:memory_access"
Info (12129): Elaborating entity "data_ram" using architecture "A:behavioral" for hierarchy "processor:inst|memory_access:memory_access|data_ram:ram"
Info (12129): Elaborating entity "write_back" using architecture "A:behavioral" for hierarchy "processor:inst|write_back:write_back"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "out_hex_0[6]" is stuck at GND
    Warning (13410): Pin "out_hex_0[5]" is stuck at GND
    Warning (13410): Pin "out_hex_0[4]" is stuck at GND
    Warning (13410): Pin "out_hex_0[3]" is stuck at GND
    Warning (13410): Pin "out_hex_0[2]" is stuck at GND
    Warning (13410): Pin "out_hex_0[1]" is stuck at GND
    Warning (13410): Pin "out_hex_0[0]" is stuck at VCC
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sys_clock"
Info (21057): Implemented 8 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 7 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 673 megabytes
    Info: Processing ended: Wed Mar 14 11:54:44 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


