{
  "module_name": "nosy.h",
  "hash_id": "c950db74cae0680d270e61022037aa3b3289445dea80b95f2df58228b28d5a1a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/firewire/nosy.h",
  "human_readable_source": " \n \n\n#define PCILYNX_MAX_REGISTER     0xfff\n#define PCILYNX_MAX_MEMORY       0xffff\n\n#define PCI_LATENCY_CACHELINE             0x0c\n\n#define MISC_CONTROL                      0x40\n#define MISC_CONTROL_SWRESET              (1<<0)\n\n#define SERIAL_EEPROM_CONTROL             0x44\n\n#define PCI_INT_STATUS                    0x48\n#define PCI_INT_ENABLE                    0x4c\n \n#define PCI_INT_INT_PEND                  (1<<31)\n#define PCI_INT_FRC_INT                   (1<<30)\n#define PCI_INT_SLV_ADR_PERR              (1<<28)\n#define PCI_INT_SLV_DAT_PERR              (1<<27)\n#define PCI_INT_MST_DAT_PERR              (1<<26)\n#define PCI_INT_MST_DEV_TO                (1<<25)\n#define PCI_INT_INT_SLV_TO                (1<<23)\n#define PCI_INT_AUX_TO                    (1<<18)\n#define PCI_INT_AUX_INT                   (1<<17)\n#define PCI_INT_P1394_INT                 (1<<16)\n#define PCI_INT_DMA4_PCL                  (1<<9)\n#define PCI_INT_DMA4_HLT                  (1<<8)\n#define PCI_INT_DMA3_PCL                  (1<<7)\n#define PCI_INT_DMA3_HLT                  (1<<6)\n#define PCI_INT_DMA2_PCL                  (1<<5)\n#define PCI_INT_DMA2_HLT                  (1<<4)\n#define PCI_INT_DMA1_PCL                  (1<<3)\n#define PCI_INT_DMA1_HLT                  (1<<2)\n#define PCI_INT_DMA0_PCL                  (1<<1)\n#define PCI_INT_DMA0_HLT                  (1<<0)\n \n#define PCI_INT_DMA_ALL                   0x3ff\n\n#define PCI_INT_DMA_HLT(chan)             (1 << (chan * 2))\n#define PCI_INT_DMA_PCL(chan)             (1 << (chan * 2 + 1))\n\n#define LBUS_ADDR                         0xb4\n#define LBUS_ADDR_SEL_RAM                 (0x0<<16)\n#define LBUS_ADDR_SEL_ROM                 (0x1<<16)\n#define LBUS_ADDR_SEL_AUX                 (0x2<<16)\n#define LBUS_ADDR_SEL_ZV                  (0x3<<16)\n\n#define GPIO_CTRL_A                       0xb8\n#define GPIO_CTRL_B                       0xbc\n#define GPIO_DATA_BASE                    0xc0\n\n#define DMA_BREG(base, chan)              (base + chan * 0x20)\n#define DMA_SREG(base, chan)              (base + chan * 0x10)\n\n#define PCL_NEXT_INVALID (1<<0)\n\n \n#define PCL_CMD_RCV            (0x1<<24)\n#define PCL_CMD_RCV_AND_UPDATE (0xa<<24)\n#define PCL_CMD_XMT            (0x2<<24)\n#define PCL_CMD_UNFXMT         (0xc<<24)\n#define PCL_CMD_PCI_TO_LBUS    (0x8<<24)\n#define PCL_CMD_LBUS_TO_PCI    (0x9<<24)\n\n \n#define PCL_CMD_NOP            (0x0<<24)\n#define PCL_CMD_LOAD           (0x3<<24)\n#define PCL_CMD_STOREQ         (0x4<<24)\n#define PCL_CMD_STORED         (0xb<<24)\n#define PCL_CMD_STORE0         (0x5<<24)\n#define PCL_CMD_STORE1         (0x6<<24)\n#define PCL_CMD_COMPARE        (0xe<<24)\n#define PCL_CMD_SWAP_COMPARE   (0xf<<24)\n#define PCL_CMD_ADD            (0xd<<24)\n#define PCL_CMD_BRANCH         (0x7<<24)\n\n \n#define PCL_COND_DMARDY_SET    (0x1<<20)\n#define PCL_COND_DMARDY_CLEAR  (0x2<<20)\n\n#define PCL_GEN_INTR           (1<<19)\n#define PCL_LAST_BUFF          (1<<18)\n#define PCL_LAST_CMD           (PCL_LAST_BUFF)\n#define PCL_WAITSTAT           (1<<17)\n#define PCL_BIGENDIAN          (1<<16)\n#define PCL_ISOMODE            (1<<12)\n\n#define DMA0_PREV_PCL                     0x100\n#define DMA1_PREV_PCL                     0x120\n#define DMA2_PREV_PCL                     0x140\n#define DMA3_PREV_PCL                     0x160\n#define DMA4_PREV_PCL                     0x180\n#define DMA_PREV_PCL(chan)                (DMA_BREG(DMA0_PREV_PCL, chan))\n\n#define DMA0_CURRENT_PCL                  0x104\n#define DMA1_CURRENT_PCL                  0x124\n#define DMA2_CURRENT_PCL                  0x144\n#define DMA3_CURRENT_PCL                  0x164\n#define DMA4_CURRENT_PCL                  0x184\n#define DMA_CURRENT_PCL(chan)             (DMA_BREG(DMA0_CURRENT_PCL, chan))\n\n#define DMA0_CHAN_STAT                    0x10c\n#define DMA1_CHAN_STAT                    0x12c\n#define DMA2_CHAN_STAT                    0x14c\n#define DMA3_CHAN_STAT                    0x16c\n#define DMA4_CHAN_STAT                    0x18c\n#define DMA_CHAN_STAT(chan)               (DMA_BREG(DMA0_CHAN_STAT, chan))\n \n#define DMA_CHAN_STAT_SELFID              (1<<31)\n#define DMA_CHAN_STAT_ISOPKT              (1<<30)\n#define DMA_CHAN_STAT_PCIERR              (1<<29)\n#define DMA_CHAN_STAT_PKTERR              (1<<28)\n#define DMA_CHAN_STAT_PKTCMPL             (1<<27)\n#define DMA_CHAN_STAT_SPECIALACK          (1<<14)\n\n#define DMA0_CHAN_CTRL                    0x110\n#define DMA1_CHAN_CTRL                    0x130\n#define DMA2_CHAN_CTRL                    0x150\n#define DMA3_CHAN_CTRL                    0x170\n#define DMA4_CHAN_CTRL                    0x190\n#define DMA_CHAN_CTRL(chan)               (DMA_BREG(DMA0_CHAN_CTRL, chan))\n \n#define DMA_CHAN_CTRL_ENABLE              (1<<31)\n#define DMA_CHAN_CTRL_BUSY                (1<<30)\n#define DMA_CHAN_CTRL_LINK                (1<<29)\n\n#define DMA0_READY                        0x114\n#define DMA1_READY                        0x134\n#define DMA2_READY                        0x154\n#define DMA3_READY                        0x174\n#define DMA4_READY                        0x194\n#define DMA_READY(chan)                   (DMA_BREG(DMA0_READY, chan))\n\n#define DMA_GLOBAL_REGISTER               0x908\n\n#define FIFO_SIZES                        0xa00\n\n#define FIFO_CONTROL                      0xa10\n#define FIFO_CONTROL_GRF_FLUSH            (1<<4)\n#define FIFO_CONTROL_ITF_FLUSH            (1<<3)\n#define FIFO_CONTROL_ATF_FLUSH            (1<<2)\n\n#define FIFO_XMIT_THRESHOLD               0xa14\n\n#define DMA0_WORD0_CMP_VALUE              0xb00\n#define DMA1_WORD0_CMP_VALUE              0xb10\n#define DMA2_WORD0_CMP_VALUE              0xb20\n#define DMA3_WORD0_CMP_VALUE              0xb30\n#define DMA4_WORD0_CMP_VALUE              0xb40\n#define DMA_WORD0_CMP_VALUE(chan)\t(DMA_SREG(DMA0_WORD0_CMP_VALUE, chan))\n\n#define DMA0_WORD0_CMP_ENABLE             0xb04\n#define DMA1_WORD0_CMP_ENABLE             0xb14\n#define DMA2_WORD0_CMP_ENABLE             0xb24\n#define DMA3_WORD0_CMP_ENABLE             0xb34\n#define DMA4_WORD0_CMP_ENABLE             0xb44\n#define DMA_WORD0_CMP_ENABLE(chan)\t(DMA_SREG(DMA0_WORD0_CMP_ENABLE, chan))\n\n#define DMA0_WORD1_CMP_VALUE              0xb08\n#define DMA1_WORD1_CMP_VALUE              0xb18\n#define DMA2_WORD1_CMP_VALUE              0xb28\n#define DMA3_WORD1_CMP_VALUE              0xb38\n#define DMA4_WORD1_CMP_VALUE              0xb48\n#define DMA_WORD1_CMP_VALUE(chan)\t(DMA_SREG(DMA0_WORD1_CMP_VALUE, chan))\n\n#define DMA0_WORD1_CMP_ENABLE             0xb0c\n#define DMA1_WORD1_CMP_ENABLE             0xb1c\n#define DMA2_WORD1_CMP_ENABLE             0xb2c\n#define DMA3_WORD1_CMP_ENABLE             0xb3c\n#define DMA4_WORD1_CMP_ENABLE             0xb4c\n#define DMA_WORD1_CMP_ENABLE(chan)\t(DMA_SREG(DMA0_WORD1_CMP_ENABLE, chan))\n \n#define DMA_WORD1_CMP_MATCH_OTHERBUS      (1<<15)\n#define DMA_WORD1_CMP_MATCH_BROADCAST     (1<<14)\n#define DMA_WORD1_CMP_MATCH_BUS_BCAST     (1<<13)\n#define DMA_WORD1_CMP_MATCH_LOCAL_NODE    (1<<12)\n#define DMA_WORD1_CMP_MATCH_EXACT         (1<<11)\n#define DMA_WORD1_CMP_ENABLE_SELF_ID      (1<<10)\n#define DMA_WORD1_CMP_ENABLE_MASTER       (1<<8)\n\n#define LINK_ID                           0xf00\n#define LINK_ID_BUS(id)                   (id<<22)\n#define LINK_ID_NODE(id)                  (id<<16)\n\n#define LINK_CONTROL                      0xf04\n#define LINK_CONTROL_BUSY                 (1<<29)\n#define LINK_CONTROL_TX_ISO_EN            (1<<26)\n#define LINK_CONTROL_RX_ISO_EN            (1<<25)\n#define LINK_CONTROL_TX_ASYNC_EN          (1<<24)\n#define LINK_CONTROL_RX_ASYNC_EN          (1<<23)\n#define LINK_CONTROL_RESET_TX             (1<<21)\n#define LINK_CONTROL_RESET_RX             (1<<20)\n#define LINK_CONTROL_CYCMASTER            (1<<11)\n#define LINK_CONTROL_CYCSOURCE            (1<<10)\n#define LINK_CONTROL_CYCTIMEREN           (1<<9)\n#define LINK_CONTROL_RCV_CMP_VALID        (1<<7)\n#define LINK_CONTROL_SNOOP_ENABLE         (1<<6)\n\n#define CYCLE_TIMER                       0xf08\n\n#define LINK_PHY                          0xf0c\n#define LINK_PHY_READ                     (1<<31)\n#define LINK_PHY_WRITE                    (1<<30)\n#define LINK_PHY_ADDR(addr)               (addr<<24)\n#define LINK_PHY_WDATA(data)              (data<<16)\n#define LINK_PHY_RADDR(addr)              (addr<<8)\n\n#define LINK_INT_STATUS                   0xf14\n#define LINK_INT_ENABLE                   0xf18\n \n#define LINK_INT_LINK_INT                 (1<<31)\n#define LINK_INT_PHY_TIME_OUT             (1<<30)\n#define LINK_INT_PHY_REG_RCVD             (1<<29)\n#define LINK_INT_PHY_BUSRESET             (1<<28)\n#define LINK_INT_TX_RDY                   (1<<26)\n#define LINK_INT_RX_DATA_RDY              (1<<25)\n#define LINK_INT_IT_STUCK                 (1<<20)\n#define LINK_INT_AT_STUCK                 (1<<19)\n#define LINK_INT_SNTRJ                    (1<<17)\n#define LINK_INT_HDR_ERR                  (1<<16)\n#define LINK_INT_TC_ERR                   (1<<15)\n#define LINK_INT_CYC_SEC                  (1<<11)\n#define LINK_INT_CYC_STRT                 (1<<10)\n#define LINK_INT_CYC_DONE                 (1<<9)\n#define LINK_INT_CYC_PEND                 (1<<8)\n#define LINK_INT_CYC_LOST                 (1<<7)\n#define LINK_INT_CYC_ARB_FAILED           (1<<6)\n#define LINK_INT_GRF_OVER_FLOW            (1<<5)\n#define LINK_INT_ITF_UNDER_FLOW           (1<<4)\n#define LINK_INT_ATF_UNDER_FLOW           (1<<3)\n#define LINK_INT_IARB_FAILED              (1<<0)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}