Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 09:02:11 2025
| Host         : ChisaTaki running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.226        0.000                      0                  854        0.118        0.000                      0                  854        3.750        0.000                       0                   339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.226        0.000                      0                  854        0.118        0.000                      0                  854        3.750        0.000                       0                   339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.412ns (24.465%)  route 4.360ns (75.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.701     9.630    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.754 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           1.217    10.972    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.198    player_mode/ram/ram/mem_reg_0_63_0_1/RAMA
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.412ns (24.465%)  route 4.360ns (75.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.701     9.630    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.754 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           1.217    10.972    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.198    player_mode/ram/ram/mem_reg_0_63_0_1/RAMB
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.412ns (24.465%)  route 4.360ns (75.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.701     9.630    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.754 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           1.217    10.972    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.198    player_mode/ram/ram/mem_reg_0_63_0_1/RAMC
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 1.412ns (24.465%)  route 4.360ns (75.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.701     9.630    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.754 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_12/O
                         net (fo=5, routed)           1.217    10.972    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD0
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    15.198    player_mode/ram/ram/mem_reg_0_63_0_1/RAMD
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.972    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.412ns (25.439%)  route 4.138ns (74.561%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.888     9.816    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.940 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_11/O
                         net (fo=5, routed)           0.810    10.750    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD1
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.196    player_mode/ram/ram/mem_reg_0_63_0_1/RAMA
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.412ns (25.439%)  route 4.138ns (74.561%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.888     9.816    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.940 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_11/O
                         net (fo=5, routed)           0.810    10.750    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD1
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.196    player_mode/ram/ram/mem_reg_0_63_0_1/RAMB
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.412ns (25.439%)  route 4.138ns (74.561%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.888     9.816    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.940 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_11/O
                         net (fo=5, routed)           0.810    10.750    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD1
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.196    player_mode/ram/ram/mem_reg_0_63_0_1/RAMC
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 player_mode/ram/D_prev_player_x_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.550ns  (logic 1.412ns (25.439%)  route 4.138ns (74.561%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.616     5.200    player_mode/ram/clk
    SLICE_X61Y82         FDRE                                         r  player_mode/ram/D_prev_player_x_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  player_mode/ram/D_prev_player_x_q_reg[2]/Q
                         net (fo=6, routed)           0.996     6.652    player_mode/ram/ram/D_prev_player_x_q[2]
    SLICE_X62Y82         LUT3 (Prop_lut3_I0_O)        0.152     6.804 r  player_mode/ram/ram/FSM_sequential_D_fsm_q[3]_i_15/O
                         net (fo=2, routed)           0.828     7.632    player_mode/ram/ram/D_prev_player_x_q_reg[2]_0
    SLICE_X62Y81         LUT5 (Prop_lut5_I2_O)        0.354     7.986 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_22/O
                         net (fo=2, routed)           0.617     8.603    player_mode/ram/ram/mem_reg_0_63_0_1_i_22_n_0
    SLICE_X61Y81         LUT5 (Prop_lut5_I0_O)        0.326     8.929 f  player_mode/ram/ram/mem_reg_0_63_0_1_i_14/O
                         net (fo=6, routed)           0.888     9.816    player_mode/ram/ram/mem_reg_0_63_0_1_i_14_n_0
    SLICE_X60Y81         LUT5 (Prop_lut5_I0_O)        0.124     9.940 r  player_mode/ram/ram/mem_reg_0_63_0_1_i_11/O
                         net (fo=5, routed)           0.810    10.750    player_mode/ram/ram/mem_reg_0_63_0_1/ADDRD1
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.497    14.901    player_mode/ram/ram/mem_reg_0_63_0_1/WCLK
    SLICE_X60Y80         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y80         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.196    player_mode/ram/ram/mem_reg_0_63_0_1/RAMD
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 player_mode/ram/D_start_dot_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.952ns (18.494%)  route 4.196ns (81.506%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.620     5.204    player_mode/ram/clk
    SLICE_X58Y85         FDRE                                         r  player_mode/ram/D_start_dot_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  player_mode/ram/D_start_dot_q_reg/Q
                         net (fo=2, routed)           1.061     6.721    player_mode/ram/rng/D_start_dot_q
    SLICE_X54Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.845 f  player_mode/ram/rng/D_tick_counter_q[0]_i_7/O
                         net (fo=1, routed)           0.803     7.649    player_mode/ram/rng/D_tick_counter_q[0]_i_7_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.773 f  player_mode/ram/rng/D_tick_counter_q[0]_i_2/O
                         net (fo=7, routed)           0.852     8.625    player_mode/ram/rng/D_tick_counter_q_reg_4_sn_1
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     8.749 f  player_mode/ram/rng/D_w_q[31]_i_5/O
                         net (fo=6, routed)           0.612     9.361    player_mode/ram/start_button_edge/D_dot_x_pos_q_reg[2]
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  player_mode/ram/start_button_edge/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.867    10.352    player_mode/ram/rng/E[0]
    SLICE_X57Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.426    14.830    player_mode/ram/rng/clk
    SLICE_X57Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[17]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.848    player_mode/ram/rng/D_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 player_mode/ram/D_start_dot_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.148ns  (logic 0.952ns (18.494%)  route 4.196ns (81.506%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.620     5.204    player_mode/ram/clk
    SLICE_X58Y85         FDRE                                         r  player_mode/ram/D_start_dot_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  player_mode/ram/D_start_dot_q_reg/Q
                         net (fo=2, routed)           1.061     6.721    player_mode/ram/rng/D_start_dot_q
    SLICE_X54Y85         LUT4 (Prop_lut4_I1_O)        0.124     6.845 f  player_mode/ram/rng/D_tick_counter_q[0]_i_7/O
                         net (fo=1, routed)           0.803     7.649    player_mode/ram/rng/D_tick_counter_q[0]_i_7_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.773 f  player_mode/ram/rng/D_tick_counter_q[0]_i_2/O
                         net (fo=7, routed)           0.852     8.625    player_mode/ram/rng/D_tick_counter_q_reg_4_sn_1
    SLICE_X58Y81         LUT4 (Prop_lut4_I3_O)        0.124     8.749 f  player_mode/ram/rng/D_w_q[31]_i_5/O
                         net (fo=6, routed)           0.612     9.361    player_mode/ram/start_button_edge/D_dot_x_pos_q_reg[2]
    SLICE_X61Y80         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  player_mode/ram/start_button_edge/D_w_q[31]_i_1/O
                         net (fo=32, routed)          0.867    10.352    player_mode/ram/rng/E[0]
    SLICE_X57Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.426    14.830    player_mode/ram/rng/clk
    SLICE_X57Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[26]/C
                         clock pessimism              0.258    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X57Y74         FDRE (Setup_fdre_C_CE)      -0.205    14.848    player_mode/ram/rng/D_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.554     1.498    player_mode/ram/rng/clk
    SLICE_X57Y73         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  player_mode/ram/rng/D_x_q_reg[7]/Q
                         net (fo=3, routed)           0.066     1.705    player_mode/ram/rng/D_x_q[7]
    SLICE_X56Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  player_mode/ram/rng/D_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.750    player_mode/ram/rng/D_w_d[7]
    SLICE_X56Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.819     2.009    player_mode/ram/rng/clk
    SLICE_X56Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[7]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X56Y73         FDRE (Hold_fdre_C_D)         0.121     1.632    player_mode/ram/rng/D_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.551     1.495    player_mode/ram/rng/clk
    SLICE_X55Y74         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  player_mode/ram/rng/D_x_q_reg[31]/Q
                         net (fo=2, routed)           0.068     1.704    player_mode/ram/rng/D_x_q[31]
    SLICE_X54Y74         LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  player_mode/ram/rng/D_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.749    player_mode/ram/rng/D_w_d[23]
    SLICE_X54Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.818     2.008    player_mode/ram/rng/clk
    SLICE_X54Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[23]/C
                         clock pessimism             -0.501     1.508    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.120     1.628    player_mode/ram/rng/D_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.579     1.523    player_mode/ram/clk
    SLICE_X58Y74         FDRE                                         r  player_mode/ram/D_seed_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  player_mode/ram/D_seed_q_reg[18]/Q
                         net (fo=2, routed)           0.065     1.729    player_mode/ram/rng/D_seed_q_reg[18]
    SLICE_X59Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.774 r  player_mode/ram/rng/D_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.774    player_mode/ram/rng/D_w_d[18]
    SLICE_X59Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.845     2.035    player_mode/ram/rng/clk
    SLICE_X59Y74         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[18]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.091     1.627    player_mode/ram/rng/D_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.552     1.496    player_mode/ram/rng/clk
    SLICE_X55Y73         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  player_mode/ram/rng/D_x_q_reg[15]/Q
                         net (fo=4, routed)           0.099     1.736    player_mode/ram/rng/D_x_q[15]
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.781 r  player_mode/ram/rng/D_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.781    player_mode/ram/rng/D_w_d[15]
    SLICE_X54Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.819     2.009    player_mode/ram/rng/clk
    SLICE_X54Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[15]/C
                         clock pessimism             -0.501     1.509    
    SLICE_X54Y73         FDRE (Hold_fdre_C_D)         0.120     1.629    player_mode/ram/rng/D_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 player_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/driver/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.716%)  route 0.101ns (35.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.583     1.527    player_mode/driver/clk
    SLICE_X65Y77         FDRE                                         r  player_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  player_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.101     1.769    player_mode/driver/D_ctr_q[0]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  player_mode/driver/D_ctr_q[6]_i_2/O
                         net (fo=1, routed)           0.000     1.814    player_mode/driver/D_ctr_d__0[6]
    SLICE_X64Y77         FDRE                                         r  player_mode/driver/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.850     2.040    player_mode/driver/clk
    SLICE_X64Y77         FDRE                                         r  player_mode/driver/D_ctr_q_reg[6]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X64Y77         FDRE (Hold_fdre_C_D)         0.120     1.660    player_mode/driver/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 player_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.583     1.527    player_mode/driver/clk
    SLICE_X61Y79         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  player_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.121     1.789    player_mode/driver/D_pixel_address_ctr_q[0]
    SLICE_X60Y79         LUT5 (Prop_lut5_I4_O)        0.048     1.837 r  player_mode/driver/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.837    player_mode/driver/D_pixel_address_ctr_d[2]
    SLICE_X60Y79         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.850     2.040    player_mode/driver/clk
    SLICE_X60Y79         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X60Y79         FDRE (Hold_fdre_C_D)         0.131     1.671    player_mode/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 player_mode/ram/D_seed_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.580     1.524    player_mode/ram/clk
    SLICE_X58Y73         FDRE                                         r  player_mode/ram/D_seed_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  player_mode/ram/D_seed_q_reg[12]/Q
                         net (fo=2, routed)           0.098     1.763    player_mode/ram/rng/D_seed_q_reg[12]
    SLICE_X59Y73         LUT3 (Prop_lut3_I0_O)        0.048     1.811 r  player_mode/ram/rng/D_w_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.811    player_mode/ram/rng/D_w_d[12]
    SLICE_X59Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.846     2.036    player_mode/ram/rng/clk
    SLICE_X59Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[12]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.107     1.644    player_mode/ram/rng/D_w_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.030%)  route 0.135ns (41.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.581     1.525    player_mode/ram/rng/clk
    SLICE_X63Y73         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  player_mode/ram/rng/D_x_q_reg[5]/Q
                         net (fo=3, routed)           0.135     1.800    player_mode/ram/rng/D_x_q[5]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.845 r  player_mode/ram/rng/D_w_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    player_mode/ram/rng/D_w_d[5]
    SLICE_X60Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.846     2.036    player_mode/ram/rng/clk
    SLICE_X60Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[5]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.121     1.678    player_mode/ram/rng/D_w_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_x_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_w_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.670%)  route 0.137ns (42.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.581     1.525    player_mode/ram/rng/clk
    SLICE_X63Y73         FDRE                                         r  player_mode/ram/rng/D_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  player_mode/ram/rng/D_x_q_reg[5]/Q
                         net (fo=3, routed)           0.137     1.802    player_mode/ram/rng/D_x_q[5]
    SLICE_X60Y73         LUT6 (Prop_lut6_I2_O)        0.045     1.847 r  player_mode/ram/rng/D_w_q[16]_i_1/O
                         net (fo=1, routed)           0.000     1.847    player_mode/ram/rng/D_w_d[16]
    SLICE_X60Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.846     2.036    player_mode/ram/rng/clk
    SLICE_X60Y73         FDRE                                         r  player_mode/ram/rng/D_w_q_reg[16]/C
                         clock pessimism             -0.480     1.557    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.120     1.677    player_mode/ram/rng/D_w_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 player_mode/ram/rng/D_z_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/rng/D_y_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.715%)  route 0.112ns (44.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.581     1.525    player_mode/ram/rng/clk
    SLICE_X62Y73         FDRE                                         r  player_mode/ram/rng/D_z_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  player_mode/ram/rng/D_z_q_reg[13]/Q
                         net (fo=1, routed)           0.112     1.778    player_mode/ram/rng/D_z_q[13]
    SLICE_X61Y72         FDRE                                         r  player_mode/ram/rng/D_y_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.849     2.038    player_mode/ram/rng/clk
    SLICE_X61Y72         FDRE                                         r  player_mode/ram/rng/D_y_q_reg[13]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X61Y72         FDRE (Hold_fdre_C_D)         0.047     1.606    player_mode/ram/rng/D_y_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y78   player_mode/driver/D_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y78   player_mode/driver/D_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y78   player_mode/driver/D_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y78   player_mode/driver/D_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y78   player_mode/driver/D_bit_ctr_q_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X62Y78   player_mode/driver/D_clear_request_q_reg/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
Low Pulse Width   Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y80   player_mode/ram/ram/mem_reg_0_63_0_1/RAMD/CLK
High Pulse Width  Slow    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[0]/C
High Pulse Width  Fast    FDSE/C       n/a            0.500         5.000       4.500      SLICE_X57Y81   player_mode/D_player_x_pos_q_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/driver/FSM_sequential_D_state_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 4.236ns (44.807%)  route 5.218ns (55.193%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.612     5.196    player_mode/driver/clk
    SLICE_X62Y78         FDRE                                         r  player_mode/driver/FSM_sequential_D_state_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  player_mode/driver/FSM_sequential_D_state_q_reg[0]/Q
                         net (fo=15, routed)          1.189     6.841    player_mode/driver/D_state_q[0]
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  player_mode/driver/D_ctr_q[6]_i_1/O
                         net (fo=9, routed)           1.171     8.135    player_mode/driver/D_ctr_d
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     8.259 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.859    11.118    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    14.651 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    14.651    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.979ns  (logic 4.007ns (67.019%)  route 1.972ns (32.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.619     5.203    player_mode/ram/clk
    SLICE_X63Y84         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDSE (Prop_fdse_C_Q)         0.456     5.659 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=7, routed)           1.972     7.631    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.182 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.182    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.975ns  (logic 4.005ns (67.042%)  route 1.969ns (32.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.619     5.203    player_mode/ram/clk
    SLICE_X63Y84         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDSE (Prop_fdse_C_Q)         0.456     5.659 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=6, routed)           1.969     7.628    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    11.178 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    11.178    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.391ns (74.185%)  route 0.484ns (25.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.589     1.533    player_mode/ram/clk
    SLICE_X63Y84         FDSE                                         r  player_mode/ram/D_lives_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  player_mode/ram/D_lives_q_reg[1]/Q
                         net (fo=6, routed)           0.484     2.158    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.408 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.408    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/D_lives_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.392ns (73.587%)  route 0.500ns (26.413%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.589     1.533    player_mode/ram/clk
    SLICE_X63Y84         FDSE                                         r  player_mode/ram/D_lives_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  player_mode/ram/D_lives_q_reg[0]/Q
                         net (fo=7, routed)           0.500     2.174    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.425 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.425    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.419ns (60.561%)  route 0.924ns (39.439%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.583     1.527    player_mode/driver/clk
    SLICE_X65Y77         FDRE                                         r  player_mode/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 f  player_mode/driver/D_ctr_q_reg[5]/Q
                         net (fo=3, routed)           0.063     1.731    player_mode/driver/D_ctr_q[5]
    SLICE_X64Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.861     2.637    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.870 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.870    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.578ns  (logic 1.634ns (21.560%)  route 5.944ns (78.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.858     6.367    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.087     7.578    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.495     4.899    reset_cond/clk
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.578ns  (logic 1.634ns (21.560%)  route 5.944ns (78.440%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.858     6.367    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.087     7.578    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.495     4.899    reset_cond/clk
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.195ns  (logic 1.634ns (22.707%)  route 5.562ns (77.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.858     6.367    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     7.195    reset_cond/M_reset_cond_in
    SLICE_X61Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491     4.895    reset_cond/clk
    SLICE_X61Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.195ns  (logic 1.634ns (22.707%)  route 5.562ns (77.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.858     6.367    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.124     6.491 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.704     7.195    reset_cond/M_reset_cond_in
    SLICE_X61Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.491     4.895    reset_cond/clk
    SLICE_X61Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 1.492ns (48.626%)  route 1.576ns (51.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.576     3.069    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X57Y77         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.429     4.833    player_mode/right_cond/sync/clk
    SLICE_X57Y77         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.923ns  (logic 1.489ns (50.929%)  route 1.435ns (49.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.435     2.923    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X57Y77         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.429     4.833    player_mode/left_cond/sync/clk
    SLICE_X57Y77         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.852ns  (logic 1.501ns (52.614%)  route 1.352ns (47.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.352     2.852    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X65Y80         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         1.498     4.902    player_mode/start_cond/sync/clk
    SLICE_X65Y80         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            player_mode/start_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.268ns (33.092%)  route 0.543ns (66.908%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.543     0.811    player_mode/start_cond/sync/io_button_IBUF[0]
    SLICE_X65Y80         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.853     2.043    player_mode/start_cond/sync/clk
    SLICE_X65Y80         FDRE                                         r  player_mode/start_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_mode/left_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.257ns (29.258%)  route 0.621ns (70.742%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.621     0.877    player_mode/left_cond/sync/io_button_IBUF[0]
    SLICE_X57Y77         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.821     2.011    player_mode/left_cond/sync/clk
    SLICE_X57Y77         FDRE                                         r  player_mode/left_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            player_mode/right_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.936ns  (logic 0.260ns (27.752%)  route 0.676ns (72.248%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.676     0.936    player_mode/right_cond/sync/io_button_IBUF[0]
    SLICE_X57Y77         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.821     2.011    player_mode/right_cond/sync/clk
    SLICE_X57Y77         FDRE                                         r  player_mode/right_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.809ns  (logic 0.322ns (11.477%)  route 2.487ns (88.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.225     2.502    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.262     2.809    reset_cond/M_reset_cond_in
    SLICE_X61Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.845     2.035    reset_cond/clk
    SLICE_X61Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.809ns  (logic 0.322ns (11.477%)  route 2.487ns (88.523%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.225     2.502    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.262     2.809    reset_cond/M_reset_cond_in
    SLICE_X61Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.845     2.035    reset_cond/clk
    SLICE_X61Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.966ns  (logic 0.322ns (10.871%)  route 2.643ns (89.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.225     2.502    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.419     2.966    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.850     2.040    reset_cond/clk
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.966ns  (logic 0.322ns (10.871%)  route 2.643ns (89.129%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.225     2.502    reset_cond/rst_n_IBUF
    SLICE_X60Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.547 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.419     2.966    reset_cond/M_reset_cond_in
    SLICE_X62Y77         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=338, routed)         0.850     2.040    reset_cond/clk
    SLICE_X62Y77         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





