
leds.elf:     file format elf32-littlearm


Disassembly of section .text:

87800000 <_start>:
87800000:	e59f0068 	ldr	r0, [pc, #104]	; 87800070 <loop+0x4>
87800004:	e3e01000 	mvn	r1, #0
87800008:	e5801000 	str	r1, [r0]
8780000c:	e59f0060 	ldr	r0, [pc, #96]	; 87800074 <loop+0x8>
87800010:	e5801000 	str	r1, [r0]
87800014:	e59f005c 	ldr	r0, [pc, #92]	; 87800078 <loop+0xc>
87800018:	e5801000 	str	r1, [r0]
8780001c:	e59f0058 	ldr	r0, [pc, #88]	; 8780007c <loop+0x10>
87800020:	e5801000 	str	r1, [r0]
87800024:	e59f0054 	ldr	r0, [pc, #84]	; 87800080 <loop+0x14>
87800028:	e5801000 	str	r1, [r0]
8780002c:	e59f0050 	ldr	r0, [pc, #80]	; 87800084 <loop+0x18>
87800030:	e5801000 	str	r1, [r0]
87800034:	e59f004c 	ldr	r0, [pc, #76]	; 87800088 <loop+0x1c>
87800038:	e5801000 	str	r1, [r0]
8780003c:	e59f0048 	ldr	r0, [pc, #72]	; 8780008c <loop+0x20>
87800040:	e3a01005 	mov	r1, #5
87800044:	e5801000 	str	r1, [r0]
87800048:	e59f0040 	ldr	r0, [pc, #64]	; 87800090 <loop+0x24>
8780004c:	e59f1040 	ldr	r1, [pc, #64]	; 87800094 <loop+0x28>
87800050:	e5801000 	str	r1, [r0]
87800054:	e59f003c 	ldr	r0, [pc, #60]	; 87800098 <loop+0x2c>
87800058:	e3a01008 	mov	r1, #8
8780005c:	e5801000 	str	r1, [r0]
87800060:	e59f0034 	ldr	r0, [pc, #52]	; 8780009c <loop+0x30>
87800064:	e3a01000 	mov	r1, #0
87800068:	e5801000 	str	r1, [r0]

8780006c <loop>:
8780006c:	eafffffe 	b	8780006c <loop>
87800070:	020c4068 	andeq	r4, ip, #104	; 0x68
87800074:	020c406c 	andeq	r4, ip, #108	; 0x6c
87800078:	020c4070 	andeq	r4, ip, #112	; 0x70
8780007c:	020c4074 	andeq	r4, ip, #116	; 0x74
87800080:	020c4078 	andeq	r4, ip, #120	; 0x78
87800084:	020c407c 	andeq	r4, ip, #124	; 0x7c
87800088:	020c4080 	andeq	r4, ip, #128	; 0x80
8780008c:	020e0068 	andeq	r0, lr, #104	; 0x68
87800090:	020e02f4 	andeq	r0, lr, #244, 4	; 0x4000000f
87800094:	000010b0 	strheq	r1, [r0], -r0
87800098:	0209c004 	andeq	ip, r9, #4
8780009c:	0209c000 	andeq	ip, r9, #0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001e41 	andeq	r1, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000014 	andeq	r0, r0, r4, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	Address 0x000000000000001c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	87800000 	strhi	r0, [r0, r0]
  14:	000000a0 	andeq	r0, r0, r0, lsr #1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000022 	andeq	r0, r0, r2, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	87800000 	strhi	r0, [r0, r0]
  14:	878000a0 	strhi	r0, [r0, r0, lsr #1]
  18:	00000000 	andeq	r0, r0, r0
  1c:	00000007 	andeq	r0, r0, r7
  20:	0000003a 	andeq	r0, r0, sl, lsr r0
  24:	Address 0x0000000000000024 is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b0e0301 	blne	380c14 <_start-0x8747f3ec>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	0000005d 	andeq	r0, r0, sp, asr r0
   4:	001d0003 	andseq	r0, sp, r3
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	7364656c 	cmnvc	r4, #108, 10	; 0x1b000000
  20:	0000732e 	andeq	r7, r0, lr, lsr #6
  24:	00000000 	andeq	r0, r0, r0
  28:	00000205 	andeq	r0, r0, r5, lsl #4
  2c:	2f168780 	svccs	0x00168780
  30:	302f302f 	eorcc	r3, pc, pc, lsr #32
  34:	302f302f 	eorcc	r3, pc, pc, lsr #32
  38:	302f302f 	eorcc	r3, pc, pc, lsr #32
  3c:	2f2f312f 	svccs	0x002f312f
  40:	2f2e0c03 	svccs	0x002e0c03
  44:	2f2f312f 	svccs	0x002f312f
  48:	312f2f31 			; <UNDEFINED> instruction: 0x312f2f31
  4c:	322e4c03 	eorcc	r4, lr, #768	; 0x300
  50:	31313131 	teqcc	r1, r1, lsr r1
  54:	0e033231 	mcreq	2, 0, r3, cr3, cr1, {1}
  58:	33322f2e 	teqcc	r2, #46, 30	; 0xb8
  5c:	01000202 	tsteq	r0, r2, lsl #4
  60:	Address 0x0000000000000060 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	7364656c 	cmnvc	r4, #108, 10	; 0x1b000000
   4:	2f00732e 	svccs	0x0000732e
   8:	656d6f68 	strbvs	r6, [sp, #-3944]!	; 0xfffff098
   c:	6968732f 	stmdbvs	r8!, {r0, r1, r2, r3, r5, r8, r9, ip, sp, lr}^
  10:	3032656e 	eorscc	r6, r2, lr, ror #10
  14:	6c2f3834 	stcvs	8, cr3, [pc], #-208	; ffffff4c <__bss_end__+0x787efeac>
  18:	78756e69 	ldmdavc	r5!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
  1c:	584d492f 	stmdapl	sp, {r0, r1, r2, r3, r5, r8, fp, lr}^
  20:	4c4c5536 	cfstr64mi	mvdx5, [ip], {54}	; 0x36
  24:	616f422f 	cmnvs	pc, pc, lsr #4
  28:	445f6472 	ldrbmi	r6, [pc], #-1138	; 30 <_start-0x877fffd0>
  2c:	65766972 	ldrbvs	r6, [r6, #-2418]!	; 0xfffff68e
  30:	312f7372 			; <UNDEFINED> instruction: 0x312f7372
  34:	64656c5f 	strbtvs	r6, [r5], #-3167	; 0xfffff3a1
  38:	4e470073 	mcrmi	0, 2, r0, cr7, cr3, {3}
  3c:	53412055 	movtpl	r2, #4181	; 0x1055
  40:	332e3220 			; <UNDEFINED> instruction: 0x332e3220
  44:	Address 0x0000000000000044 is out of bounds.

