// Seed: 939479512
module module_0;
  module_2 modCall_1 ();
  assign modCall_1.id_5 = 0;
  wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input wire id_4
);
  reg id_6;
  module_0 modCall_1 ();
  assign id_6 = id_6;
  always @(negedge id_4) begin : LABEL_0
    id_6 <= 1;
    deassign id_6;
  end
endmodule
module module_2 #(
    parameter id_4 = 32'd84,
    parameter id_5 = 32'd71
);
  assign id_1[1] = 1;
  wire id_3;
  defparam id_4.id_5 = id_4;
endmodule
