Selecting top level module DigitalOrgan
@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\tflipflop.v":4:7:4:15|Synthesizing module TFlipFlop

@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\ripplecounter.v":6:7:6:19|Synthesizing module RippleCounter

	SIZE=32'b00000000000000000000000000000011
   Generated name = RippleCounter_3s

@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\clocksynthesizer.v":4:7:4:22|Synthesizing module ClockSynthesizer

	IN_FREQ=32'b00000000000011110100001001000000
	OUT_FREQ=32'b00000000000000000000010000010111
	BITS=32'b00000000000000000000000000001001
	TOGGLE_PERIOD=32'b00000000000000000000000111011101
   Generated name = ClockSynthesizer_1000000s_1047s_9s_477s

@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\clocksynthesizer.v":4:7:4:22|Synthesizing module ClockSynthesizer

	IN_FREQ=32'b00000000000011110100001001000000
	OUT_FREQ=32'b00000000000000000000010010010111
	BITS=32'b00000000000000000000000000001001
	TOGGLE_PERIOD=32'b00000000000000000000000110101001
   Generated name = ClockSynthesizer_1000000s_1175s_9s_425s

@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\clocksynthesizer.v":4:7:4:22|Synthesizing module ClockSynthesizer

	IN_FREQ=32'b00000000000011110100001001000000
	OUT_FREQ=32'b00000000000000000000010100100111
	BITS=32'b00000000000000000000000000001001
	TOGGLE_PERIOD=32'b00000000000000000000000101111011
   Generated name = ClockSynthesizer_1000000s_1319s_9s_379s

@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\clocksynthesizer.v":4:7:4:22|Synthesizing module ClockSynthesizer

	IN_FREQ=32'b00000000000011110100001001000000
	OUT_FREQ=32'b00000000000000000000010101110101
	BITS=32'b00000000000000000000000000001001
	TOGGLE_PERIOD=32'b00000000000000000000000101100101
   Generated name = ClockSynthesizer_1000000s_1397s_9s_357s

@N: CG364 :"C:\users\tmcphillips\designs\projects\mach64\veriloghdl\23_organ_2\digitalorgan.v":4:7:4:18|Synthesizing module DigitalOrgan

