0.7
2020.2
Nov 18 2020
09:47:47
D:/project/fpga/ai1/03.add4_sub/03.add4_sub.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/project/fpga/ai1/03.add4_sub/03.add4_sub.srcs/sources_1/new/add4_sub4.v,1770783428,verilog,,,,add4_sub4,,,,,,,,
