verilog xil_defaultlib --include "../../../../NetBarry.srcs/sources_1/bd/netbarry_fpga/ipshared/ec67/hdl" --include "../../../../NetBarry.srcs/sources_1/bd/netbarry_fpga/ipshared/70cf/hdl" --include "../../../../NetBarry.srcs/sources_1/bd/netbarry_fpga/ip/netbarry_fpga_processing_system7_0_0" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_processing_system7_0_0/sim/netbarry_fpga_processing_system7_0_0.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_netbarry_core_0_0/sim/netbarry_fpga_netbarry_core_0_0.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_blk_mem_gen_0_0/sim/netbarry_fpga_blk_mem_gen_0_0.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_xbar_0/sim/netbarry_fpga_xbar_0.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_xlconstant_0_0/sim/netbarry_fpga_xlconstant_0_0.v" \
"../../../bd/netbarry_fpga/sim/netbarry_fpga.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_7/sim/netbarry_fpga_auto_pc_7.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_0/sim/netbarry_fpga_auto_pc_0.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_1/sim/netbarry_fpga_auto_pc_1.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_2/sim/netbarry_fpga_auto_pc_2.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_3/sim/netbarry_fpga_auto_pc_3.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_4/sim/netbarry_fpga_auto_pc_4.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_5/sim/netbarry_fpga_auto_pc_5.v" \
"../../../bd/netbarry_fpga/ip/netbarry_fpga_auto_pc_6/sim/netbarry_fpga_auto_pc_6.v" \

verilog xil_defaultlib "glbl.v"

nosort
