./LIBS/verilog/typical.v
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/typical.v
./LIBS/verilog/pads.v
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/pads.v
./LIBS/verilog/pllclk.v
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/pllclk.v
./LIBS/verilog/CDK_R512x16.gv
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/CDK_R512x16.gv
./LIBS/verilog/CDK_S128x16.gv
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/CDK_S128x16.gv
./LIBS/verilog/CDK_S256x16.gv
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/LIBS/verilog/CDK_S256x16.gv
