0.7
2020.2
Oct 19 2021
03:16:22
E:/Vivado/project_4/project_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,1642924121,verilog,,,,design_1_wrapper,,,,,,,,
E:/Vivado/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_clock_0_1/sim/design_1_clock_0_1.v,1642924121,verilog,,E:/Vivado/project_4/project_4.ip_user_files/bd/design_1/sim/design_1.v,,design_1_clock_0_1,,,,,,,,
E:/Vivado/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v,1642925538,verilog,,E:/Vivado/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_clock_0_1/sim/design_1_clock_0_1.v,,design_1_top_0_0,,,,,,,,
E:/Vivado/project_4/project_4.ip_user_files/bd/design_1/sim/design_1.v,1642924121,verilog,,E:/Vivado/project_4/project_4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
E:/Vivado/project_4/project_4.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
E:/Vivado/project_4/project_4.srcs/sources_1/new/clock.v,1642924864,verilog,,E:/Vivado/project_4/project_4.ip_user_files/bd/design_1/ip/design_1_top_0_0/sim/design_1_top_0_0.v,,clock,,,,,,,,
E:/Vivado/project_4/project_4.srcs/sources_1/new/main.v,1642938581,verilog,,E:/Vivado/project_4/project_4.srcs/sources_1/new/clock.v,,top,,,,,,,,
