                ;;*****************************************************************************
                ;;  FILENAME: CSDHL.asm
                ;;  Version: 2.00, Updated on 2015/3/4 at 22:23:59
                ;;  Generated by PSoC Designer 5.4.3191
                ;;
                ;;  DESCRIPTION: CSD User Module high level software
                ;;-----------------------------------------------------------------------------
                ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                ;;*****************************************************************************
                ;;*****************************************************************************
                
 00C0           FLAG_PGMODE_MASK:  equ 0C0h     ; Paging control for > 256 bytes of RAM
 0000           FLAG_PGMODE_0:     equ 00h       ; Direct to Page 0,      indexed to Page 0
 0040           FLAG_PGMODE_1:     equ 40h       ; Direct to Page 0,      indexed to STK_PP page
 0080           FLAG_PGMODE_2:     equ 80h       ; Direct to CUR_PP page, indexed to IDX_PP page
 00C0           FLAG_PGMODE_3:     equ 0C0h       ; Direct to CUR_PP page, indexed to STK_PP page
 0000           FLAG_PGMODE_00b:   equ 00h       ; Same as PGMODE_0
 0040           FLAG_PGMODE_01b:   equ 40h       ; Same as PGMODE_1
 0080           FLAG_PGMODE_10b:   equ 80h       ; Same as PGMODE_2
 00C0           FLAG_PGMODE_11b:   equ 0C0h       ; Same as PGMODE_3
 0010           FLAG_XIO_MASK:     equ 10h     ; I/O Bank select for register space
 0008           FLAG_SUPER:        equ 08h     ; Supervisor Mode
 0004           FLAG_CARRY:        equ 04h     ; Carry Condition Flag
 0002           FLAG_ZERO:         equ 02h     ; Zero  Condition Flag
 0001           FLAG_GLOBAL_IE:    equ 01h     ; Glogal Interrupt Enable
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 0
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DR:       equ 00h          ; Port 0 Data Register                     (RW)
 0001           PRT0IE:       equ 01h          ; Port 0 Interrupt Enable Register         (RW)
 0002           PRT0GS:       equ 02h          ; Port 0 Global Select Register            (RW)
 0003           PRT0DM2:      equ 03h          ; Port 0 Drive Mode 2                      (RW)
 0000           ; Port 1
 0004           PRT1DR:       equ 04h          ; Port 1 Data Register                     (RW)
 0005           PRT1IE:       equ 05h          ; Port 1 Interrupt Enable Register         (RW)
 0006           PRT1GS:       equ 06h          ; Port 1 Global Select Register            (RW)
 0007           PRT1DM2:      equ 07h          ; Port 1 Drive Mode 2                      (RW)
 0000           ; Port 2
 0008           PRT2DR:       equ 08h          ; Port 2 Data Register                     (RW)
 0009           PRT2IE:       equ 09h          ; Port 2 Interrupt Enable Register         (RW)
 000A           PRT2GS:       equ 0Ah          ; Port 2 Global Select Register            (RW)
 000B           PRT2DM2:      equ 0Bh          ; Port 2 Drive Mode 2                      (RW)
 0000           ; Port 3
 000C           PRT3DR:       equ 0Ch          ; Port 3 Data Register                     (RW)
 000D           PRT3IE:       equ 0Dh          ; Port 3 Interrupt Enable Register         (RW)
 000E           PRT3GS:       equ 0Eh          ; Port 3 Global Select Register            (RW)
 000F           PRT3DM2:      equ 0Fh          ; Port 3 Drive Mode 2                      (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 1.
 0000           ;------------------------------------------------
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00DR0:     equ 20h          ; data register 0                          (#)
 0021           DBB00DR1:     equ 21h          ; data register 1                          (W)
 0022           DBB00DR2:     equ 22h          ; data register 2                          (RW)
 0023           DBB00CR0:     equ 23h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01DR0:     equ 24h          ; data register 0                          (#)
 0025           DBB01DR1:     equ 25h          ; data register 1                          (W)
 0026           DBB01DR2:     equ 26h          ; data register 2                          (RW)
 0027           DBB01CR0:     equ 27h          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02DR0:     equ 28h          ; data register 0                          (#)
 0029           DCB02DR1:     equ 29h          ; data register 1                          (W)
 002A           DCB02DR2:     equ 2Ah          ; data register 2                          (RW)
 002B           DCB02CR0:     equ 2Bh          ; control & status register 0              (#)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03DR0:     equ 2Ch          ; data register 0                          (#)
 002D           DCB03DR1:     equ 2Dh          ; data register 1                          (W)
 002E           DCB03DR2:     equ 2Eh          ; data register 2                          (RW)
 002F           DCB03CR0:     equ 2Fh          ; control & status register 0              (#)
 0000           
 0000           ;-------------------------------------
 0000           ;  Analog Control Registers
 0000           ;-------------------------------------
 0060           AMX_IN:       equ 60h          ; Analog Input Multiplexor Control         (RW)
 000C           AMX_IN_ACI1:          equ 0Ch    ; MASK: column 1 input mux
 0003           AMX_IN_ACI0:          equ 03h    ; MASK: column 0 input mux
 0000           
 0061           AMUX_CFG:      equ 61h          ; Analog MUX Configuration
 0030           AMUX_CFG_INTCAP:       equ 30h    ;
 000E           AMUX_CFG_MUXCLK:  	  equ 0Eh	 ;
 0001           AMUX_CFG_EN:		  	  equ 01h	 ;
 0000           
 0000           ; old declarations DO NOT USE
 0061           AMUXCFG:      equ 61h          ; Analog MUX Configuration
 0030           AMUXCFG_INTCAP:       equ 30h    ;
 000E           AMUXCFG_MUXCLK:  	  equ 0Eh	 ;
 0001           AMUXCFG_EN:		  	  equ 01h	 ;
 0000           
 0062           PWM_CR:       equ 62h          ; Pulse-Width Modulator Control
 0038           PWM_CR_HIGH:          equ 38h    ; MASK: PWM high time
 0006           PWM_CR_LOW:           equ 06h	 ; MASK: PWM low time
 0001           PWM_CR_EN:            equ 01h	 ; MASK: Enable/Disable PWM function
 0000           
 0064           CMP_CR0:      equ 64h          ; Analog Comparator Bus Register           (#)
 0020           CMP_CR0_COMP1:        equ 20h    ; MASK: Column 1 comparator state        (R)
 0010           CMP_CR0_COMP0:        equ 10h    ; MASK: Column 0 comparator state        (R)
 0002           CMP_CR0_AINT1:        equ 02h    ; MASK: Column 1 interrupt source        (RW)
 0001           CMP_CR0_AINT0:        equ 01h    ; MASK: Column 0 interrupt source        (RW)
 0000           
 0066           CMP_CR1:      equ 66h          ; Analog Comparator Bus 1 Register         (RW)
 0020           CMP_CR1_CLDIS1:       equ 20h    ; MASK: Column 1 comparator output latch
 0010           CMP_CR1_CLDIS0:	      equ 10h    ; MASK: Column 0 comparator output latch
 0000           
 0068           ADC0_CR:      equ 68h          ; Analog Column 0 Configuration
 0080           ADC0_CR_CMPST:        equ 80h    ;
 0040           ADC0_CR_LOREN:        equ 40h    ;
 0020           ADC0_CR_SHEN:         equ 20h    ;
 0008           ADC0_CR_CBSRC:        equ 08h    ;
 0004           ADC0_CR_ADCM:         equ 04h    ;
 0001           ADC0_CR_EN:	          equ 01h    ;
 0000           
 0069           ADC1_CR:      equ 69h          ; Analog Column 1 Configuration
 0080           ADC1_CR_CMPST:        equ 80h    ;
 0040           ADC1_CR_LOREN:        equ 40h    ;
 0020           ADC1_CR_SHEN:         equ 20h    ;
 0008           ADC1_CR_CBSRC:        equ 08h    ;
 0004           ADC1_CR_ADCM:         equ 04h    ;
 0001           ADC1_CR_EN:	          equ 01h    ;
 0000           
 0000           ; Continuous Time PSoC block Type E Row 0 Col 0
 0072           ACE00CR1:     equ 72h          ; Control register 1                       (RW)
 0073           ACE00CR2:     equ 73h          ; Control register 2                       (RW)
 0000           
 0000           ; Continuous Time PSoC block Type E Row 0 Col 1
 0076           ACE01CR1:     equ 76h          ; Control register 1                       (RW)
 0077           ACE01CR2:     equ 77h          ; Control register 2                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType E Row 1 Col 0
 0080           ASE10CR0:     equ 80h          ; Control register 0                       (RW)
 0000           
 0000           ; Switched Cap PSoC blockType E Row 1 Col 1
 0084           ASE11CR0:     equ 84h          ; Control register 0                       (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Global General Purpose Data Registers
 0000           ;-----------------------------------------------
 006C           TMP_DR0:      equ 6Ch          ; Temporary Data Register 0                (RW)
 006D           TMP_DR1:      equ 6Dh          ; Temporary Data Register 1                (RW)
 006E           TMP_DR2:      equ 6Eh          ; Temporary Data Register 2                (RW)
 006F           TMP_DR3:      equ 6Fh          ; Temporary Data Register 3                (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Row Digital Interconnects
 0000           ;
 0000           ;  Note: the following registers are mapped into
 0000           ;  both register bank 0 AND register bank 1.
 0000           ;------------------------------------------------
 0000           
 00B0           RDI0RI:       equ 0B0h          ; Row Digital Interconnect Row 0 Input Reg (RW)
 00B1           RDI0SYN:      equ 0B1h          ; Row Digital Interconnect Row 0 Sync Reg  (RW)
 00B2           RDI0IS:       equ 0B2h          ; Row 0 Input Select Register              (RW)
 00B3           RDI0LT0:      equ 0B3h          ; Row 0 Look Up Table Register 0           (RW)
 00B4           RDI0LT1:      equ 0B4h          ; Row 0 Look Up Table Register 1           (RW)
 00B5           RDI0RO0:      equ 0B5h          ; Row 0 Output Register 0                  (RW)
 00B6           RDI0RO1:      equ 0B6h          ; Row 0 Output Register 1                  (RW)
 0000           
 0000           ;-----------------------------------------------
 0000           ;  Ram Page Pointers
 0000           ;-----------------------------------------------
 00D0           CUR_PP:      equ 0D0h           ; Current   Page Pointer
 00D1           STK_PP:      equ 0D1h           ; Stack     Page Pointer
 00D3           IDX_PP:      equ 0D3h           ; Index     Page Pointer
 00D4           MVR_PP:      equ 0D4h           ; MVI Read  Page Pointer
 00D5           MVW_PP:      equ 0D5h           ; MVI Write Page Pointer
 0000           
 0000           ;------------------------------------------------
 0000           ;  I2C Configuration Registers
 0000           ;------------------------------------------------
 00D6           I2C_CFG:      equ 0D6h          ; I2C Configuration Register               (RW)
 0040           I2C_CFG_PINSEL:         equ 40h  ; MASK: Select P1[0] and P1[1] for I2C
 0020           I2C_CFG_BUSERR_IE:      equ 20h  ; MASK: Enable interrupt on Bus Error
 0010           I2C_CFG_STOP_IE:        equ 10h  ; MASK: Enable interrupt on Stop
 0000           I2C_CFG_CLK_RATE_100K:  equ 00h  ; MASK: I2C clock set at 100K
 0004           I2C_CFG_CLK_RATE_400K:  equ 04h  ; MASK: I2C clock set at 400K
 0008           I2C_CFG_CLK_RATE_50K:   equ 08h  ; MASK: I2C clock set at 50K
 000C           I2C_CFG_CLK_RATE:       equ 0Ch  ; MASK: I2C clock rate setting mask
 0002           I2C_CFG_PSELECT_MASTER: equ 02h  ; MASK: Enable I2C Master
 0001           I2C_CFG_PSELECT_SLAVE:  equ 01h  ; MASK: Enable I2C Slave
 0000           
 00D7           I2C_SCR:      equ 0D7h          ; I2C Status and Control Register          (#)
 0080           I2C_SCR_BUSERR:        equ 80h   ; MASK: I2C Bus Error detected           (RC)
 0040           I2C_SCR_LOSTARB:       equ 40h   ; MASK: I2C Arbitration lost             (RC)
 0020           I2C_SCR_STOP:          equ 20h   ; MASK: I2C Stop detected                (RC)
 0010           I2C_SCR_ACK:           equ 10h   ; MASK: ACK the last byte                (RW)
 0008           I2C_SCR_ADDR:          equ 08h   ; MASK: Address rcv'd is Slave address   (RC)
 0004           I2C_SCR_XMIT:          equ 04h   ; MASK: Set transfer to tranmit mode     (RW)
 0002           I2C_SCR_LRB:           equ 02h   ; MASK: Last recieved bit                (RC)
 0001           I2C_SCR_BYTECOMPLETE:  equ 01h   ; MASK: Transfer of byte complete        (RC)
 0000           
 00D8           I2C_DR:       equ 0D8h          ; I2C Data Register                        (RW)
 0000           
 00D9           I2C_MSCR:     equ 0D9h          ; I2C Master Status and Control Register   (#)
 0008           I2C_MSCR_BUSY:         equ 08h   ; MASK: I2C Busy (Start detected)        (R)
 0004           I2C_MSCR_MODE:         equ 04h   ; MASK: Start has been generated         (R)
 0002           I2C_MSCR_RESTART:      equ 02h   ; MASK: Generate a Restart condition     (RW)
 0001           I2C_MSCR_START:        equ 01h   ; MASK: Generate a Start condition       (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;------------------------------------------------
 00DA           INT_CLR0:     equ 0DAh          ; Interrupt Clear Register 0               (RW)
 0000                                          ; Use INT_MSK0 bit field masks
 00DB           INT_CLR1:     equ 0DBh          ; Interrupt Clear Register 1               (RW)
 0000                                          ; Use INT_MSK1 bit field masks
 00DD           INT_CLR3:     equ 0DDh          ; Interrupt Clear Register 3               (RW)
 0000                                          ; Use INT_MSK3 bit field masks
 0000           
 00DE           INT_MSK3:     equ 0DEh          ; I2C and Software Mask Register           (RW)
 0080           INT_MSK3_ENSWINT:          equ 80h ; MASK: enable/disable SW interrupt
 0001           INT_MSK3_I2C:              equ 01h ; MASK: enable/disable I2C interrupt
 0000           
 00E0           INT_MSK0:     equ 0E0h          ; General Interrupt Mask Register          (RW)
 0080           INT_MSK0_VC3:              equ 80h ; MASK: enable/disable VC3 interrupt
 0040           INT_MSK0_SLEEP:            equ 40h ; MASK: enable/disable sleep interrupt
 0020           INT_MSK0_GPIO:             equ 20h ; MASK: enable/disable GPIO  interrupt
 0004           INT_MSK0_ACOLUMN_1:        equ 04h ; MASK: enable/disable Analog col 1 interrupt
 0002           INT_MSK0_ACOLUMN_0:        equ 02h ; MASK: enable/disable Analog col 0 interrupt
 0001           INT_MSK0_VOLTAGE_MONITOR:  equ 01h ; MASK: enable/disable Volts interrupt
 0000           
 00E1           INT_MSK1:     equ 0E1h          ; Digital PSoC block Mask Register         (RW)
 0008           INT_MSK1_DCB03:            equ 08h ; MASK: enable/disable DCB03 block interrupt
 0004           INT_MSK1_DCB02:            equ 04h ; MASK: enable/disable DCB02 block interrupt
 0002           INT_MSK1_DBB01:            equ 02h ; MASK: enable/disable DBB01 block interrupt
 0001           INT_MSK1_DBB00:            equ 01h ; MASK: enable/disable DBB00 block interrupt
 0000           
 00E2           INT_VC:       equ 0E2h          ; Interrupt vector register                (RC)
 00E3           RES_WDT:      equ 0E3h          ; Watch Dog Timer Register                 (W)
 0000           
 0000           ; DECIMATOR Control Registers
 00E6           DEC_CR0:      equ 0E6h          ; Data Control Register 0                  (RW)
 00E7           DEC_CR1:      equ 0E7h          ; Data Control Register 1                  (RW)
 0000           
 0000           ;------------------------------------------------------
 0000           ;  System Status and Control Registers
 0000           ;
 0000           ;  Note: The following registers are mapped into both
 0000           ;        register bank 0 AND register bank 1.
 0000           ;------------------------------------------------------
 00F7           CPU_F:        equ 0F7h          ; CPU Flag Register Access                 (RO)
 0000                                              ; Use FLAG_ masks defined at top of file
 0000           
 00FD           DAC_D:        equ 0FDh		   ; DAC Data Register                        (RW)
 0000           
 00FE           CPU_SCR1:     equ 0FEh          ; CPU Status and Control Register #1       (#)
 0080           CPU_SCR1_IRESS:         equ 80h    ; MASK: flag, Internal Reset Status bit
 0010           CPU_SCR1_SLIMO:         equ 10h	   ; MASK: Slow IMO (internal main osc) enable
 0008           CPU_SCR1_ECO_ALWD_WR:   equ 08h    ; MASK: flag, ECO allowed has been written
 0004           CPU_SCR1_ECO_ALLOWED:   equ 04h    ; MASK: ECO allowed to be enabled
 0001           CPU_SCR1_IRAMDIS:       equ 01h    ; MASK: Disable RAM initialization on WDR
 0000           
 00FF           CPU_SCR0:     equ 0FFh          ; CPU Status and Control Register #2       (#)
 0080           CPU_SCR0_GIE_MASK:      equ 80h    ; MASK: Global Interrupt Enable shadow
 0020           CPU_SCR0_WDRS_MASK:     equ 20h    ; MASK: Watch Dog Timer Reset
 0010           CPU_SCR0_PORS_MASK:     equ 10h    ; MASK: power-on reset bit PORS
 0008           CPU_SCR0_SLEEP_MASK:    equ 08h    ; MASK: Enable Sleep
 0001           CPU_SCR0_STOP_MASK:     equ 01h    ; MASK: Halt CPU bit
 0000           
 0000           
 0000           ;;=============================================================================
 0000           ;;      Register Space, Bank 1
 0000           ;;=============================================================================
 0000           
 0000           ;------------------------------------------------
 0000           ;  Port Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           ; Port 0
 0000           PRT0DM0:      equ 00h          ; Port 0 Drive Mode 0                      (RW)
 0001           PRT0DM1:      equ 01h          ; Port 0 Drive Mode 1                      (RW)
 0002           PRT0IC0:      equ 02h          ; Port 0 Interrupt Control 0               (RW)
 0003           PRT0IC1:      equ 03h          ; Port 0 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 1
 0004           PRT1DM0:      equ 04h          ; Port 1 Drive Mode 0                      (RW)
 0005           PRT1DM1:      equ 05h          ; Port 1 Drive Mode 1                      (RW)
 0006           PRT1IC0:      equ 06h          ; Port 1 Interrupt Control 0               (RW)
 0007           PRT1IC1:      equ 07h          ; Port 1 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 2
 0008           PRT2DM0:      equ 08h          ; Port 2 Drive Mode 0                      (RW)
 0009           PRT2DM1:      equ 09h          ; Port 2 Drive Mode 1                      (RW)
 000A           PRT2IC0:      equ 0Ah          ; Port 2 Interrupt Control 0               (RW)
 000B           PRT2IC1:      equ 0Bh          ; Port 2 Interrupt Control 1               (RW)
 0000           
 0000           ; Port 3
 000C           PRT3DM0:      equ 0Ch          ; Port 3 Drive Mode 0                      (RW)
 000D           PRT3DM1:      equ 0Dh          ; Port 3 Drive Mode 1                      (RW)
 000E           PRT3IC0:      equ 0Eh          ; Port 3 Interrupt Control 0               (RW)
 000F           PRT3IC1:      equ 0Fh          ; Port 3 Interrupt Control 1               (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Digital PSoC(tm) block Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0000           ; Digital PSoC block 00, Basic Type B
 0020           DBB00FN:      equ 20h          ; Function Register                        (RW)
 0021           DBB00IN:      equ 21h          ;    Input Register                        (RW)
 0022           DBB00OU:      equ 22h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 01, Basic Type B
 0024           DBB01FN:      equ 24h          ; Function Register                        (RW)
 0025           DBB01IN:      equ 25h          ;    Input Register                        (RW)
 0026           DBB01OU:      equ 26h          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 02, Communications Type B
 0028           DCB02FN:      equ 28h          ; Function Register                        (RW)
 0029           DCB02IN:      equ 29h          ;    Input Register                        (RW)
 002A           DCB02OU:      equ 2Ah          ;   Output Register                        (RW)
 0000           
 0000           ; Digital PSoC block 03, Communications Type B
 002C           DCB03FN:      equ 2Ch          ; Function Register                        (RW)
 002D           DCB03IN:      equ 2Dh          ;    Input Register                        (RW)
 002E           DCB03OU:      equ 2Eh          ;   Output Register                        (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  System and Global Resource Registers
 0000           ;  Note: Also see this address range in Bank 0.
 0000           ;------------------------------------------------
 0000           
 0060           CLK_CR0:      equ 60h          ; Analog Column Clock Select Register 0    (RW)
 000C           CLK_CR0_ACOLUMN_1:    equ 0Ch    ; MASK: Specify clock for analog cloumn
 0003           CLK_CR0_ACOLUMN_0:    equ 03h    ; MASK: Specify clock for analog cloumn
 0000           
 0061           CLK_CR1:      equ 61h          ; Analog Clock Source Select Register 1    (RW)
 0018           CLK_CR1_ACLK1:        equ 18h    ; MASK: Digital PSoC block for analog source
 0003           CLK_CR1_ACLK0:        equ 03h    ; MASK: Digital PSoC block for analog source
 0000           
 0003           CLK_CR1_ACLK2:        equ 03h    ; Deprecated do not use
 0000           
 0062           ABF_CR0:      equ 62h          ; Analog Output Buffer Control Register 0  (RW)
 0080           ABF_CR0_ACOL1MUX:     equ 80h    ; MASK: Analog Column 1 Mux control
 0000           
 0063           AMD_CR0:      equ 63h          ; Analog Modulator Control Register 0      (RW)
 000F           AMD_CR0_AMOD0:        equ 0Fh    ; MASK: Modulation source for analog column 0
 0000           
 0064           CMP_GO_EN:    equ 64h          ; Comparator Bus To Global Out Enable      (RW)
 0080           CMP_GO_EN_GOO5:       equ 80h    ; MASK: Selected Col 1 signal to GOO5
 0040           CMP_GO_EN_GOO1:       equ 40h    ; MASK: Selected Col 1 signal to GOO1
 0030           CMP_GO_EN_SEL1:       equ 30h    ; MASK: Column 1 Signal Select
 0008           CMP_GO_EN_GOO4:       equ 08h    ; MASK: Selected Col 0 signal to GOO4
 0004           CMP_GO_EN_GOO0:       equ 04h    ; MASK: Selected Col 0 signal to GOO0
 0003           CMP_GO_EN_SEL0:       equ 03h    ; MASK: Column 0 Signal Select
 0000           
 0066           AMD_CR1:      equ 66h          ; Analog Modulator Control Register 1      (RW)
 000F           AMD_CR1_AMOD1:        equ 0Fh    ; MASK: Modulation ctrl for analog column 1
 0000           
 0067           ALT_CR0:      equ 67h          ; Analog Look Up Table (LUT) Register 0    (RW)
 00F0           ALT_CR0_LUT1:         equ 0F0h    ; MASK: Look up table 1 selection
 000F           ALT_CR0_LUT0:         equ 0Fh    ; MASK: Look up table 0 selection
 0000           
 006B           CLK_CR3:      equ 6Bh          ; Analog Clock Source Control Register 3   (RW)
 0040           CLK_CR3_SYS1:         equ 40h    ; MASK: Analog Clock 1 selection
 0030           CLK_CR3_DIVCLK1:      equ 30h    ; MASK: Analog Clock 1 divider
 0004           CLK_CR3_SYS0:         equ 04h    ; MASK: Analog Clock 0 selection
 0003           CLK_CR3_DIVCLK0:      equ 03h    ; MASK: Analog Clock 0 divider
 0000           
 0000           ;------------------------------------------------
 0000           ;  Global Digital Interconnects
 0000           ;------------------------------------------------
 0000           
 00D0           GDI_O_IN:     equ 0D0h          ; Global Dig Interconnect Odd Inputs Reg   (RW)
 00D1           GDI_E_IN:     equ 0D1h          ; Global Dig Interconnect Even Inputs Reg  (RW)
 00D2           GDI_O_OU:     equ 0D2h          ; Global Dig Interconnect Odd Outputs Reg  (RW)
 00D3           GDI_E_OU:     equ 0D3h          ; Global Dig Interconnect Even Outputs Reg (RW)
 0000           
 0000           ;------------------------------------------------
 0000           ;  Analog Mux Bus Port Enable Bits
 0000           ;------------------------------------------------
 00D8           MUX_CR0:      equ 0D8h          ; Analog Mux Port 0 Bit Enables Register
 00D9           MUX_CR1:      equ 0D9h          ; Analog Mux Port 1 Bit Enables Register
 00DA           MUX_CR2:      equ 0DAh          ; Analog Mux Port 2 Bit Enables Register
 00DB           MUX_CR3:      equ 0DBh          ; Analog Mux Port 3 Bit Enables Register
 0000           
 0000           ;------------------------------------------------
 0000           ;  Clock and System Control Registers
 0000           ;------------------------------------------------
 0000           
 00DD           OSC_GO_EN:    equ 0DDh          ; Oscillator to Global Outputs Enable Register (RW)
 0080           OSC_GO_EN_SLPINT:      equ 80h	 ; Enable Sleep Timer onto GOE[7]
 0040           OSC_GO_EN_VC3:         equ 40h    ; Enable VC3 onto GOE[6]
 0020           OSC_GO_EN_VC2:         equ 20h    ; Enable VC2 onto GOE[5]
 0010           OSC_GO_EN_VC1:         equ 10h    ; Enable VC1 onto GOE[4]
 0008           OSC_GO_EN_SYSCLKX2:    equ 08h    ; Enable 2X SysClk onto GOE[3]
 0004           OSC_GO_EN_SYSCLK:      equ 04h    ; Enable 1X SysClk onto GOE[2]
 0002           OSC_GO_EN_CLK24M:      equ 02h    ; Enable 24 MHz clock onto GOE[1]
 0001           OSC_GO_EN_CLK32K:      equ 01h    ; Enable 32 kHz clock onto GOE[0]
 0000           
 00DE           OSC_CR4:      equ 0DEh          ; Oscillator Control Register 4            (RW)
 0003           OSC_CR4_VC3SEL:       equ 03h    ; MASK: System VC3 Clock source
 0000           
 00DF           OSC_CR3:      equ 0DFh          ; Oscillator Control Register 3            (RW)
 0000           
 00E0           OSC_CR0:      equ 0E0h          ; System Oscillator Control Register 0     (RW)
 0080           OSC_CR0_32K_SELECT:   equ 80h    ; MASK: Enable/Disable External XTAL Osc
 0040           OSC_CR0_PLL_MODE:     equ 40h    ; MASK: Enable/Disable PLL
 0020           OSC_CR0_NO_BUZZ:      equ 20h    ; MASK: Bandgap always powered/BUZZ bandgap
 0018           OSC_CR0_SLEEP:        equ 18h    ; MASK: Set Sleep timer freq/period
 0000           OSC_CR0_SLEEP_512Hz:  equ 00h    ;     Set sleep bits for 1.95ms period
 0008           OSC_CR0_SLEEP_64Hz:   equ 08h    ;     Set sleep bits for 15.6ms period
 0010           OSC_CR0_SLEEP_8Hz:    equ 10h    ;     Set sleep bits for 125ms period
 0018           OSC_CR0_SLEEP_1Hz:    equ 18h    ;     Set sleep bits for 1 sec period
 0007           OSC_CR0_CPU:          equ 07h    ; MASK: Set CPU Frequency
 0000           OSC_CR0_CPU_3MHz:     equ 00h    ;     set CPU Freq bits for 3MHz Operation
 0001           OSC_CR0_CPU_6MHz:     equ 01h    ;     set CPU Freq bits for 6MHz Operation
 0002           OSC_CR0_CPU_12MHz:    equ 02h    ;     set CPU Freq bits for 12MHz Operation
 0003           OSC_CR0_CPU_24MHz:    equ 03h    ;     set CPU Freq bits for 24MHz Operation
 0004           OSC_CR0_CPU_1d5MHz:   equ 04h    ;     set CPU Freq bits for 1.5MHz Operation
 0005           OSC_CR0_CPU_750kHz:   equ 05h    ;     set CPU Freq bits for 750kHz Operation
 0006           OSC_CR0_CPU_187d5kHz: equ 06h    ;     set CPU Freq bits for 187.5kHz Operation
 0007           OSC_CR0_CPU_93d7kHz:  equ 07h    ;     set CPU Freq bits for 93.7kHz Operation
 0000           
 00E1           OSC_CR1:      equ 0E1h          ; System VC1/VC2 Divider Control Register  (RW)
 00F0           OSC_CR1_VC1:          equ 0F0h    ; MASK: System VC1 24MHz/External Clk divider
 000F           OSC_CR1_VC2:          equ 0Fh    ; MASK: System VC2 24MHz/External Clk divider
 0000           
 00E2           OSC_CR2:      equ 0E2h          ; Oscillator Control Register 2            (RW)
 0080           OSC_CR2_PLLGAIN:      equ 80h    ; MASK: High/Low gain
 0004           OSC_CR2_EXTCLKEN:     equ 04h    ; MASK: Enable/Disable External Clock
 0001           OSC_CR2_SYSCLKX2DIS:  equ 01h    ; MASK: Enable/Disable 48MHz clock source
 0000           
 00E3           VLT_CR:       equ 0E3h          ; Voltage Monitor Control Register         (RW)
 0080           VLT_CR_SMP:           equ 80h    ; MASK: Enable Switch Mode Pump
 0030           VLT_CR_PORLEV:        equ 30h    ; MASK: Mask for Power on Reset level control
 0000           VLT_CR_POR_LOW:       equ 00h    ;   Lowest  Precision Power-on Reset trip point
 0010           VLT_CR_POR_MID:       equ 10h    ;   Middle  Precision Power-on Reset trip point
 0020           VLT_CR_POR_HIGH:      equ 20h    ;   Highest Precision Power-on Reset trip point
 0008           VLT_CR_LVDTBEN:       equ 08h    ; MASK: Enable the CPU Throttle Back on LVD
 0007           VLT_CR_VM:            equ 07h    ; MASK: Mask for Voltage Monitor level setting
 0000           
 00E4           VLT_CMP:      equ 0E4h          ; Voltage Monitor Comparators Register     (R)
 0008           VLT_CMP_NOWRITE:      equ 08h    ; MASK: Vcc below Flash Write level
 0004           VLT_CMP_PUMP:         equ 04h    ; MASK: Vcc below SMP trip level
 0002           VLT_CMP_LVD:          equ 02h    ; MASK: Vcc below LVD trip level
 0001           VLT_CMP_PPOR:         equ 01h    ; MASK: Vcc below PPOR trip level
 0000           
 00E5           ADC0_TR:      equ 0E5h          ; ADC Column 0 Trim Register
 00E6           ADC1_TR:      equ 0E6h          ; ADC Column 1 Trim Register
 0000           
 00E8           IMO_TR:       equ 0E8h          ; Internal Main Oscillator Trim Register   (W)
 00E9           ILO_TR:       equ 0E9h          ; Internal Low-speed Oscillator Trim       (W)
 00EA           BDG_TR:       equ 0EAh          ; Band Gap Trim Register                   (W)
 00EB           ECO_TR:       equ 0EBh          ; External Oscillator Trim Register        (W)
 0000           
 00FA           FLS_PR1:      equ 0FAh          ; Flash Program Register 1                 (RW)
 0003           FLS_PR1_BANK:         equ 03h    ; MASK: Select Active Flash Bank
 0000           
 00FD           DAC_CR:       equ 0FDh          ; Analog Mux DAC Control Register
 0008           DAC_CR_IRANGE:        equ 08h    ; MASK: Sets the DAC Range low or high
 0006           DAC_CR_OSCMODE:       equ 06h    ; MASK: Defines the reset mode for AMux
 0001           DAC_CR_ENABLE:        equ 01h    ; MASK: Enable/Disable DAC function
 0000           
 0000           ;;=============================================================================
 0000           ;;      M8C System Macros
 0000           ;;  These macros should be used when their functions are needed.
 0000           ;;=============================================================================
 0000           
 0000           ;----------------------------------------------------
 0000           ;  Swapping Register Banks
 0000           ;----------------------------------------------------
 0000               macro M8C_SetBank0
 0000               and   F, ~FLAG_XIO_MASK
 0000               macro M8C_SetBank1
 0000               or    F, FLAG_XIO_MASK
 0000               macro M8C_EnableGInt
 0000               or    F, FLAG_GLOBAL_IE
 0000               macro M8C_DisableGInt
 0000               and   F, ~FLAG_GLOBAL_IE
 0000               macro M8C_DisableIntMask
 0000               and   reg[@0], ~@1              ; disable specified interrupt enable bit
 0000               macro M8C_EnableIntMask
 0000               or    reg[@0], @1               ; enable specified interrupt enable bit
 0000               macro M8C_ClearIntFlag
 0000               mov   reg[@0], ~@1              ; clear specified interrupt enable bit
 0000               macro M8C_EnableWatchDog
 0000               and   reg[CPU_SCR0], ~CPU_SCR0_PORS_MASK
 0000               macro M8C_ClearWDT
 0000               mov   reg[RES_WDT], 00h
 0000               macro M8C_ClearWDTAndSleep
 0000               mov   reg[RES_WDT], 38h
 0000               macro M8C_Sleep
 0000               or    reg[CPU_SCR0], CPU_SCR0_SLEEP_MASK
 0000               ; The next instruction to be executed depends on the state of the
 0000               ; various interrupt enable bits. If some interrupts are enabled
 0000               ; and the global interrupts are disabled, the next instruction will
 0000               ; be the one that follows the invocation of this macro. If global
 0000               ; interrupts are also enabled then the next instruction will be
 0000               ; from the interrupt vector table. If no interrupts are enabled
 0000               ; then the CPU sleeps forever.
 0000               macro M8C_Stop
 0000               ; In general, you probably don't want to do this, but here's how:
 0000               or    reg[CPU_SCR0], CPU_SCR0_STOP_MASK
 0000               ; Next instruction to be executed is located in the interrupt
 0000               ; vector table entry for Power-On Reset.
 0000               macro M8C_Reset
 0000               ; Restore CPU to the power-on reset state.
 0000               mov A, 0
 0000               SSC
 0000               ; Next non-supervisor instruction will be at interrupt vector 0.
 0000               macro Suspend_CodeCompressor
 0000               or   F, 0
 0000               macro Resume_CodeCompressor
 0000               add  SP, 0
 0001           SYSTEM_STACK_PAGE: equ 1   
 0000           SYSTEM_STACK_BASE_ADDR: equ 0h   
 0001           SYSTEM_LARGE_MEMORY_MODEL: equ 1   
 0000           SYSTEM_SMALL_MEMORY_MODEL: equ 0   
 0001           IMAGECRAFT: equ 1   
 0002           HITECH: equ 2   
 0001           TOOLCHAIN: equ IMAGECRAFT   
 0001           SYSTEM_TOOLS: equ 1   
 0001           SYSTEM_IDXPG_TRACKS_STK_PP: equ 1   
 0000           SYSTEM_IDXPG_TRACKS_IDX_PP: equ 0   
 0000           SYSTEM_MULTIPAGE_STACK: equ 0 
 0000           
 0000           
 0000           ;  ******* Function Class Definitions *******
 0000           ;
 0000           ;  These definitions are used to describe RAM access patterns. They provide
 0000           ;  documentation and they control prologue and epilogue macros that perform
 0000           ;  the necessary housekeeping functions for large memory model devices like
 0000           ;  the CY8C21030.
 0000           
 0001           RAM_USE_CLASS_1:               equ 1   ; PUSH, POP & I/O access
 0002           RAM_USE_CLASS_2:               equ 2   ; Indexed address mode on stack page
 0004           RAM_USE_CLASS_3:               equ 4   ; Indexed address mode to any page
 0008           RAM_USE_CLASS_4:               equ 8   ; Direct/Indirect address mode access
 0000           
 0000           ; ******* Hi Tech Specific *******
 0000           ; Turn on the expansion of all macros by default
                IF (TOOLCHAIN & HITECH)
                OPT EXPAND
                ENDIF
                ;  ******* Page Pointer Manipulation Macros *******
                ;
                ;  Most of the following macros are conditionally compiled so they only
                ;  produce code if the large memory model is selected.
                
                   ;-----------------------------------------------
                   ;  Set Stack Page Macro
                   ;-----------------------------------------------
                   ;
                   ;  DESC: Modify STK_PP in the large or small memory Models.
                   ;
                   ; INPUT: Constant (e.g., SYSTEM_STACK_PAGE) that specifies the RAM page on
                   ;        which stack operations like PUSH and POP store and retrieve their
                   ;        data
                   ;
                   ;  COST: 8 instruction cycles (in LMM only)
                
 0000              macro RAM_SETPAGE_STK( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[STK_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_CUR( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[CUR_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_IDX( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[IDX_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_MVR( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[MVR_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_MVW( PG_NUMBER )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 mov reg[MVW_PP], @PG_NUMBER
 0000              ENDIF
 0000              macro RAM_SETPAGE_IDX2STK
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 IF ( SYSTEM_MULTIPAGE_STACK )
 0000                    mov   A, reg[STK_PP]
 0000                    mov   reg[IDX_PP], A
 0000                 ELSE
 0000                    RAM_SETPAGE_IDX SYSTEM_STACK_PAGE
 0000                 ENDIF
 0000              ENDIF
 0000              macro RAM_CHANGE_PAGE_MODE( MODE )
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 0000                 or    F,  FLAG_PGMODE_MASK & @MODE
 0000              ENDIF
 0000              macro RAM_SET_NATIVE_PAGING
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000              IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
 0000                 or    F,  FLAG_PGMODE_11b            ; LMM w/ IndexPage<==>StackPage
 0000              ENDIF ;  PGMODE LOCKED
 0000              IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
 0000                 or    F,  FLAG_PGMODE_10b            ; LMM with independent IndexPage
 0000              ENDIF ; PGMODE FREE
 0000              ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_RESTORE_NATIVE_PAGING
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000              IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
 0000                 RAM_CHANGE_PAGE_MODE FLAG_PGMODE_11b ; LMM w/ IndexPage<==>StackPage
 0000              ENDIF ;  PGMODE LOCKED
 0000              IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
 0000                 RAM_CHANGE_PAGE_MODE FLAG_PGMODE_10b ; LMM with independent IndexPage
 0000              ENDIF ; PGMODE FREE
 0000              ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_X_POINTS_TO_STACKPAGE
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 or   F, FLAG_PGMODE_01b
 0000              ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_X_POINTS_TO_INDEXPAGE
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 and  F, ~FLAG_PGMODE_01b
 0000              ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
 0000              macro RAM_PROLOGUE( ACTUAL_CLASS )
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_1 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_1
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_2 )
 0000                 IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
 0000                    RAM_X_POINTS_TO_STACKPAGE         ; exit native paging mode!
 0000                 ENDIF
 0000              ENDIF ; RAM_USE_CLASS_2
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_3 )
 0000                 IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
 0000                    RAM_X_POINTS_TO_INDEXPAGE         ; exit native paging mode!
 0000                 ENDIF
 0000              ENDIF ; RAM_USE_CLASS_3
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_4 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_4
 0000           
 0000              macro RAM_EPILOGUE( ACTUAL_CLASS )
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_1 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_1
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_2 )
 0000                 RAM_RESTORE_NATIVE_PAGING
 0000              ENDIF ; RAM_USE_CLASS_2
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_3 )
 0000                 RAM_RESTORE_NATIVE_PAGING
 0000              ENDIF ; RAM_USE_CLASS_3
 0000           
 0000              IF ( @ACTUAL_CLASS & RAM_USE_CLASS_4 )
 0000              ; Nothing to do
 0000              ENDIF ; RAM_USE_CLASS_4
 0000           
 0000              macro REG_PRESERVE( IOReg )
 0000              mov   A, reg[ @IOReg ]
 0000              push  A
 0000              macro REG_RESTORE( IOReg )
 0000              pop   A
 0000              mov   reg[ @IOReg ], A
 0000              macro ISR_PRESERVE_PAGE_POINTERS
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 REG_PRESERVE CUR_PP
 0000                 REG_PRESERVE IDX_PP
 0000                 REG_PRESERVE MVR_PP
 0000                 REG_PRESERVE MVW_PP
 0000              ENDIF
 0000              macro ISR_RESTORE_PAGE_POINTERS
 0000              IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000                 REG_RESTORE MVW_PP
 0000                 REG_RESTORE MVR_PP
 0000                 REG_RESTORE IDX_PP
 0000                 REG_RESTORE CUR_PP
 0000              ENDIF
 0000           macro PRESERVE_CPU_CONTEXT
 0000           IF ( TOOLCHAIN & IMAGECRAFT )
 0000             PUSH A
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               ISR_PRESERVE_PAGE_POINTERS
 0000               RAM_RESTORE_NATIVE_PAGING
 0000               MOV reg[CUR_PP], >__r0 ;Set CUR_PP to same page as virtual registers
 0000             ENDIF
 0000             MOV A, [__r0]
 0000             PUSH A
 0000             MOV A, [__r1]
 0000             PUSH A
 0000             MOV A, [__r2]
 0000             PUSH A
 0000             MOV A, [__r3]
 0000             PUSH A
 0000             MOV A, [__r4]
 0000             PUSH A
 0000             MOV A, [__r5]
 0000             PUSH A
 0000             MOV A, [__r6]
 0000             PUSH A
 0000             MOV A, [__r7]
 0000             PUSH A
 0000             MOV A, [__r8]
 0000             PUSH A
 0000             MOV A, [__r9]
 0000             PUSH A
 0000             MOV A, [__r10]
 0000             PUSH A
 0000             MOV A, [__r11]
 0000             PUSH A
 0000             MOV A, [__rX]
 0000             PUSH A
 0000             MOV A, [__rY]
 0000             PUSH A
 0000             MOV A, [__rZ]
 0000             PUSH A
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               MOV REG[CUR_PP], 0
 0000             ENDIF
 0000           ENDIF
 0000           macro RESTORE_CPU_CONTEXT
 0000           IF ( TOOLCHAIN & IMAGECRAFT )
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               RAM_RESTORE_NATIVE_PAGING
 0000               MOV reg[CUR_PP], >__r0 ;Set CUR_PP to same page as virtual registers
 0000             ENDIF
 0000             POP A
 0000             MOV [__rZ], A
 0000             POP A
 0000             MOV [__rY], A
 0000             POP A
 0000             MOV [__rX], A
 0000             POP A
 0000             MOV [__r11], A
 0000             POP A
 0000             MOV [__r10], A
 0000             POP A
 0000             MOV [__r9], A
 0000             POP A
 0000             MOV [__r8], A
 0000             POP A
 0000             MOV [__r7], A
 0000             POP A
 0000             MOV [__r6], A
 0000             POP A
 0000             MOV [__r5], A
 0000             POP A
 0000             MOV [__r4], A
 0000             POP A
 0000             MOV [__r3], A
 0000             POP A
 0000             MOV [__r2], A
 0000             POP A
 0000             MOV [__r1], A
 0000             POP A
 0000             MOV [__r0], A
 0000             IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000               ISR_RESTORE_PAGE_POINTERS
 0000               AND F, FLAG_PGMODE_0
 0000             ENDIF
 0000             POP A
 0000           ENDIF
 0001           CSD_WIZARD_PROCESSED:                      equ 1
                IF CSD_WIZARD_PROCESSED^1
                "Wizard_was_not_called_after_place_rename_configuration_change_or_update_Open_Chip_Editor_open_Wizard_press_OK_button_and_generate_project"
                ENDIF
                
 0000           CSD_WITH_PWM:                          equ 0h
 0002           CSD_REF_VALUE:                         equ 0x2
 0000           
 0002           CSD_RB_PIN_MASK:                       equ 0x02
 000C           CSD_RB_PORT_DR:                        equ PRT3DR
 000C           CSD_RB_PORT_DM0:                       equ PRT3DM0
 000D           CSD_RB_PORT_DM1:                       equ PRT3DM1
 000F           CSD_RB_PORT_DM2:                       equ PRT3DM2
 0000           
 0001           CSD_FEEDBACK_PIN:                      equ 0x1
 0000           CSD_FEEDBACK_P1_1:                     equ 0x00
 0001           CSD_FEEDBACK_P3_1:                     equ 0x01
 0002           CSD_FEEDBACK_P1_5:                     equ 0x02
 0004           CSD_FEEDBACK_P1_4:                     equ 0x04
 0008           CSD_FEEDBACK_P1_0:                     equ 0x08
 0010           CSD_FEEDBACK_P3_0:                     equ 0x10
 0000           
 0001           CSD_CAPACITOR_PIN:                     equ 1
 0001           CSD_CAPACITOR_P0_1:                    equ 1
 0002           CSD_CAPACITOR_P0_3:                    equ 2
 0000           
 0000           CSD_AUTORESET:                         equ 0
 0000           
 0000           ;--------------------------------------------------
 0000           ; Constants for Scan Speed values
 0000           ;--------------------------------------------------
 0000           CSD_ULTRA_FAST_SPEED:                  equ 0x00
 0001           CSD_FAST_SPEED:                        equ 0x01
 0002           CSD_NORMAL_SPEED:                      equ 0x02
 0003           CSD_SLOW_SPEED:                        equ 0x03
 0000           
 0000           ;--------------------------------------------------
 0000           ; Constants for Resolution values
 0000           ;--------------------------------------------------
 0009           CSD_MIN_RESOLUTION:                    equ 9
 0009           CSD_9_BIT_RESOLUTION:                  equ 9
 000A           CSD_10_BIT_RESOLUTION:                 equ 10
 000B           CSD_11_BIT_RESOLUTION:                 equ 11
 000C           CSD_12_BIT_RESOLUTION:                 equ 12
 000D           CSD_13_BIT_RESOLUTION:                 equ 13
 000E           CSD_14_BIT_RESOLUTION:                 equ 14
 000F           CSD_15_BIT_RESOLUTION:                 equ 15
 0010           CSD_16_BIT_RESOLUTION:                 equ 16
 0010           CSD_MAX_RESOLUTION:                    equ 16
 0000           
 0000           ;--------------------------------------------------
 0000           ; Constants for CSD API's
 0000           ;--------------------------------------------------
 0000           
 0000           CSD_ButtonCount:                       equ 0h
 0001           CSD_SliderCount:                       equ 1h  + 0h
 0007           CSD_TotalSensorCount:                  equ 7h
 0000           
 0000           CSD_BUTTONS_EXIST:                     equ 0h
 0001           CSD_SLIDERS_EXIST:                     equ 1h | 0h
 0000           
 000A           CSD_HYSTERESIS:                                  equ ah
 0003           CSD_Debounce:                                    equ 3h
 0032           CSD_LowBaselineReset:                            equ 32h
 0000           
 0028           CSD_FINGER_THRESHOLD:                            equ 28h
 0028           CSD_NOISE_THRESHOLD:                             equ 28h
 0014           CSD_NEGATIVE_NOISE_THRESHOLD:                    equ 14h
 00C8           CSD_BASELINE_UPDATE_THRESHOLD:                   equ c8h
 0000           
 0000           CSD_DiplexUsed:                        equ 0
 0000           
 0000           ;--------------------------------------------------
 0000           ; Registers Address Constants for CSD
 0000           ;--------------------------------------------------
 0000           
 0020           CSD_CNT_FUNC_REG:                      equ 20h              ; CNT Function Reg
 0021           CSD_CNT_IN_REG:                        equ 21h              ; CNT Input Reg
 0022           CSD_CNT_OUT_REG:                       equ 22h              ; CNT Output Reg
 0020           CSD_CNT_COUNTER_REG:                   equ 20h              ; CNT Counter Reg
 0021           CSD_CNT_PERIOD_REG:                    equ 21h              ; CNT Period Reg
 0022           CSD_CNT_COMPARE_REG:                   equ 22h              ; CNT Compare Reg
 0023           CSD_CNT_CONTROL_REG:                   equ 23h              ; CNT Control Reg
 0000           
 0024           CSD_PRS_FUNC_LSB_REG:                  equ 24h              ; PRS LSB Function Reg
 0025           CSD_PRS_IN_LSB_REG:                    equ 25h              ; PRS LSB Input Reg
 0026           CSD_PRS_OUT_LSB_REG:                   equ 26h              ; PRS LSB Output Reg
 0027           CSD_PRS_CONTROL_LSB_REG:               equ 27h              ; PRS LSB Control Reg
 0024           CSD_PRS_SHIFT_LSB_REG:                 equ 24h              ; PRS LSB Shift Reg
 0025           CSD_PRS_POLY_LSB_REG:                  equ 25h              ; PRS LSB Polynomial Reg
 0026           CSD_PRS_SEED_LSB_REG:                  equ 26h              ; PRS LSB Seed Reg
 0000           
 0028           CSD_PRS_FUNC_MSB_REG:                  equ 28h              ; PRS MSB Function Reg
 0029           CSD_PRS_IN_MSB_REG:                    equ 29h              ; PRS MSB Input Reg
 002A           CSD_PRS_OUT_MSB_REG:                   equ 2ah              ; PRS MSB Output Reg
 002B           CSD_PRS_CONTROL_MSB_REG:               equ 2bh              ; PRS MSB Control Reg
 0028           CSD_PRS_SHIFT_MSB_REG:                 equ 28h              ; PRS MSB Shift Reg
 0029           CSD_PRS_POLY_MSB_REG:                  equ 29h              ; PRS MSB Polynimial Reg
 002A           CSD_PRS_SEED_MSB_REG:                  equ 2ah              ; PRS MSB Seed Reg
 0000           
 0076           CSD_ACE_CONTROL1_REG:                  equ 76h              ; CMP Control Reg
 0077           CSD_ACE_CONTROL2_REG:                  equ 77h              ; CMP Control Reg
 0000           
 0084           CSD_ASE_CONTROL_REG:                   equ 84h              ; CMP_REF Conrol Reg
 00E6           CSD_ADC_TRIM_REG:                      equ e6h              ; ADC Trim Register
 0069           CSD_ADC_CONTROL_REG:                   equ 69h              ; ADC Control Reg
 0000           
 0061           CSD_AMUX_CFG_REG:                      equ AMUX_CFG        ; Analog Mux Configuration Register
 0000           
 0000           DR_OFFSET:                             equ 00h
 0000           DM0_OFFSET:                            equ 00h              ; Bank 1
 0001           DM1_OFFSET:                            equ 01h              ; Bank 1
 0003           DM2_OFFSET:                            equ 03h              ; Bank 0
 00D8           MUX_OFFSET:                            equ MUX_CR0          ; Bank 1
 0000           
 0000           ;--------------------------------------------------
 0000           ; CSD Macro 'Functions'
 0000           ;--------------------------------------------------
 0000           
 0000           macro CSD_Counter_Start_M
 0000              or    reg[CSD_CNT_CONTROL_REG],  CSD_CNT_CONTROL_REG_START_BIT
 0000           macro CSD_Counter_Stop_M
 0000              and   reg[CSD_CNT_CONTROL_REG], ~CSD_CNT_CONTROL_REG_START_BIT
 0000           macro CSD_Counter_EnableInt_M
 0000              M8C_EnableIntMask CSD_CNT_INT_REG, CSD_CNT_INT_MASK
 0000           macro CSD_Counter_DisableInt_M
 0000              M8C_DisableIntMask CSD_CNT_INT_REG, CSD_CNT_INT_MASK
 00E0           CSD_CMP_CMPIntReg:                     equ  0e0h
 0004           CSD_CMP_CMPIntMask:                    equ  04h
 0000           
 0000           CSD_CMP_OFF:                           equ  0
 0001           CSD_CMP_ON:                            equ  1
 0000           
 0000           ;--------------------------------------------------
 0000           ; Constants for CSD_Counter API's.
 0000           ;--------------------------------------------------
 0000           
 0001           CSD_CNT_CONTROL_REG_START_BIT:         equ 0x01             ; Control register start bit
 00E1           CSD_CNT_INT_REG:                       equ 0x0e1
 0001           CSD_CNT_INT_MASK:                      equ 0x01
 0000           
 0000           ;--------------------------------------------------
 0000           ; Constants for CSD_Counter user defined values
 0000           ;--------------------------------------------------
 0000           
 00FF           CSD_CNT_PERIOD:                        equ 0xff
 0000           CSD_CNT_COMPARE_VALUE:                 equ 0x00
 0000           
 0000           ; end of file CSD.inc
 0000           
 0000           ;-----------------------------------------------
 0000           ; Global Symbols
 0000           ;-----------------------------------------------
 0000           
                export _CSD_UpdateSensorBaseline
                export  CSD_UpdateSensorBaseline
                export _CSD_InitializeSensorBaseline
                export  CSD_InitializeSensorBaseline
                export _CSD_bIsSensorActive
                export  CSD_bIsSensorActive
                export _CSD_bIsAnySensorActive
                export  CSD_bIsAnySensorActive
                export _CSD_SetDefaultFingerThresholds
                export  CSD_SetDefaultFingerThresholds
                export _CSD_InitializeBaselines
                export  CSD_InitializeBaselines
                export _CSD_UpdateAllBaselines
                export  CSD_UpdateAllBaselines
                export  CSD_baSnsDebounce
                IF CSD_SLIDERS_EXIST
                export _CSD_wGetCentroidPos
                export  CSD_wGetCentroidPos
                export _CSD_wGetRadialPos
                export  CSD_wGetRadialPos
                export _CSD_wGetRadialInc
                export  CSD_wGetRadialInc
                ENDIF
                
                
                ;-----------------------------------------------
                ; Variable Allocation
                ;-----------------------------------------------
                AREA InterruptRAM (RAM, REL, CON)
                
 0000           _CSD_bNoiseThreshold:
 0000            CSD_bNoiseThreshold:                   BLK  1
 0001           _CSD_bNegativeNoiseThreshold:
 0001            CSD_bNegativeNoiseThreshold:           BLK  1
 0002           _CSD_bBaselineUpdateThreshold:
 0002            CSD_bBaselineUpdateThreshold:          BLK  1
 0003           _CSD_bHysteresis:
 0003            CSD_bHysteresis:                       BLK  1
 0004           _CSD_bDebounce:
 0004            CSD_bDebounce:                         BLK  1
 0005           _CSD_bLowBaselineReset:
 0005            CSD_bLowBaselineReset:                 BLK  1
 0006           
                export _CSD_bNoiseThreshold
                export  CSD_bNoiseThreshold
                export _CSD_bNegativeNoiseThreshold
                export  CSD_bNegativeNoiseThreshold
                export _CSD_bBaselineUpdateThreshold
                export  CSD_bBaselineUpdateThreshold
                export _CSD_bHysteresis
                export  CSD_bHysteresis
                export _CSD_bDebounce
                export  CSD_bDebounce
                export _CSD_bLowBaselineReset
                export  CSD_bLowBaselineReset
                export  CSD_baLowBaselineReset
                
                ; Local variables
 0006           _CSD_bEndOfArray:                               ; Temp pointer variable
 0006            CSD_bEndOfArray:                       BLK  1
 0007           _CSD_fIsPressed:                                ; Temp variable for if any sensor is pressed
 0007            CSD_fIsPressed:                        BLK  1
 0008           _CSD_bCurPos:                                   ; Temp position variable
 0008            CSD_bCurPos:                           BLK  1
 0009           _CSD_bSnsMaskPtr:                               ; Temp sensor mask pointer used in centroid calculation
 0009            CSD_bSnsMaskPtr:                       BLK  1
 000A           _CSD_bStartIndex:                               ; Temp Start index
 000A            CSD_bStartIndex:                            BLK  1
 000B           _CSD_wTmpBtnFThreshold:                         ; Temp Difference
 000B            CSD_wTmpBtnFThreshold:                 BLK  2
 000D           
                IF CSD_SLIDERS_EXIST
                ; Local slider variables
 000D           _CSD_wDenom:                                    ; Denominator is also the Ctrd Pos
 000D            CSD_wDenom:                            BLK  2
 000F           _CSD_dNumer:                                    ; Numerator also contains the Ctrd Pos
 000F            CSD_dNumer:                            BLK  2
 0011           _CSD_wCtrdPos:                                  ; Ctrd Pos is LMSB and LLSB of the numerator
 0011            CSD_wCtrdPos:                          BLK  2
 0013           _CSD_dMultTempX:                                ; Temp multiplication register
 0013            CSD_dMultTempX:                        BLK  4
 0017           _CSD_dMultTempY:                                ; Temp multiplication register
 0017            CSD_dMultTempY:                        BLK  4
 001B           _CSD_bCurSlider:
 001B            CSD_bCurSlider:                        BLK  1
 001C           _CSD_bCurCtrdStartPos:                          ; Temp current centroid start position
 001C            CSD_bCurCtrdStartPos:                  BLK  1
 001D           _CSD_bCurCtrdSize:                              ; Temp current centroid size
 001D            CSD_bCurCtrdSize:                      BLK  1
 001E           _CSD_bBiggestCtrdStartPos:                      ; Temp biggest centroid start position
 001E            CSD_bBiggestCtrdStartPos:              BLK  1
 001F           _CSD_bBiggestCtrdSize:                          ; Temp biggest centroid size
 001F            CSD_bBiggestCtrdSize:                  BLK  1
 0020           _CSD_wCurPkValue:                               ; Temp current peak
 0020            CSD_wCurPkValue:                       BLK  2
 0022           _CSD_bCurPkPos:                                 ; Temp current slider pointer
 0022            CSD_bCurPkPos:                         BLK  1
 0023           _CSD_bDiplexInfo:                               ; Temp flag for diplex of current group
 0023            CSD_bDiplexInfo:                       BLK  1
 0024           _CSD_bDiplexMSB:                                ; Temp that contains the address of the rom diplex table
 0024            CSD_bDiplexMSB:                        BLK  1
 0025           _CSD_bDiplexLSB:
 0025            CSD_bDiplexLSB:                        BLK  1
 0026           _CSD_wDivBtwSns:                                ; Temp divisions between sensors
 0026            CSD_wDivBtwSns:                        BLK  2
 0028           _CSD_waCentroid:                                 ;array of Centroid and  two adjacent values (word array)
 0028            CSD_waCentroid:                        BLK  6
                ENDIF
                
                AREA ram1 (RAM, REL, CON)
                ; Global variables
 0000           _CSD_waSnsBaseline:                     ; Baseline, one entry for each sensor
 0000            CSD_waSnsBaseline:                     BLK  (2*CSD_TotalSensorCount)
 000E           _CSD_waSnsDiff:                         ; ABS Diff of raw and and baseline, one entry for each sensor
 000E            CSD_waSnsDiff:                         BLK  (2*CSD_TotalSensorCount)
                AREA ram2 (RAM, REL, CON)
 0000           _CSD_baSnsBucket:                       ; Baseline difference accumulator, one entry for each sensor
 0000            CSD_baSnsBucket:                       BLK  CSD_TotalSensorCount
 0007           _CSD_baBtnFThreshold:                   ; Containing variable finger threshold for each button
 0007            CSD_baBtnFThreshold:                   BLK  CSD_TotalSensorCount
 000E           _CSD_baSnsOnMask:                       ; Sensor mask array containing on/off state of sensors
                IF (CSD_TotalSensorCount)
 000E            CSD_baSnsOnMask:                       BLK  ((CSD_TotalSensorCount-1)/8)+1
                ELSE
                 CSD_baSnsOnMask:                       BLK  1
                ENDIF
 000F           _CSD_baSnsDebounce:
 000F            CSD_baSnsDebounce:                     BLK  CSD_TotalSensorCount
 0016           _CSD_baLowBaselineReset:
 0016            CSD_baLowBaselineReset:                BLK  CSD_TotalSensorCount
 001D           
                AREA bss
                IF CSD_SLIDERS_EXIST
 0000           _CSD_waCtrdPkValue:                     ; Array containing peak value of centroid
 0000            CSD_waCtrdPkValue:                     BLK  (2*CSD_SliderCount)
 0002           _CSD_waSliderPrevPos:                     ;
 0002            CSD_waSliderPrevPos:                   BLK  (2*CSD_SliderCount)
 0004           _CSD_waSliderCurrPos:                     ;
 0004            CSD_waSliderCurrPos:                   BLK  (2*CSD_SliderCount)
                ENDIF
                
                ; Global variables
                export _CSD_waSnsBaseline
                export  CSD_waSnsBaseline
                export _CSD_waSnsDiff
                export  CSD_waSnsDiff
                export _CSD_baBtnFThreshold
                export  CSD_baBtnFThreshold
                export _CSD_baSnsOnMask
                export  CSD_baSnsOnMask
                
                ; Local variables
                export _CSD_fIsPressed
                export  CSD_fIsPressed
                export _CSD_bEndOfArray
                export  CSD_bEndOfArray
                export _CSD_bCurPos
                export  CSD_bCurPos
                export _CSD_bSnsMaskPtr
                export  CSD_bSnsMaskPtr
                
                IF CSD_SLIDERS_EXIST
                ; Local slider variables
                export _CSD_wDenom
                export  CSD_wDenom
                export _CSD_wCtrdPos
                export  CSD_wCtrdPos
                export _CSD_dNumer
                export  CSD_dNumer
                export _CSD_dMultTempX
                export  CSD_dMultTempX
                export _CSD_dMultTempY
                export  CSD_dMultTempY
                export _CSD_bCurCtrdStartPos
                export  CSD_bCurCtrdStartPos
                export _CSD_bCurCtrdSize
                export  CSD_bCurCtrdSize
                export _CSD_bBiggestCtrdStartPos
                export  CSD_bBiggestCtrdStartPos
                export _CSD_bBiggestCtrdSize
                export  CSD_bBiggestCtrdSize
                export _CSD_wCurPkValue
                export  CSD_wCurPkValue
                export _CSD_bCurPkPos
                export  CSD_bCurPkPos
                export _CSD_bDiplexMSB
                export  CSD_bDiplexMSB
                export _CSD_bDiplexLSB
                export  CSD_bDiplexLSB
                export _CSD_wDivBtwSns
                export  CSD_wDivBtwSns
                export _CSD_waSliderPrevPos
                export  CSD_waSliderPrevPos
                export _CSD_waSliderCurrPos
                export  CSD_waSliderCurrPos
                ENDIF
                
                ;@PSoC_UserCode_INIT@ (Do not change this line.)
                ;---------------------------------------------------
                ; Insert your custom declarations below this banner
                ;---------------------------------------------------
                
                ;------------------------
                ; User Includes
                ;------------------------
                
                
                ;------------------------
                ; User Constant Definitions
                ;------------------------
                
                
                ;------------------------
                ; User Variable Allocation
                ;------------------------
                
                
                ;---------------------------------------------------
                ; Insert your custom declarations above this banner
                ;---------------------------------------------------
                ;@PSoC_UserCode_END@ (Do not change this line.)
                
                ;------------------------
                ;  Constant Definitions
                ;------------------------
                AREA UserModules (ROM, REL, CON)
                
                ; For using two byte variables
 0001           LSB:  equ  1
 0000           MSB:  equ  0
 0000           
 0000           ; For using four byte variables
 0000           MMSB: equ 0
 0001           MLSB: equ 1
 0002           LMSB: equ 2
 0003           LLSB: equ 3
 0000           
 0000           
 0000           .SECTION
 0000           ;-----------------------------------------------------------------------------
 0000           ;  FUNCTION NAME: CSD_UpdateSensorBaseline(BYTE bSensorNum)
 0000           ;
 0000           ;  DESCRIPTION:
 0000           ;      Update baseline for one sensor. The algorithm is as follows:
 0000           ;        If difference count is negative baseline become raw count
 0000           ;        If difference count is above noise threshold do not update
 0000           ;        Else difference count is positive and within noise threshold so
 0000           ;        difference is halved and added to the bucket. When the bucket
 0000           ;        reaches the threshold the baseline increments and the bucket resets
 0000           ;-----------------------------------------------------------------------------
 0000           ;  STACK USAGE: 0 BYTES
 0000           ;
 0000           ;  ARGUMENTS:
 0000           ;      A => Sensor Number
 0000           ;
 0000           ;  RETURNS:
 0000           ;      Nothing
 0000           ;
 0000           ;  SIDE EFFECTS:
 0000           ;    The A and X registers may be modified by this or future implementations
 0000           ;    of this function.  The same is true for all RAM page pointer registers in
 0000           ;    the Large Memory Model.  When necessary, it is the calling function's
 0000           ;    responsibility to perserve their values across calls to fastcall16
 0000           ;    functions.
 0000           ;
 0000            CSD_UpdateSensorBaseline:
 0000           _CSD_UpdateSensorBaseline:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0000 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0002 62D000          mov reg[CUR_PP], 0
                   ENDIF
                
 0005 5300         mov [CSD_bSensorNum], A                                                     ; Save sensor index
 0007 64           asl A
 0008 5C           mov X,A
 0009           
 0009              ; Get the difference counts
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0009 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 000C 5201         mov A, [X+CSD_waSnsResult+LSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 000E 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 0011 1301         sub A, [X+CSD_waSnsBaseline+LSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0013 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 0016 540F         mov [X+CSD_waSnsDiff+LSB], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0018 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 001B 5200         mov A, [X+CSD_waSnsResult+MSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 001D 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 0020 1B00         sbb A, [X+CSD_waSnsBaseline+MSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0022 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 0025 540E         mov [X+CSD_waSnsDiff+MSB], A                                  
 0027 C033         jc  .IsNegative                                                             ; Is difference negative?
 0029           
                IF (CSD_AUTORESET)
                   cmp [X+CSD_waSnsDiff+MSB], 0
                   jz   .AddBucketLSB
                   mov  A, 255
                   jmp  .AddBucketConst
                ELSE
                   ; Compare to Noise Threshold
 0029 3D0E00       cmp [X+CSD_waSnsDiff+MSB], 0
 002C B07B         jnz  .InitLowBaselineReset
 002E 5100         mov A, [CSD_bNoiseThreshold]
 0030 3B0F         cmp A, [X+CSD_waSnsDiff+LSB]
 0032 C075         jc   .InitLowBaselineReset
                ENDIF
                
                   ; Add to the Bucket
 0034           .AddBucketLSB:
 0034 520F         mov A, [X+CSD_waSnsDiff+LSB]
 0036           .AddBucketConst:
 0036 5800         mov X, [CSD_bSensorNum]
 0038 0100         add A, 0
 003A 6D           rrc A                                                                                                                                                                                ; For slower tracking
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 003B 62D300          mov reg[IDX_PP], >CSD_baSnsBucket
                   ENDIF
 003E 0500         add [X+CSD_baSnsBucket], A
 0040 C009         jc  .DoInc
 0042 5102         mov A, [CSD_bBaselineUpdateThreshold]
 0044 3B00         cmp A, [X+CSD_baSnsBucket]
 0046 D012         jnc .EndBucket
 0048 A010         jz  .EndBucket
 004A           .DoInc:
 004A              ; Increment Baseline
 004A 560000       mov [X+CSD_baSnsBucket], 0
 004D 5B           mov A, X
 004E 64           asl A
 004F 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0050 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 0053 070101       add [X+CSD_waSnsBaseline+LSB], 1
 0056 0F0000       adc [X+CSD_waSnsBaseline+MSB], 0
 0059           
 0059           .EndBucket:
                IF (CSD_AUTORESET)
                   mov  A, [CSD_bSensorNum]
                   asl  A
                   mov  X, A
                   ; Compare to Noise Threshold
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
                   cmp [X+CSD_waSnsDiff+MSB], 0
                   jnz  .InitLowBaselineReset
                   mov A, [CSD_bNoiseThreshold]
                   cmp A, [X+CSD_waSnsDiff+LSB]
                   jc   .InitLowBaselineReset
                ELSE
                ENDIF
 0059 8041         jmp .SetDifferenceToZero
 005B           
 005B           .IsNegative:
 005B              ; Compare to Negative Noise Threshold
 005B 3D0EFF       cmp [X+CSD_waSnsDiff+MSB], FFh
 005E B009         jnz  .CheckLowBaseline
 0060 50FF         mov A, FFh
 0062 1201         sub A, [CSD_bNegativeNoiseThreshold]
 0064 3B0F         cmp A, [X+CSD_waSnsDiff+LSB]
 0066 C020         jc   .LowerBaseline
 0068           .CheckLowBaseline:
 0068              ; Set difference to zero
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0068 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 006B 560F00       mov [X+CSD_waSnsDiff+LSB], 0
 006E 560E00       mov [X+CSD_waSnsDiff+MSB], 0
 0071              ; Check Low Baseline Reset
 0071 5B           mov A, X
 0072 67           asr A
 0073 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0074 62D316          mov reg[IDX_PP], >CSD_baLowBaselineReset
                   ENDIF
 0077 5216         mov A, [X+CSD_baLowBaselineReset]
 0079 78           dec A
 007A D003         jnc .Gt0
 007C 5000         mov  A, 0
 007E           .Gt0:
 007E 5416         mov [X+CSD_baLowBaselineReset], A
 0080 08           push A
 0081 5B           mov A, X
 0082 64           asl A
 0083 5C           mov X, A
 0084 18           pop A
 0085 B02C         jnz .EndofUpdateSensorBaseline
 0087           
 0087           .LowerBaseline:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0087 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 008A 5201         mov A, [X+CSD_waSnsResult+LSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 008C 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 008F 5401         mov [X+CSD_waSnsBaseline+LSB], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0091 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 0094 5200         mov A, [X+CSD_waSnsResult+MSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0096 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 0099 5400         mov [X+CSD_waSnsBaseline+MSB], A
 009B           
 009B           .SetDifferenceToZero:
 009B              ; Set difference to zero
 009B 5100         mov A, [CSD_bSensorNum]
 009D 64           asl A
 009E 5C           mov X,A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 009F 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 00A2 560F00       mov [X+CSD_waSnsDiff+LSB], 0
 00A5 560E00       mov [X+CSD_waSnsDiff+MSB], 0
 00A8           .InitLowBaselineReset:
 00A8 5B           mov A, X
 00A9 67           asr A
 00AA 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00AB 62D316          mov reg[IDX_PP], >CSD_baLowBaselineReset
                   ENDIF
 00AE 5105         mov A, [CSD_bLowBaselineReset]
 00B0 5416         mov [X+CSD_baLowBaselineReset], A
 00B2           
 00B2           .EndofUpdateSensorBaseline:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00B2 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 00B4 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 00B6 7F           ret
 00B7           
 00B7           .ENDSECTION
 00B7           
 00B7           .SECTION
 00B7           ;-----------------------------------------------------------------------------
 00B7           ;  FUNCTION NAME: CSD_bIsSensorActive(BYTE bSensorNum)
 00B7           ;
 00B7           ;  DESCRIPTION:
 00B7           ;      Returns state of one sensor.     Updates the baSnsOnMask array.
 00B7           ;      Implements hysteresis based on the Hysteresis parameter.
 00B7           ;-----------------------------------------------------------------------------
 00B7           ;  STACK USAGE: 3 BYTES
 00B7           ;
 00B7           ;  ARGUMENTS:
 00B7           ;      A => sensor index
 00B7           ;
 00B7           ;  RETURNS:
 00B7           ;      A => 1 if sensor is active, 0 otherwise
 00B7           ;
 00B7           ;  SIDE EFFECTS:
 00B7           ;    The A and X registers may be modified by this or future implementations
 00B7           ;    of this function.  The same is true for all RAM page pointer registers in
 00B7           ;    the Large Memory Model.  When necessary, it is the calling function's
 00B7           ;    responsibility to perserve their values across calls to fastcall16
 00B7           ;    functions.
 00B7           ;
 00B7            CSD_bIsSensorActive:
 00B7           _CSD_bIsSensorActive:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00B7 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00B9 62D000          mov reg[CUR_PP], 0
                   ENDIF
                
 00BC 08           push A
 00BD 5C           mov X,A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00BE 62D307          mov reg[IDX_PP], >CSD_baBtnFThreshold
                   ENDIF
 00C1 5207         mov A, [X+CSD_baBtnFThreshold]
 00C3 530C         mov [CSD_wTmpBtnFThreshold+LSB], A
 00C5 550B00       mov [CSD_wTmpBtnFThreshold+MSB], 0
 00C8           
 00C8 18           pop A
 00C9 08           push A
 00CA 907E         call CSD_GetOnMask
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00CC 62D30E          mov reg[IDX_PP], >CSD_baSnsOnMask
                   ENDIF
 00CF 230E         and A, [X+CSD_baSnsOnMask]
 00D1 B02C         jnz .WasOn
 00D3           
 00D3           .WasOff:
 00D3              ; Check the difference counts against the threshold
 00D3 5103         mov A, [CSD_bHysteresis]
 00D5 040C         add [CSD_wTmpBtnFThreshold+LSB], A
 00D7 0E0B00       adc [CSD_wTmpBtnFThreshold+MSB], 0
 00DA 18           pop A
 00DB 64           asl A
 00DC 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00DD 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 00E0 520F         mov A, [X+CSD_waSnsDiff+LSB]
 00E2 120C         sub A, [CSD_wTmpBtnFThreshold+LSB]
 00E4 520E         mov A, [X+CSD_waSnsDiff+MSB]
 00E6 1A0B         sbb A, [CSD_wTmpBtnFThreshold+MSB]
 00E8 C039         jc .NotActive
 00EA 5B           mov A, X
 00EB 67           asr A
 00EC 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 00ED 62D30F          mov reg[IDX_PP], >CSD_baSnsDebounce
                   ENDIF
 00F0 520F         mov A, [X+CSD_baSnsDebounce]
 00F2 78           dec A
 00F3 540F         mov [X+CSD_baSnsDebounce], A
 00F5 08           push A
 00F6 5B           mov A, X
 00F7 64           asl A
 00F8 5C           mov X, A
 00F9 18           pop A
 00FA B03E         jnz .NotActiveDebouncing
 00FC 8018         jmp .Active
 00FE           
 00FE           .WasOn:
 00FE              ; Check the difference counts against the threshold
 00FE 5103         mov A, [CSD_bHysteresis]
 0100 140C         sub [CSD_wTmpBtnFThreshold+LSB], A
 0102 1E0B00       sbb [CSD_wTmpBtnFThreshold+MSB], 0
 0105 18           pop A
 0106 64           asl A
 0107 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0108 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 010B 520F         mov A, [X+CSD_waSnsDiff+LSB]
 010D 120C         sub A, [CSD_wTmpBtnFThreshold+LSB]
 010F 520E         mov A, [X+CSD_waSnsDiff+MSB]
 0111 1A0B         sbb A, [CSD_wTmpBtnFThreshold+MSB]
 0113 C00E         jc .NotActive
 0115           
 0115           .Active:
 0115 5B           mov A, X
 0116 67           asr A
 0117 9031         call CSD_GetOnMask
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0119 62D30E          mov reg[IDX_PP], >CSD_baSnsOnMask
                   ENDIF
 011C 2D0E         or [X+CSD_baSnsOnMask], A
 011E 5001         mov A, 1
 0120 8024         jmp .EndIsSensorActive
 0122           .NotActive:
 0122 5B           mov A, X
 0123 67           asr A
 0124 08           push A
 0125 9023         call CSD_GetOnMask
 0127 73           cpl A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0128 62D30E          mov reg[IDX_PP], >CSD_baSnsOnMask
                   ENDIF
 012B 250E         and [X+CSD_baSnsOnMask], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 012D 62D30F          mov reg[IDX_PP], >CSD_baSnsDebounce
                   ENDIF
 0130 20           pop X
 0131 5104         mov A, [CSD_bDebounce]
 0133 540F         mov [X+CSD_baSnsDebounce], A
 0135 5000         mov A, 0
 0137 800D         jmp .EndIsSensorActive
 0139           .NotActiveDebouncing:
 0139 5B           mov A, X
 013A 67           asr A
 013B 900D         call CSD_GetOnMask
 013D 73           cpl A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 013E 62D30E          mov reg[IDX_PP], >CSD_baSnsOnMask
                   ENDIF
 0141 250E         and [X+CSD_baSnsOnMask], A
 0143 5000         mov A, 0
 0145           .EndIsSensorActive:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0145 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 0147 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0149 7F           ret
 014A           
 014A           .ENDSECTION
 014A           
 014A            CSD_GetOnMask:
 014A           _CSD_GetOnMask:
 014A 08           push A
 014B 67           asr A
 014C 67           asr A
 014D 67           asr A
 014E 5C           mov X, A
 014F 18           pop A
 0150 2107         and A, 7h
 0152 F001         index CSD_bitlookup
 0154 7F           ret
 0155           
 0155           .LITERAL
 0155           CSD_bitlookup:
 0155 0102040810204080  db 01h, 02h, 04h, 08h, 10h, 20h, 40h, 80h
 015D           .ENDLITERAL
 015D           
 015D           
 015D           .SECTION
 015D           ;-----------------------------------------------------------------------------
 015D           ;  FUNCTION NAME: CSD_SetDefaultFingerThresholds(void)
 015D           ;
 015D           ;  DESCRIPTION:
 015D           ;    Sets the FingerThreshold RAM array to the user module parameter value
 015D           ;
 015D           ;-----------------------------------------------------------------------------
 015D           ;
 015D           ;  ARGUMENTS:    None.
 015D           ;  RETURNS:      None
 015D           ;  SIDE EFFECTS:
 015D           ;    The A and X registers may be modified by this or future implementations
 015D           ;    of this function.  The same is true for all RAM page pointer registers in
 015D           ;    the Large Memory Model.  When necessary, it is the calling function's
 015D           ;    responsibility to perserve their values across calls to fastcall16
 015D           ;    functions.
 015D           ;
 015D            CSD_SetDefaultFingerThresholds:
 015D           _CSD_SetDefaultFingerThresholds:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 015D 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 015F 62D307          mov reg[IDX_PP], >CSD_baBtnFThreshold
                   ENDIF
                
 0162 5006         mov   A, (CSD_TotalSensorCount - 1)                ; Check if key value in range.
 0164           .ThresholdLoop:                                       ; Loop through all sensors and scan
 0164 08           push  A
 0165 5C           mov   X, A
 0166 560728       mov   [X+CSD_baBtnFThreshold], CSD_FINGER_THRESHOLD
 0169 18           pop   A
 016A 78           dec   A
 016B DFF8         jnc   .ThresholdLoop
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 016D 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 016F 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0171 7F           ret
 0172           .ENDSECTION
 0172           
 0172           .SECTION
 0172           ;-----------------------------------------------------------------------------
 0172           ;  FUNCTION NAME: CSD_InitializeBaselines(void)
 0172           ;
 0172           ;  DESCRIPTION:
 0172           ;    Scans all sensors to find their initial raw count values and loads these
 0172           ;    into the baseline
 0172           ;
 0172           ;-----------------------------------------------------------------------------
 0172           ;
 0172           ;  ARGUMENTS:    None.
 0172           ;  RETURNS:      None
 0172           ;  SIDE EFFECTS:
 0172           ;    The A and X registers may be modified by this or future implementations
 0172           ;    of this function.  The same is true for all RAM page pointer registers in
 0172           ;    the Large Memory Model.  When necessary, it is the calling function's
 0172           ;    responsibility to perserve their values across calls to fastcall16
 0172           ;    functions.
 0172           ;
 0172            CSD_InitializeBaselines:
 0172           _CSD_InitializeBaselines:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0172 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                
 0174 5006         mov   A, (CSD_TotalSensorCount - 1)                ; Get sensor num
 0176           .BaselineLoop:                                        ; Loop through all sensors and scan
 0176 08           push  A
 0177 9000         call  CSD_ScanSensor
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0179 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
 017B 18           pop   A
 017C 08           push  A
 017D 64           asl   A
 017E 5C           mov   X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 017F 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 0182 5201         mov A, [X+CSD_waSnsResult+LSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0184 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 0187 5401         mov [X+CSD_waSnsBaseline+LSB], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0189 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 018C 5200         mov A, [X+CSD_waSnsResult+MSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 018E 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 0191 5400         mov [X+CSD_waSnsBaseline+MSB], A
 0193 18           pop   A
 0194 78           dec   A
 0195 DFE0         jnc   .BaselineLoop
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0197 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 0199 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 019B 7F           ret
 019C           .ENDSECTION
 019C           
 019C           .SECTION
 019C           ;-----------------------------------------------------------------------------
 019C           ;  FUNCTION NAME: CSD_InitializeSensorBaseline(BYTE bSensorNum)
 019C           ;
 019C           ;  DESCRIPTION:
 019C           ;    Scans all sensors to find their initial raw count values and loads these
 019C           ;    into the baseline
 019C           ;
 019C           ;-----------------------------------------------------------------------------
 019C           ;
 019C           ;  ARGUMENTS:    None.
 019C           ;  RETURNS:      None
 019C           ;  SIDE EFFECTS:
 019C           ;    The A and X registers may be modified by this or future implementations
 019C           ;    of this function.  The same is true for all RAM page pointer registers in
 019C           ;    the Large Memory Model.  When necessary, it is the calling function's
 019C           ;    responsibility to perserve their values across calls to fastcall16
 019C           ;    functions.
 019C           ;
 019C            CSD_InitializeSensorBaseline:
 019C           _CSD_InitializeSensorBaseline:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 019C 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 019E 08           push  A
 019F 9000         call  CSD_ScanSensor
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01A1 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
 01A3 18           pop A
 01A4 64           asl   A
 01A5 5C           mov   X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01A6 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 01A9 5201         mov A, [X+CSD_waSnsResult+LSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01AB 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 01AE 5401         mov [X+CSD_waSnsBaseline+LSB], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01B0 62D300          mov reg[IDX_PP], >CSD_waSnsResult
                   ENDIF
 01B3 5200         mov A, [X+CSD_waSnsResult+MSB]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01B5 62D300          mov reg[IDX_PP], >CSD_waSnsBaseline
                   ENDIF
 01B8 5400         mov [X+CSD_waSnsBaseline+MSB], A
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01BA 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 01BC 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01BE 7F           ret
 01BF           .ENDSECTION
 01BF           
 01BF           .SECTION
 01BF           ;-----------------------------------------------------------------------------
 01BF           ;  FUNCTION NAME: CSD_bIsAnySensorActive(void)
 01BF           ;
 01BF           ;  DESCRIPTION:
 01BF           ;    Checks to see if any sensor is currently active
 01BF           ;
 01BF           ;-----------------------------------------------------------------------------
 01BF           ;
 01BF           ;  ARGUMENTS:    None.
 01BF           ;  RETURNS:      1 if any active, 0 if none active
 01BF           ;  SIDE EFFECTS:
 01BF           ;    The A and X registers may be modified by this or future implementations
 01BF           ;    of this function.  The same is true for all RAM page pointer registers in
 01BF           ;    the Large Memory Model.  When necessary, it is the calling function's
 01BF           ;    responsibility to perserve their values across calls to fastcall16
 01BF           ;    functions.
 01BF           ;
 01BF            CSD_bIsAnySensorActive:
 01BF           _CSD_bIsAnySensorActive:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01BF 62D000          mov reg[CUR_PP], 0
                   ENDIF
                
 01C2 550700       mov [CSD_fIsPressed], 0
 01C5 5006         mov   A, (CSD_TotalSensorCount - 1)
 01C7           .ThresholdLoop:                                       ; Loop through all sensors
 01C7 08           push  A
 01C8 9EED         call  CSD_bIsSensorActive
 01CA 3901         cmp   A, 1
 01CC B004         jnz    .NotActive
 01CE 550701       mov [CSD_fIsPressed], 1
 01D1           .NotActive:
 01D1 18           pop   A
 01D2 78           dec   A
 01D3 DFF3         jnc   .ThresholdLoop
 01D5 5107         mov   A, [CSD_fIsPressed]
 01D7           
 01D7           .NoneActive:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01D7 7F           ret
 01D8           .ENDSECTION
 01D8           
 01D8           .SECTION
 01D8           ;-----------------------------------------------------------------------------
 01D8           ;  FUNCTION NAME: CSD_UpdateAllBaselines(void)
 01D8           ;
 01D8           ;  DESCRIPTION:
 01D8           ;    Scans all sensors to find their raw count values
 01D8           ;
 01D8           ;-----------------------------------------------------------------------------
 01D8           ;
 01D8           ;  ARGUMENTS:    None.
 01D8           ;  RETURNS:      None
 01D8           ;  SIDE EFFECTS:
 01D8           ;    The A and X registers may be modified by this or future implementations
 01D8           ;    of this function.  The same is true for all RAM page pointer registers in
 01D8           ;    the Large Memory Model.  When necessary, it is the calling function's
 01D8           ;    responsibility to perserve their values across calls to fastcall16
 01D8           ;    functions.
 01D8           ;
 01D8            CSD_UpdateAllBaselines:
 01D8           _CSD_UpdateAllBaselines:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                
 01D8 5006         mov   A, (CSD_TotalSensorCount - 1)
 01DA           .ThresholdLoop:                                       ; Loop through all sensors
 01DA 08           push  A
 01DB 9E23         call  CSD_UpdateSensorBaseline
 01DD 18           pop   A
 01DE 78           dec   A
 01DF DFFA         jnc   .ThresholdLoop
 01E1           
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 01E1 7F           ret
 01E2           .ENDSECTION
 01E2           
                IF CSD_SLIDERS_EXIST
 01E2           .SECTION
 01E2           ;-----------------------------------------------------------------------------
 01E2           ;  FUNCTION NAME: CSD_wGetCentroidPos(BYTE bSnsGroup)
 01E2           ;
 01E2           ;  DESCRIPTION:
 01E2           ;      Checks the difference array for a centroid.  If one exists, the offset
 01E2           ;      (within the whole difference arrary) and length are placed in the
 01E2           ;      bCentroidLength and bCentroidStart variables.
 01E2           ;
 01E2           ;      Then the function finds and returns the position of the centroid in the
 01E2           ;      difference array.
 01E2           ;
 01E2           ;-----------------------------------------------------------------------------
 01E2           ;
 01E2           ;  ARGUMENTS:
 01E2           ;       A => Sensor Group
 01E2           ;       Sensor Group = 0 for the independent sensors group
 01E2           ;       Sensor Group = 1 for the first slider group
 01E2           ;       Sensor Group = 2 for the second slider group
 01E2           ;
 01E2           ;  RETURNS:
 01E2           ;      iCtrdPos -> position of the centroid
 01E2           ;
 01E2           ;  SIDE EFFECTS:
 01E2           ;    The A and X registers may be modified by this or future implementations
 01E2           ;    of this function.  The same is true for all RAM page pointer registers in
 01E2           ;    the Large Memory Model.  When necessary, it is the calling function's
 01E2           ;    responsibility to perserve their values across calls to fastcall16
 01E2           ;    functions.
 01E2           ;
 01E2            CSD_wGetCentroidPos:
 01E2           _CSD_wGetCentroidPos:
 01E2           ; Legacy function name labels below, do not use for new designs
 01E2            CSD_bGetCentroidPos:
 01E2           _CSD_bGetCentroidPos:
 01E2            CSD_iGetCentroidPos:
 01E2           _CSD_iGetCentroidPos:
 01E2           ; End legacy function names
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01E2 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 01E4 62D000          mov reg[CUR_PP], 0
                   ENDIF
                
                ; First get the starting location and size of this sensor group
 01E7 64           asl A ; multiply by two to get diplex
 01E8 5C           mov X, A
 01E9 F000         index CSD_Diplex_Table ; get the diplex table MSB and LSB
 01EB 5324         mov [CSD_bDiplexMSB], A
 01ED 5B           mov A, X
 01EE 74           inc A
 01EF F000         index CSD_Diplex_Table
 01F1 5325         mov [CSD_bDiplexLSB], A
 01F3 5B           mov A, X
 01F4 530A         mov [CSD_bStartIndex], A ; Use bStartIndex as a temp storage byte
 01F6 64           asl A
 01F7 040A         add [CSD_bStartIndex], A
 01F9 510A         mov A, [CSD_bStartIndex] ; A now has slider offset multiplied by six
 01FB 5C           mov X, A
 01FC F000         index CSD_Group_Table ; get first sensor index
 01FE 5306         mov [CSD_bEndOfArray], A
 0200 5308         mov [CSD_bCurPos], A
 0202 530A         mov [CSD_bStartIndex], A
 0204 5B           mov A, X
 0205 74           inc A
 0206 F000         index CSD_Group_Table ; get size of group
 0208 0406         add [CSD_bEndOfArray], A ; Store for later
 020A 5B           mov A, X
 020B 0102         add A, 2
 020D F000         index CSD_Group_Table ; get if diplexed or not and max size of centroid (data = 0 if not diplexed)
 020F 5323         mov [CSD_bDiplexInfo], A ; Store for later
 0211 5B           mov A, X
 0212 0103         add A, 3
 0214 5309         mov [CSD_bSnsMaskPtr], A ; Store starting position in an unused temp CSD_bSnsMaskPtr
 0216           
 0216           ; First find the starting location and size of the largest centroid
 0216 551E00       mov [CSD_bBiggestCtrdStartPos], 0
 0219 551F00       mov [CSD_bBiggestCtrdSize], 0
 021C 551C00       mov [CSD_bCurCtrdStartPos], 0
 021F 551D00       mov [CSD_bCurCtrdSize], 0
 0222           
 0222 510A         mov A, [CSD_bStartIndex]
 0224 64           asl A ; multiply by two because we are using ints
 0225 5C           mov X, A
 0226           
 0226           .LocateCtrd:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0226 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 0229 520E         mov A, [X+CSD_waSnsDiff]
 022B B018         jnz .DiffIsNotZero
 022D 520F         mov A, [X+CSD_waSnsDiff+1]
 022F B014         jnz .DiffIsNotZero
 0231           ; The difference is zero, we either just ended a centroid or are between centroids
 0231           ; First check the Current Size, if zero, we are in the middle of zeros, else, we just ended
 0231           .DifferenceIsZero:
 0231 511D         mov A, [CSD_bCurCtrdSize]
 0233 A01A         jz .LocateCtrdNextSensor
 0235           ; A centroid just ended.  Is it the largest centroid?
 0235 3A1F         cmp A, [CSD_bBiggestCtrdSize]
 0237 C007         jc .ClearCurCtrdSize
 0239           ; It is the biggest so far, store as biggest
 0239 5F1F1D       mov [CSD_bBiggestCtrdSize], [CSD_bCurCtrdSize]
 023C 5F1E1C       mov [CSD_bBiggestCtrdStartPos], [CSD_bCurCtrdStartPos]
 023F           .ClearCurCtrdSize:
 023F 551D00       mov [CSD_bCurCtrdSize], 0
 0242 800B         jmp .LocateCtrdNextSensor
 0244           
 0244           ;The difference is not zero, we either just started, or are in the middle of a centroid
 0244           .DiffIsNotZero:
 0244 511D         mov A, [CSD_bCurCtrdSize]
 0246 B005         jnz .IncCtrdSize
 0248           ; Centroid just began, store the start pos
 0248 5108         mov A, [CSD_bCurPos]
 024A 531C         mov [CSD_bCurCtrdStartPos], A
 024C           .IncCtrdSize:
 024C 761D         inc [CSD_bCurCtrdSize]
 024E           ; Find out the next position
 024E           .LocateCtrdNextSensor:
 024E 75           inc X
 024F 75           inc X
 0250 7608         inc [CSD_bCurPos]
 0252 5108         mov A, [CSD_bCurPos]
 0254 3A06         cmp A, [CSD_bEndOfArray] ; Check for the end of the array
 0256 CFCF         jc .LocateCtrd
 0258           ; Either at end of array, or diplexed
 0258 4723FF       tst [CSD_bDiplexInfo], 0xff ; check if diplexed
 025B A01B         jz .EndOfLocateCtrd
 025D           ; Diplexed, so now find out if at end
 025D 1206         sub A, [CSD_bEndOfArray] ; subtract the size of the array
 025F 020A         add A, [CSD_bStartIndex] ; for comparison
 0261 3A06         cmp A, [CSD_bEndOfArray] ; Check for the end of the array
 0263 D013         jnc .EndOfLocateCtrd
 0265           ; Not the end of the diplexed array, find out offset of next position
 0265 5108         mov A, [CSD_bCurPos]
 0267 120A         sub A, [CSD_bStartIndex]
 0269 0225         add A, [CSD_bDiplexLSB]
 026B 5C           mov X, A
 026C 5124         mov A, [CSD_bDiplexMSB]
 026E 0900         adc A, 0 ; check if carry
 0270 28           romx ; get the offset from the start
 0271 020A         add A, [CSD_bStartIndex]
 0273 64           asl A ; because using ints
 0274 5C           mov X, A
 0275 8FB0         jmp .LocateCtrd
 0277           .EndOfLocateCtrd:
 0277           ; Need to check if the current centroid is biggest
 0277 511D         mov A, [CSD_bCurCtrdSize]
 0279 A00B         jz .CalculateCtrd
 027B           ; There was a centroid at the end, is it biggest?
 027B 3A1F         cmp A, [CSD_bBiggestCtrdSize]
 027D C007         jc .CalculateCtrd ; if two are the same size, last one wins
 027F           ; It is the biggest so far, store as biggest
 027F 5F1F1D       mov [CSD_bBiggestCtrdSize], [CSD_bCurCtrdSize]
 0282 5F1E1C       mov [CSD_bBiggestCtrdStartPos], [CSD_bCurCtrdStartPos]
 0285           
 0285           .CalculateCtrd:
 0285 511F         mov A, [CSD_bBiggestCtrdSize]
 0287 A10B         jz .COM_Error
 0289 5123         mov A, [CSD_bDiplexInfo] ; check if diplexed
 028B A00A         jz .COM_Init
 028D 3C1F02       cmp [CSD_bBiggestCtrdSize], 2
 0290 C102         jc .COM_Error ; for diplexing, one or less is too small
 0292 3A1F         cmp A, [CSD_bBiggestCtrdSize]
 0294 C0FE         jc .COM_Error ; for diplexing, check if centroid is too large
 0296           
 0296           .COM_Init:
 0296 511E         mov A, [CSD_bBiggestCtrdStartPos] ; Use for current position, may be diplexed
 0298 5308         mov [CSD_bCurPos], A
 029A 550D00       mov [CSD_wDenom+MSB], 0 ; Clear the numerator and denominator
 029D 550E00       mov [CSD_wDenom+LSB], 0
 02A0 550F00       mov [CSD_dNumer+MMSB], 0
 02A3 551000       mov [CSD_dNumer+MLSB], 0
 02A6 551100       mov [CSD_dNumer+LMSB], 0
 02A9 551200       mov [CSD_dNumer+LLSB], 0
 02AC           
 02AC           .COM_NextPosition:
 02AC 5108         mov A, [CSD_bCurPos]
 02AE 3A06         cmp A, [CSD_bEndOfArray]
 02B0 D005         jnc .COM_CheckDiplex
 02B2 64           asl A
 02B3 5C           mov X, A
 02B4 8016         jmp .COM_AddElement
 02B6           ; Must be diplexed, check for safe measure
 02B6           .COM_CheckDiplex:
 02B6 4723FF       tst [CSD_bDiplexInfo], 0xff ; check if diplexed
 02B9 A040         jz .COM_Compute
 02BB           ; Find out offset of next position
 02BB 5108         mov A, [CSD_bCurPos]
 02BD 120A         sub A, [CSD_bStartIndex]
 02BF 0225         add A, [CSD_bDiplexLSB]
 02C1 5C           mov X, A
 02C2 5124         mov A, [CSD_bDiplexMSB]
 02C4 0900         adc A, 0 ; check if carry
 02C6 28           romx ; get the offset from the start
 02C7 020A         add A, [CSD_bStartIndex]
 02C9 64           asl A ; because using ints
 02CA 5C           mov X, A
 02CB           .COM_AddElement:
 02CB           ; Subtract the noise from the difference, this will yield a more accurate result
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 02CB 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 02CE 5100         mov A, [CSD_bNoiseThreshold]
 02D0 150F         sub [X+CSD_waSnsDiff+LSB], A
 02D2 1F0E00       sbb [X+CSD_waSnsDiff+MSB], 0
 02D5           ; Store a copy of the sensor difference in CSD_dMultTempX
 02D5 520F         mov A, [X+CSD_waSnsDiff+LSB]
 02D7 5316         mov [CSD_dMultTempX+LLSB], A
 02D9           ; Add LSB to denominator
 02D9 040E         add [CSD_wDenom+LSB], A
 02DB 520E         mov A, [X+CSD_waSnsDiff]
 02DD 5315         mov [CSD_dMultTempX+LMSB], A
 02DF 551400       mov [CSD_dMultTempX+MLSB], 0
 02E2 551300       mov [CSD_dMultTempX+MMSB], 0
 02E5           ; Add MSB to denominator
 02E5 0C0D         adc [CSD_wDenom], A
 02E7 5108         mov A, [CSD_bCurPos]
 02E9 120A         sub A, [CSD_bStartIndex] ; we need offset from beginning of group
 02EB 552600       mov [CSD_wDivBtwSns+MSB], 0
 02EE 5327         mov [CSD_wDivBtwSns+LSB], A
 02F0           
 02F0 90AA         call .MultiplyNumeratorWhole
 02F2           
 02F2 7608         inc [CSD_bCurPos]
 02F4 7A1F         dec [CSD_bBiggestCtrdSize]
 02F6 A003         jz .COM_Compute
 02F8 8FB3         jmp .COM_NextPosition
 02FA           
 02FA           .COM_Compute:
 02FA 5112         mov A, [CSD_dNumer+LLSB] ; Move numerator to temp
 02FC 5316         mov [CSD_dMultTempX+LLSB], A
 02FE 531A         mov [CSD_dMultTempY+LLSB], A
 0300 5111         mov A, [CSD_dNumer+LMSB]
 0302 5315         mov [CSD_dMultTempX+LMSB], A
 0304 5319         mov [CSD_dMultTempY+LMSB], A
 0306 5110         mov A, [CSD_dNumer+MLSB]
 0308 5314         mov [CSD_dMultTempX+MLSB], A
 030A 5318         mov [CSD_dMultTempY+MLSB], A
 030C 510F         mov A, [CSD_dNumer+MMSB]
 030E 5313         mov [CSD_dMultTempX+MMSB], A
 0310 5317         mov [CSD_dMultTempY+MMSB], A
 0312           
 0312 550F00       mov [CSD_dNumer+MMSB], 0 ; Clear numerator
 0315 551000       mov [CSD_dNumer+MLSB], 0
 0318 551100       mov [CSD_dNumer+LMSB], 0
 031B 551200       mov [CSD_dNumer+LLSB], 0
 031E           
 031E 5109         mov A, [CSD_bSnsMaskPtr] ; Retrieve starting position in index of the DivBtwSns
 0320 08           push A
 0321 F000         index CSD_Group_Table ; get MSB of whole multiplier
 0323 5326         mov [CSD_wDivBtwSns+MSB], A
 0325 18           pop A
 0326 74           inc A
 0327 08           push A
 0328 F000         index CSD_Group_Table ; get LSB of whole multiplier
 032A 5327         mov [CSD_wDivBtwSns+LSB], A
 032C 906E         call .MultiplyNumeratorWhole ; Multiplies by whole part
 032E 18           pop A
 032F 74           inc A
 0330 F000         index CSD_Group_Table ; get byte of fractional multiplier
 0332 5327         mov [CSD_wDivBtwSns+LSB], A
 0334 90B1         call .MultiplyNumeratorFraction ; Multiplies by fractional part
 0336           
 0336           ; Now do the division of the numerator and denominator
 0336           
 0336           ; Round up the temp by half of the denominator (0.5 gets 1)
 0336 510D         mov A, [CSD_wDenom+MSB]
 0338 5313         mov [CSD_dMultTempX+MSB], A
 033A 510E         mov A, [CSD_wDenom+LSB]
 033C 5314         mov [CSD_dMultTempX+LSB], A
 033E 70FB         and F, ~0x04 ; Clear carry bit if set
 0340 6E13         rrc [CSD_dMultTempX+MSB] ; divide denominator by 2
 0342 6E14         rrc [CSD_dMultTempX+LSB]
 0344 5114         mov A, [CSD_dMultTempX+LSB]
 0346 0412         add [CSD_dNumer+LLSB], A ; add 1/2 denominator
 0348 5113         mov A, [CSD_dMultTempX+MSB]
 034A 0C11         adc [CSD_dNumer+LMSB], A
 034C 0E1000       adc [CSD_dNumer+MLSB], 0
 034F 0E0F00       adc [CSD_dNumer+MMSB], 0
 0352           
 0352           ; Compute the division of numerator divided by denominator
 0352 6512         asl [CSD_dNumer+LLSB]
 0354 6B11         rlc [CSD_dNumer+LMSB]
 0356 6B10         rlc [CSD_dNumer+MLSB]
 0358 6B0F         rlc [CSD_dNumer+MMSB]
 035A 5710         mov X, 16
 035C           .DivideLoop:
 035C           ; Subtract the divisor or denominator from the MMSB MLSB dividend or numerator
 035C 510E         mov A, [CSD_wDenom+LSB]
 035E 1410         sub [CSD_dNumer+MLSB], A
 0360 510D         mov A, [CSD_wDenom+MSB]
 0362 1C0F         sbb [CSD_dNumer+MMSB], A
 0364           ; Check if less than zero
 0364 D016         jnc .SetLSbToOneAndShift
 0366           .AddBackSetLSbToZeroAndShift:
 0366           ; Less than zero so add back to dividend and shift a zero into the dividend
 0366 510E         mov A, [CSD_wDenom+LSB]
 0368 0410         add [CSD_dNumer+MLSB], A
 036A 510D         mov A, [CSD_wDenom+MSB]
 036C 0C0F         adc [CSD_dNumer+MMSB], A
 036E 6512         asl [CSD_dNumer+LLSB]
 0370 6B11         rlc [CSD_dNumer+LMSB]
 0372 6B10         rlc [CSD_dNumer+MLSB]
 0374 6B0F         rlc [CSD_dNumer+MMSB]
 0376 79           dec X
 0377 BFE4         jnz .DivideLoop
 0379 800F         jmp .EndOfDivide
 037B           .SetLSbToOneAndShift:
 037B 6512         asl [CSD_dNumer+LLSB]
 037D 2E1201       or [CSD_dNumer+LLSB], 0x01
 0380 6B11         rlc [CSD_dNumer+LMSB]
 0382 6B10         rlc [CSD_dNumer+MLSB]
 0384 6B0F         rlc [CSD_dNumer+MMSB]
 0386 79           dec X
 0387 BFD4         jnz .DivideLoop
 0389           .EndOfDivide:
 0389           ; MMSB and MLSB have carry after shifted right once
 0389 6E0F         rrc [CSD_dNumer+MMSB]
 038B 6E10         rrc [CSD_dNumer+MLSB]
 038D           ; Load return value
 038D 5811         mov X, [CSD_wCtrdPos+MSB]
 038F 5112         mov A, [CSD_wCtrdPos+LSB]
 0391 8005         jmp .EndGetCtrdPos
 0393           .COM_Error:
 0393           ; Load error return value
 0393 50FF         mov A, 0xff
 0395 57FF         mov X, 0xff
 0397           .EndGetCtrdPos:
 0397           ; Algorithm is finished, position is in [CSD_wCtrdPos]
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0397 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 0399 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 039B 7F           ret
 039C           
 039C           ; Multiplication algorithm (for whole numbers)
 039C           .MultiplyNumeratorWhole:
 039C 5001         mov A, 0x01
 039E           .CheckToAddNext2xLSB:
 039E 08           push A
 039F 2227         and A, [CSD_wDivBtwSns+LSB] ; See if current 2^x needs added
 03A1 A011         jz .SkipAddAndShiftLeftLSB
 03A3 5116         mov A, [CSD_dMultTempX+LLSB]
 03A5 0412         add [CSD_dNumer+LLSB], A
 03A7 5115         mov A, [CSD_dMultTempX+LMSB]
 03A9 0C11         adc [CSD_dNumer+LMSB], A
 03AB 5114         mov A, [CSD_dMultTempX+MLSB]
 03AD 0C10         adc [CSD_dNumer+MLSB], A
 03AF 5113         mov A, [CSD_dMultTempX+MMSB]
 03B1 0C0F         adc [CSD_dNumer+MMSB], A
 03B3           .SkipAddAndShiftLeftLSB:
 03B3 6516         asl [CSD_dMultTempX+LLSB]
 03B5 6B15         rlc [CSD_dMultTempX+LMSB]
 03B7 6B14         rlc [CSD_dMultTempX+MLSB]
 03B9 6B13         rlc [CSD_dMultTempX+MMSB]
 03BB 18           pop A
 03BC 64           asl A
 03BD DFE0         jnc .CheckToAddNext2xLSB
 03BF 5126         mov A, [CSD_wDivBtwSns+MSB]
 03C1 A024         jz .EndMultiplyNumeratorWhole ; only multiply by MSB if needed
 03C3 5001         mov A, 0x01
 03C5           .CheckToAddNext2xMSB:
 03C5 08           push A
 03C6 2226         and A, [CSD_wDivBtwSns+MSB] ; See if current 2^x needs added
 03C8 A011         jz .SkipAddAndShiftLeftMSB
 03CA 5116         mov A, [CSD_dMultTempX+LLSB]
 03CC 0412         add [CSD_dNumer+LLSB], A
 03CE 5115         mov A, [CSD_dMultTempX+LMSB]
 03D0 0C11         adc [CSD_dNumer+LMSB], A
 03D2 5114         mov A, [CSD_dMultTempX+MLSB]
 03D4 0C10         adc [CSD_dNumer+MLSB], A
 03D6 5113         mov A, [CSD_dMultTempX+MMSB]
 03D8 0C0F         adc [CSD_dNumer+MMSB], A
 03DA           .SkipAddAndShiftLeftMSB:
 03DA 6516         asl [CSD_dMultTempX+LLSB]
 03DC 6B15         rlc [CSD_dMultTempX+LMSB]
 03DE 6B14         rlc [CSD_dMultTempX+MLSB]
 03E0 6B13         rlc [CSD_dMultTempX+MMSB]
 03E2 18           pop A
 03E3 64           asl A
 03E4 DFE0         jnc .CheckToAddNext2xMSB
 03E6           .EndMultiplyNumeratorWhole:
 03E6 7F           ret
 03E7           
 03E7           ; Multiplication algorithm (for fractional numbers)
 03E7           .MultiplyNumeratorFraction:
 03E7 70FB         and F, ~0x04 ; clear carry bit if set
 03E9 6E17         rrc [CSD_dMultTempY+MMSB]
 03EB 6E18         rrc [CSD_dMultTempY+MLSB]
 03ED 6E19         rrc [CSD_dMultTempY+LMSB]
 03EF 6E1A         rrc [CSD_dMultTempY+LLSB]
 03F1 5080         mov A, 0x80
 03F3           .CheckToAddNextHalf:
 03F3 08           push A
 03F4 2227         and A, [CSD_wDivBtwSns+LSB]
 03F6 A011         jz .SkipAddAndShiftRight
 03F8 511A         mov A, [CSD_dMultTempY+LLSB]
 03FA 0412         add [CSD_dNumer+LLSB], A
 03FC 5119         mov A, [CSD_dMultTempY+LMSB]
 03FE 0C11         adc [CSD_dNumer+LMSB], A
 0400 5118         mov A, [CSD_dMultTempY+MLSB]
 0402 0C10         adc [CSD_dNumer+MLSB], A
 0404 5117         mov A, [CSD_dMultTempY+MMSB]
 0406 0C0F         adc [CSD_dNumer+MMSB], A
 0408           .SkipAddAndShiftRight:
 0408 6817         asr [CSD_dMultTempY+MMSB]
 040A 6E18         rrc [CSD_dMultTempY+MLSB]
 040C 6E19         rrc [CSD_dMultTempY+LMSB]
 040E 6E1A         rrc [CSD_dMultTempY+LLSB]
 0410 18           pop A
 0411 70FB         and F, ~0x04 ; clear carry bit if set
 0413 6D           rrc A
 0414 DFDE         jnc .CheckToAddNextHalf
 0416 7F           ret
 0417           
 0417           .ENDSECTION
 0417           
 0417           .LITERAL
 0417           CSD_SLIDER_RESOLUTION_TABLE:
 0417 0063      dw 0x63
 0419           
 0419           .ENDLITERAL
 0419           
 0419           .SECTION
 0419           ;-----------------------------------------------------------------------------
 0419           ;  FUNCTION NAME: CSD_wGetRadialInc(BYTE bSnsGroup)
 0419           ;  DESCRIPTION:
 0419           ;
 0419           ;-----------------------------------------------------------------------------
 0419           ;  ARGUMENTS:
 0419           ;       A => Sensor Group
 0419           ;       Sensor Group = 0 for the independent sensors group
 0419           ;       Sensor Group = 1 for the first slider group
 0419           ;       Sensor Group = 2 for the second slider group
 0419           ;  RETURNS:
 0419           ;      result - offset (positive or negative)  through X and A
 0419           ;-----------------------------------------------------------------------------
 0419           ;  SIDE EFFECTS:
 0419           ;    The A and X registers may be modified by this or future implementations
 0419           ;    of this function.  The same is true for all RAM page pointer registers in
 0419           ;    the Large Memory Model.  When necessary, it is the calling function's
 0419           ;    responsibility to perserve their values across calls to fastcall16
 0419           ;    functions.
 0419           ;-----------------------------------------------------------------------------
 0419           
 0419            CSD_wGetRadialInc:
 0419           _CSD_wGetRadialInc:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0419 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 041B 62D000          mov reg[CUR_PP], 0
                   ENDIF
                
 041E 531D         mov [CSD_bCurCtrdSize], A  ;saves slider number
 0420 7A1D         dec [CSD_bCurCtrdSize]
 0422 651D         asl [CSD_bCurCtrdSize]
 0424           
 0424 581D         mov X, [CSD_bCurCtrdSize]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0426 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 0429 3D02FF       cmp [X + CSD_waSliderPrevPos + 0], FFh
 042C B00C         jnz .CurrCheck
 042E 3D03FF       cmp [X + CSD_waSliderPrevPos + 1], FFh
 0431 B007         jnz .CurrCheck
 0433           
 0433 5700         mov X, 00h
 0435 5000         mov A, 00h
 0437 8097         jmp .Done
 0439           
 0439           .CurrCheck:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0439 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 043C 3D04FF       cmp [X + CSD_waSliderCurrPos + 0], FFh
 043F B00C         jnz .Calculations
 0441 3D05FF       cmp [X + CSD_waSliderCurrPos + 1], FFh
 0444 B007         jnz .Calculations
 0446           
 0446 5700         mov X, 00h
 0448 5000         mov A, 00h
 044A 8084         jmp .Done
 044C           
 044C           .Calculations:
 044C              ;getting A*6
 044C 511D         mov A,  [CSD_bCurCtrdSize]
 044E FFC7         index CSD_SLIDER_RESOLUTION_TABLE
 0450 5320         mov [CSD_wCurPkValue + 0], A
 0452 511D         mov A,  [CSD_bCurCtrdSize]
 0454 74           inc A
 0455 FFC0         index CSD_SLIDER_RESOLUTION_TABLE
 0457 5321         mov [CSD_wCurPkValue + 1], A
 0459           
 0459              ;wDenom = Resolution/2
 0459 5120         mov A, [CSD_wCurPkValue + 0]
 045B 67           asr A
 045C 530D         mov [CSD_wDenom + 0], A
 045E 5121         mov A, [CSD_wCurPkValue + 1]
 0460 6D           rrc A
 0461 530E         mov [CSD_wDenom + 1], A
 0463           
 0463 581D         mov X, [CSD_bCurCtrdSize]
 0465           
 0465              ;detect direction of the motion
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0465 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 0468 5205         mov A, [X + CSD_waSliderCurrPos + 1]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 046A 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 046D 1303         sub A, [X + CSD_waSliderPrevPos + 1]
 046F 5318         mov [CSD_dMultTempY + 1], A
 0471           
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0471 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 0474 5204         mov A, [X + CSD_waSliderCurrPos + 0]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0476 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 0479 1B02         sbb A, [X + CSD_waSliderPrevPos + 0]
 047B 5317         mov [CSD_dMultTempY + 0], A
 047D           
 047D 471780       tst [CSD_dMultTempY + 0], 80h
 0480 B023         jnz .DiffIsNegative ;negative
 0482           
 0482              ;positive
 0482 5117         mov A, [CSD_dMultTempY + 0]
 0484 3A0D         cmp A, [CSD_wDenom + 0]
 0486 C00B         jc .LessThenAHalfOfResol1
 0488 B00F         jnz .GreaterThenAHalfOfResol1
 048A           
 048A 5118         mov A, [CSD_dMultTempY + 1]
 048C 3A0E         cmp A, [CSD_wDenom + 1]
 048E C003         jc .LessThenAHalfOfResol1
 0490 8007         jmp .GreaterThenAHalfOfResol1
 0492           
 0492           .LessThenAHalfOfResol1:
 0492              ;Less than a half of resolution
 0492 5817         mov X, [CSD_dMultTempY + 0]
 0494 5118         mov A, [CSD_dMultTempY + 1]
 0496 8038         jmp .Done
 0498           
 0498           .GreaterThenAHalfOfResol1:
 0498 5118         mov A, [CSD_dMultTempY + 1]
 049A 1221         sub A, [CSD_wCurPkValue + 1]
 049C 5C           mov X, A
 049D 5117         mov A, [CSD_dMultTempY + 0]
 049F 1A20         sbb A, [CSD_wCurPkValue + 0]
 04A1 4B           swap A, X
 04A2 802C         jmp .Done
 04A4           
 04A4           .DiffIsNegative:
 04A4 5118         mov A, [CSD_dMultTempY + 1]
 04A6 73           cpl A
 04A7 74           inc A
 04A8 5314         mov [CSD_dMultTempX + 1], A
 04AA 5117         mov A, [CSD_dMultTempY + 0]
 04AC 73           cpl A
 04AD 0900         adc A, 0
 04AF           
 04AF 3A0D         cmp A, [CSD_wDenom + 0]
 04B1 C00B         jc .LessThenAHalfOfResol2
 04B3 B00F         jnz .GreaterThenAHalfOfResol2
 04B5           
 04B5 5114         mov A, [CSD_dMultTempX + 1]
 04B7 3A0E         cmp A, [CSD_wDenom + 1]
 04B9 C003         jc .LessThenAHalfOfResol2
 04BB 8007         jmp .GreaterThenAHalfOfResol2
 04BD           
 04BD           .LessThenAHalfOfResol2:  ;!!!!!!need optimization
 04BD              ;Less than a half of resolution
 04BD 5817         mov X, [CSD_dMultTempY + 0]
 04BF 5118         mov A, [CSD_dMultTempY + 1]
 04C1 800D         jmp .Done
 04C3           
 04C3           .GreaterThenAHalfOfResol2:
 04C3 5118         mov A, [CSD_dMultTempY + 1]
 04C5 0421         add [CSD_wCurPkValue + 1], A
 04C7 5117         mov A, [CSD_dMultTempY + 0]
 04C9 0C20         adc [CSD_wCurPkValue + 0], A
 04CB 5820         mov X, [CSD_wCurPkValue + 0]
 04CD 5121         mov A, [CSD_wCurPkValue + 1]
 04CF           
 04CF           .Done:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 04CF 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 04D1 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 04D3 7F           ret
 04D4           .ENDSECTION
 04D4           
 04D4           .LITERAL
 04D4           CSD_RADIAL_SLIDER_RESOLUTION_MULTIPLIER_TABLE:
                IF (7h)
 04D4 0E24        dw 63h * 256 / 7h
                ENDIF 
                 
                IF (1h)
 04D6 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04D8 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04DA 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04DC 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04DE 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04E0 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04E2 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04E4 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04E6 0100        dw 1h * 256 / 1h
                ENDIF  
                
                IF (1h)
 04E8 0100        dw 1h * 256 / 1h
                ENDIF  
                  
                IF (CSD_SliderCount - 12)
                ELSE
                  IF (1h)
                      dw 1h * 256 / 1h
                  ENDIF  
                ENDIF
                
                IF (CSD_SliderCount - 13)
                ELSE
                  IF (1h)
                      dw 1h * 256 / 1h
                  ENDIF  
                ENDIF
 04EA           .ENDLITERAL
 04EA           
 04EA           .SECTION
 04EA           ;-----------------------------------------------------------------------------
 04EA           ;  FUNCTION NAME: CSD_wGetRadialPos(BYTE bSnsGroup)
 04EA           ;  DESCRIPTION:
 04EA           ;      The function finds and returns the position of the centroid in the
 04EA           ;      difference array.
 04EA           ;-----------------------------------------------------------------------------
 04EA           ;  ARGUMENTS:
 04EA           ;       A => Sensor Group
 04EA           ;       Sensor Group = 0 for the independent sensors group
 04EA           ;       Sensor Group = 1 for the first slider group
 04EA           ;       Sensor Group = 2 for the second slider group
 04EA           ;  RETURNS:
 04EA           ;      result - centroid position (through X and A)
 04EA           ;-----------------------------------------------------------------------------
 04EA           ;  SIDE EFFECTS:
 04EA           ;    The A and X registers may be modified by this or future implementations
 04EA           ;    of this function.  The same is true for all RAM page pointer registers in
 04EA           ;    the Large Memory Model.  When necessary, it is the calling function's
 04EA           ;    responsibility to perserve their values across calls to fastcall16
 04EA           ;    functions.
 04EA           ;-----------------------------------------------------------------------------
 04EA           
 04EA            CSD_wGetRadialPos:
 04EA           _CSD_wGetRadialPos:
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                      IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      or   F, FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                      IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 04EA 70BF            and  F, ~FLAG_PGMODE_01b
                   ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                      ENDIF
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 04EC 62D000          mov reg[CUR_PP], 0
                   ENDIF
 04EF 531D         mov [CSD_bCurCtrdSize], A  ;saves slider number
 04F1 7A1D         dec [CSD_bCurCtrdSize]
 04F3 651D         asl [CSD_bCurCtrdSize]
 04F5           
 04F5              ;getting A*6
 04F5 64           asl   A       ; A*2
 04F6 531B         mov  [CSD_bCurSlider], A ;temporary saving A*2
 04F8 64           asl   A       ;A*4
 04F9 041B         add  [CSD_bCurSlider], A ;A*6
 04FB 511B         mov  A, [CSD_bCurSlider] ;now A points on bSnsgroup offset in Group table
 04FD F000         index CSD_Group_Table
 04FF 530A         mov [CSD_bStartIndex], A ;getting desired slider offset for waSnsDiff array
 0501 5306         mov [CSD_bEndOfArray], A
 0503 511B         mov  A, [CSD_bCurSlider]
 0505 74           inc A
 0506 F000         index CSD_Group_Table
 0508 0406         add [CSD_bEndOfArray], A ;getting final index in waSnsDiff for desired slider
 050A           
 050A 511D         mov A, [CSD_bCurCtrdSize]
 050C FFC6         index CSD_RADIAL_SLIDER_RESOLUTION_MULTIPLIER_TABLE
 050E 5320         mov [CSD_wCurPkValue + 0], A
 0510 511D         mov A, [CSD_bCurCtrdSize]
 0512 74           inc A
 0513 FFBF         index CSD_RADIAL_SLIDER_RESOLUTION_MULTIPLIER_TABLE
 0515 5321         mov [CSD_wCurPkValue + 1], A
 0517           
 0517 6506         asl [CSD_bEndOfArray]    ;*2 because we operating with WORDs
 0519 650A         asl [CSD_bStartIndex]    ;*2 because we operating with WORDs
 051B 160602       sub [CSD_bEndOfArray], 2 ;now it points on the last element
 051E           
 051E              ;These two variables contain required maximum
 051E 551F00       mov [CSD_bBiggestCtrdSize], 0        ;MSB
 0521 551E00       mov [CSD_bBiggestCtrdStartPos], 0    ;LSB
 0524           
 0524 550800       mov [CSD_bCurPos], 0                 ;this variable saves maximum position
 0527 580A         mov X, [CSD_bStartIndex]             ;X - current position; access  will be performed through X (base+offset)
 0529           
 0529           .IdentifyCtrd:
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0529 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 052C 520E         mov A, [X + CSD_waSnsDiff]
 052E B01A         jnz .CheckIfMaximum
 0530 520F         mov A, [X + CSD_waSnsDiff + 1]
 0532 B003         jnz .DiffIsNotZero
 0534           
 0534           ;Difference is zero:
 0534 802E         jmp .CheckNextSensor
 0536           
 0536           .DiffIsNotZero:
 0536 10           push X
 0537 5B           mov A, X
 0538 67           asr A
 0539 5C           mov X, A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 053A 62D307          mov reg[IDX_PP], >CSD_baBtnFThreshold
                   ENDIF
 053D 5207         mov A, [X + CSD_baBtnFThreshold]
 053F 20           pop X
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0540 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
 0543 3B0F         cmp A, [X + CSD_waSnsDiff + 1] ;Compare With FThreshold
 0545 D01D         jnc .CheckNextSensor
 0547 A01B         jz .CheckNextSensor
 0549           
 0549           ;waSnsDiff is greater than threshold
 0549           .CheckIfMaximum:
 0549              ;Compare MSBs
 0549 520E         mov A, [X + CSD_waSnsDiff]
 054B 3A1F         cmp A, [CSD_bBiggestCtrdSize]
 054D C015         jc .CheckNextSensor
 054F B009         jnz .StoreNewMaximum
 0551           
 0551              ;Compare LSBs
 0551 520F         mov A, [X + CSD_waSnsDiff + 1]
 0553 3A1E         cmp A, [CSD_bBiggestCtrdStartPos]
 0555 C00D         jc .CheckNextSensor
 0557 A00B         jz .CheckNextSensor
 0559           
 0559           ;waSnsDiff is greater then stored maximum; saving new maximum
 0559           .StoreNewMaximum:
 0559 520E         mov A, [X + CSD_waSnsDiff]
 055B 531F         mov [CSD_bBiggestCtrdSize], A
 055D 520F         mov A, [X + CSD_waSnsDiff + 1]
 055F 531E         mov [CSD_bBiggestCtrdStartPos], A
 0561 5A08         mov [CSD_bCurPos], X ;this is a new maximum position
 0563           
 0563           ; Find out the next position
 0563           .CheckNextSensor:
 0563 75           inc X
 0564 75           inc X
 0565 5B           mov A, X
 0566 3A06         cmp A, [CSD_bEndOfArray] ; Check for the end of the array
 0568 CFC0         jc .IdentifyCtrd
 056A AFBE         jz .IdentifyCtrd
 056C           
 056C           ;---------Centroid calculation---------
 056C           
 056C              ;if there is no finger touch then return FFFFh
 056C 511F         mov A, [CSD_bBiggestCtrdSize]
 056E B02A         jnz .FillCentroidArray
 0570           
 0570 511E         mov A, [CSD_bBiggestCtrdStartPos]
 0572 B026         jnz .FillCentroidArray
 0574           
 0574              ;There was no finger present: return FFFFh value through X, A
 0574              ;and save the same in CSD_waSliderCurrPos
 0574 581D         mov X, [CSD_bCurCtrdSize]
 0576           
 0576              ;Copy CSD_waSliderCurrPos to CSD_waSliderPrevPos
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0576 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 0579 5204         mov A, [X + CSD_waSliderCurrPos]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 057B 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 057E 5402         mov [X + CSD_waSliderPrevPos], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0580 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 0583 5205         mov A, [X + CSD_waSliderCurrPos + 1]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0585 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 0588 5403         mov [X + CSD_waSliderPrevPos + 1], A
 058A           
 058A              ;set CSD_waSliderCurrPos to FFFFh
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 058A 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 058D 5604FF       mov [X + CSD_waSliderCurrPos], FFh
 0590 5605FF       mov [X + CSD_waSliderCurrPos + 1], FFh
 0593           
 0593           .SetResultToFFFFh:
 0593 50FF         mov A, FFh
 0595 57FF         mov X, FFh
 0597 808D         jmp .Done
 0599           
 0599           .FillCentroidArray:
 0599              ;There was a finger present
 0599              ;Fill waCentroid array with elements : centroid and its left and right adjacent values
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0599 62D30E          mov reg[IDX_PP], >CSD_waSnsDiff
                   ENDIF
                
                   ;waCentroid[3] - array of three values: left adjacent, centroid, right adjacent
                   ;waCentroid + 0  MSB of left adjacent
                   ;waCentroid + 1  LSB of left adjacent
                   ;waCentroid + 2  MSB of centroid
                   ;waCentroid + 3  LSB of centroid
                   ;waCentroid + 4  MSB of right adjacent
                   ;waCentroid + 5  LSB of right adjacent
                
                   ;1) left adjacent
 059C 5108         mov A, [CSD_bCurPos]
 059E 3A0A         cmp A, [CSD_bStartIndex]
 05A0 B005         jnz .CentriodIsNotInFirstPos
 05A2           
 05A2              ;Centroid is at first position
 05A2 5806         mov X, [CSD_bEndOfArray] ;left adjacent(i-1)
 05A4 8005         jmp .CopyingLeft
 05A6           
 05A6           .CentriodIsNotInFirstPos:
 05A6 5808         mov X, [CSD_bCurPos] ;left adjacent(i-1)
 05A8 79           dec X
 05A9 79           dec X
 05AA           
 05AA           .CopyingLeft:
 05AA 520F         mov A, [X + CSD_waSnsDiff + LSB]
 05AC 5329         mov [CSD_waCentroid + 1], A
 05AE 520E         mov A, [X + CSD_waSnsDiff + MSB]
 05B0 5328         mov [CSD_waCentroid + 0], A
 05B2           
 05B2              ;2) Maximum
 05B2 5808         mov X, [CSD_bCurPos] ;maximum(i)
 05B4           
 05B4           .CopyingMaximum:
 05B4 520F         mov A, [X + CSD_waSnsDiff + LSB]
 05B6 532B         mov [CSD_waCentroid + 3], A
 05B8 520E         mov A, [X + CSD_waSnsDiff + MSB]
 05BA 532A         mov [CSD_waCentroid + 2], A
 05BC           
 05BC              ;3) right adjacent
 05BC 5108         mov A, [CSD_bCurPos]
 05BE 3A06         cmp A, [CSD_bEndOfArray]
 05C0 B005         jnz .CentriodIsNotInLastPos
 05C2           
 05C2              ;Centroid is at last position
 05C2 580A         mov X, [CSD_bStartIndex] ;right adjacent(i+1)
 05C4 8005         jmp .CopyingRight
 05C6           
 05C6           .CentriodIsNotInLastPos:
 05C6 5808         mov X, [CSD_bCurPos] ;right adjacent(i+1)
 05C8 75           inc X
 05C9 75           inc X
 05CA           
 05CA           .CopyingRight:
 05CA 520F         mov A, [X + CSD_waSnsDiff + LSB]
 05CC 532D         mov [CSD_waCentroid + 5], A
 05CE 520E         mov A, [X + CSD_waSnsDiff + MSB]
 05D0 532C         mov [CSD_waCentroid + 4], A
 05D2           
 05D2 5100         mov A, [CSD_bNoiseThreshold]
 05D4           .SubstractNoise0:
 05D4 1429         sub [CSD_waCentroid + 1], A
 05D6 1E2800       sbb [CSD_waCentroid + 0], 0
 05D9 D007         jnc .SubstractNoise1
 05DB           
 05DB 552900       mov [CSD_waCentroid + 1], 0
 05DE 552800       mov [CSD_waCentroid + 0], 0
 05E1           
 05E1           .SubstractNoise1:
 05E1 142B         sub [CSD_waCentroid + 3], A
 05E3 1E2A00       sbb [CSD_waCentroid + 2], 0
 05E6 D007         jnc .SubstractNoise2
 05E8           
 05E8 552B00       mov [CSD_waCentroid + 3], 0
 05EB 552A00       mov [CSD_waCentroid + 2], 0
 05EE           
 05EE           .SubstractNoise2:
 05EE 142D         sub [CSD_waCentroid + 5], A
 05F0 1E2C00       sbb [CSD_waCentroid + 4], 0
 05F3 D007         jnc .RestoreX
 05F5           
 05F5 552D00       mov [CSD_waCentroid + 5], 0
 05F8 552C00       mov [CSD_waCentroid + 4], 0
 05FB           
 05FB           .RestoreX:
 05FB 5808         mov X, [CSD_bCurPos]
 05FD           
 05FD 902B         call CalcCentroid
 05FF              ;result is now in dMultTempY variable
 05FF           
 05FF 581D         mov X, [CSD_bCurCtrdSize]
 0601           
 0601              ;there was finger presence before (during last function call)
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0601 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 0604 5204         mov A, [X + CSD_waSliderCurrPos]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0606 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 0609 5402         mov [X + CSD_waSliderPrevPos], A
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 060B 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 060E 5205         mov A, [X + CSD_waSliderCurrPos + 1]
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0610 62D302          mov reg[IDX_PP], >CSD_waSliderPrevPos
                   ENDIF
 0613 5403         mov [X + CSD_waSliderPrevPos + 1], A
 0615           
 0615 5117         mov A, [CSD_dMultTempY + 0];MSB of result
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0617 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 061A 5404         mov [X + CSD_waSliderCurrPos], A
 061C           
 061C 5118         mov A, [CSD_dMultTempY + 1];LSB of result
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 061E 62D304          mov reg[IDX_PP], >CSD_waSliderCurrPos
                   ENDIF
 0621 5405         mov [X + CSD_waSliderCurrPos + 1], A
 0623           
 0623 5817         mov X, [CSD_dMultTempY + 0]
 0625           
 0625           .Done:
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
 0625 703F            and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
 0627 71C0            or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_3 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_1 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_1
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_2 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_2
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_3 )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                   IF ( SYSTEM_IDXPG_TRACKS_STK_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_11b
                   ENDIF
                   ENDIF ;  PGMODE LOCKED
                   IF ( SYSTEM_IDXPG_TRACKS_IDX_PP )
                   IF ( SYSTEM_LARGE_MEMORY_MODEL )
                      and   F, ~FLAG_PGMODE_MASK        ; NOTE: transition thru 00b state
                      or    F,  FLAG_PGMODE_MASK & FLAG_PGMODE_10b
                   ENDIF
                   ENDIF ; PGMODE FREE
                   ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                   ENDIF ; RAM_USE_CLASS_3
                
                   IF ( RAM_USE_CLASS_4 & RAM_USE_CLASS_4 )
                   ; Nothing to do
                   ENDIF ; RAM_USE_CLASS_4
                
 0629 7F           ret
 062A           .ENDSECTION
 062A           
 062A           .SECTION
 062A           ;-----------------------------------------------------------------------------
 062A           ;  FUNCTION NAME: void CalcCentroid(WORD result)
 062A           ;  DESCRIPTION:
 062A           ;    Calculates touch position using centroid algorithm basing on 3 signals
 062A           ;    (local maximum and adjacent)
 062A           ;-----------------------------------------------------------------------------
 062A           ;  ARGUMENTS:
 062A           ;    None, signal values are taken from waCentroid global array
 062A           ;  RETURNS:
 062A           ;   calculated touch position
 062A           ;-----------------------------------------------------------------------------
 062A            CalcCentroid:
 062A           _CalcCentroid:
 062A              ;Zeroing
 062A 5000         mov   A, 0
 062C 5313         mov   [CSD_dMultTempX + 0], A
 062E 5314         mov   [CSD_dMultTempX + 1], A
 0630 5316         mov   [CSD_dMultTempX + 3], A
 0632 530D         mov   [CSD_wDenom + 0], A
 0634           
 0634              ;---calculate denominator: (i- 1 ) + i + (i+1)
 0634 5129         mov   A, [CSD_waCentroid + 1]                 ;LSB(i-1)
 0636 022B         add   A, [CSD_waCentroid + 3]                 ;add LSB(i)
 0638 0E0D00       adc   [CSD_wDenom + 0], 0                     ;save carry
 063B 022D         add   A, [CSD_waCentroid + 5]                 ;add LSB(i + 1)
 063D 0E0D00       adc   [CSD_wDenom + 0], 0                     ;save carry
 0640 530E         mov   [CSD_wDenom + 1], A                     ;save result
 0642           
 0642 5128         mov   A, [CSD_waCentroid + 0]                 ;MSB(i-1)
 0644 022A         add   A, [CSD_waCentroid + 2]                 ;add MSB(i)
 0646 022C         add   A, [CSD_waCentroid + 4]                 ;add MSB(i + 1)
 0648 040D         add   [CSD_wDenom + 0], A                     ;save result
 064A           
 064A              ;----- calculate numerator (i+1) - (i-1)
 064A 512D         mov   A, [CSD_waCentroid + 5]                 ;LSB(i+1)
 064C 1229         sub   A, [CSD_waCentroid + 1]                 ;sub LSB(i-1)
 064E 1E1400       sbb   [CSD_dMultTempX + 1], 0                 ;save borrow
 0651 5315         mov   [CSD_dMultTempX + 2], A                 ;save result
 0653           
 0653 512C         mov   A, [CSD_waCentroid + 4]                 ;MSB(i+1)
 0655 1228         sub   A, [CSD_waCentroid + 0]                 ;sub MSB(i-1)
 0657 0414         add   [CSD_dMultTempX + 1], A                 ;save result
 0659           
 0659 901B         call  CSD_div_24_16_24                        ; calculate Sum(Si*i)/Sum(Si)
 065B 5B           mov   A, X
 065C 120A         sub   A, [CSD_bStartIndex]
 065E 67           asr   A
 065F 0415         add   [CSD_dMultTempX + 2], A                 ;
 0661           
 0661 471580       tst   [CSD_dMultTempX + 2], 80h
 0664 A009         jz .Mult
 0666           
 0666 5106         mov   A, [CSD_bEndOfArray]
 0668 120A         sub   A, [CSD_bStartIndex]
 066A 67           asr   A
 066B 74           inc   A
 066C 0415         add   [CSD_dMultTempX + 2], A                 ;
 066E           
 066E           .Mult:
 066E 906C         call  CSD_mul_16x16_32                       ; dMultTempY contains calculated coordinate (two MSB)
 0670           
 0670 5117         mov    A, [CSD_dMultTempY]                    ; Returns result through X an d A
 0672 5C           mov    X, A
 0673 5118         mov    A, [CSD_dMultTempY+1]
 0675           
 0675 7F           ret
 0676           .ENDSECTION
 0676           
 0676           .SECTION
 0676           ;-----------------------------------------------------------------------------
 0676           ;  FUNCTION NAME: CSD_div_24_16_24
 0676           ;  DESCRIPTION:
 0676           ;  Applies 24-bit signed result of 24-bit signed operands division
 0676           ;-----------------------------------------------------------------------------
 0676           ;  ARGUMENTS:
 0676           ;   (MSB)[dMultTempX+1][dMultTempX+2][dMultTempX+3](LSB) - first 24-bit signed operand of division
 0676           ;                                    (dividend)
 0676           ;   (MSB)[wDenom][wDenom+1](LSB) - second 16-bit unsigned operand of division
 0676           ;                                     (divisor)
 0676           ;  RETURNS:   (MSB)[dMultTempX+1][dMultTempX+2][dMultTempX+3](LSB) - 24-bit signed operand of division
 0676           ;                                    (dividend)
 0676           ;-----------------------------------------------------------------------------
 0676            CSD_div_24_16_24:
 0676           _CSD_div_24_16_24:
 0676 50FF          mov   A,0xFF
 0678 3C1480        cmp   [CSD_dMultTempX + 1],0x80
 067B C011          jc    .L1                         ;check sign of operand 1
 067D 3416          xor   [CSD_dMultTempX + 3],A            ;unsigned convertation of operand 1 (inversion + 1)
 067F 7616          inc   [CSD_dMultTempX + 3]
 0681 3415          xor   [CSD_dMultTempX + 2],A
 0683 0E1500        adc   [CSD_dMultTempX + 2],0x00
 0686 3414          xor   [CSD_dMultTempX + 1],A
 0688 0E1400        adc   [CSD_dMultTempX + 1],0x00
 068B 5313          mov   [CSD_dMultTempX + 0], A
 068D           
 068D           .L1:
 068D 5000          mov   A,0x00
 068F 5317          mov   [CSD_dMultTempY + 0],A  ;additional temporary memory for calculations
 0691 5318          mov   [CSD_dMultTempY + 1],A
 0693 5319          mov   [CSD_dMultTempY + 2],A
 0695 531A          mov   [CSD_dMultTempY + 3],A
 0697           
 0697 552218        mov   [CSD_bCurPkPos], 24          ;amount of cycles divider procedure
 069A           
 069A                   ;Begin of divider procedure
 069A           j4_1:
 069A 6516          asl   [CSD_dMultTempX + 3]
 069C 6B15          rlc   [CSD_dMultTempX + 2]
 069E 6B14          rlc   [CSD_dMultTempX + 1]
 06A0           
 06A0 6B1A          rlc   [CSD_dMultTempY + 3]
 06A2 6B19          rlc   [CSD_dMultTempY + 2]
 06A4 6B18          rlc   [CSD_dMultTempY + 1]
 06A6           
 06A6 511A          mov   A,[CSD_dMultTempY + 3]
 06A8 1A0E          sbb   A,[CSD_wDenom + 1]
 06AA 5119          mov   A,[CSD_dMultTempY + 2]
 06AC 1A0D          sbb   A,[CSD_wDenom + 0]
 06AE 5118          mov   A,[CSD_dMultTempY + 1]
 06B0 1900          sbb   A, 0
 06B2 C00D          jc    j4_2
 06B4 5318          mov   [CSD_dMultTempY + 1],A
 06B6 510E          mov   A,[CSD_wDenom + 1]
 06B8 141A          sub   [CSD_dMultTempY + 3],A
 06BA 510D          mov   A,[CSD_wDenom + 0]
 06BC 1C19          sbb   [CSD_dMultTempY + 2],A
 06BE 7616          inc   [CSD_dMultTempX + 3]
 06C0           j4_2:
 06C0 7A22          dec   [CSD_bCurPkPos]
 06C2 BFD7          jnz   j4_1
 06C4           
 06C4               ;End of divider procedure
 06C4 50FF          mov    A, 0xFF
 06C6 3C1380        cmp   [CSD_dMultTempX + 0],0x80
 06C9 C011          jc    .L2                         ;check sign of result
 06CB 3416          xor   [CSD_dMultTempX + 3],A            ;unsigned convertation of operand 1
 06CD 7616          inc   [CSD_dMultTempX + 3]
 06CF 3415          xor   [CSD_dMultTempX + 2],A
 06D1 0E1500        adc   [CSD_dMultTempX + 2],0x00
 06D4 3414          xor   [CSD_dMultTempX + 1],A
 06D6 0E1400        adc   [CSD_dMultTempX + 1],0x00
 06D9 3413          xor   [CSD_dMultTempX + 0],A
 06DB           .L2:
 06DB           
 06DB 7F            ret
 06DC           .ENDSECTION
 06DC           
 06DC           .SECTION
 06DC           ;-----------------------------------------------------------------------------
 06DC           ;  FRAGMENT NAME: CSD_mul_16x16_32
 06DC           ;  DESCRIPTION:
 06DC           ;      Ancillary fragment for integer fastcall16 functions. Applies 32-bit
 06DC           ;      unsigned result of two 16-bit unsigned operands multiplication
 06DC           ;-----------------------------------------------------------------------------
 06DC           ;  ARGUMENTS:
 06DC           ;      (MSB)[dMultTempX+2][dMultTempX+3](LSB) - 16-bit unsigned multiplier (first operand)
 06DC           ;     wCurPkValue - 16-bit unsigned multiplicand (second operand)
 06DC           ;  RETURNS:
 06DC           ;      (MSB)[dMultTempY][dMultTempY+1][wCurPkValue + 0][wCurPkValue + 1](LSB) - 32-bit unsigned multiplication result
 06DC           ;-----------------------------------------------------------------------------
 06DC            CSD_mul_16x16_32:
 06DC           _CSD_mul_16x16_32:
 06DC 5000          mov   A,0x00
 06DE 5317          mov   [CSD_dMultTempY + 0],A                 ; clear LSB of result
 06E0 5318          mov   [CSD_dMultTempY + 1],A               ; clear MSB of result
 06E2           
 06E2 0110          add   A,0x10                   ;clear CARRY-bit and
 06E4 5322          mov   [CSD_bCurPkPos],A                 ;init loop counter
 06E6           
 06E6           .jLab2:
 06E6 472101        tst   [CSD_wCurPkValue + 1],0x01
 06E9 A009          jz    .jLab1
 06EB 5116          mov   A,[CSD_dMultTempX+3]               ;if [wTmp2+LSB].0=1 then result+=first operand
 06ED 0418          add   [CSD_dMultTempY+1],A
 06EF 5115          mov   A,[CSD_dMultTempX+2]
 06F1 0C17          adc   [CSD_dMultTempY],A
 06F3           .jLab1:
 06F3 6E17          rrc   [CSD_dMultTempY]                 ; 1-bit right shift of second operand
 06F5 6E18          rrc   [CSD_dMultTempY+1]
 06F7 6E20          rrc   [CSD_wCurPkValue + 0]               ; 1-bit left shift of first operand
 06F9 6E21          rrc   [CSD_wCurPkValue + 1]
 06FB 7A22          dec   [CSD_bCurPkPos]               ; decrement loop counter
 06FD BFE8          jnz   .jLab2
 06FF           
 06FF 7F            ret
 0700           .ENDSECTION
 0700           
                ENDIF
