// Seed: 579855170
module module_0 (
    output uwire id_0,
    input supply0 id_1
    , id_12,
    output uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7,
    input tri1 id_8,
    input wor id_9,
    output wire id_10
);
  parameter id_13 = 1;
  assign id_10 = -1;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output logic id_5,
    input tri1 id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    output wor id_11,
    output wor id_12,
    output tri id_13,
    output tri id_14,
    output supply1 id_15,
    input supply0 id_16,
    input tri id_17,
    output tri id_18
);
  always @(posedge ~id_8 > -1) begin : LABEL_0
    id_5 <= -1'b0;
  end
  module_0 modCall_1 (
      id_18,
      id_10,
      id_12,
      id_11,
      id_1,
      id_12,
      id_4,
      id_14,
      id_2,
      id_3,
      id_14
  );
  assign modCall_1.id_8 = 0;
endmodule
