# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../rv32i.srcs/sources_1/new" \
"tb_top_func_impl.v" \
"../../../../../rv32i.srcs/sim_1/new/tb_top.v" \

# Do not sort compile order
nosort
