<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2020" />
<meta name="DC.rights.owner" content="(C) Copyright 2020" />
<meta name="DC.Type" content="TaskTopic" />
<meta name="DC.Title" content="Debugging with Assertions" />
<meta name="abstract" content="Run the simulation and debug the assertion failure." />
<meta name="description" content="Run the simulation and debug the assertion failure." />
<meta name="prodname" content="Questa SIM Tutorial" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Mentor Graphics Corporation 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2020-03-05" />
<meta name="VariantPrefix" content="Q" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="Including Support for Questa SV/AFV" />
<meta name="SourceHandle" content="questa_sim_tut" />
<meta name="SoftwareVersionNum" content="2020.4" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="none" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="questa_sim_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="none" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Questa® SIM Tutorial" />
<meta name="CSHelp" content="no" />
<meta name="CSDSearchKeywords" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="mti2020" />
<meta name="BookcaseHandle" content="_bk_questa_sim" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="HighlightChanges" content="none" />
<meta name="HighlightColor" content="Pale Green" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id68f920e1-1abb-473a-8c5a-8cb522cc940f" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Debugging with Assertions</title>
<link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Debugging with Assertions" />
<meta name="attributes" content="product.version.2020.4,sort.order.040,doc.type.documentation.user,product.id.P10593,product.id.P11633,product.id.P11632," />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.2.009" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id68f920e1-1abb-473a-8c5a-8cb522cc940f">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Debugging
with Assertions</h1>
<div class="body taskbody TaskBody"><div class="abstract TaskAbstract"><span class="shortdesc">Run the
simulation and debug the assertion failure.</span>
</div>
<div class="tasklabel"><h2 class="sectiontitle tasklabel">Procedure</h2></div><ol class="ol steps"><li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id9e927a0e-22a4-4871-a56d-870dcdc1eee3"><span class="ph cmd">Run the
simulation with assertion failure tracking enabled.</span><ol type="a" class="ol substeps"><li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id7dcd32a6-43f6-4d23-bba0-7e2be6ecd94c"><span class="ph cmd">Enter
“run -all” at the <span class="ph fmvar:ProductName">Questa SIM</span> prompt
of the Transcript window. </span></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id0d76e18c-c88f-43c4-90bd-f4cc456f1e1b"><span class="ph cmd">When the
simulator stops, enter “run 0.”</span><div class="itemgroup info SubStepInfo"><p class="p">The “run
0” command is needed to print any assertion messages when the assertion failure
action is set to Break. The reason this happens is due to scheduling.
The "break" must occur in the active event queue. However, assertion
messages are scheduled in the observed region. The observed region
is later in the time step. The “run 0” command takes you to the
end of the time step.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id99a5972c-d790-4050-af52-9d9a62269899"><span class="ph cmd">Verify
the output of the Transcript window (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__idb7d7821b-9d6d-4b3b-abc5-31ff64318f1c">Figure 1</a>). </span><div class="itemgroup info StepInfo"><p class="p">Notice that the assertion failure message
gives an indication of the failing expression. This feature is enabled
when the -assertdebug argument is used with the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> command at invocation. (This command
is in the<span class="ph filepath"> assert.do</span> file.)</p>
<div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idb7d7821b-9d6d-4b3b-abc5-31ff64318f1c"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Assertion Failure
Message in the Transcript </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/assertion_fail_msg.gif" /></div><br /></div>
</div></li>
<li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idb3f9fe0c-18bb-46ad-ae43-8f785d8fb838"><span class="ph cmd">View the
assertion failure in the Assertions window.</span><div class="itemgroup info StepInfo"><p class="p">The failed
assertion is highlighted and ’1’ is displayed in the Failure Count
column for that assertion in the Verilog design (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id587b2c9a-73ba-4608-b47c-02668c34a41d">Figure 2</a>).</p>
<div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id587b2c9a-73ba-4608-b47c-02668c34a41d"><span class="figcap"><span class="fig--title-label">Figure 2. </span>Assertions Tab Shows
Failure Count </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/intrleaver_assert_fail.gif" /></div><br /></div>
</div></li>
<li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id0ce00968-456f-49db-bfd6-f9932dd93cfc"><span class="ph cmd">Examine
the <span class="ph filepath">fifo_shift_ram_props.v</span> source code view.
The <span class="ph filepath">fifo_shift_ram.v</span> tab should be open, as
shown in <a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id9c3a027e-4e3e-474b-8a59-9a6f98db8b12">Figure 3</a>.</span><div class="itemgroup info StepInfo"><p class="p">The simulation
breaks on line 44 of the fifo_shift_ram.v module because the assertion on
that line has failed. A blue arrow points to the failed assertion. </p>
<div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id9c3a027e-4e3e-474b-8a59-9a6f98db8b12"><span class="figcap"><span class="fig--title-label">Figure 3. </span>Simulation Stopped
at Blue Pointer </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/source_assert_fail.gif" /></div><br /></div>
<p class="p">The parameterized
property definition starts on line 29.</p>
</div><ol type="a" class="ol substeps"><li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id99e0657d-1ac3-4c64-b1aa-7ebb60c7068f"><span class="ph cmd">In the <span class="ph filepath">fifo_shift_ram.v</span> source
code view, scroll to the property definition that starts on line
29.</span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id0df0e33d-a53e-4f14-b94a-8386d7d3c22f"><span class="figcap"><span class="fig--title-label">Figure 4. </span>Assertion Property
Definition</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/assert_property.gif" /></div><br /></div>
<p class="p">The property
states that whenever the <span class="ph FontProperty emphasis">we</span> signal
(push[10]) is asserted, in the same cycle:</p>
<ul class="ul"><li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id91a2f6ea-cd82-4f03-ac44-1208e4f8cf5c"><p class="p">the
ram address bus, addra should be equal to the write address bus
for level 11 (waddr[11]) </p>
</li>
<li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id738aa697-d8c1-496f-bbdd-af9abd89ab61"><p class="p">and,
waddr[11] should be within the range of 1536 to 1722. </p>
</li>
</ul>
<p class="p">In the
next cycle:</p>
<ul class="ul"><li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idedb2c861-eaff-4b9d-a06e-b54496bda399"><p class="p"><span class="ph FontProperty emphasis">we</span> should
be de-asserted, </p>
</li>
<li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id4d54e10b-81d0-4a7e-bb5e-f6b64c8c9866"><p class="p">and,
the next value of waddr[11] should still be within the range 1536
to 1722.</p>
</li>
</ul>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__ida66bfe99-26ce-4e2e-9561-3628bf3bc944"><span class="ph cmd">Click
the Wave tab to search for and view the assertion failure in the
Wave window.</span><ol type="a" class="ol substeps"><li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id78fa4f68-3987-4a29-8cd2-4d23ddac83eb"><span class="ph cmd">Select <span class="ph menucascade"><span class="ph uicontrol">Edit</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Find</span></span> to
display the search bar in the Wave window.</span></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id41777ac3-4d7a-43cf-890e-983edab1b2e5"><span class="ph cmd">In the
search bar, select <span class="ph menucascade"><span class="ph uicontrol">Search For</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Value</span></span> (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id90e995cb-5b67-4ba9-991b-17a30ac67e4e">Figure 5</a>).</span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id90e995cb-5b67-4ba9-991b-17a30ac67e4e"><span class="figcap"><span class="fig--title-label">Figure 5. </span>Search For Value</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/assertions_search_fail.gif" /></div><br /></div>
</div></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__ida3f4de91-3b92-496a-be1a-7b84840ad7e9"><span class="ph cmd">In the
search bar text entry box enter: <span class="ph uicontrol">fail</span>. The
search begins as you type, and will highlight the FAIL value.</span><div class="itemgroup info SubStepInfo"><p class="p">The inverted
red triangle in the waveform view indicates an assertion failure (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id45319aee-6484-48d1-ba0c-2532e5c9655d">Figure 6</a>).</p>
<div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id45319aee-6484-48d1-ba0c-2532e5c9655d"><span class="figcap"><span class="fig--title-label">Figure 6. </span>Inverted Red Triangle
Indicates Assertion Failure </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/wave_assertion_fail.gif" /></div><br /></div>
<ul class="ul"><li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idd2ce763e-3f9c-4d33-bf1c-3009d109246a"><p class="p">The
green "midline" indicates where the assertion is active while the
low blue line indicates where the assertion is inactive. </p>
</li>
<li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id395ab3d9-b3a1-46c7-baeb-3a8fb0dc987e"><p class="p">Blue
squares indicate where assertion threads start. </p>
</li>
<li class="li" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idc6a4afc2-a259-47fe-b4c2-257f19e6264a"><p class="p">Green triangles indicate assertion passes.
Passes are only displayed when the ‑assertdebug argument for the <a class="xref Link" href="../../questa_sim_ref/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'vsim', 'questa_sim_ref'); return false;">vsim</a> command is used at invocation (see the <span class="ph filepath">assert.do</span> file).</p>
</li>
</ul>
</div></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idda65c1c6-9ddd-4875-8a5c-0d943fbc5970"><span class="ph cmd">Expand
the assert_ram_write_check_10 assertion (click the + sign next to
it) in the Wave window and zoom in. </span></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id3fda9f41-4e55-4ab1-8ee9-ff2cdb10ddeb"><span class="ph cmd">Change
the radix of <span class="ph filepath">addra</span> and <span class="ph filepath">waddr</span> to
“Unsigned” by selecting both signals, right-clicking the selected
signals, then selecting <span class="ph menucascade"><span class="ph uicontrol">Radix</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Unsigned</span></span> from the popup menu (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id0b55a3f9-b5cb-4181-90b0-424853eb6e18">Figure 7</a>).</span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id0b55a3f9-b5cb-4181-90b0-424853eb6e18"><span class="figcap"><span class="fig--title-label">Figure 7. </span>Setting the Radix</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/radix_unsigned.gif" /></div><br /></div>
<p class="p">As you
can see in <a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id601b1f34-f4ee-4e0c-9994-8757adf2fbd1">Figure 8</a>, the value of waddr[11] has incremented
to 1723 which is out of the allowable address range. Remember, in
the Transcript message for the assertion violation, the failing
expression indicated that waddr[11] was out of range.</p>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id201144f9-c7f2-4380-ac03-e85ca17077d0"><span class="ph cmd">Examine
the signal in the Dataflow window.</span><ol type="a" class="ol substeps"><li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__ide71a969a-6b5c-4710-93ce-3366c60d4058"><span class="ph cmd">Expand
the <span class="ph filepath">waddr</span> signal by clicking the + sign next
to it, then scroll to the waddr[11] signal (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id601b1f34-f4ee-4e0c-9994-8757adf2fbd1">Figure 8</a>). </span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id601b1f34-f4ee-4e0c-9994-8757adf2fbd1"><span class="figcap"><span class="fig--title-label">Figure 8. </span>Diagnosing Assertion
Failure in the Wave Window</span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/wave_failure.gif" /></div><br /></div>
</div></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id5ce4c328-f193-45d0-82d6-306b2db58745"><span class="ph cmd">Click
the waddr[11] signal to select it, then select <span class="ph menucascade"><span class="ph uicontrol">Add</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">To Dataflow</span><abbr title="and then"> &gt; </abbr><span class="ph uicontrol">Selected Items</span></span> from
the menus.</span><div class="itemgroup info SubStepInfo"><p class="p">This opens
the selected signal in the Dataflow window. </p>
<p class="p">The <span class="ph filepath">waddr[11]</span> signal
will be highlighted, as shown in <a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id1fa8bd01-5a68-49c3-82ca-52495d88e697">Figure 9</a>, and the block shown is
the ALWAYS procedure.</p>
<div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id1fa8bd01-5a68-49c3-82ca-52495d88e697"><span class="figcap"><span class="fig--title-label">Figure 9. </span>The waddr11 Signal
in the Dataflow Window </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/dataflow_waddr11.gif" /></div><br /></div>
</div></li>
<li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idfd8d6778-b9df-406c-aff4-5de8588784e6"><span class="ph cmd">Double-click
the ALWAYS block in the Dataflow window. The <span class="ph filepath">fifo_shift_ram.v</span> source
code view will open automatically, with a blue arrow pointing to
the code for the block (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__idc201eae7-f61d-4f40-a2af-892b1c8cf264">Figure 10</a>). </span><div class="itemgroup info SubStepInfo"><div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__idc201eae7-f61d-4f40-a2af-892b1c8cf264"><span class="figcap"><span class="fig--title-label">Figure 10. </span>Source Code for the
ALWAYS Block </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/source_always_block.gif" /></div><br /></div>
<p class="p">If you
scroll down to the case covering waddr[11] you can see that the
upper address range for resetting waddr[11] has been incorrectly
specified as 11’1724 instead of 11’1722 (<a class="xref fm:Figure" href="#id68f920e1-1abb-473a-8c5a-8cb522cc940f__id5a1966a1-56bd-4703-8e4b-ab82ef0b297e">Figure 11</a>). This is the cause of the error.</p>
<div class="fig fignone" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id5a1966a1-56bd-4703-8e4b-ab82ef0b297e"><span class="figcap"><span class="fig--title-label">Figure 11. </span>Source Code for waddr[11] </span><br /><div class="imagecenter"><img class="image imagecenter fmdpi:100" src="../graphics/source_waddr11.gif" /></div><br /></div>
</div></li>
</ol>
</li>
<li class="li step stepexpand" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id07e09d72-ff20-4e06-af2a-25a1fbfce21c"><span class="ph cmd">Quit the
simulation.</span><ol type="a" class="ol substeps"><li class="li substep" id="id68f920e1-1abb-473a-8c5a-8cb522cc940f__id6fadc0bd-ee7a-4c00-b63c-8f99caa10e89"><span class="ph cmd">Enter
quit -sim at the <span class="ph fmvar:ProductName">Questa SIM</span> prompt.</span></li>
</ol>
</li>
</ol>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_SystemverilogAssertionsFunctionalCoverage_id57bc47ee.html" title="This lesson provides a step-by-step introduction to functional hardware verification using SystemVerilog assertion and functional coverage capabilities.">SystemVerilog Assertions and Functional Coverage</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "questa_sim_tut"
                DocTitle = "Questa® SIM Tutorial"
                PageTitle = "Debugging with Assertions"
                Copyright = "2020"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/TaskTop_DebuggingAssertions_id68f920e1.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Questa® SIM Tutorial Software Version 2020.4<br />Unpublished work. © Siemens 2020<br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>