Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: watermark_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "watermark_display.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "watermark_display"
Output Format                      : NGC
Target Device                      : xc6vlx130tl-1L-ff1156

---- Source Options
Top Module Name                    : watermark_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\s\Desktop\Watermarking\test\total.vhd" into library work
Parsing entity <WGC>.
Parsing architecture <Behavioral> of entity <wgc>.
Parsing VHDL file "C:\Users\s\Desktop\Watermarking\test\LFSR.vhd" into library work
Parsing entity <LFSR>.
Parsing architecture <Behavioral> of entity <lfsr>.
Parsing VHDL file "C:\Users\s\Desktop\Watermarking\test\ipcore_dir\ipcore.vhd" into library work
Parsing entity <ipcore>.
Parsing architecture <ipcore_a> of entity <ipcore>.
Parsing VHDL file "C:\Users\s\Desktop\Watermarking\test\h_watermark.vhd" into library work
Parsing entity <IP_watermark>.
Parsing architecture <Behavioral> of entity <ip_watermark>.
Parsing VHDL file "C:\Users\s\Desktop\Watermarking\output_verification\watermark_extraction.vhd" into library work
Parsing entity <watermark_extraction>.
Parsing architecture <Behavioral> of entity <watermark_extraction>.
Parsing VHDL file "C:\Users\s\Desktop\Watermarking\output_verification\watermark_display.vhd" into library work
Parsing entity <watermark_display>.
Parsing architecture <Behavioral> of entity <watermark_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <watermark_display> (architecture <Behavioral>) from library <work>.

Elaborating entity <watermark_extraction> (architecture <Behavioral>) from library <work>.

Elaborating entity <IP_watermark> (architecture <Behavioral>) from library <work>.

Elaborating entity <WGC> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\s\Desktop\Watermarking\test\total.vhd" Line 38: Assignment to shift_reg ignored, since the identifier is never used

Elaborating entity <LFSR> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\s\Desktop\Watermarking\test\LFSR.vhd" Line 47: shift should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\s\Desktop\Watermarking\test\LFSR.vhd" Line 48: shift should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\s\Desktop\Watermarking\test\LFSR.vhd" Line 49: u1 should be on the sensitivity list of the process

Elaborating entity <ipcore> (architecture <ipcore_a>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\s\Desktop\Watermarking\test\h_watermark.vhd" Line 168: p should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <watermark_display>.
    Related source file is "c:/users/s/desktop/watermarking/output_verification/watermark_display.vhd".
    Found 4-bit register for signal <counter>.
    Found 5-bit register for signal <count>.
    Found 8-bit register for signal <integer_watermark>.
    Found 8-bit register for signal <watermark_char<8>>.
    Found 8-bit register for signal <watermark_char<7>>.
    Found 8-bit register for signal <watermark_char<6>>.
    Found 8-bit register for signal <watermark_char<5>>.
    Found 8-bit register for signal <watermark_char<4>>.
    Found 8-bit register for signal <watermark_char<3>>.
    Found 8-bit register for signal <watermark_char<2>>.
    Found 8-bit register for signal <watermark_char<1>>.
    Found 8-bit register for signal <watermark<8>>.
    Found 8-bit register for signal <watermark<7>>.
    Found 8-bit register for signal <watermark<6>>.
    Found 8-bit register for signal <watermark<5>>.
    Found 8-bit register for signal <watermark<4>>.
    Found 8-bit register for signal <watermark<3>>.
    Found 8-bit register for signal <watermark<2>>.
    Found 8-bit register for signal <watermark<1>>.
    Found 5-bit adder for signal <count[4]_GND_6_o_add_0_OUT> created at line 1241.
    Found 4-bit adder for signal <counter[3]_GND_6_o_add_2_OUT> created at line 1241.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal binary_data may hinder XST clustering optimizations.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 145 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <watermark_display> synthesized.

Synthesizing Unit <watermark_extraction>.
    Related source file is "c:/users/s/desktop/watermarking/output_verification/watermark_extraction.vhd".
INFO:Xst:3210 - "c:/users/s/desktop/watermarking/output_verification/watermark_extraction.vhd" line 62: Output port <output_dev> of the instance <IP_w> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/s/desktop/watermarking/output_verification/watermark_extraction.vhd" line 62: Output port <read> of the instance <IP_w> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <count>.
    Found 4-bit register for signal <counter>.
    Found 8-bit register for signal <shift_register>.
    Found 8-bit register for signal <binary_data>.
    Found 1-bit register for signal <switch>.
    Found 1-bit register for signal <watermark_bit>.
    Found 4-bit adder for signal <count[3]_GND_7_o_add_0_OUT> created at line 1241.
    Found 4-bit adder for signal <counter[3]_GND_7_o_add_3_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <watermark_extraction> synthesized.

Synthesizing Unit <IP_watermark>.
    Related source file is "c:/users/s/desktop/watermarking/test/h_watermark.vhd".
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <switch>.
    Found 1-bit register for signal <output_mark>.
    Found 3-bit register for signal <counter>.
    Found 8-bit register for signal <pass>.
    Found 1-bit register for signal <read>.
    Found 4-bit adder for signal <count[3]_GND_8_o_add_0_OUT> created at line 1241.
    Found 3-bit adder for signal <counter[2]_GND_8_o_add_9_OUT> created at line 1241.
    Found 1-bit 8-to-1 multiplexer for signal <counter[2]_output[7]_Mux_4_o> created at line 183.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<35>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<34>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<33>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<32>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <output_dev<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  36 Latch(s).
	inferred  57 Multiplexer(s).
Unit <IP_watermark> synthesized.

Synthesizing Unit <WGC>.
    Related source file is "c:/users/s/desktop/watermarking/test/total.vhd".
    Found 8-bit register for signal <symbol>.
    Found 1-bit register for signal <load>.
    Found 1-bit register for signal <WGC_output>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <WGC> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "c:/users/s/desktop/watermarking/test/lfsr.vhd".
    Found 4-bit register for signal <shift>.
    Found 1-bit register for signal <u3>.
    Found 1-bit register for signal <u1>.
    Found 1-bit register for signal <u2>.
    Found 1-bit register for signal <x0>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
# Registers                                            : 60
 1-bit register                                        : 25
 3-bit register                                        : 1
 4-bit register                                        : 5
 5-bit register                                        : 1
 8-bit register                                        : 28
# Latches                                              : 36
 1-bit latch                                           : 36
# Multiplexers                                         : 70
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <IP_watermark>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <IP_watermark> synthesized (advanced).

Synthesizing (advanced) Unit <watermark_display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <watermark_display> synthesized (advanced).

Synthesizing (advanced) Unit <watermark_extraction>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <watermark_extraction> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 3-bit up counter                                      : 1
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
# Registers                                            : 253
 Flip-Flops                                            : 253
# Multiplexers                                         : 120
 1-bit 2-to-1 multiplexer                              : 118
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Virtex6 Lower Power asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    x0 in unit <LFSR>
    u2 in unit <LFSR>
    u1 in unit <LFSR>

WARNING:Xst:2016 - Found a loop when searching source clock on port 'rst_test_mode_OR_13_o:rst_test_mode_OR_13_o'
Last warning will be issued only once.

Optimizing unit <watermark_display> ...

Optimizing unit <watermark_extraction> ...

Optimizing unit <IP_watermark> ...

Optimizing unit <WGC> ...

Optimizing unit <LFSR> ...
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_0> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_2> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_3> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_1> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_5> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_6> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_4> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_7> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_8> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_9> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_10> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_12> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_13> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_11> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_14> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_15> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_16> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_17> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_19> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_20> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_18> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_21> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_22> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_23> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_24> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_26> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_27> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_25> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_29> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_30> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_28> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_32> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_33> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_31> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_34> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/output_dev_35> of sequential type is unconnected in block <watermark_display>.
WARNING:Xst:2677 - Node <WM_E/IP_w/read> of sequential type is unconnected in block <watermark_display>.
INFO:Xst:2261 - The FF/Latch <count_0> in Unit <watermark_display> is equivalent to the following FF/Latch, which will be removed : <WM_E/IP_w/count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block watermark_display, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 278
 Flip-Flops                                            : 278

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : watermark_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 220
#      INV                         : 4
#      LUT2                        : 15
#      LUT3                        : 136
#      LUT4                        : 15
#      LUT5                        : 28
#      LUT6                        : 21
#      VCC                         : 1
# FlipFlops/Latches                : 281
#      FDC                         : 24
#      FDCE                        : 103
#      FDE                         : 138
#      FDP                         : 13
#      LDC                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 111
#      IBUF                        : 39
#      OBUF                        : 72
# Others                           : 1
#      ipcore                      : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx130tlff1156-1l 


Slice Logic Utilization: 
 Number of Slice Registers:             281  out of  160000     0%  
 Number of Slice LUTs:                  219  out of  80000     0%  
    Number used as Logic:               219  out of  80000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    308
   Number with an unused Flip Flop:      27  out of    308     8%  
   Number with an unused LUT:            89  out of    308    28%  
   Number of fully used LUT-FF pairs:   192  out of    308    62%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                         112
 Number of bonded IOBs:                 112  out of    600    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------+-------------------------------+-------+
Clock Signal                                                                     | Clock buffer(FF name)         | Load  |
---------------------------------------------------------------------------------+-------------------------------+-------+
clk                                                                              | BUFGP                         | 278   |
WM_E/IP_w/PRSG/reset_u1_AND_13_o(WM_E/IP_w/PRSG/reset_u1_AND_13_o1:O)            | NONE(*)(WM_E/IP_w/PRSG/x0_LDC)| 1     |
WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o(WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o1:O)| NONE(*)(WM_E/IP_w/PRSG/u2_LDC)| 1     |
WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o(WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o1:O)  | NONE(*)(WM_E/IP_w/PRSG/u1_LDC)| 1     |
---------------------------------------------------------------------------------+-------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.016ns (Maximum Frequency: 496.032MHz)
   Minimum input arrival time before clock: 1.668ns
   Maximum output required time after clock: 0.688ns
   Maximum combinational path delay: 0.605ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.016ns (frequency: 496.032MHz)
  Total number of paths / destination ports: 1785 / 516
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 2)
  Source:            WM_E/IP_w/PRSG/u2_P (FF)
  Destination:       WM_E/IP_w/PRSG/x0_C (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: WM_E/IP_w/PRSG/u2_P to WM_E/IP_w/PRSG/x0_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.280   0.483  WM_E/IP_w/PRSG/u2_P (WM_E/IP_w/PRSG/u2_P)
     LUT3:I1->O            2   0.053   0.422  WM_E/IP_w/PRSG/u21 (WM_E/IP_w/PRSG/u2)
     LUT5:I4->O            2   0.053   0.405  WM_E/IP_w/PRSG/reset_u1_AND_14_o1 (WM_E/IP_w/PRSG/reset_u1_AND_14_o)
     FDC:CLR                   0.320          WM_E/IP_w/PRSG/x0_C
    ----------------------------------------
    Total                      2.016ns (0.706ns logic, 1.310ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 434 / 422
-------------------------------------------------------------------------
Offset:              1.668ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       WM_E/IP_w/PRSG/u2_C (FF)
  Destination Clock: clk rising

  Data Path: rst to WM_E/IP_w/PRSG/u2_C
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.003   0.887  rst_IBUF (rst_IBUF)
     LUT5:I0->O            2   0.053   0.405  WM_E/IP_w/PRSG/reset_shift[0]_AND_12_o1 (WM_E/IP_w/PRSG/reset_shift[0]_AND_12_o)
     FDC:CLR                   0.320          WM_E/IP_w/PRSG/u2_C
    ----------------------------------------
    Total                      1.668ns (0.376ns logic, 1.292ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'WM_E/IP_w/PRSG/reset_u1_AND_13_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.557ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       WM_E/IP_w/PRSG/x0_LDC (LATCH)
  Destination Clock: WM_E/IP_w/PRSG/reset_u1_AND_13_o falling

  Data Path: rst to WM_E/IP_w/PRSG/x0_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.003   0.776  rst_IBUF (rst_IBUF)
     LUT5:I1->O            2   0.053   0.405  WM_E/IP_w/PRSG/reset_u1_AND_14_o1 (WM_E/IP_w/PRSG/reset_u1_AND_14_o)
     LDC:CLR                   0.320          WM_E/IP_w/PRSG/x0_LDC
    ----------------------------------------
    Total                      1.557ns (0.376ns logic, 1.181ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.668ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       WM_E/IP_w/PRSG/u2_LDC (LATCH)
  Destination Clock: WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o falling

  Data Path: rst to WM_E/IP_w/PRSG/u2_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.003   0.887  rst_IBUF (rst_IBUF)
     LUT5:I0->O            2   0.053   0.405  WM_E/IP_w/PRSG/reset_shift[0]_AND_12_o1 (WM_E/IP_w/PRSG/reset_shift[0]_AND_12_o)
     LDC:CLR                   0.320          WM_E/IP_w/PRSG/u2_LDC
    ----------------------------------------
    Total                      1.668ns (0.376ns logic, 1.292ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.509ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       WM_E/IP_w/PRSG/u1_LDC (LATCH)
  Destination Clock: WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o falling

  Data Path: rst to WM_E/IP_w/PRSG/u1_LDC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           133   0.003   0.728  rst_IBUF (rst_IBUF)
     LUT3:I0->O            2   0.053   0.405  WM_E/IP_w/PRSG/reset_shift[3]_AND_10_o1 (WM_E/IP_w/PRSG/reset_shift[3]_AND_10_o)
     LDC:CLR                   0.320          WM_E/IP_w/PRSG/u1_LDC
    ----------------------------------------
    Total                      1.509ns (0.376ns logic, 1.133ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Offset:              0.688ns (Levels of Logic = 1)
  Source:            WM_E/binary_data_7 (FF)
  Destination:       binary_data<7> (PAD)
  Source Clock:      clk rising

  Data Path: WM_E/binary_data_7 to binary_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.280   0.405  WM_E/binary_data_7 (WM_E/binary_data_7)
     OBUF:I->O                 0.003          binary_data_7_OBUF (binary_data<7>)
    ----------------------------------------
    Total                      0.688ns (0.283ns logic, 0.405ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Delay:               0.605ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       WM_E/IP_w/general:clk (PAD)

  Data Path: clk to WM_E/IP_w/general:clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O          278   0.000   0.605  clk_BUFGP (clk_BUFGP)
    ipcore:clk                 0.000          WM_E/IP_w/general
    ----------------------------------------
    Total                      0.605ns (0.000ns logic, 0.605ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.679|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.575|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WM_E/IP_w/PRSG/reset_u1_AND_13_o
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o|         |         |    2.094|         |
WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o |         |         |    1.786|         |
clk                                   |         |         |    2.016|         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
WM_E/IP_w/PRSG/reset_shift[0]_AND_11_o|         |    2.094|         |         |
WM_E/IP_w/PRSG/reset_shift[3]_AND_9_o |         |    1.786|         |         |
WM_E/IP_w/PRSG/reset_u1_AND_13_o      |         |    0.888|         |         |
clk                                   |    2.016|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.54 secs
 
--> 

Total memory usage is 271080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   79 (   0 filtered)
Number of infos    :    5 (   0 filtered)

