#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Wed Jun 01 17:57:32 2022

#Implementation: SBCTI22WORK3_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Synthesizing work.top.bdf_type.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":50:7:50:21|Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":60:17:60:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":95:1:95:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":110:9:110:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":101:9:101:16|Referenced variable vccin_ok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":98:8:98:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd":97:2:97:3|Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":9:7:9:24|Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":21:17:21:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":38:1:38:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":53:9:53:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":44:9:44:20|Referenced variable rsmrst_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":41:8:41:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd":40:2:40:3|Latch generated from process for signal RSMRSTn; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":21:7:21:21|Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":29:17:29:18|Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":12:7:12:20|Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":6:7:6:21|Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":15:17:15:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":22:1:22:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":45:9:45:16|Referenced variable gpio_pch is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":28:9:28:17|Referenced variable pch_pwrok is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":36:9:36:13|Referenced variable count is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":25:8:25:17|Referenced variable curr_state is not in sensitivity list.
Post processing for work.hda_strap_block.hda_strap_block_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal count(17 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal curr_state(2 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd":24:2:24:3|Latch generated from process for signal HDA_SDO_ATP; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd":7:7:7:19|Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":12:7:12:30|Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":16:7:16:20|Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":29:17:29:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":53:1:53:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:10:64:19|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":64:33:64:39|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":56:8:56:17|Referenced variable curr_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":96:1:96:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":102:9:102:18|Referenced variable vddq_pwrgd is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":111:9:111:15|Referenced variable count_2 is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":99:8:99:19|Referenced variable curr_state_2 is not in sensitivity list.
Post processing for work.vpp_vddq_block.vpp_vddq_arch
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":98:2:98:3|Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd":55:2:55:3|Latch generated from process for signal delayed_vddq_pwrgd; possible missing assignment in an if or case statement.
@N: CD630 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":5:7:5:20|Synthesizing work.powerled_block.powerled_arch.
@N: CD234 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":16:17:16:18|Using user defined encoding for type state_type.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":32:1:32:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":90:8:90:16|Referenced variable mem_alert is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:28:35:34|Referenced variable slp_s4n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":35:8:35:14|Referenced variable slp_s3n is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":38:10:38:18|Referenced variable dutycycle is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":42:11:42:19|Referenced variable count_clk is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":36:9:36:18|Referenced variable func_state is not in sensitivity list.
@W: CG296 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":134:1:134:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":137:8:137:17|Referenced variable curr_state is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":150:30:150:37|Referenced variable onclocks is not in sensitivity list.
@W: CG290 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":139:9:139:13|Referenced variable count is not in sensitivity list.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":21:8:21:16|Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":22:8:22:15|Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.powerled_block.powerled_arch
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.
@A: CL109 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":34:2:34:3|Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.
@W: CL117 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd":136:2:136:3|Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.
Post processing for work.top.bdf_type
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":14:1:14:10|Input clk_100Khz is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd":17:8:17:16|Input V33DSW_OK is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd":20:2:20:11|Input clk_100Khz is unused.
@N: CL201 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd":43:2:43:3|Trying to extract state machine for register curr_state.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":40:2:40:16|Input SATAXPCIE0_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":41:2:41:16|Input SATAXPCIE1_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":42:2:42:22|Input VCCIN_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":43:2:43:12|Input VCCIN_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":51:2:51:25|Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":54:2:54:15|Input VCCINAUX_VR_PE is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":55:2:55:22|Input VR_PROCHOT_FPGA_OUT_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":56:2:56:18|Input VR_READY_VCCINAUX is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":64:2:64:15|Input CPU_C10_GATE_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":65:2:65:19|Input VCCST_OVERRIDE_3V3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":99:2:99:16|Input FPGA_SLP_WLAN_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":101:2:101:16|Input GPIO_FPGA_SoC_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":102:2:102:16|Input GPIO_FPGA_SoC_3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":104:2:104:16|Input GPIO_FPGA_EXP_1 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":105:2:105:16|Input GPIO_FPGA_EXP_2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":106:2:106:9|Input TPM_GPIO is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":140:2:140:13|Input V12_MAIN_MON is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":150:2:150:9|Input SOC_SPKR is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":151:2:151:9|Input SUSACK_N is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":153:2:153:8|Input SLP_S0n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":159:2:159:8|Input SLP_S5n is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":229:2:229:11|Input SPI_FP_IO3 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":230:2:230:11|Input SPI_FP_IO2 is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":284:2:284:8|Input PWRBTNn is unused.
@N: CL159 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":288:2:288:8|Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 01 17:57:32 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 01 17:57:32 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 01 17:57:32 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level
@N: NF107 :"C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd":38:7:38:9|Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Jun 01 17:57:33 2022

###########################################################]
Pre-mapping Report

# Wed Jun 01 17:57:34 2022

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     954  
===============================================================================================================================

@W: MT529 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 01 17:57:34 2022

###########################################################]
Map & Optimize Report

# Wed Jun 01 17:57:34 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 145MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)

Warning: Found 206 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
1) instance RSMRST_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_281
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net N_421
2) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_421 (in view: work.TOP(bdf_type))
    net        N_421
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_423
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_281
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_421
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":53:9:53:28|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
3) instance RSMRST_PWRGD.un12_clk_100khz (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_280
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_423
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":41:3:41:6|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_i_2[0]
4) instance RSMRST_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_i_2[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_i_2[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/I[2]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_280
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":44:9:44:26|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
5) instance RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.RSMRSTn_latmux (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        RSMRST_PWRGD.curr_state_7[0]
    input  pin RSMRST_PWRGD.curr_state_latmux/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux/OUT[0]
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_i_0[0]/I[0]
    instance   RSMRST_PWRGD.curr_state_i_0[0] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i_0[0]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_423
    input  pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.count_0_sqmuxa
    input  pin RSMRST_PWRGD.count_eena/I[0]
    instance   RSMRST_PWRGD.count_eena (cell or)
    output pin RSMRST_PWRGD.count_eena/OUT
    net        RSMRST_PWRGD.count_eena
    input  pin RSMRST_PWRGD.count_en/I[0]
    instance   RSMRST_PWRGD.count_en (cell and)
    output pin RSMRST_PWRGD.count_en/OUT
    net        RSMRST_PWRGD.count_en
    input  pin RSMRST_PWRGD.count_fb_9/SEL
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_281
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_latmux_0/B[0]
    instance   RSMRST_PWRGD.curr_state_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.curr_state_latmux_0/OUT[0]
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_i[1]/I[0]
    instance   RSMRST_PWRGD.curr_state_i[1] (cell inv)
    output pin RSMRST_PWRGD.curr_state_i[1]/OUT[0]
    net        RSMRST_PWRGD.curr_state_i_2[1]
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/I[1]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a2/OUT
    net        N_421
    input  pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/I[0]
    instance   RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3 (cell and)
    output pin RSMRST_PWRGD.RSMRSTn_0_sqmuxa_0_a3/OUT
    net        RSMRST_PWRGD.RSMRSTn_latmux
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
6) instance RSMRST_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin RSMRST_PWRGD.count_1[4]/I[0]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un12_clk_100khz_1/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_1 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_1/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin RSMRST_PWRGD.un12_clk_100khz_9/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_9 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_9/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin RSMRST_PWRGD.un12_clk_100khz_13/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz_13 (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz_13/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin RSMRST_PWRGD.un12_clk_100khz/I[0]
    instance   RSMRST_PWRGD.un12_clk_100khz (cell and)
    output pin RSMRST_PWRGD.un12_clk_100khz/OUT
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin RSMRST_PWRGD.N_1_i_i/I[0]
    instance   RSMRST_PWRGD.N_1_i_i (cell inv)
    output pin RSMRST_PWRGD.N_1_i_i/OUT[0]
    net        RSMRST_PWRGD.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
7) instance RSMRST_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_i[0]/I[0]
    instance   RSMRST_PWRGD.count_i[0] (cell inv)
    output pin RSMRST_PWRGD.count_i[0]/OUT[0]
    net        RSMRST_PWRGD.count_i_3[0]
    input  pin RSMRST_PWRGD.count_1[0]/I[0]
    instance   RSMRST_PWRGD.count_1[0] (cell and)
    output pin RSMRST_PWRGD.count_1[0]/OUT
    net        RSMRST_PWRGD.count_1[0]
    input  pin RSMRST_PWRGD.count_rst_5/I[0]
    instance   RSMRST_PWRGD.count_rst_5 (cell and)
    output pin RSMRST_PWRGD.count_rst_5/OUT
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_fb_5/B[0]
    instance   RSMRST_PWRGD.count_fb_5 (cell mux)
    output pin RSMRST_PWRGD.count_fb_5/OUT[0]
    net        RSMRST_PWRGD.count_fb_5
    input  pin RSMRST_PWRGD.count_latmux_5/B[0]
    instance   RSMRST_PWRGD.count_latmux_5 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_5/OUT[0]
    net        RSMRST_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[1]
8) instance RSMRST_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[1]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[1]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[1]
    net        RSMRST_PWRGD.un2_count_1[1]
    input  pin RSMRST_PWRGD.count_rst_6/I[0]
    instance   RSMRST_PWRGD.count_rst_6 (cell and)
    output pin RSMRST_PWRGD.count_rst_6/OUT
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_fb_6/B[0]
    instance   RSMRST_PWRGD.count_fb_6 (cell mux)
    output pin RSMRST_PWRGD.count_fb_6/OUT[0]
    net        RSMRST_PWRGD.count_fb_6
    input  pin RSMRST_PWRGD.count_latmux_6/B[0]
    instance   RSMRST_PWRGD.count_latmux_6 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_6/OUT[0]
    net        RSMRST_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[2]
9) instance RSMRST_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[2]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[2]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[2]
    net        RSMRST_PWRGD.un2_count_1[2]
    input  pin RSMRST_PWRGD.count_rst_7/I[0]
    instance   RSMRST_PWRGD.count_rst_7 (cell and)
    output pin RSMRST_PWRGD.count_rst_7/OUT
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_fb_7/B[0]
    instance   RSMRST_PWRGD.count_fb_7 (cell mux)
    output pin RSMRST_PWRGD.count_fb_7/OUT[0]
    net        RSMRST_PWRGD.count_fb_7
    input  pin RSMRST_PWRGD.count_latmux_7/B[0]
    instance   RSMRST_PWRGD.count_latmux_7 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_7/OUT[0]
    net        RSMRST_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[3]
10) instance RSMRST_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[3]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[3]
    net        RSMRST_PWRGD.un2_count_1[3]
    input  pin RSMRST_PWRGD.count_rst_8/I[0]
    instance   RSMRST_PWRGD.count_rst_8 (cell and)
    output pin RSMRST_PWRGD.count_rst_8/OUT
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_fb_8/B[0]
    instance   RSMRST_PWRGD.count_fb_8 (cell mux)
    output pin RSMRST_PWRGD.count_fb_8/OUT[0]
    net        RSMRST_PWRGD.count_fb_8
    input  pin RSMRST_PWRGD.count_latmux_8/B[0]
    instance   RSMRST_PWRGD.count_latmux_8 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_8/OUT[0]
    net        RSMRST_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[4]
11) instance RSMRST_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[4]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[4]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[4]
    net        RSMRST_PWRGD.un2_count_1[4]
    input  pin RSMRST_PWRGD.count_1[4]/I[1]
    instance   RSMRST_PWRGD.count_1[4] (cell and)
    output pin RSMRST_PWRGD.count_1[4]/OUT
    net        RSMRST_PWRGD.count_1[4]
    input  pin RSMRST_PWRGD.count_rst_9/I[0]
    instance   RSMRST_PWRGD.count_rst_9 (cell and)
    output pin RSMRST_PWRGD.count_rst_9/OUT
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_fb_9/B[0]
    instance   RSMRST_PWRGD.count_fb_9 (cell mux)
    output pin RSMRST_PWRGD.count_fb_9/OUT[0]
    net        RSMRST_PWRGD.count_fb_9
    input  pin RSMRST_PWRGD.count_latmux_9/B[0]
    instance   RSMRST_PWRGD.count_latmux_9 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_9/OUT[0]
    net        RSMRST_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[5]
12) instance RSMRST_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[5]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[5]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[5]
    net        RSMRST_PWRGD.un2_count_1[5]
    input  pin RSMRST_PWRGD.count_rst_10/I[0]
    instance   RSMRST_PWRGD.count_rst_10 (cell and)
    output pin RSMRST_PWRGD.count_rst_10/OUT
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_fb_10/B[0]
    instance   RSMRST_PWRGD.count_fb_10 (cell mux)
    output pin RSMRST_PWRGD.count_fb_10/OUT[0]
    net        RSMRST_PWRGD.count_fb_10
    input  pin RSMRST_PWRGD.count_latmux_10/B[0]
    instance   RSMRST_PWRGD.count_latmux_10 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_10/OUT[0]
    net        RSMRST_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[6]
13) instance RSMRST_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[6]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[6]
    net        RSMRST_PWRGD.un2_count_1[6]
    input  pin RSMRST_PWRGD.count_rst_11/I[0]
    instance   RSMRST_PWRGD.count_rst_11 (cell and)
    output pin RSMRST_PWRGD.count_rst_11/OUT
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_fb_11/B[0]
    instance   RSMRST_PWRGD.count_fb_11 (cell mux)
    output pin RSMRST_PWRGD.count_fb_11/OUT[0]
    net        RSMRST_PWRGD.count_fb_11
    input  pin RSMRST_PWRGD.count_latmux_11/B[0]
    instance   RSMRST_PWRGD.count_latmux_11 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_11/OUT[0]
    net        RSMRST_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
14) instance RSMRST_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[7]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[7]
    net        RSMRST_PWRGD.un2_count_1[7]
    input  pin RSMRST_PWRGD.count_rst_12/I[0]
    instance   RSMRST_PWRGD.count_rst_12 (cell and)
    output pin RSMRST_PWRGD.count_rst_12/OUT
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_fb_12/B[0]
    instance   RSMRST_PWRGD.count_fb_12 (cell mux)
    output pin RSMRST_PWRGD.count_fb_12/OUT[0]
    net        RSMRST_PWRGD.count_fb_12
    input  pin RSMRST_PWRGD.count_latmux_12/B[0]
    instance   RSMRST_PWRGD.count_latmux_12 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_12/OUT[0]
    net        RSMRST_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[8]
15) instance RSMRST_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[8]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[8]
    net        RSMRST_PWRGD.un2_count_1[8]
    input  pin RSMRST_PWRGD.count_1[8]/I[1]
    instance   RSMRST_PWRGD.count_1[8] (cell and)
    output pin RSMRST_PWRGD.count_1[8]/OUT
    net        RSMRST_PWRGD.count_1[8]
    input  pin RSMRST_PWRGD.count_rst_13/I[0]
    instance   RSMRST_PWRGD.count_rst_13 (cell and)
    output pin RSMRST_PWRGD.count_rst_13/OUT
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_fb_13/B[0]
    instance   RSMRST_PWRGD.count_fb_13 (cell mux)
    output pin RSMRST_PWRGD.count_fb_13/OUT[0]
    net        RSMRST_PWRGD.count_fb_13
    input  pin RSMRST_PWRGD.count_latmux_13/B[0]
    instance   RSMRST_PWRGD.count_latmux_13 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_13/OUT[0]
    net        RSMRST_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[9]
16) instance RSMRST_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[9]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[9]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[9]
    net        RSMRST_PWRGD.un2_count_1[9]
    input  pin RSMRST_PWRGD.count_1[9]/I[1]
    instance   RSMRST_PWRGD.count_1[9] (cell and)
    output pin RSMRST_PWRGD.count_1[9]/OUT
    net        RSMRST_PWRGD.count_1[9]
    input  pin RSMRST_PWRGD.count_rst_14/I[0]
    instance   RSMRST_PWRGD.count_rst_14 (cell and)
    output pin RSMRST_PWRGD.count_rst_14/OUT
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_fb_14/B[0]
    instance   RSMRST_PWRGD.count_fb_14 (cell mux)
    output pin RSMRST_PWRGD.count_fb_14/OUT[0]
    net        RSMRST_PWRGD.count_fb_14
    input  pin RSMRST_PWRGD.count_latmux_14/B[0]
    instance   RSMRST_PWRGD.count_latmux_14 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_14/OUT[0]
    net        RSMRST_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[10]
17) instance RSMRST_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[10]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[10]
    net        RSMRST_PWRGD.un2_count_1[10]
    input  pin RSMRST_PWRGD.count_1[10]/I[1]
    instance   RSMRST_PWRGD.count_1[10] (cell and)
    output pin RSMRST_PWRGD.count_1[10]/OUT
    net        RSMRST_PWRGD.count_1[10]
    input  pin RSMRST_PWRGD.count_rst/I[0]
    instance   RSMRST_PWRGD.count_rst (cell and)
    output pin RSMRST_PWRGD.count_rst/OUT
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_fb/B[0]
    instance   RSMRST_PWRGD.count_fb (cell mux)
    output pin RSMRST_PWRGD.count_fb/OUT[0]
    net        RSMRST_PWRGD.count_fb
    input  pin RSMRST_PWRGD.count_latmux/B[0]
    instance   RSMRST_PWRGD.count_latmux (cell mux)
    output pin RSMRST_PWRGD.count_latmux/OUT[0]
    net        RSMRST_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[11]
18) instance RSMRST_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[11]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[11]
    net        RSMRST_PWRGD.un2_count_1[11]
    input  pin RSMRST_PWRGD.count_rst_0/I[0]
    instance   RSMRST_PWRGD.count_rst_0 (cell and)
    output pin RSMRST_PWRGD.count_rst_0/OUT
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_fb_0/B[0]
    instance   RSMRST_PWRGD.count_fb_0 (cell mux)
    output pin RSMRST_PWRGD.count_fb_0/OUT[0]
    net        RSMRST_PWRGD.count_fb_0
    input  pin RSMRST_PWRGD.count_latmux_0/B[0]
    instance   RSMRST_PWRGD.count_latmux_0 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_0/OUT[0]
    net        RSMRST_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[12]
19) instance RSMRST_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[12]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[12]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[12]
    net        RSMRST_PWRGD.un2_count_1[12]
    input  pin RSMRST_PWRGD.count_rst_1/I[0]
    instance   RSMRST_PWRGD.count_rst_1 (cell and)
    output pin RSMRST_PWRGD.count_rst_1/OUT
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_fb_1/B[0]
    instance   RSMRST_PWRGD.count_fb_1 (cell mux)
    output pin RSMRST_PWRGD.count_fb_1/OUT[0]
    net        RSMRST_PWRGD.count_fb_1
    input  pin RSMRST_PWRGD.count_latmux_1/B[0]
    instance   RSMRST_PWRGD.count_latmux_1 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_1/OUT[0]
    net        RSMRST_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
20) instance RSMRST_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[13]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[13]
    net        RSMRST_PWRGD.un2_count_1[13]
    input  pin RSMRST_PWRGD.count_1[13]/I[1]
    instance   RSMRST_PWRGD.count_1[13] (cell and)
    output pin RSMRST_PWRGD.count_1[13]/OUT
    net        RSMRST_PWRGD.count_1[13]
    input  pin RSMRST_PWRGD.count_rst_2/I[0]
    instance   RSMRST_PWRGD.count_rst_2 (cell and)
    output pin RSMRST_PWRGD.count_rst_2/OUT
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_fb_2/B[0]
    instance   RSMRST_PWRGD.count_fb_2 (cell mux)
    output pin RSMRST_PWRGD.count_fb_2/OUT[0]
    net        RSMRST_PWRGD.count_fb_2
    input  pin RSMRST_PWRGD.count_latmux_2/B[0]
    instance   RSMRST_PWRGD.count_latmux_2 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_2/OUT[0]
    net        RSMRST_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
21) instance RSMRST_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[14]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[14]
    net        RSMRST_PWRGD.un2_count_1[14]
    input  pin RSMRST_PWRGD.count_rst_3/I[0]
    instance   RSMRST_PWRGD.count_rst_3 (cell and)
    output pin RSMRST_PWRGD.count_rst_3/OUT
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_fb_3/B[0]
    instance   RSMRST_PWRGD.count_fb_3 (cell mux)
    output pin RSMRST_PWRGD.count_fb_3/OUT[0]
    net        RSMRST_PWRGD.count_fb_3
    input  pin RSMRST_PWRGD.count_latmux_3/B[0]
    instance   RSMRST_PWRGD.count_latmux_3 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_3/OUT[0]
    net        RSMRST_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
22) instance RSMRST_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net RSMRST_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1[15:0]/D0[15]
    instance   RSMRST_PWRGD.un2_count_1[15:0] (cell add)
    output pin RSMRST_PWRGD.un2_count_1[15:0]/OUT[15]
    net        RSMRST_PWRGD.un2_count_1[15]
    input  pin RSMRST_PWRGD.count_rst_4/I[0]
    instance   RSMRST_PWRGD.count_rst_4 (cell and)
    output pin RSMRST_PWRGD.count_rst_4/OUT
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_fb_4/B[0]
    instance   RSMRST_PWRGD.count_fb_4 (cell mux)
    output pin RSMRST_PWRGD.count_fb_4/OUT[0]
    net        RSMRST_PWRGD.count_fb_4
    input  pin RSMRST_PWRGD.count_latmux_4/B[0]
    instance   RSMRST_PWRGD.count_latmux_4 (cell mux)
    output pin RSMRST_PWRGD.count_latmux_4/OUT[0]
    net        RSMRST_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
23) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_413
24) instance PCH_PWRGD.un1_curr_state10_i_a2_0 (in view: work.TOP(bdf_type)), output net N_413 (in view: work.TOP(bdf_type))
    net        N_413
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_424
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_275
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_0/I[0]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_0 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_0/OUT
    net        N_413
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
25) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/I[1]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_275
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
26) instance PCH_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
27) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_3[0]
    input  pin PCH_PWRGD.count_1[0]/I[0]
    instance   PCH_PWRGD.count_1[0] (cell and)
    output pin PCH_PWRGD.count_1[0]/OUT
    net        PCH_PWRGD.count_1[0]
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
28) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
29) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
30) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
31) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
32) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
33) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
34) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
35) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
36) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
37) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
38) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
39) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
40) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
41) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
42) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_2[0]
43) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_2[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_276
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_275
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_416
44) instance VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1 (in view: work.TOP(bdf_type)), output net N_416 (in view: work.TOP(bdf_type))
    net        N_416
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_230
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_66
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_66_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/OUT[0]
    net        N_66_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[1]
    input  pin VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1/I[1]
    instance   VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1 (cell and)
    output pin VPP_VDDQ.un1_count_2_1_sqmuxa_0_a2_1/OUT
    net        N_416
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
45) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_417
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_230
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_66
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_66_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/OUT[0]
    net        N_66_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net N_417
46) instance VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (in view: work.TOP(bdf_type)), output net N_417 (in view: work.TOP(bdf_type))
    net        N_417
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_296
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un29_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un29_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un29_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un29_clk_100khz/I[0]
    instance   VPP_VDDQ.un29_clk_100khz (cell and)
    output pin VPP_VDDQ.un29_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_417
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2[0]
47) instance VPP_VDDQ.curr_state_2_i_0[0] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_296
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
48) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.curr_state_2_0_sqmuxa
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2[1]
49) instance VPP_VDDQ.curr_state_2_i_1[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2[1]
    input  pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/I[2]
    instance   VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.curr_state_2_0_sqmuxa
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/I[0]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3_2 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3_2/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa_2
    input  pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_0_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_0_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_0_sqmuxa
    input  pin VPP_VDDQ.count_2_eena/I[0]
    instance   VPP_VDDQ.count_2_eena (cell or)
    output pin VPP_VDDQ.count_2_eena/OUT
    net        VPP_VDDQ.count_2_eena
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un29_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un29_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un29_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un29_clk_100khz/I[0]
    instance   VPP_VDDQ.un29_clk_100khz (cell and)
    output pin VPP_VDDQ.un29_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_417
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_230
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_66
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_66_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_66_i/OUT[0]
    net        N_66_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_1[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_1[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_1[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
50) instance VPP_VDDQ.un29_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_3
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un29_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un29_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un29_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un29_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un29_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un29_clk_100khz/I[0]
    instance   VPP_VDDQ.un29_clk_100khz (cell and)
    output pin VPP_VDDQ.un29_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
51) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.count_2_i[0]/I[0]
    instance   VPP_VDDQ.count_2_i[0] (cell inv)
    output pin VPP_VDDQ.count_2_i[0]/OUT[0]
    net        VPP_VDDQ.count_2_i_3[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[0]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_rst_8/I[0]
    instance   VPP_VDDQ.count_2_rst_8 (cell and)
    output pin VPP_VDDQ.count_2_rst_8/OUT
    net        VPP_VDDQ.count_2_rst_8
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
52) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_rst_7/I[0]
    instance   VPP_VDDQ.count_2_rst_7 (cell and)
    output pin VPP_VDDQ.count_2_rst_7/OUT
    net        VPP_VDDQ.count_2_rst_7
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
53) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_rst_6/I[0]
    instance   VPP_VDDQ.count_2_rst_6 (cell and)
    output pin VPP_VDDQ.count_2_rst_6/OUT
    net        VPP_VDDQ.count_2_rst_6
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
54) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_rst_5/I[0]
    instance   VPP_VDDQ.count_2_rst_5 (cell and)
    output pin VPP_VDDQ.count_2_rst_5/OUT
    net        VPP_VDDQ.count_2_rst_5
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
55) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_rst_4/I[0]
    instance   VPP_VDDQ.count_2_rst_4 (cell and)
    output pin VPP_VDDQ.count_2_rst_4/OUT
    net        VPP_VDDQ.count_2_rst_4
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
56) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_rst_3/I[0]
    instance   VPP_VDDQ.count_2_rst_3 (cell and)
    output pin VPP_VDDQ.count_2_rst_3/OUT
    net        VPP_VDDQ.count_2_rst_3
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
57) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_rst_2/I[0]
    instance   VPP_VDDQ.count_2_rst_2 (cell and)
    output pin VPP_VDDQ.count_2_rst_2/OUT
    net        VPP_VDDQ.count_2_rst_2
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
58) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_rst_1/I[0]
    instance   VPP_VDDQ.count_2_rst_1 (cell and)
    output pin VPP_VDDQ.count_2_rst_1/OUT
    net        VPP_VDDQ.count_2_rst_1
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
59) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_rst_0/I[0]
    instance   VPP_VDDQ.count_2_rst_0 (cell and)
    output pin VPP_VDDQ.count_2_rst_0/OUT
    net        VPP_VDDQ.count_2_rst_0
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
60) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_rst/I[0]
    instance   VPP_VDDQ.count_2_rst (cell and)
    output pin VPP_VDDQ.count_2_rst/OUT
    net        VPP_VDDQ.count_2_rst
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
61) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_rst_14/I[0]
    instance   VPP_VDDQ.count_2_rst_14 (cell and)
    output pin VPP_VDDQ.count_2_rst_14/OUT
    net        VPP_VDDQ.count_2_rst_14
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
62) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_rst_13/I[0]
    instance   VPP_VDDQ.count_2_rst_13 (cell and)
    output pin VPP_VDDQ.count_2_rst_13/OUT
    net        VPP_VDDQ.count_2_rst_13
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
63) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_rst_12/I[0]
    instance   VPP_VDDQ.count_2_rst_12 (cell and)
    output pin VPP_VDDQ.count_2_rst_12/OUT
    net        VPP_VDDQ.count_2_rst_12
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
64) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_rst_11/I[0]
    instance   VPP_VDDQ.count_2_rst_11 (cell and)
    output pin VPP_VDDQ.count_2_rst_11/OUT
    net        VPP_VDDQ.count_2_rst_11
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
65) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_rst_10/I[0]
    instance   VPP_VDDQ.count_2_rst_10 (cell and)
    output pin VPP_VDDQ.count_2_rst_10/OUT
    net        VPP_VDDQ.count_2_rst_10
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
66) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_rst_9/I[0]
    instance   VPP_VDDQ.count_2_rst_9 (cell and)
    output pin VPP_VDDQ.count_2_rst_9/OUT
    net        VPP_VDDQ.count_2_rst_9
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.curr_state[0]
67) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2[0]/SEL
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.pwm_out_0_sqmuxa
68) instance POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type)), output net POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type))
    net        POWERLED.pwm_out_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa/I[0]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.curr_state_3_i_m2[0]/A[0]
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_i[0]/I[0]
    instance   POWERLED.curr_state_i[0] (cell inv)
    output pin POWERLED.curr_state_i[0]/OUT[0]
    net        POWERLED.curr_state_i_3[0]
    input  pin POWERLED.pwm_out_0_sqmuxa/I[0]
    instance   POWERLED.pwm_out_0_sqmuxa (cell and)
    output pin POWERLED.pwm_out_0_sqmuxa/OUT
    net        POWERLED.pwm_out_0_sqmuxa
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.un79_clk_100khz_i_3
69) instance POWERLED.un79_clk_100khz_i (in view: work.TOP(bdf_type)), output net POWERLED.un79_clk_100khz_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.count_0_sqmuxa/I[1]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[0]
70) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count[0]
    input  pin POWERLED.un1_count[15:0]/D0[0]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[0]
    net        POWERLED.un1_count[0]
    input  pin POWERLED.count_1[0]/I[1]
    instance   POWERLED.count_1[0] (cell and)
    output pin POWERLED.count_1[0]/OUT
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_latmux/B[0]
    instance   POWERLED.count_latmux (cell mux)
    output pin POWERLED.count_latmux/OUT[0]
    net        POWERLED.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[1]
71) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count[15:0]/D0[1]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[1]
    net        POWERLED.un1_count[1]
    input  pin POWERLED.count_1[1]/I[1]
    instance   POWERLED.count_1[1] (cell and)
    output pin POWERLED.count_1[1]/OUT
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_latmux_0/B[0]
    instance   POWERLED.count_latmux_0 (cell mux)
    output pin POWERLED.count_latmux_0/OUT[0]
    net        POWERLED.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[2]
72) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count[15:0]/D0[2]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[2]
    net        POWERLED.un1_count[2]
    input  pin POWERLED.count_1[2]/I[1]
    instance   POWERLED.count_1[2] (cell and)
    output pin POWERLED.count_1[2]/OUT
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_latmux_1/B[0]
    instance   POWERLED.count_latmux_1 (cell mux)
    output pin POWERLED.count_latmux_1/OUT[0]
    net        POWERLED.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[3]
73) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count[15:0]/D0[3]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[3]
    net        POWERLED.un1_count[3]
    input  pin POWERLED.count_1[3]/I[1]
    instance   POWERLED.count_1[3] (cell and)
    output pin POWERLED.count_1[3]/OUT
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_latmux_2/B[0]
    instance   POWERLED.count_latmux_2 (cell mux)
    output pin POWERLED.count_latmux_2/OUT[0]
    net        POWERLED.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[4]
74) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count[15:0]/D0[4]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[4]
    net        POWERLED.un1_count[4]
    input  pin POWERLED.count_1[4]/I[1]
    instance   POWERLED.count_1[4] (cell and)
    output pin POWERLED.count_1[4]/OUT
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_latmux_3/B[0]
    instance   POWERLED.count_latmux_3 (cell mux)
    output pin POWERLED.count_latmux_3/OUT[0]
    net        POWERLED.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[5]
75) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count[15:0]/D0[5]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[5]
    net        POWERLED.un1_count[5]
    input  pin POWERLED.count_1[5]/I[1]
    instance   POWERLED.count_1[5] (cell and)
    output pin POWERLED.count_1[5]/OUT
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_latmux_4/B[0]
    instance   POWERLED.count_latmux_4 (cell mux)
    output pin POWERLED.count_latmux_4/OUT[0]
    net        POWERLED.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[6]
76) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count[15:0]/D0[6]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[6]
    net        POWERLED.un1_count[6]
    input  pin POWERLED.count_1[6]/I[1]
    instance   POWERLED.count_1[6] (cell and)
    output pin POWERLED.count_1[6]/OUT
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_latmux_5/B[0]
    instance   POWERLED.count_latmux_5 (cell mux)
    output pin POWERLED.count_latmux_5/OUT[0]
    net        POWERLED.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[7]
77) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count[15:0]/D0[7]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[7]
    net        POWERLED.un1_count[7]
    input  pin POWERLED.count_1[7]/I[1]
    instance   POWERLED.count_1[7] (cell and)
    output pin POWERLED.count_1[7]/OUT
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_latmux_6/B[0]
    instance   POWERLED.count_latmux_6 (cell mux)
    output pin POWERLED.count_latmux_6/OUT[0]
    net        POWERLED.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[8]
78) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count[15:0]/D0[8]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[8]
    net        POWERLED.un1_count[8]
    input  pin POWERLED.count_1[8]/I[1]
    instance   POWERLED.count_1[8] (cell and)
    output pin POWERLED.count_1[8]/OUT
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_latmux_7/B[0]
    instance   POWERLED.count_latmux_7 (cell mux)
    output pin POWERLED.count_latmux_7/OUT[0]
    net        POWERLED.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[9]
79) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count[15:0]/D0[9]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[9]
    net        POWERLED.un1_count[9]
    input  pin POWERLED.count_1[9]/I[1]
    instance   POWERLED.count_1[9] (cell and)
    output pin POWERLED.count_1[9]/OUT
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_latmux_8/B[0]
    instance   POWERLED.count_latmux_8 (cell mux)
    output pin POWERLED.count_latmux_8/OUT[0]
    net        POWERLED.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[10]
80) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count[15:0]/D0[10]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[10]
    net        POWERLED.un1_count[10]
    input  pin POWERLED.count_1[10]/I[1]
    instance   POWERLED.count_1[10] (cell and)
    output pin POWERLED.count_1[10]/OUT
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_latmux_9/B[0]
    instance   POWERLED.count_latmux_9 (cell mux)
    output pin POWERLED.count_latmux_9/OUT[0]
    net        POWERLED.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[11]
81) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count[15:0]/D0[11]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[11]
    net        POWERLED.un1_count[11]
    input  pin POWERLED.count_1[11]/I[1]
    instance   POWERLED.count_1[11] (cell and)
    output pin POWERLED.count_1[11]/OUT
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_latmux_10/B[0]
    instance   POWERLED.count_latmux_10 (cell mux)
    output pin POWERLED.count_latmux_10/OUT[0]
    net        POWERLED.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[12]
82) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count[15:0]/D0[12]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[12]
    net        POWERLED.un1_count[12]
    input  pin POWERLED.count_1[12]/I[1]
    instance   POWERLED.count_1[12] (cell and)
    output pin POWERLED.count_1[12]/OUT
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_latmux_11/B[0]
    instance   POWERLED.count_latmux_11 (cell mux)
    output pin POWERLED.count_latmux_11/OUT[0]
    net        POWERLED.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[13]
83) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count[15:0]/D0[13]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[13]
    net        POWERLED.un1_count[13]
    input  pin POWERLED.count_1[13]/I[1]
    instance   POWERLED.count_1[13] (cell and)
    output pin POWERLED.count_1[13]/OUT
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_latmux_12/B[0]
    instance   POWERLED.count_latmux_12 (cell mux)
    output pin POWERLED.count_latmux_12/OUT[0]
    net        POWERLED.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[14]
84) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count[15:0]/D0[14]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[14]
    net        POWERLED.un1_count[14]
    input  pin POWERLED.count_1[14]/I[1]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[15]
85) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count[15:0]/D0[15]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[15]
    net        POWERLED.un1_count[15]
    input  pin POWERLED.count_1[15]/I[1]
    instance   POWERLED.count_1[15] (cell and)
    output pin POWERLED.count_1[15]/OUT
    net        POWERLED.count_1[15]
    input  pin POWERLED.count_latmux_14/B[0]
    instance   POWERLED.count_latmux_14 (cell mux)
    output pin POWERLED.count_latmux_14/OUT[0]
    net        POWERLED.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[1]
86) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[1]
    input  pin POWERLED.un1_clk_100khz_42_and_i_a2_5/I[1]
    instance   POWERLED.un1_clk_100khz_42_and_i_a2_5 (cell and)
    output pin POWERLED.un1_clk_100khz_42_and_i_a2_5/OUT
    net        N_387
    input  pin POWERLED.un1_clk_100khz_42_and_i_o2_2/I[1]
    instance   POWERLED.un1_clk_100khz_42_and_i_o2_2 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o2_2/OUT
    net        N_219
    input  pin POWERLED.un1_clk_100khz_42_and_i_o2_1/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_224
    input  pin POWERLED.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_235_N
    input  pin POWERLED.un1_clk_100khz_39_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_39_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_39_and_i_0/OUT
    net        N_108_f0
    input  pin POWERLED.N_108_f0_i/I[0]
    instance   POWERLED.N_108_f0_i (cell inv)
    output pin POWERLED.N_108_f0_i/OUT[0]
    net        N_108_f0_i
    input  pin POWERLED.dutycycle_eena_7/I[1]
    instance   POWERLED.dutycycle_eena_7 (cell or)
    output pin POWERLED.dutycycle_eena_7/OUT
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_en_7/I[0]
    instance   POWERLED.dutycycle_en_7 (cell and)
    output pin POWERLED.dutycycle_en_7/OUT
    net        POWERLED.dutycycle_en_7
    input  pin POWERLED.dutycycle_fb_7/SEL
    instance   POWERLED.dutycycle_fb_7 (cell mux)
    output pin POWERLED.dutycycle_fb_7/OUT[0]
    net        POWERLED.dutycycle_fb_7
    input  pin POWERLED.dutycycle_latmux_7/B[0]
    instance   POWERLED.dutycycle_latmux_7 (cell mux)
    output pin POWERLED.dutycycle_latmux_7/OUT[0]
    net        POWERLED.dutycycle[11]
    input  pin POWERLED.dutycycle_i[11]/I[0]
    instance   POWERLED.dutycycle_i[11] (cell inv)
    output pin POWERLED.dutycycle_i[11]/OUT[0]
    net        POWERLED.dutycycle_i_2[11]
    input  pin POWERLED.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_366
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_371
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_372
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_429
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_303
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_79
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_79
87) instance POWERLED.func_state_1_m2s2_i (in view: work.TOP(bdf_type)), output net N_79 (in view: work.TOP(bdf_type))
    net        N_79
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_326
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_199
    input  pin POWERLED.N_199_i/I[0]
    instance   POWERLED.N_199_i (cell inv)
    output pin POWERLED.N_199_i/OUT[0]
    net        N_199_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_333
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_146_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_126_f0
    input  pin POWERLED.N_126_f0_i/I[0]
    instance   POWERLED.N_126_f0_i (cell inv)
    output pin POWERLED.N_126_f0_i/OUT[0]
    net        N_126_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_172
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_178
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_193
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_203
    input  pin POWERLED.N_203_i/I[0]
    instance   POWERLED.N_203_i (cell inv)
    output pin POWERLED.N_203_i/OUT[0]
    net        N_203_i_1
    input  pin POWERLED.un1_clk_100khz_42_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_42_and_i_a2_4/OUT
    net        N_391
    input  pin POWERLED.un1_clk_100khz_42_and_i_o2_1/I[1]
    instance   POWERLED.un1_clk_100khz_42_and_i_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o2_1/OUT
    net        N_224
    input  pin POWERLED.un1_clk_100khz_42_and_i_o2_4/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_o2_4 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o2_4/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_42_and_i_o3_0/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_42_and_i_o3_0/OUT
    net        N_235_N
    input  pin POWERLED.un1_clk_100khz_39_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_39_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_39_and_i_0/OUT
    net        N_108_f0
    input  pin POWERLED.N_108_f0_i/I[0]
    instance   POWERLED.N_108_f0_i (cell inv)
    output pin POWERLED.N_108_f0_i/OUT[0]
    net        N_108_f0_i
    input  pin POWERLED.dutycycle_eena_7/I[1]
    instance   POWERLED.dutycycle_eena_7 (cell or)
    output pin POWERLED.dutycycle_eena_7/OUT
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_en_7/I[0]
    instance   POWERLED.dutycycle_en_7 (cell and)
    output pin POWERLED.dutycycle_en_7/OUT
    net        POWERLED.dutycycle_en_7
    input  pin POWERLED.dutycycle_fb_7/SEL
    instance   POWERLED.dutycycle_fb_7 (cell mux)
    output pin POWERLED.dutycycle_fb_7/OUT[0]
    net        POWERLED.dutycycle_fb_7
    input  pin POWERLED.dutycycle_latmux_7/B[0]
    instance   POWERLED.dutycycle_latmux_7 (cell mux)
    output pin POWERLED.dutycycle_latmux_7/OUT[0]
    net        POWERLED.dutycycle[11]
    input  pin POWERLED.dutycycle_i[11]/I[0]
    instance   POWERLED.dutycycle_i[11] (cell inv)
    output pin POWERLED.dutycycle_i[11]/OUT[0]
    net        POWERLED.dutycycle_i_2[11]
    input  pin POWERLED.un1_clk_100khz_42_and_i_a2_2/I[0]
    instance   POWERLED.un1_clk_100khz_42_and_i_a2_2 (cell and)
    output pin POWERLED.un1_clk_100khz_42_and_i_a2_2/OUT
    net        N_366
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_371
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_372
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_429
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_303
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_79
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[0]
88) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_335_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_335_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_339
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_148
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_375
89) instance POWERLED.un1_count_clk_1_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_375 (in view: work.TOP(bdf_type))
    net        N_375
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_335_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_335_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_335_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_375
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_178
90) instance POWERLED.un2_count_clk_17_0_o2_1 (in view: work.TOP(bdf_type)), output net N_178 (in view: work.TOP(bdf_type))
    net        N_178
    input  pin POWERLED.N_178_i/I[0]
    instance   POWERLED.N_178_i (cell inv)
    output pin POWERLED.N_178_i/OUT[0]
    net        N_178_i_1
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_427
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_336_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_339
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_148
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_326
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_199
    input  pin POWERLED.N_199_i/I[0]
    instance   POWERLED.N_199_i (cell inv)
    output pin POWERLED.N_199_i/OUT[0]
    net        N_199_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_333
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_146_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_126_f0
    input  pin POWERLED.N_126_f0_i/I[0]
    instance   POWERLED.N_126_f0_i (cell inv)
    output pin POWERLED.N_126_f0_i/OUT[0]
    net        N_126_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_172
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_178
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk_en
91) instance POWERLED.count_clk_en (in view: work.TOP(bdf_type)), output net POWERLED.count_clk_en (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_381
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_385
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_422
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_427
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_336_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_339
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_148
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_326
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_199
    input  pin POWERLED.N_199_i/I[0]
    instance   POWERLED.N_199_i (cell inv)
    output pin POWERLED.N_199_i/OUT[0]
    net        N_199_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_333
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_146_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_126_f0
    input  pin POWERLED.N_126_f0_i/I[0]
    instance   POWERLED.N_126_f0_i (cell inv)
    output pin POWERLED.N_126_f0_i/OUT[0]
    net        N_126_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net POWERLED.un34_clk_100khz
92) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_1/OUT
    net        N_245
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_0/OUT
    net        N_246
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3/OUT
    net        N_323
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_1/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_381
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_385
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_422
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_427
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_336_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_193
93) instance POWERLED.un2_count_clk_17_0_o2 (in view: work.TOP(bdf_type)), output net N_193 (in view: work.TOP(bdf_type))
    net        N_193
    input  pin POWERLED.N_193_i/I[0]
    instance   POWERLED.N_193_i (cell inv)
    output pin POWERLED.N_193_i/OUT[0]
    net        N_193_i_1
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_431
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_324
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_381
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_385
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_422
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_427
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_336_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_147_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_339
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_148
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_326
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_199
    input  pin POWERLED.N_199_i/I[0]
    instance   POWERLED.N_199_i (cell inv)
    output pin POWERLED.N_199_i/OUT[0]
    net        N_199_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_333
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_146_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_126_f0
    input  pin POWERLED.N_126_f0_i/I[0]
    instance   POWERLED.N_126_f0_i (cell inv)
    output pin POWERLED.N_126_f0_i/OUT[0]
    net        N_126_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_172
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_178
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_193
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_385
94) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (in view: work.TOP(bdf_type)), output net N_385 (in view: work.TOP(bdf_type))
    net        N_385
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_420
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_431
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_324
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_7/OUT
    net        N_381
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_385
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_count_clk_1_sqmuxa_0_i_3
95) instance POWERLED.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net POWERLED.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[7]/I[0]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_i[7]/I[0]
    instance   POWERLED.count_clk_i[7] (cell inv)
    output pin POWERLED.count_clk_i[7]/OUT[0]
    net        POWERLED.count_clk_i_2[7]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_420
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_431
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_324
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[0]
96) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[0]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[0]
    net        POWERLED.un1_count_clk_2[0]
    input  pin POWERLED.count_clk_1[0]/I[1]
    instance   POWERLED.count_clk_1[0] (cell and)
    output pin POWERLED.count_clk_1[0]/OUT
    net        POWERLED.count_clk_1[0]
    input  pin POWERLED.count_clk_fb_8/B[0]
    instance   POWERLED.count_clk_fb_8 (cell mux)
    output pin POWERLED.count_clk_fb_8/OUT[0]
    net        POWERLED.count_clk_fb_8
    input  pin POWERLED.count_clk_latmux_8/B[0]
    instance   POWERLED.count_clk_latmux_8 (cell mux)
    output pin POWERLED.count_clk_latmux_8/OUT[0]
    net        POWERLED.count_clk[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[1]
97) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[1]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[1]
    net        POWERLED.un1_count_clk_2[1]
    input  pin POWERLED.count_clk_1[1]/I[1]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[2]
98) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[2]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_i[7]/I[0]
    instance   POWERLED.count_clk_i[7] (cell inv)
    output pin POWERLED.count_clk_i[7]/OUT[0]
    net        POWERLED.count_clk_i_2[7]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_420
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_431
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_324
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[3]
99) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[3]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[3]
    net        POWERLED.un1_count_clk_2[3]
    input  pin POWERLED.count_clk_1[3]/I[1]
    instance   POWERLED.count_clk_1[3] (cell and)
    output pin POWERLED.count_clk_1[3]/OUT
    net        POWERLED.count_clk_1[3]
    input  pin POWERLED.count_clk_fb_5/B[0]
    instance   POWERLED.count_clk_fb_5 (cell mux)
    output pin POWERLED.count_clk_fb_5/OUT[0]
    net        POWERLED.count_clk_fb_5
    input  pin POWERLED.count_clk_latmux_5/B[0]
    instance   POWERLED.count_clk_latmux_5 (cell mux)
    output pin POWERLED.count_clk_latmux_5/OUT[0]
    net        POWERLED.count_clk[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[4]
100) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[4]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[4]
    net        POWERLED.un1_count_clk_2[4]
    input  pin POWERLED.count_clk_1[4]/I[1]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[5]
101) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[6]
102) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[7]
103) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_203_i_1
104) instance POWERLED.N_203_i (in view: work.TOP(bdf_type)), output net N_203_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_427
105) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (in view: work.TOP(bdf_type)), output net N_427 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_326
106) instance POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (in view: work.TOP(bdf_type)), output net N_326 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[8]
107) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[9]
108) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_175_i_1
109) instance POWERLED.N_175_i (in view: work.TOP(bdf_type)), output net N_175_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_372
110) instance POWERLED.un1_dutycycle_71_0_a2 (in view: work.TOP(bdf_type)), output net N_372 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[0]
111) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_241
112) instance POWERLED.un1_clk_100khz_25_and_i_o3 (in view: work.TOP(bdf_type)), output net N_241 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[1]
113) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[6]
114) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_224
115) instance POWERLED.un1_clk_100khz_42_and_i_o2_1 (in view: work.TOP(bdf_type)), output net N_224 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_379
116) instance POWERLED.un1_dutycycle_71_0_a2_0 (in view: work.TOP(bdf_type)), output net N_379 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_429
117) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_429 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_189_i_1
118) instance POWERLED.N_189_i (in view: work.TOP(bdf_type)), output net N_189_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[2]
119) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_143_N
120) instance POWERLED.un1_clk_100khz_42_and_i_o2_4 (in view: work.TOP(bdf_type)), output net N_143_N (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[3]
121) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_19_i_1
122) instance POWERLED.N_19_i (in view: work.TOP(bdf_type)), output net N_19_i_1 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[5]
123) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_175
124) instance POWERLED.un2_count_clk_17_0_o3 (in view: work.TOP(bdf_type)), output net N_175 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_203
125) instance POWERLED.un2_count_clk_17_0_o3_0 (in view: work.TOP(bdf_type)), output net N_203 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_371
126) instance POWERLED.un2_count_clk_17_0_a2 (in view: work.TOP(bdf_type)), output net N_371 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_376
127) instance POWERLED.un2_count_clk_17_0_a2_0 (in view: work.TOP(bdf_type)), output net N_376 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[4]
128) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_428
129) instance POWERLED.un1_clk_100khz_48_and_i_a2 (in view: work.TOP(bdf_type)), output net N_428 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[7]
130) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[0]
131) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[1]
132) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[2]
133) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[3]
134) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[4]
135) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[5]
136) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[6]
137) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[7]
138) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[8]
139) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[9]
140) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[10]
141) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[11]
142) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[12]
143) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[13]
144) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[14]
145) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[15]
146) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[10]
147) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[11]
148) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[12]
149) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[13]
150) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[14]
151) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[15]
152) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_366
153) instance POWERLED.un1_clk_100khz_42_and_i_a2_2 (in view: work.TOP(bdf_type)), output net N_366 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[8]
154) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[13]
155) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[9]
156) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[10]
157) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[11]
158) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net N_235_N
159) instance POWERLED.un1_clk_100khz_42_and_i_o3_0 (in view: work.TOP(bdf_type)), output net N_235_N (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[12]
160) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[14]
161) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[15]
162) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[11]
163) instance POWERLED.dutycycle_i[11] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.curr_state_i_2[2]
164) instance HDA_STRAP.curr_state_i[2] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_2[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
165) instance HDA_STRAP.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
166) instance HDA_STRAP.curr_state_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net HDA_STRAP.count_i_3[0]
167) instance HDA_STRAP.count_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.count_i_3[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":68:9:68:28|Found combinational loop during mapping at net HDA_STRAP.un25_clk_100khz
168) instance HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type)), output net HDA_STRAP.un25_clk_100khz (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[1]
169) instance HDA_STRAP.count_latmux_0 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[2]
170) instance HDA_STRAP.count_latmux_1 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[3]
171) instance HDA_STRAP.count_latmux_2 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[4]
172) instance HDA_STRAP.count_latmux_3 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[5]
173) instance HDA_STRAP.count_latmux_4 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[6]
174) instance HDA_STRAP.count_latmux_5 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[7]
175) instance HDA_STRAP.count_latmux_6 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[8]
176) instance HDA_STRAP.count_latmux_7 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[9]
177) instance HDA_STRAP.count_latmux_8 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[10]
178) instance HDA_STRAP.count_latmux_9 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[11]
179) instance HDA_STRAP.count_latmux_10 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[12]
180) instance HDA_STRAP.count_latmux_11 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[13]
181) instance HDA_STRAP.count_latmux_12 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[14]
182) instance HDA_STRAP.count_latmux_13 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[15]
183) instance HDA_STRAP.count_latmux_14 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[16]
184) instance HDA_STRAP.count_latmux_15 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[16] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Found combinational loop during mapping at net HDA_STRAP.count[17]
185) instance HDA_STRAP.count_latmux_16 (in view: work.TOP(bdf_type)), output net HDA_STRAP.count[17] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Found combinational loop during mapping at net HDA_STRAP.curr_state_i_1[0]
186) instance HDA_STRAP.curr_state_i[0] (in view: work.TOP(bdf_type)), output net HDA_STRAP.curr_state_i_1[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
187) instance VPP_VDDQ.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count_en
188) instance VPP_VDDQ.count_en (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_en (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[0]
189) instance VPP_VDDQ.count_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[1]
190) instance VPP_VDDQ.count_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Found combinational loop during mapping at net N_26
191) instance VPP_VDDQ.count_1_sqmuxa_i_0 (in view: work.TOP(bdf_type)), output net N_26 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[2]
192) instance VPP_VDDQ.count_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[3]
193) instance VPP_VDDQ.count_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":74:5:74:6|Found combinational loop during mapping at net VPP_VDDQ.un13_clk_100khz_i_3
194) instance VPP_VDDQ.un13_clk_100khz_i (in view: work.TOP(bdf_type)), output net VPP_VDDQ.un13_clk_100khz_i_3 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[4]
195) instance VPP_VDDQ.count_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[5]
196) instance VPP_VDDQ.count_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[6]
197) instance VPP_VDDQ.count_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[7]
198) instance VPP_VDDQ.count_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[8]
199) instance VPP_VDDQ.count_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[9]
200) instance VPP_VDDQ.count_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[10]
201) instance VPP_VDDQ.count_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[11]
202) instance VPP_VDDQ.count_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[12]
203) instance VPP_VDDQ.count_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[13]
204) instance VPP_VDDQ.count_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[14]
205) instance VPP_VDDQ.count_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Found combinational loop during mapping at net VPP_VDDQ.count[15]
206) instance VPP_VDDQ.count_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 149MB peak: 150MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 150MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 150MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 165MB peak: 168MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   -13.30ns		1057 /       218
   2		0h:00m:05s		   -13.30ns		1043 /       218
   3		0h:00m:05s		   -12.17ns		1044 /       218
   4		0h:00m:05s		   -12.17ns		1044 /       218
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Replicating instance POWERLED.func_m1_0_a2_0 (in view: work.TOP(bdf_type)) with 38 loads 1 time to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance COUNTER.tmp_1 (in view: work.TOP(bdf_type)) with 69 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance POWERLED.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Replicating instance POWERLED.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:06s		   -10.18ns		1076 /       220
   6		0h:00m:06s		   -10.18ns		1076 /       220
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Replicating instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


   7		0h:00m:06s		   -10.12ns		1073 /       221
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m1_0_a2_0_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_24 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_1_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_5_a5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_a6_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_axb_13_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_o8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_o8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m1_0_a2_0_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_i[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":62:4:62:19|Unbuffered I/O RSMRST_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O COUNTER.G_8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_24 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_13_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_8_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_24 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":40:21:40:63|Unbuffered I/O POWERLED.VCCST_EN_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_5_o5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_13_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_5_a5_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_fast which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_21 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_m2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_13_2_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m1_0_a2_0_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_24 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_1_tz which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m1_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_5_a5_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_a6_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3_0_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O GND which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un2_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un4_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_axb_13_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_o8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_o8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":101:9:101:22|Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O N_96_mux_i_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.N_189_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok_i_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":101:4:101:16|Unbuffered I/O VPP_VDDQ.curr_state_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state11_2_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":83:4:83:19|Unbuffered I/O VPP_VDDQ.count_1_sqmuxa_i_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m1_0_a2_0_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":120:4:120:19|Unbuffered I/O VPP_VDDQ.count_2_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":25:3:25:6|Unbuffered I/O HDA_STRAP.curr_state_i[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":62:4:62:19|Unbuffered I/O RSMRST_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O COUNTER.G_8 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i_0_o3_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_24 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_13_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_8_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_a2_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.VCCST_EN_i_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_24 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_24_and_i_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_42_and_i_o2_1_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_a6_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":40:21:40:63|Unbuffered I/O POWERLED.VCCST_EN_i_0_o3_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g3_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_5_o5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_13_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.g0_5_a5_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_i_m3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o3_s[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3_0_a2_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PRIMARY_VOLTAGES_EN.N_214_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_fast which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O PCH_PWRGD.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.g0_2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_21 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":445:1:445:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_m2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP_latmux which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net VPP_VDDQ.delayed_vddq_pwrgd_en.
@N: FX1017 :|SB_GB inserted on the net HDA_STRAP.count_en.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 179MB peak: 180MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 179MB peak: 180MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 221 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
186 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   221        PCH_PWRGD.count[14]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 150MB peak: 181MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 176MB peak: 181MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 178MB peak: 181MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 175MB peak: 181MB)

Warning: Found 195 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net POWERLED.curr_state[0]
1) instance curr_state_RNI3P6L[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I0
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI3P6L[0]/I1
    instance   POWERLED.curr_state_RNI3P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI3P6L[0]/O
    net        POWERLED.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i
2) instance curr_state_RNIF5D5[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I0
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI91MN[8]/I1
    instance   POWERLED.count_RNI91MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI91MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI3P6L[0]/I1
    instance   POWERLED.curr_state_RNI3P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI3P6L[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNIF5D5[0]/I0
    instance   POWERLED.curr_state_RNIF5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIF5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[8]
3) instance count_RNI91MN[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I1
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI91MN[8]/I1
    instance   POWERLED.count_RNI91MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI91MN[8]/O
    net        POWERLED.count[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[7]
4) instance count_RNI7UKN[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I1
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNI7UKN[7]/I1
    instance   POWERLED.count_RNI7UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI7UKN[7]/O
    net        POWERLED.count[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[6]
5) instance count_RNI5RJN[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I1
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNI5RJN[6]/I1
    instance   POWERLED.count_RNI5RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI5RJN[6]/O
    net        POWERLED.count[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[5]
6) instance count_RNI3OIN[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I1
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNI3OIN[5]/I1
    instance   POWERLED.count_RNI3OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI3OIN[5]/O
    net        POWERLED.count[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[4]
7) instance count_RNI1LHN[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I1
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNI1LHN[4]/I1
    instance   POWERLED.count_RNI1LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI1LHN[4]/O
    net        POWERLED.count[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[3]
8) instance count_RNIVHGN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I1
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNIVHGN[3]/I1
    instance   POWERLED.count_RNIVHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIVHGN[3]/O
    net        POWERLED.count[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[2]
9) instance count_RNITEFN[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I1
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNITEFN[2]/I1
    instance   POWERLED.count_RNITEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNITEFN[2]/O
    net        POWERLED.count[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[1]
10) instance count_RNIHBFE[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count[1]
    input  pin POWERLED.count_RNI[1]/I0
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIHBFE[1]/I1
    instance   POWERLED.count_RNIHBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIHBFE[1]/O
    net        POWERLED.count[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[0]
11) instance count_RNIGAFE[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNI[1]/I1
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIHBFE[1]/I1
    instance   POWERLED.count_RNIHBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIHBFE[1]/O
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count_cry_1_c/I0
    instance   POWERLED.un1_count_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_1_c/CO
    net        POWERLED.un1_count_cry_1
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I3
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNITEFN[2]/I1
    instance   POWERLED.count_RNITEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNITEFN[2]/O
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_2_c/I0
    instance   POWERLED.un1_count_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_2_c/CO
    net        POWERLED.un1_count_cry_2
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I3
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNIVHGN[3]/I1
    instance   POWERLED.count_RNIVHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIVHGN[3]/O
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_3_c/I0
    instance   POWERLED.un1_count_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_3_c/CO
    net        POWERLED.un1_count_cry_3
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I3
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNI1LHN[4]/I1
    instance   POWERLED.count_RNI1LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI1LHN[4]/O
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_4_c/I0
    instance   POWERLED.un1_count_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_4_c/CO
    net        POWERLED.un1_count_cry_4
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I3
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNI3OIN[5]/I1
    instance   POWERLED.count_RNI3OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI3OIN[5]/O
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_5_c/I0
    instance   POWERLED.un1_count_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_5_c/CO
    net        POWERLED.un1_count_cry_5
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I3
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNI5RJN[6]/I1
    instance   POWERLED.count_RNI5RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI5RJN[6]/O
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_6_c/I0
    instance   POWERLED.un1_count_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_6_c/CO
    net        POWERLED.un1_count_cry_6
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I3
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNI7UKN[7]/I1
    instance   POWERLED.count_RNI7UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI7UKN[7]/O
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_7_c/I0
    instance   POWERLED.un1_count_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_7_c/CO
    net        POWERLED.un1_count_cry_7
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I3
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI91MN[8]/I1
    instance   POWERLED.count_RNI91MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI91MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI3P6L[0]/I1
    instance   POWERLED.curr_state_RNI3P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI3P6L[0]/O
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_RNIF5D5[0]/I0
    instance   POWERLED.curr_state_RNIF5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIF5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.count_RNI[0]/I0
    instance   POWERLED.count_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_RNI[0]/O
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_RNIGAFE[0]/I1
    instance   POWERLED.count_RNIGAFE[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIGAFE[0]/O
    net        POWERLED.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[9]
12) instance count_RNIB4NN[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNIIG79/I1
    instance   POWERLED.un1_count_cry_8_c_RNIIG79 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNIIG79/O
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_RNIB4NN[9]/I1
    instance   POWERLED.count_RNIB4NN[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIB4NN[9]/O
    net        POWERLED.count[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[14]
13) instance count_RNI3P7O[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I1
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_RNI3P7O[14]/I1
    instance   POWERLED.count_RNI3P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI3P7O[14]/O
    net        POWERLED.count[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[13]
14) instance count_RNI1M6O[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNITGI7/I1
    instance   POWERLED.un1_count_cry_12_c_RNITGI7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNITGI7/O
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_RNI1M6O[13]/I1
    instance   POWERLED.count_RNI1M6O[13] (cell SB_LUT4)
    output pin POWERLED.count_RNI1M6O[13]/O
    net        POWERLED.count[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[12]
15) instance count_RNIVI5O[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_11_c_RNISEH7/I1
    instance   POWERLED.un1_count_cry_11_c_RNISEH7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNISEH7/O
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_RNIVI5O[12]/I1
    instance   POWERLED.count_RNIVI5O[12] (cell SB_LUT4)
    output pin POWERLED.count_RNIVI5O[12]/O
    net        POWERLED.count[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[11]
16) instance count_RNITF4O[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNIRCG7/I1
    instance   POWERLED.un1_count_cry_10_c_RNIRCG7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNIRCG7/O
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_RNITF4O[11]/I1
    instance   POWERLED.count_RNITF4O[11] (cell SB_LUT4)
    output pin POWERLED.count_RNITF4O[11]/O
    net        POWERLED.count[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[10]
17) instance count_RNIKKSP[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNIJI89/I1
    instance   POWERLED.un1_count_cry_9_c_RNIJI89 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNIJI89/O
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_RNIKKSP[10]/I1
    instance   POWERLED.count_RNIKKSP[10] (cell SB_LUT4)
    output pin POWERLED.count_RNIKKSP[10]/O
    net        POWERLED.count[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[15]
18) instance count_RNI5S8O[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIVKK7/I0
    instance   POWERLED.un1_count_cry_14_c_RNIVKK7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIVKK7/O
    net        POWERLED.un1_count_cry_14_c_RNIVKK7
    input  pin POWERLED.count_RNI5S8O[15]/I1
    instance   POWERLED.count_RNI5S8O[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI5S8O[15]/O
    net        POWERLED.count[15]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.RSMRSTn_latmux
19) instance curr_state_RNIR5QD1[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net RSMRSTn_latmux (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.RSMRSTn_latmux
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I0
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.m4_0_0
    input  pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIFPNC[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/O
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIR5QD1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIR5QD1[0]/O
    net        POWERLED.curr_state_RNIR5QD1_0[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[0]
20) instance curr_state_RNIFPNC[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[0]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m4_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m4_0/O
    net        RSMRST_PWRGD.m4_0_0
    input  pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/I1
    instance   RSMRST_PWRGD.curr_state_RNIFPNC[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIFPNC[0]/O
    net        RSMRST_PWRGD.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.curr_state[1]
21) instance curr_state_RNIB0IQ1[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net curr_state[1] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.curr_state[1]
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/I2
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0_a2/O
    net        RSMRST_PWRGD.N_423
    input  pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/I1
    instance   RSMRST_PWRGD.curr_state_7_1_0_.m6_0 (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_7_1_0_.m6_0/O
    net        RSMRST_PWRGD.curr_state_7[1]
    input  pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/I1
    instance   RSMRST_PWRGD.curr_state_RNIB0IQ1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.curr_state_RNIB0IQ1[1]/O
    net        RSMRST_PWRGD.curr_state[1]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[15]
22) instance count_RNIGD6M5[15] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[15] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/O
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_RNIGD6M5[15]/I2
    instance   RSMRST_PWRGD.count_RNIGD6M5[15] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIGD6M5[15]/O
    net        RSMRST_PWRGD.count[15]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[14]
23) instance count_RNIEA5M5[14] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[14] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/O
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_RNIEA5M5[14]/I2
    instance   RSMRST_PWRGD.count_RNIEA5M5[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIEA5M5[14]/O
    net        RSMRST_PWRGD.count[14]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[13]
24) instance count_RNIC74M5[13] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[13] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/O
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_RNIC74M5[13]/I2
    instance   RSMRST_PWRGD.count_RNIC74M5[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIC74M5[13]/O
    net        RSMRST_PWRGD.count[13]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_12
25) instance count_RNIA43M5[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_12 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/O
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_RNIA43M5[12]/I2
    instance   RSMRST_PWRGD.count_RNIA43M5[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIA43M5[12]/O
    net        RSMRST_PWRGD.un2_count_1_axb_12
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[11]
26) instance count_RNI812M5[11] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[11] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI812M5[11]/I2
    instance   RSMRST_PWRGD.count_RNI812M5[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI812M5[11]/O
    net        RSMRST_PWRGD.count[11]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[10]
27) instance count_RNIV86M5[10] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[10] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIV86M5[10]/I2
    instance   RSMRST_PWRGD.count_RNIV86M5[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIV86M5[10]/O
    net        RSMRST_PWRGD.count[10]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_9
28) instance count_RNIMCS06[9] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_9 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIMCS06[9]/I2
    instance   RSMRST_PWRGD.count_RNIMCS06[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIMCS06[9]/O
    net        RSMRST_PWRGD.un2_count_1_axb_9
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[8]
29) instance count_RNIK9R06[8] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[8] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIK9R06[8]/I2
    instance   RSMRST_PWRGD.count_RNIK9R06[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIK9R06[8]/O
    net        RSMRST_PWRGD.count[8]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[7]
30) instance count_RNII6Q06[7] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[7] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/O
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_RNII6Q06[7]/I2
    instance   RSMRST_PWRGD.count_RNII6Q06[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNII6Q06[7]/O
    net        RSMRST_PWRGD.count[7]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[6]
31) instance count_RNIG3P06[6] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[6] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNIG3P06[6]/I2
    instance   RSMRST_PWRGD.count_RNIG3P06[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIG3P06[6]/O
    net        RSMRST_PWRGD.count[6]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_5
32) instance count_RNIE0O06[5] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_5 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNIE0O06[5]/I2
    instance   RSMRST_PWRGD.count_RNIE0O06[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIE0O06[5]/O
    net        RSMRST_PWRGD.un2_count_1_axb_5
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_4
33) instance count_RNICTM06[4] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_4 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNICTM06[4]/I2
    instance   RSMRST_PWRGD.count_RNICTM06[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNICTM06[4]/O
    net        RSMRST_PWRGD.un2_count_1_axb_4
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[3]
34) instance count_RNIAQL06[3] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[3] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNIAQL06[3]/I2
    instance   RSMRST_PWRGD.count_RNIAQL06[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAQL06[3]/O
    net        RSMRST_PWRGD.count[3]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_2
35) instance count_RNI8NK06[2] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_2 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/O
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_RNI8NK06[2]/I2
    instance   RSMRST_PWRGD.count_RNI8NK06[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI8NK06[2]/O
    net        RSMRST_PWRGD.un2_count_1_axb_2
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.un2_count_1_axb_1
36) instance count_RNIVV2I5[1] (in view: work.rsmrst_pwrgd_block(netlist)), output net un2_count_1_axb_1 (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I0
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIVV2I5[1]/I2
    instance   RSMRST_PWRGD.count_RNIVV2I5[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIVV2I5[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count_RNI166B31[12]
37) instance count_RNI166B31[12] (in view: work.rsmrst_pwrgd_block(netlist)), output net count_RNI166B31[12] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count_RNI166B31[12]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I0
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNIUU2I5[0]/I2
    instance   RSMRST_PWRGD.count_RNIUU2I5[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIUU2I5[0]/O
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[1]/I1
    instance   RSMRST_PWRGD.count_RNIAB7J1[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[1]/O
    net        RSMRST_PWRGD.count_rst_6
    input  pin RSMRST_PWRGD.count_RNIVV2I5[1]/I2
    instance   RSMRST_PWRGD.count_RNIVV2I5[1] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIVV2I5[1]/O
    net        RSMRST_PWRGD.un2_count_1_axb_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_1
    input  pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_1_c_RNII1P12/O
    net        RSMRST_PWRGD.count_rst_7
    input  pin RSMRST_PWRGD.count_RNI8NK06[2]/I2
    instance   RSMRST_PWRGD.count_RNI8NK06[2] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI8NK06[2]/O
    net        RSMRST_PWRGD.un2_count_1_axb_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_2
    input  pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_2_c_RNIJ3Q12/O
    net        RSMRST_PWRGD.count_rst_8
    input  pin RSMRST_PWRGD.count_RNIAQL06[3]/I2
    instance   RSMRST_PWRGD.count_RNIAQL06[3] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAQL06[3]/O
    net        RSMRST_PWRGD.count[3]
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_3
    input  pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_3_c_RNIK5R12/O
    net        RSMRST_PWRGD.count_rst_9
    input  pin RSMRST_PWRGD.count_RNICTM06[4]/I2
    instance   RSMRST_PWRGD.count_RNICTM06[4] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNICTM06[4]/O
    net        RSMRST_PWRGD.un2_count_1_axb_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_4
    input  pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_4_c_RNIL7S12/O
    net        RSMRST_PWRGD.count_rst_10
    input  pin RSMRST_PWRGD.count_RNIE0O06[5]/I2
    instance   RSMRST_PWRGD.count_RNIE0O06[5] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIE0O06[5]/O
    net        RSMRST_PWRGD.un2_count_1_axb_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_5
    input  pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_5_c_RNIM9T12/O
    net        RSMRST_PWRGD.count_rst_11
    input  pin RSMRST_PWRGD.count_RNIG3P06[6]/I2
    instance   RSMRST_PWRGD.count_RNIG3P06[6] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIG3P06[6]/O
    net        RSMRST_PWRGD.count[6]
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_6
    input  pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_6_c_RNINBU12/O
    net        RSMRST_PWRGD.count_rst_12
    input  pin RSMRST_PWRGD.count_RNII6Q06[7]/I2
    instance   RSMRST_PWRGD.count_RNII6Q06[7] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNII6Q06[7]/O
    net        RSMRST_PWRGD.count[7]
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_7
    input  pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_7_c_RNIODV12/O
    net        RSMRST_PWRGD.count_rst_13
    input  pin RSMRST_PWRGD.count_RNIK9R06[8]/I2
    instance   RSMRST_PWRGD.count_RNIK9R06[8] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIK9R06[8]/O
    net        RSMRST_PWRGD.count[8]
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_8
    input  pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_8_c_RNIPF022/O
    net        RSMRST_PWRGD.count_rst_14
    input  pin RSMRST_PWRGD.count_RNIMCS06[9]/I2
    instance   RSMRST_PWRGD.count_RNIMCS06[9] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIMCS06[9]/O
    net        RSMRST_PWRGD.un2_count_1_axb_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_9
    input  pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_9_c_RNIQH122/O
    net        RSMRST_PWRGD.count_rst
    input  pin RSMRST_PWRGD.count_RNIV86M5[10]/I2
    instance   RSMRST_PWRGD.count_RNIV86M5[10] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIV86M5[10]/O
    net        RSMRST_PWRGD.count[10]
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_10
    input  pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_10_c_RNI29T12/O
    net        RSMRST_PWRGD.count_rst_0
    input  pin RSMRST_PWRGD.count_RNI812M5[11]/I2
    instance   RSMRST_PWRGD.count_RNI812M5[11] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI812M5[11]/O
    net        RSMRST_PWRGD.count[11]
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_11
    input  pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_11_c_RNI3BU12/O
    net        RSMRST_PWRGD.count_rst_1
    input  pin RSMRST_PWRGD.count_RNIA43M5[12]/I2
    instance   RSMRST_PWRGD.count_RNIA43M5[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIA43M5[12]/O
    net        RSMRST_PWRGD.un2_count_1_axb_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_12
    input  pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/I1
    instance   RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_12_c_RNI4DV12/O
    net        RSMRST_PWRGD.count_rst_2
    input  pin RSMRST_PWRGD.count_RNIC74M5[13]/I2
    instance   RSMRST_PWRGD.count_RNIC74M5[13] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIC74M5[13]/O
    net        RSMRST_PWRGD.count[13]
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_13
    input  pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_13_c_RNI5F022/O
    net        RSMRST_PWRGD.count_rst_3
    input  pin RSMRST_PWRGD.count_RNIEA5M5[14]/I2
    instance   RSMRST_PWRGD.count_RNIEA5M5[14] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIEA5M5[14]/O
    net        RSMRST_PWRGD.count[14]
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c/I0
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c (cell SB_CARRY)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c/CO
    net        RSMRST_PWRGD.un2_count_1_cry_14
    input  pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/I3
    instance   RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122 (cell SB_LUT4)
    output pin RSMRST_PWRGD.un2_count_1_cry_14_c_RNI6H122/O
    net        RSMRST_PWRGD.count_rst_4
    input  pin RSMRST_PWRGD.count_RNIGD6M5[15]/I2
    instance   RSMRST_PWRGD.count_RNIGD6M5[15] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIGD6M5[15]/O
    net        RSMRST_PWRGD.count[15]
    input  pin RSMRST_PWRGD.count_RNIA43M5_0[12]/I1
    instance   RSMRST_PWRGD.count_RNIA43M5_0[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIA43M5_0[12]/O
    net        RSMRST_PWRGD.un12_clk_100khz_4
    input  pin RSMRST_PWRGD.count_RNI166B31[12]/I0
    instance   RSMRST_PWRGD.count_RNI166B31[12] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNI166B31[12]/O
    net        RSMRST_PWRGD.count_RNI166B31[12]
@W: BN137 :|Found combinational loop during mapping at net RSMRST_PWRGD.count[0]
38) instance count_RNIUU2I5[0] (in view: work.rsmrst_pwrgd_block(netlist)), output net count[0] (in view: work.rsmrst_pwrgd_block(netlist))
    net        RSMRST_PWRGD.count[0]
    input  pin RSMRST_PWRGD.count_RNIAB7J1[0]/I2
    instance   RSMRST_PWRGD.count_RNIAB7J1[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIAB7J1[0]/O
    net        RSMRST_PWRGD.count_rst_5
    input  pin RSMRST_PWRGD.count_RNIUU2I5[0]/I2
    instance   RSMRST_PWRGD.count_RNIUU2I5[0] (cell SB_LUT4)
    output pin RSMRST_PWRGD.count_RNIUU2I5[0]/O
    net        RSMRST_PWRGD.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI3IN21[0]
39) instance func_state_RNI3IN21[0] (in view: work.powerled_block(netlist)), output net func_state_RNI3IN21[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI3IN21[0]
    input  pin POWERLED.func_state_RNINROUB[0]/I0
    instance   POWERLED.func_state_RNINROUB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINROUB[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIHPASE[0]/I1
    instance   POWERLED.func_state_RNIHPASE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHPASE[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI3IN21[0]/I1
    instance   POWERLED.func_state_RNI3IN21[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[0]/O
    net        POWERLED.func_state_RNI3IN21[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state
40) instance func_state_RNITIO1D[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIIN481[1]/I1
    instance   POWERLED.func_state_RNIIN481[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIIN481[1]/O
    net        POWERLED.N_345
    input  pin POWERLED.func_state_RNIPUCL3_0[1]/I0
    instance   POWERLED.func_state_RNIPUCL3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPUCL3_0[1]/O
    net        POWERLED.N_433
    input  pin POWERLED.func_state_RNINROUB[0]/I1
    instance   POWERLED.func_state_RNINROUB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINROUB[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIHPASE[0]/I1
    instance   POWERLED.func_state_RNIHPASE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHPASE[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI3IN21[0]/I1
    instance   POWERLED.func_state_RNI3IN21[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[0]/O
    net        POWERLED.func_state_RNI3IN21[0]
    input  pin POWERLED.func_state_RNI2K64A[1]/I0
    instance   POWERLED.func_state_RNI2K64A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2K64A[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNITIO1D[1]/I1
    instance   POWERLED.func_state_RNITIO1D[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITIO1D[1]/O
    net        POWERLED.func_state
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_0
41) instance func_state_RNIHPASE[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_4[0]/I0
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.N_2905_i
    input  pin POWERLED.func_state_RNI[1]/I1
    instance   POWERLED.func_state_RNI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[1]/O
    net        POWERLED.N_175
    input  pin POWERLED.func_state_RNI3IN21_1[1]/I0
    instance   POWERLED.func_state_RNI3IN21_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_1[1]/O
    net        POWERLED.func_state_1_ss0_i_0_o2_1
    input  pin POWERLED.func_state_RNIPUCL3_0[1]/I2
    instance   POWERLED.func_state_RNIPUCL3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPUCL3_0[1]/O
    net        POWERLED.N_433
    input  pin POWERLED.func_state_RNINROUB[0]/I1
    instance   POWERLED.func_state_RNINROUB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINROUB[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIHPASE[0]/I1
    instance   POWERLED.func_state_RNIHPASE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHPASE[0]/O
    net        POWERLED.func_state_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off_RNI_0[10]
42) instance count_off_RNI_0[10] (in view: work.powerled_block(netlist)), output net count_off_RNI_0[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_1[1]/I1
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.func_state_RNI_1[1]
    input  pin POWERLED.func_state_RNIH0GD5[1]/I1
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIC1SE1[0]/I2
    instance   POWERLED.func_state_RNIC1SE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC1SE1[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNICU6N2[1]/I0
    instance   POWERLED.func_state_RNICU6N2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU6N2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GC63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIRSFQA[7]/I1
    instance   POWERLED.count_off_RNIRSFQA[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIRSFQA[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI3IN21_0[1]
43) instance func_state_RNI3IN21_0[1] (in view: work.powerled_block(netlist)), output net func_state_RNI3IN21_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI3IN21_0[1]
    input  pin POWERLED.func_state_RNIP7PD2[0]/I1
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIC1SE1[0]/I2
    instance   POWERLED.func_state_RNIC1SE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC1SE1[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNICU6N2[1]/I0
    instance   POWERLED.func_state_RNICU6N2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU6N2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GC63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIRSFQA[7]/I1
    instance   POWERLED.count_off_RNIRSFQA[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIRSFQA[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3IN21_1[1]/I3
    instance   POWERLED.func_state_RNI3IN21_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_1[1]/O
    net        POWERLED.func_state_1_ss0_i_0_o2_1
    input  pin POWERLED.func_state_RNIPUCL3_0[1]/I2
    instance   POWERLED.func_state_RNIPUCL3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPUCL3_0[1]/O
    net        POWERLED.N_433
    input  pin POWERLED.func_state_RNINROUB[0]/I1
    instance   POWERLED.func_state_RNINROUB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINROUB[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIHPASE[0]/I1
    instance   POWERLED.func_state_RNIHPASE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHPASE[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI3IN21[0]/I1
    instance   POWERLED.func_state_RNI3IN21[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[0]/O
    net        POWERLED.func_state_RNI3IN21[0]
    input  pin POWERLED.func_state_RNI2K64A[1]/I0
    instance   POWERLED.func_state_RNI2K64A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2K64A[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNITIO1D[1]/I1
    instance   POWERLED.func_state_RNITIO1D[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITIO1D[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI5DLR[1]/I0
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.g0_1
    input  pin POWERLED.func_state_RNI3IN21_0[1]/I1
    instance   POWERLED.func_state_RNI3IN21_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_0[1]/O
    net        POWERLED.func_state_RNI3IN21_0[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_0
44) instance dutycycle_RNI149J5[1] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_1
45) instance dutycycle_RNITOAI5[0] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.func_state_RNI0TA81[0]/I3
    instance   POWERLED.func_state_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI0TA81[0]/O
    net        POWERLED.dutycycle_1_0[0]
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I1
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_en
46) instance func_state_RNIH0GD5[1] (in view: work.powerled_block(netlist)), output net count_clk_en (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI6GJB[14]/I1
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I1
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNIP7PD2[0]/I2
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNI[6]
47) instance count_clk_RNI[6] (in view: work.powerled_block(netlist)), output net count_clk_RNI[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.count_clk_RNI_1[6]/I0
    instance   POWERLED.count_clk_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[6]/O
    net        POWERLED.N_203_i
    input  pin POWERLED.func_state_RNI8H551_0[1]/I2
    instance   POWERLED.func_state_RNI8H551_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8H551_0[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0
    input  pin POWERLED.func_state_RNI1E8A4[0]/I2
    instance   POWERLED.func_state_RNI1E8A4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1E8A4[0]/O
    net        POWERLED.func_state_RNI1E8A4_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI6GJB[14]/I2
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_RNI_0[1]
48) instance count_clk_RNI_0[1] (in view: work.powerled_block(netlist)), output net count_clk_RNI_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNI34G9[1]/I2
    instance   POWERLED.func_state_RNI34G9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI34G9[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_tz
    input  pin POWERLED.func_state_RNI8H551_0[1]/I3
    instance   POWERLED.func_state_RNI8H551_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI8H551_0[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0
    input  pin POWERLED.func_state_RNI1E8A4[0]/I2
    instance   POWERLED.func_state_RNI1E8A4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1E8A4[0]/O
    net        POWERLED.func_state_RNI1E8A4_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI6GJB[14]/I2
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I1
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNIP7PD2[0]/I2
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_193
49) instance count_clk_RNI[1] (in view: work.powerled_block(netlist)), output net N_193 (in view: work.powerled_block(netlist))
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI1E8A4[0]/I3
    instance   POWERLED.func_state_RNI1E8A4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1E8A4[0]/O
    net        POWERLED.func_state_RNI1E8A4_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI6GJB[14]/I2
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_385
50) instance count_clk_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_385 (in view: work.powerled_block(netlist))
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI[7]/I1
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI1E8A4[0]/I3
    instance   POWERLED.func_state_RNI1E8A4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1E8A4[0]/O
    net        POWERLED.func_state_RNI1E8A4_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI6GJB[14]/I2
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I1
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNIP7PD2[0]/I2
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI1E8A4_0[0]
51) instance func_state_RNI1E8A4[0] (in view: work.powerled_block(netlist)), output net func_state_RNI1E8A4_0[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI1E8A4_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAICJ[7]/I2
    instance   POWERLED.count_clk_RNIAICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI1E8A4[0]/I3
    instance   POWERLED.func_state_RNI1E8A4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1E8A4[0]/O
    net        POWERLED.func_state_RNI1E8A4_0[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[7]
52) instance count_clk_RNIAICJ[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAICJ[7]/I2
    instance   POWERLED.count_clk_RNIAICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAICJ[7]/O
    net        POWERLED.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[6]
53) instance count_clk_RNI8FBJ[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I1
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8FBJ[6]/I2
    instance   POWERLED.count_clk_RNI8FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8FBJ[6]/O
    net        POWERLED.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[5]
54) instance count_clk_RNI6CAJ[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I1
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNI6CAJ[5]/I2
    instance   POWERLED.count_clk_RNI6CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6CAJ[5]/O
    net        POWERLED.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[4]
55) instance count_clk_RNI499J[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNI499J[4]/I2
    instance   POWERLED.count_clk_RNI499J[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI499J[4]/O
    net        POWERLED.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[3]
56) instance count_clk_RNI268J[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNI268J[3]/I2
    instance   POWERLED.count_clk_RNI268J[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI268J[3]/O
    net        POWERLED.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[2]
57) instance count_clk_RNI037J[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_2_c/I0
    instance   POWERLED.un1_count_clk_2_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_2_c/CO
    net        POWERLED.un1_count_clk_2_cry_2
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I3
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNI268J[3]/I2
    instance   POWERLED.count_clk_RNI268J[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI268J[3]/O
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_3_c/I0
    instance   POWERLED.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_3_c/CO
    net        POWERLED.un1_count_clk_2_cry_3
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I3
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNI499J[4]/I2
    instance   POWERLED.count_clk_RNI499J[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI499J[4]/O
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_4_c/I0
    instance   POWERLED.un1_count_clk_2_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_4_c/CO
    net        POWERLED.un1_count_clk_2_cry_4
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I3
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNI6CAJ[5]/I2
    instance   POWERLED.count_clk_RNI6CAJ[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6CAJ[5]/O
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_5_c/I0
    instance   POWERLED.un1_count_clk_2_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_5_c/CO
    net        POWERLED.un1_count_clk_2_cry_5
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I3
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNI8FBJ[6]/I2
    instance   POWERLED.count_clk_RNI8FBJ[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8FBJ[6]/O
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_6_c/I0
    instance   POWERLED.un1_count_clk_2_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_6_c/CO
    net        POWERLED.un1_count_clk_2_cry_6
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I3
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIAICJ[7]/I2
    instance   POWERLED.count_clk_RNIAICJ[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAICJ[7]/O
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_RNI[7]/I2
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_431
    input  pin POWERLED.func_state_RNI5DLR[0]/I1
    instance   POWERLED.func_state_RNI5DLR[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1_0
    input  pin POWERLED.func_state_RNI1E8A4[0]/I3
    instance   POWERLED.func_state_RNI1E8A4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1E8A4[0]/O
    net        POWERLED.func_state_RNI1E8A4_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI6GJB[14]/I2
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[15]/I0
    instance   POWERLED.count_clk_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[15]/O
    net        POWERLED.N_178
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_193
    input  pin POWERLED.count_clk_RNI[6]/I0
    instance   POWERLED.count_clk_RNI[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[6]/O
    net        POWERLED.count_clk_RNI[6]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I1
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNIP7PD2[0]/I2
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[1]
58) instance count_clk_RNIAMLG[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIAMLG[1]/I2
    instance   POWERLED.count_clk_RNIAMLG[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIAMLG[1]/O
    net        POWERLED.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[0]
59) instance count_clk_RNI9LLG[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNI9LLG[0]/I2
    instance   POWERLED.count_clk_RNI9LLG[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI9LLG[0]/O
    net        POWERLED.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[14]
60) instance count_clk_RNI6GJB[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I1
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.count_clk_1[14]
    input  pin POWERLED.count_clk_RNI6GJB[14]/I2
    instance   POWERLED.count_clk_RNI6GJB[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI6GJB[14]/O
    net        POWERLED.count_clk[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[13]
61) instance count_clk_RNI4DIB[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I1
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.count_clk_1[13]
    input  pin POWERLED.count_clk_RNI4DIB[13]/I2
    instance   POWERLED.count_clk_RNI4DIB[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI4DIB[13]/O
    net        POWERLED.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[12]
62) instance count_clk_RNI2AHB[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I1
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.count_clk_1[12]
    input  pin POWERLED.count_clk_RNI2AHB[12]/I2
    instance   POWERLED.count_clk_RNI2AHB[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI2AHB[12]/O
    net        POWERLED.count_clk[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[11]
63) instance count_clk_RNI07GB[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I1
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.count_clk_1[11]
    input  pin POWERLED.count_clk_RNI07GB[11]/I2
    instance   POWERLED.count_clk_RNI07GB[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI07GB[11]/O
    net        POWERLED.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[10]
64) instance count_clk_RNIN1VB[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I1
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.un1_count_clk_2_cry_9_c_RNITRP2
    input  pin POWERLED.count_clk_RNIN1VB[10]/I2
    instance   POWERLED.count_clk_RNIN1VB[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIN1VB[10]/O
    net        POWERLED.count_clk[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[9]
65) instance count_clk_RNIEOEJ[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIEOEJ[9]/I2
    instance   POWERLED.count_clk_RNIEOEJ[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIEOEJ[9]/O
    net        POWERLED.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[8]
66) instance count_clk_RNICLDJ[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I1
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNICLDJ[8]/I2
    instance   POWERLED.count_clk_RNICLDJ[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNICLDJ[8]/O
    net        POWERLED.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[15]
67) instance count_clk_RNI8JKB[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/I0
    instance   POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/O
    net        POWERLED.un1_count_clk_2_cry_14_c_RNI98F2
    input  pin POWERLED.count_clk_RNI8JKB[15]/I2
    instance   POWERLED.count_clk_RNI8JKB[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8JKB[15]/O
    net        POWERLED.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.g0_1
68) instance func_state_RNI5DLR[1] (in view: work.powerled_block(netlist)), output net g0_1 (in view: work.powerled_block(netlist))
    net        POWERLED.g0_1
    input  pin POWERLED.func_state_RNI5DLR_1[1]/I1
    instance   POWERLED.func_state_RNI5DLR_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR_1[1]/O
    net        POWERLED.un1_clk_100khz_36_and_i_a2_1_sx
    input  pin POWERLED.func_state_RNI3IN21_2[1]/I1
    instance   POWERLED.func_state_RNI3IN21_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_2[1]/O
    net        POWERLED.N_332_N
    input  pin POWERLED.dutycycle_RNIM6QF4[6]/I0
    instance   POWERLED.dutycycle_RNIM6QF4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I0
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNIP7PD2[0]/I2
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIC1SE1[0]/I2
    instance   POWERLED.func_state_RNIC1SE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC1SE1[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNICU6N2[1]/I0
    instance   POWERLED.func_state_RNICU6N2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU6N2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GC63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIRSFQA[7]/I1
    instance   POWERLED.count_off_RNIRSFQA[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIRSFQA[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3IN21_1[1]/I3
    instance   POWERLED.func_state_RNI3IN21_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_1[1]/O
    net        POWERLED.func_state_1_ss0_i_0_o2_1
    input  pin POWERLED.func_state_RNIPUCL3_0[1]/I2
    instance   POWERLED.func_state_RNIPUCL3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPUCL3_0[1]/O
    net        POWERLED.N_433
    input  pin POWERLED.func_state_RNINROUB[0]/I1
    instance   POWERLED.func_state_RNINROUB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINROUB[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIHPASE[0]/I1
    instance   POWERLED.func_state_RNIHPASE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHPASE[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI3IN21[0]/I1
    instance   POWERLED.func_state_RNI3IN21[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[0]/O
    net        POWERLED.func_state_RNI3IN21[0]
    input  pin POWERLED.func_state_RNI2K64A[1]/I0
    instance   POWERLED.func_state_RNI2K64A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2K64A[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNITIO1D[1]/I1
    instance   POWERLED.func_state_RNITIO1D[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITIO1D[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI5DLR[1]/I0
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.g0_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[6]
69) instance dutycycle_RNIBE4NB[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNIM6QF4[6]/I1
    instance   POWERLED.dutycycle_RNIM6QF4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM6QF4[6]/O
    net        POWERLED.N_233_N
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I0
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_2[0]
70) instance dutycycle_RNI_2[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_2[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.func_state_RNI2MQD[0]/I1
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle
71) instance dutycycle_RNI0RNB6[2] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNI0RNB6[2]/I2
    instance   POWERLED.dutycycle_RNI0RNB6[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0RNB6[2]/O
    net        POWERLED.dutycycle
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_dutycycle_94_cry_0_c
72) instance un1_dutycycle_94_cry_0_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_0_c (in view: work.powerled_block(netlist))
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIKUJM1/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.dutycycle_RNI0RNB6[2]/I2
    instance   POWERLED.dutycycle_RNI0RNB6[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0RNB6[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_2[2]/I0
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.func_state_RNI2MQD[0]/I2
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_189_i
73) instance func_state_RNIPHPH3[1] (in view: work.powerled_block(netlist)), output net N_189_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_189_i
    input  pin POWERLED.dutycycle_RNIML1B1[2]/I2
    instance   POWERLED.dutycycle_RNIML1B1[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIML1B1[2]/O
    net        POWERLED.N_118_f0
    input  pin POWERLED.dutycycle_RNIS3763[2]/I0
    instance   POWERLED.dutycycle_RNIS3763[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIS3763[2]/O
    net        POWERLED.dutycycle_RNIS3763[2]
    input  pin POWERLED.dutycycle_RNI0RNB6[2]/I3
    instance   POWERLED.dutycycle_RNI0RNB6[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0RNB6[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.dutycycle_RNI_2[2]/I0
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.func_state_RNI2MQD[0]/I2
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_11
74) instance dutycycle_RNI24QN4[12] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI778D2[12]/I1
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_358
75) instance dutycycle_RNI_3[6] (in view: work.powerled_block(netlist)), output net N_358 (in view: work.powerled_block(netlist))
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI_0[0]/I0
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[12]/I2
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_4[12]/I0
    instance   POWERLED.dutycycle_RNI_4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_2[2]/I1
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.func_state_RNI2MQD[0]/I2
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_428
76) instance func_state_RNI[0] (in view: work.powerled_block(netlist)), output net N_428 (in view: work.powerled_block(netlist))
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNI_6[0]/I0
    instance   POWERLED.func_state_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[0]/O
    net        POWERLED.func_state_RNI_6[0]
    input  pin POWERLED.func_state_RNI778D2[1]/I2
    instance   POWERLED.func_state_RNI778D2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI778D2[1]/O
    net        POWERLED.func_state_RNI778D2[1]
    input  pin POWERLED.dutycycle_RNIQU4T5[3]/I1
    instance   POWERLED.dutycycle_RNIQU4T5[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQU4T5[3]/O
    net        POWERLED.dutycycle_RNIQU4T5[3]
    input  pin POWERLED.dutycycle_RNIJRE77[3]/I2
    instance   POWERLED.dutycycle_RNIJRE77[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJRE77[3]/O
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNI_4[3]/I0
    instance   POWERLED.dutycycle_RNI_4[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[3]/O
    net        POWERLED.N_361
    input  pin POWERLED.dutycycle_RNI_2[15]/I0
    instance   POWERLED.dutycycle_RNI_2[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[15]/O
    net        POWERLED.N_369
    input  pin POWERLED.func_state_RNI_0[0]/I3
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[12]/I2
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_4[12]/I0
    instance   POWERLED.dutycycle_RNI_4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_2[2]/I1
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.func_state_RNI2MQD[0]/I2
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_7
77) instance dutycycle_RNIJRE77[3] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNI[3]/I0
    instance   POWERLED.dutycycle_RNI[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[3]/O
    net        POWERLED.un1_clk_100khz_43_and_i_0_d_0
    input  pin POWERLED.dutycycle_RNIQU4T5[3]/I2
    instance   POWERLED.dutycycle_RNIQU4T5[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQU4T5[3]/O
    net        POWERLED.dutycycle_RNIQU4T5[3]
    input  pin POWERLED.dutycycle_RNIJRE77[3]/I2
    instance   POWERLED.dutycycle_RNIJRE77[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJRE77[3]/O
    net        POWERLED.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_4
78) instance dutycycle_RNILUF77[4] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI[4]/I0
    instance   POWERLED.dutycycle_RNI[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[4]/O
    net        POWERLED.un1_clk_100khz_40_and_i_0_d_0
    input  pin POWERLED.dutycycle_RNIQU4T5[4]/I2
    instance   POWERLED.dutycycle_RNIQU4T5[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQU4T5[4]/O
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_RNILUF77[4]/I2
    instance   POWERLED.dutycycle_RNILUF77[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILUF77[4]/O
    net        POWERLED.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_5
79) instance dutycycle_RNIAN5BA[7] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNIJFV14[7]/I1
    instance   POWERLED.dutycycle_RNIJFV14[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJFV14[7]/O
    net        POWERLED.dutycycle_eena_5_0_N_3_1
    input  pin POWERLED.dutycycle_RNI9EN09[7]/I0
    instance   POWERLED.dutycycle_RNI9EN09[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9EN09[7]/O
    net        POWERLED.dutycycle_en_5_0_0
    input  pin POWERLED.dutycycle_RNIAN5BA[7]/I2
    instance   POWERLED.dutycycle_RNIAN5BA[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAN5BA[7]/O
    net        POWERLED.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_371
80) instance dutycycle_RNI_4[12] (in view: work.powerled_block(netlist)), output net N_371 (in view: work.powerled_block(netlist))
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_0[0]/I1
    instance   POWERLED.dutycycle_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[0]/O
    net        POWERLED.g2_0_0
    input  pin POWERLED.dutycycle_RNI_1[1]/I3
    instance   POWERLED.dutycycle_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[1]/O
    net        POWERLED.g0_10_0_0_1
    input  pin POWERLED.dutycycle_RNI_4[1]/I2
    instance   POWERLED.dutycycle_RNI_4[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[1]/O
    net        POWERLED.N_3034_0_0_2
    input  pin POWERLED.dutycycle_RNI_0[6]/I0
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_5
    input  pin POWERLED.dutycycle_RNI2JIR8[6]/I0
    instance   POWERLED.dutycycle_RNI2JIR8[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2JIR8[6]/O
    net        COUNTER.N_13
    input  pin COUNTER.tmp_1_rep1_RNIC08FV/I0
    instance   COUNTER.tmp_1_rep1_RNIC08FV (cell SB_LUT4)
    output pin COUNTER.tmp_1_rep1_RNIC08FV/O
    net        POWERLED.tmp_1_rep1_RNIC08FV_0
    input  pin POWERLED.dutycycle_RNI_6[0]/I0
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.N_10_0
    input  pin POWERLED.dutycycle_RNI_7[0]/I0
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.g0_i_1
    input  pin POWERLED.func_state_RNIGGI33[0]/I0
    instance   POWERLED.func_state_RNIGGI33[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGGI33[0]/O
    net        POWERLED.g2_1_0_0
    input  pin POWERLED.dutycycle_RNI9EN09[7]/I2
    instance   POWERLED.dutycycle_RNI9EN09[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9EN09[7]/O
    net        POWERLED.dutycycle_en_5_0_0
    input  pin POWERLED.dutycycle_RNIAN5BA[7]/I2
    instance   POWERLED.dutycycle_RNIAN5BA[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAN5BA[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_6[7]/I0
    instance   POWERLED.dutycycle_RNI_6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[7]/O
    net        POWERLED.dutycycle_RNI_6[7]
    input  pin POWERLED.dutycycle_RNI_4[3]/I2
    instance   POWERLED.dutycycle_RNI_4[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[3]/O
    net        POWERLED.N_361
    input  pin POWERLED.dutycycle_RNI_2[15]/I0
    instance   POWERLED.dutycycle_RNI_2[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[15]/O
    net        POWERLED.N_369
    input  pin POWERLED.func_state_RNI_0[0]/I3
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[12]/I2
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_4[12]/I0
    instance   POWERLED.dutycycle_RNI_4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[12]/O
    net        POWERLED.N_371
@W: BN137 :|Found combinational loop during mapping at net COUNTER.dutycycle[5]
81) instance tmp_1_rep1_RNIC08FV (in view: work.counter_block(netlist)), output net dutycycle[5] (in view: work.counter_block(netlist))
    net        POWERLED.tmp_1_rep1_RNIC08FV_0
    input  pin POWERLED.func_state_RNI9JHG4[0]/I1
    instance   POWERLED.func_state_RNI9JHG4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI9JHG4[0]/O
    net        POWERLED.N_10
    input  pin POWERLED.dutycycle_RNI2JIR8[6]/I1
    instance   POWERLED.dutycycle_RNI2JIR8[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2JIR8[6]/O
    net        COUNTER.N_13
    input  pin COUNTER.tmp_1_rep1_RNIC08FV/I0
    instance   COUNTER.tmp_1_rep1_RNIC08FV (cell SB_LUT4)
    output pin COUNTER.tmp_1_rep1_RNIC08FV/O
    net        POWERLED.tmp_1_rep1_RNIC08FV_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_4[0]
82) instance dutycycle_RNI_4[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_4[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_1[6]/I0
    instance   POWERLED.dutycycle_RNI_1[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[6]/O
    net        POWERLED.dutycycle_RNI_1[6]
    input  pin POWERLED.dutycycle_RNI_5[6]/I0
    instance   POWERLED.dutycycle_RNI_5[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[6]/O
    net        POWERLED.dutycycle_RNI_5[6]
    input  pin POWERLED.dutycycle_RNI61QD3[2]/I1
    instance   POWERLED.dutycycle_RNI61QD3[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI61QD3[2]/O
    net        POWERLED.un1_dutycycle_172_m4
    input  pin POWERLED.dutycycle_RNI2JIR8[6]/I3
    instance   POWERLED.dutycycle_RNI2JIR8[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2JIR8[6]/O
    net        COUNTER.N_13
    input  pin COUNTER.tmp_1_rep1_RNIC08FV/I0
    instance   COUNTER.tmp_1_rep1_RNIC08FV (cell SB_LUT4)
    output pin COUNTER.tmp_1_rep1_RNIC08FV/O
    net        POWERLED.tmp_1_rep1_RNIC08FV_0
    input  pin POWERLED.dutycycle_RNI_6[0]/I0
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.N_10_0
    input  pin POWERLED.dutycycle_RNI_7[0]/I0
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.g0_i_1
    input  pin POWERLED.func_state_RNIGGI33[0]/I0
    instance   POWERLED.func_state_RNIGGI33[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGGI33[0]/O
    net        POWERLED.g2_1_0_0
    input  pin POWERLED.dutycycle_RNI9EN09[7]/I2
    instance   POWERLED.dutycycle_RNI9EN09[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9EN09[7]/O
    net        POWERLED.dutycycle_en_5_0_0
    input  pin POWERLED.dutycycle_RNIAN5BA[7]/I2
    instance   POWERLED.dutycycle_RNIAN5BA[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAN5BA[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_6[7]/I0
    instance   POWERLED.dutycycle_RNI_6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[7]/O
    net        POWERLED.dutycycle_RNI_6[7]
    input  pin POWERLED.dutycycle_RNI_4[3]/I2
    instance   POWERLED.dutycycle_RNI_4[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[3]/O
    net        POWERLED.N_361
    input  pin POWERLED.dutycycle_RNI_2[15]/I0
    instance   POWERLED.dutycycle_RNI_2[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[15]/O
    net        POWERLED.N_369
    input  pin POWERLED.func_state_RNI_0[0]/I3
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[12]/I2
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_4[12]/I0
    instance   POWERLED.dutycycle_RNI_4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_2[2]/I1
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.func_state_RNI2MQD[0]/I2
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_361
83) instance dutycycle_RNI_4[3] (in view: work.powerled_block(netlist)), output net N_361 (in view: work.powerled_block(netlist))
    net        POWERLED.N_361
    input  pin POWERLED.dutycycle_RNI_9[3]/I0
    instance   POWERLED.dutycycle_RNI_9[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_9[3]/O
    net        POWERLED.dutycycle_RNI_9[3]
    input  pin POWERLED.dutycycle_RNI_3[2]/I3
    instance   POWERLED.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[2]/O
    net        POWERLED.un1_dutycycle_172_m1_1
    input  pin POWERLED.dutycycle_RNI3F2B2[2]/I2
    instance   POWERLED.dutycycle_RNI3F2B2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3F2B2[2]/O
    net        POWERLED.un1_dutycycle_172_m1
    input  pin POWERLED.dutycycle_RNI61QD3[2]/I2
    instance   POWERLED.dutycycle_RNI61QD3[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI61QD3[2]/O
    net        POWERLED.un1_dutycycle_172_m4
    input  pin POWERLED.dutycycle_RNI2JIR8[6]/I3
    instance   POWERLED.dutycycle_RNI2JIR8[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2JIR8[6]/O
    net        COUNTER.N_13
    input  pin COUNTER.tmp_1_rep1_RNIC08FV/I0
    instance   COUNTER.tmp_1_rep1_RNIC08FV (cell SB_LUT4)
    output pin COUNTER.tmp_1_rep1_RNIC08FV/O
    net        POWERLED.tmp_1_rep1_RNIC08FV_0
    input  pin POWERLED.dutycycle_RNI_6[0]/I0
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.N_10_0
    input  pin POWERLED.dutycycle_RNI_7[0]/I0
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.g0_i_1
    input  pin POWERLED.func_state_RNIGGI33[0]/I0
    instance   POWERLED.func_state_RNIGGI33[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGGI33[0]/O
    net        POWERLED.g2_1_0_0
    input  pin POWERLED.dutycycle_RNI9EN09[7]/I2
    instance   POWERLED.dutycycle_RNI9EN09[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9EN09[7]/O
    net        POWERLED.dutycycle_en_5_0_0
    input  pin POWERLED.dutycycle_RNIAN5BA[7]/I2
    instance   POWERLED.dutycycle_RNIAN5BA[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAN5BA[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_6[7]/I0
    instance   POWERLED.dutycycle_RNI_6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[7]/O
    net        POWERLED.dutycycle_RNI_6[7]
    input  pin POWERLED.dutycycle_RNI_4[3]/I2
    instance   POWERLED.dutycycle_RNI_4[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[3]/O
    net        POWERLED.N_361
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_372
84) instance dutycycle_RNI_2[2] (in view: work.powerled_block(netlist)), output net N_372 (in view: work.powerled_block(netlist))
    net        POWERLED.N_372
    input  pin POWERLED.dutycycle_RNI_3[1]/I1
    instance   POWERLED.dutycycle_RNI_3[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[1]/O
    net        POWERLED.g0_i_a6_1_1
    input  pin POWERLED.dutycycle_RNI_6[0]/I3
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.N_10_0
    input  pin POWERLED.dutycycle_RNI_7[0]/I0
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.g0_i_1
    input  pin POWERLED.func_state_RNIGGI33[0]/I0
    instance   POWERLED.func_state_RNIGGI33[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGGI33[0]/O
    net        POWERLED.g2_1_0_0
    input  pin POWERLED.dutycycle_RNI9EN09[7]/I2
    instance   POWERLED.dutycycle_RNI9EN09[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9EN09[7]/O
    net        POWERLED.dutycycle_en_5_0_0
    input  pin POWERLED.dutycycle_RNIAN5BA[7]/I2
    instance   POWERLED.dutycycle_RNIAN5BA[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAN5BA[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_6[7]/I0
    instance   POWERLED.dutycycle_RNI_6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[7]/O
    net        POWERLED.dutycycle_RNI_6[7]
    input  pin POWERLED.dutycycle_RNI_4[3]/I2
    instance   POWERLED.dutycycle_RNI_4[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[3]/O
    net        POWERLED.N_361
    input  pin POWERLED.dutycycle_RNI_2[15]/I0
    instance   POWERLED.dutycycle_RNI_2[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[15]/O
    net        POWERLED.N_369
    input  pin POWERLED.func_state_RNI_0[0]/I3
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[12]/I2
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_4[12]/I0
    instance   POWERLED.dutycycle_RNI_4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_2[2]/I1
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_6[7]
85) instance dutycycle_RNI_6[7] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_6[7] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_6[7]
    input  pin POWERLED.dutycycle_RNI_7[0]/I3
    instance   POWERLED.dutycycle_RNI_7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[0]/O
    net        POWERLED.g0_i_1
    input  pin POWERLED.func_state_RNIGGI33[0]/I0
    instance   POWERLED.func_state_RNIGGI33[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIGGI33[0]/O
    net        POWERLED.g2_1_0_0
    input  pin POWERLED.dutycycle_RNI9EN09[7]/I2
    instance   POWERLED.dutycycle_RNI9EN09[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI9EN09[7]/O
    net        POWERLED.dutycycle_en_5_0_0
    input  pin POWERLED.dutycycle_RNIAN5BA[7]/I2
    instance   POWERLED.dutycycle_RNIAN5BA[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIAN5BA[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_6[7]/I0
    instance   POWERLED.dutycycle_RNI_6[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[7]/O
    net        POWERLED.dutycycle_RNI_6[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_13
86) instance dutycycle_RNIPB5N7[15] (in view: work.powerled_block(netlist)), output net dutycycle_13 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_13
    input  pin POWERLED.dutycycle_RNI_2[15]/I1
    instance   POWERLED.dutycycle_RNI_2[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[15]/O
    net        POWERLED.N_369
    input  pin POWERLED.func_state_RNI_0[0]/I3
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[12]/I2
    instance   POWERLED.dutycycle_RNI778D2[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[12]/O
    net        POWERLED.dutycycle_eena_9
    input  pin POWERLED.dutycycle_RNI24QN4[12]/I1
    instance   POWERLED.dutycycle_RNI24QN4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI24QN4[12]/O
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI_4[12]/I0
    instance   POWERLED.dutycycle_RNI_4[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[12]/O
    net        POWERLED.N_371
    input  pin POWERLED.dutycycle_RNI_2[2]/I1
    instance   POWERLED.dutycycle_RNI_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[2]/O
    net        POWERLED.N_372
    input  pin POWERLED.func_state_RNI2MQD[0]/I2
    instance   POWERLED.func_state_RNI2MQD[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2MQD[0]/O
    net        POWERLED.N_311
    input  pin POWERLED.dutycycle_RNIQOL27[6]/I1
    instance   POWERLED.dutycycle_RNIQOL27[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQOL27[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIBE4NB[6]/I1
    instance   POWERLED.dutycycle_RNIBE4NB[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBE4NB[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI0TA81[0]/I2
    instance   POWERLED.dutycycle_RNI0TA81[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI0TA81[0]/O
    net        POWERLED.dutycycle_RNI0TA81[0]
    input  pin POWERLED.func_state_RNI3F2B2[1]/I1
    instance   POWERLED.func_state_RNI3F2B2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3F2B2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIPHPH3[1]/I2
    instance   POWERLED.func_state_RNIPHPH3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPHPH3[1]/O
    net        POWERLED.N_189_i
    input  pin POWERLED.func_state_RNIML1B1[1]/I2
    instance   POWERLED.func_state_RNIML1B1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIML1B1[1]/O
    net        POWERLED.N_122_f0_1
    input  pin POWERLED.dutycycle_RNID9PI3[0]/I1
    instance   POWERLED.dutycycle_RNID9PI3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNID9PI3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNITOAI5[0]/I2
    instance   POWERLED.dutycycle_RNITOAI5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITOAI5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI37991 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI37991/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI149J5[1]/I1
    instance   POWERLED.dutycycle_RNI149J5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI149J5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_4[0]/I0
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.dutycycle_RNI_4[0]
    input  pin POWERLED.dutycycle_RNI_3[6]/I0
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.N_358
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_428
    input  pin POWERLED.func_state_RNIP7PD2[0]/I2
    instance   POWERLED.func_state_RNIP7PD2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIP7PD2[0]/O
    net        POWERLED.count_clk_en_0
    input  pin POWERLED.func_state_RNIFAGK3[0]/I2
    instance   POWERLED.func_state_RNIFAGK3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIFAGK3[0]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNIH0GD5[1]/I2
    instance   POWERLED.func_state_RNIH0GD5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH0GD5[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNI037J[2]/I1
    instance   POWERLED.count_clk_RNI037J[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI037J[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_385
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIC1SE1[0]/I2
    instance   POWERLED.func_state_RNIC1SE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC1SE1[0]/O
    net        POWERLED.N_321
    input  pin POWERLED.func_state_RNICU6N2[1]/I0
    instance   POWERLED.func_state_RNICU6N2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICU6N2[1]/O
    net        POWERLED.N_128
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GC63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIRSFQA[7]/I1
    instance   POWERLED.count_off_RNIRSFQA[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIRSFQA[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI3IN21_1[1]/I3
    instance   POWERLED.func_state_RNI3IN21_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_1[1]/O
    net        POWERLED.func_state_1_ss0_i_0_o2_1
    input  pin POWERLED.func_state_RNIPUCL3_0[1]/I2
    instance   POWERLED.func_state_RNIPUCL3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIPUCL3_0[1]/O
    net        POWERLED.N_433
    input  pin POWERLED.func_state_RNINROUB[0]/I1
    instance   POWERLED.func_state_RNINROUB[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNINROUB[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIHPASE[0]/I1
    instance   POWERLED.func_state_RNIHPASE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHPASE[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI3IN21[0]/I1
    instance   POWERLED.func_state_RNI3IN21[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21[0]/O
    net        POWERLED.func_state_RNI3IN21[0]
    input  pin POWERLED.func_state_RNI2K64A[1]/I0
    instance   POWERLED.func_state_RNI2K64A[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2K64A[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNITIO1D[1]/I1
    instance   POWERLED.func_state_RNITIO1D[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNITIO1D[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI5DLR[1]/I0
    instance   POWERLED.func_state_RNI5DLR[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI5DLR[1]/O
    net        POWERLED.g0_1
    input  pin POWERLED.func_state_RNI3IN21_0[1]/I1
    instance   POWERLED.func_state_RNI3IN21_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3IN21_0[1]/O
    net        POWERLED.func_state_RNI3IN21_0[1]
    input  pin POWERLED.dutycycle_RNIPB5N7[15]/I0
    instance   POWERLED.dutycycle_RNIPB5N7[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIPB5N7[15]/O
    net        POWERLED.dutycycle_13
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_3
87) instance dutycycle_RNIMG7E7[9] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNIKGV14[9]/I3
    instance   POWERLED.dutycycle_RNIKGV14[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[9]/O
    net        POWERLED.N_116_f0
    input  pin POWERLED.dutycycle_RNIMG7E7[9]/I0
    instance   POWERLED.dutycycle_RNIMG7E7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIMG7E7[9]/O
    net        POWERLED.dutycycle_3
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_2
88) instance dutycycle_RNIJC6E7[8] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNIKGV14[8]/I3
    instance   POWERLED.dutycycle_RNIKGV14[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[8]/O
    net        POWERLED.dutycycle_RNIKGV14[8]
    input  pin POWERLED.dutycycle_RNIJC6E7[8]/I1
    instance   POWERLED.dutycycle_RNIJC6E7[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJC6E7[8]/O
    net        POWERLED.dutycycle_2
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_9
89) instance dutycycle_RNIN84N7[14] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNIKGV14[14]/I3
    instance   POWERLED.dutycycle_RNIKGV14[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[14]/O
    net        POWERLED.N_158_N
    input  pin POWERLED.dutycycle_RNIQU4T5[14]/I0
    instance   POWERLED.dutycycle_RNIQU4T5[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQU4T5[14]/O
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_RNIN84N7[14]/I2
    instance   POWERLED.dutycycle_RNIN84N7[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN84N7[14]/O
    net        POWERLED.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_10
90) instance dutycycle_RNIL53N7[13] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNIKGV14[13]/I3
    instance   POWERLED.dutycycle_RNIKGV14[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[13]/O
    net        POWERLED.N_156_N
    input  pin POWERLED.dutycycle_RNIQU4T5[13]/I0
    instance   POWERLED.dutycycle_RNIQU4T5[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQU4T5[13]/O
    net        POWERLED.dutycycle_en_10
    input  pin POWERLED.dutycycle_RNIL53N7[13]/I2
    instance   POWERLED.dutycycle_RNIL53N7[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIL53N7[13]/O
    net        POWERLED.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_235_N
91) instance dutycycle_RNIKGV14[12] (in view: work.powerled_block(netlist)), output net N_235_N (in view: work.powerled_block(netlist))
    net        POWERLED.N_235_N
    input  pin POWERLED.dutycycle_RNI778D2[11]/I1
    instance   POWERLED.dutycycle_RNI778D2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[11]/O
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_RNI01PN4[11]/I1
    instance   POWERLED.dutycycle_RNI01PN4[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI01PN4[11]/O
    net        POWERLED.dutycycle_8
    input  pin POWERLED.un1_dutycycle_94_cry_11_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_11_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_11_c/CO
    net        POWERLED.un1_dutycycle_94_cry_11
    input  pin POWERLED.un1_dutycycle_94_cry_12_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_12_c/CO
    net        POWERLED.un1_dutycycle_94_cry_12
    input  pin POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE/I3
    instance   POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE/O
    net        POWERLED.un1_dutycycle_94_cry_12_c_RNIMJRE
    input  pin POWERLED.dutycycle_RNIL53N7[13]/I3
    instance   POWERLED.dutycycle_RNIL53N7[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIL53N7[13]/O
    net        POWERLED.dutycycle_10
    input  pin POWERLED.un1_dutycycle_94_cry_13_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_13_c/CO
    net        POWERLED.un1_dutycycle_94_cry_13
    input  pin POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE/I3
    instance   POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE/O
    net        POWERLED.un1_dutycycle_94_cry_13_c_RNINLSE
    input  pin POWERLED.dutycycle_RNIN84N7[14]/I3
    instance   POWERLED.dutycycle_RNIN84N7[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN84N7[14]/O
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI_3[13]/I0
    instance   POWERLED.dutycycle_RNI_3[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[13]/O
    net        POWERLED.un2_count_clk_17_0_a2_1_4
    input  pin POWERLED.dutycycle_RNI_2[15]/I3
    instance   POWERLED.dutycycle_RNI_2[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[15]/O
    net        POWERLED.N_369
    input  pin POWERLED.func_state_RNI_0[0]/I3
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_clk_100khz_42_and_i_a2_3_0
    input  pin POWERLED.dutycycle_RNI3IN21[2]/I3
    instance   POWERLED.dutycycle_RNI3IN21[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3IN21[2]/O
    net        POWERLED.N_434_N
    input  pin POWERLED.dutycycle_RNIKGV14[12]/I1
    instance   POWERLED.dutycycle_RNIKGV14[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[12]/O
    net        POWERLED.N_235_N
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_8
92) instance dutycycle_RNI01PN4[11] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI_2[11]/I0
    instance   POWERLED.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[11]/O
    net        POWERLED.dutycycle_RNI_2[11]
    input  pin POWERLED.dutycycle_RNI778D2[11]/I2
    instance   POWERLED.dutycycle_RNI778D2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI778D2[11]/O
    net        POWERLED.dutycycle_eena_7
    input  pin POWERLED.dutycycle_RNI01PN4[11]/I1
    instance   POWERLED.dutycycle_RNI01PN4[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI01PN4[11]/O
    net        POWERLED.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_6
93) instance dutycycle_RNI8BF97[10] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNIKGV14[10]/I3
    instance   POWERLED.dutycycle_RNIKGV14[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIKGV14[10]/O
    net        POWERLED.N_157_N
    input  pin POWERLED.dutycycle_RNIQU4T5[10]/I0
    instance   POWERLED.dutycycle_RNIQU4T5[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQU4T5[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI8BF97[10]/I2
    instance   POWERLED.dutycycle_RNI8BF97[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8BF97[10]/O
    net        POWERLED.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[7]
94) instance count_off_RNIRSFQA[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI8GC63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI8GC63/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNIRSFQA[7]/I1
    instance   POWERLED.count_off_RNIRSFQA[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIRSFQA[7]/O
    net        POWERLED.count_off[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[6]
95) instance count_off_RNIPPEQA[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI7EB63/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI7EB63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI7EB63/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNIPPEQA[6]/I1
    instance   POWERLED.count_off_RNIPPEQA[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIPPEQA[6]/O
    net        POWERLED.count_off[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[5]
96) instance count_off_RNINMDQA[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI6CA63/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI6CA63 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI6CA63/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNINMDQA[5]/I1
    instance   POWERLED.count_off_RNINMDQA[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNINMDQA[5]/O
    net        POWERLED.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[4]
97) instance count_off_RNILJCQA[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNI5A963/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNI5A963 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNI5A963/O
    net        POWERLED.count_off_1[4]
    input  pin POWERLED.count_off_RNILJCQA[4]/I1
    instance   POWERLED.count_off_RNILJCQA[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILJCQA[4]/O
    net        POWERLED.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[3]
98) instance count_off_RNIJGBQA[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNI48863/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNI48863 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNI48863/O
    net        POWERLED.count_off_1[3]
    input  pin POWERLED.count_off_RNIJGBQA[3]/I1
    instance   POWERLED.count_off_RNIJGBQA[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJGBQA[3]/O
    net        POWERLED.count_off[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[2]
99) instance count_off_RNIHDAQA[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNI36763/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNI36763 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNI36763/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNIHDAQA[2]/I1
    instance   POWERLED.count_off_RNIHDAQA[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHDAQA[2]/O
    net        POWERLED.count_off[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[1]
100) instance count_off_RNIP4ABA[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[0]
101) instance count_off_RNIO3ABA[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[8]
102) instance count_off_RNITVGQA[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[13]
103) instance count_off_RNILQ6NA[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[12]
104) instance count_off_RNIJN5NA[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[11]
105) instance count_off_RNIHK4NA[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[10]
106) instance count_off_RNI8DNOA[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[9]
107) instance count_off_RNIV2IQA[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[14]
108) instance count_off_RNINT7NA[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[15]
109) instance count_off_RNIP09NA[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]
110) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state[1]
111) instance curr_state_RNI67MK[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_en
112) instance curr_state_RNI2PKG[1] (in view: work.vpp_vddq_block(netlist)), output net count_en (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[2]
113) instance count_RNI7AQ41[2] (in view: work.vpp_vddq_block(netlist)), output net count[2] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[1]
114) instance count_RNI57P41[1] (in view: work.vpp_vddq_block(netlist)), output net count[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_RNI_1[10]
115) instance count_RNI_0[10] (in view: work.vpp_vddq_block(netlist)), output net count_RNI_1[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_3013_i
116) instance count_RNI513Q[0] (in view: work.vpp_vddq_block(netlist)), output net N_3013_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[6]
117) instance count_RNIFMU41[6] (in view: work.vpp_vddq_block(netlist)), output net count[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[5]
118) instance count_RNIDJT41[5] (in view: work.vpp_vddq_block(netlist)), output net count[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[4]
119) instance count_RNIBGS41[4] (in view: work.vpp_vddq_block(netlist)), output net count[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[3]
120) instance count_RNI9DR41[3] (in view: work.vpp_vddq_block(netlist)), output net count[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[10]
121) instance count_RNIUHA31[10] (in view: work.vpp_vddq_block(netlist)), output net count[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[9]
122) instance count_RNILV151[9] (in view: work.vpp_vddq_block(netlist)), output net count[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[8]
123) instance count_RNIJS051[8] (in view: work.vpp_vddq_block(netlist)), output net count[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[7]
124) instance count_RNIHPV41[7] (in view: work.vpp_vddq_block(netlist)), output net count[7] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[12]
125) instance count_RNI95OO[12] (in view: work.vpp_vddq_block(netlist)), output net count[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[11]
126) instance count_RNI72NO[11] (in view: work.vpp_vddq_block(netlist)), output net count[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[15]
127) instance count_RNIFERO[15] (in view: work.vpp_vddq_block(netlist)), output net count[15] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[14]
128) instance count_RNIDBQO[14] (in view: work.vpp_vddq_block(netlist)), output net count[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count[13]
129) instance count_RNIB8PO[13] (in view: work.vpp_vddq_block(netlist)), output net count[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
130) instance curr_state_2_RNIVIRH[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
131) instance curr_state_2_RNIUHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_2877_i
132) instance curr_state_2_RNI[0] (in view: work.vpp_vddq_block(netlist)), output net N_2877_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_1_i
133) instance count_2_RNINKK9B[2] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
134) instance count_2_RNIU97Q1[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_2
135) instance count_2_RNIS66Q1[2] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_2 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
136) instance count_2_RNID5UI1[1] (in view: work.vpp_vddq_block(netlist)), output net count_2[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
137) instance count_2_RNIC4UI1[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
138) instance count_2_RNI8PCQ1[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
139) instance count_2_RNI6MBQ1[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
140) instance count_2_RNI4JAQ1[6] (in view: work.vpp_vddq_block(netlist)), output net count_2[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_5
141) instance count_2_RNI2G9Q1[5] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_5 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
142) instance count_2_RNI0D8Q1[4] (in view: work.vpp_vddq_block(netlist)), output net count_2[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
143) instance count_2_RNIASDQ1[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
144) instance count_2_RNIST802[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_10
145) instance count_2_RNIJV2Q1[10] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_10 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
146) instance count_2_RNI04B02[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_12
147) instance count_2_RNIU0A02[12] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_12 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
148) instance count_2_RNI4AD02[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_14
149) instance count_2_RNI27C02[14] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_14 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_413
150) instance curr_state_RNI_1[0] (in view: work.pch_pwrok_block(netlist)), output net N_413 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
151) instance curr_state_RNI13502[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2857_i
152) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_2857_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2859_i
153) instance curr_state_RNI[1] (in view: work.pch_pwrok_block(netlist)), output net N_2859_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
154) instance curr_state_RNI02502[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[6]
155) instance count_RNI25LH5[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_5
156) instance count_RNI02KH5[5] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[4]
157) instance count_RNIUUIH5[4] (in view: work.pch_pwrok_block(netlist)), output net count[4] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_3
158) instance count_RNISRHH5[3] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_3 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2
159) instance count_RNIQOGH5[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[1]
160) instance count_RNIOLFH5[1] (in view: work.pch_pwrok_block(netlist)), output net count[1] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count_rst_14
161) instance count_RNI0AK45[0] (in view: work.pch_pwrok_block(netlist)), output net count_rst_14 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_1_i
162) instance count_RNINHV751[2] (in view: work.pch_pwrok_block(netlist)), output net N_1_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[12]
163) instance count_RNIS5SK5[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_11
164) instance count_RNIQ2RK5[11] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_10
165) instance count_RNIHQ8Q5[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[9]
166) instance count_RNI8EOH5[9] (in view: work.pch_pwrok_block(netlist)), output net count[9] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_8
167) instance count_RNI6BNH5[8] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[7]
168) instance count_RNI48MH5[7] (in view: work.pch_pwrok_block(netlist)), output net count[7] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[15]
169) instance count_RNI2FVK5[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[14]
170) instance count_RNI0CUK5[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[13]
171) instance count_RNIU8TK5[13] (in view: work.pch_pwrok_block(netlist)), output net count[13] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count_RNI6OA47[8]
172) instance count_RNI6OA47[8] (in view: work.hda_strap_block(netlist)), output net count_RNI6OA47[8] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[6]
173) instance count_RNIHFCT[6] (in view: work.hda_strap_block(netlist)), output net count[6] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.N_2989_i
174) instance curr_state_RNI[1] (in view: work.hda_strap_block(netlist)), output net N_2989_i (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state[1]
175) instance curr_state_RNIUGTH4[1] (in view: work.hda_strap_block(netlist)), output net curr_state[1] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state[0]
176) instance curr_state_RNITJDR4[0] (in view: work.hda_strap_block(netlist)), output net curr_state[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.N_414
177) instance curr_state_13_2_0_.m11_0_a2_0 (in view: work.hda_strap_block(netlist)), output net N_414 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_5
178) instance count_RNIFCBT[5] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_5 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[4]
179) instance count_RNID9AT[4] (in view: work.hda_strap_block(netlist)), output net count[4] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_3
180) instance count_RNIB69T[3] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_3 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[2]
181) instance count_RNI938T[2] (in view: work.hda_strap_block(netlist)), output net count[2] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_1
182) instance count_RNIOR6P[1] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_1 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[0]
183) instance count_RNINQ6P[0] (in view: work.hda_strap_block(netlist)), output net count[0] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_cry_14_c_RNIH92V
184) instance un2_count_1_cry_14_c_RNIH92V (in view: work.hda_strap_block(netlist)), output net un2_count_1_cry_14_c_RNIH92V (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[14]
185) instance count_RNIF61V[14] (in view: work.hda_strap_block(netlist)), output net count[14] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_13
186) instance count_RNID30V[13] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_13 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[12]
187) instance count_RNIB0VU[12] (in view: work.hda_strap_block(netlist)), output net count[12] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[11]
188) instance count_RNI9TTU[11] (in view: work.hda_strap_block(netlist)), output net count[11] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[10]
189) instance count_RNI0THV[10] (in view: work.hda_strap_block(netlist)), output net count[10] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_9
190) instance count_RNINOFT[9] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_9 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.un2_count_1_axb_8
191) instance count_RNILLET[8] (in view: work.hda_strap_block(netlist)), output net un2_count_1_axb_8 (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[7]
192) instance count_RNIJIDT[7] (in view: work.hda_strap_block(netlist)), output net count[7] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count_1[16]
193) instance un2_count_1_cry_15_c_RNIJC3V (in view: work.hda_strap_block(netlist)), output net count_1[16] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.count[17]
194) instance count_RNILF4V[17] (in view: work.hda_strap_block(netlist)), output net count[17] (in view: work.hda_strap_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net HDA_STRAP.curr_state_i[2]
195) instance curr_state_RNIVHTH4[2] (in view: work.hda_strap_block(netlist)), output net curr_state_i[2] (in view: work.hda_strap_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 22.13ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Jun 01 17:57:43 2022
#


Top view:               TOP
Requested Frequency:    45.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -94.364

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       45.2 MHz      8.6 MHz       22.127        116.491       -94.364     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  22.127      -94.364  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival            
Instance               Reference        Type       Pin     Net            Time        Slack  
                       Clock                                                                 
---------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       -94.364
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       -94.292
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       -94.261
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       -94.168
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       -94.164
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       -94.092
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       -94.061
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       -93.968
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       -93.964
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       -93.892
=============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                       Required            
Instance                   Reference        Type        Pin     Net                       Time         Slack  
                           Clock                                                                              
--------------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]     TOP|FPGA_OSC     SB_DFFE     D       curr_state_3_0_rep1       21.972       -94.364
POWERLED.pwm_out           TOP|FPGA_OSC     SB_DFFR     D       PWRBTN_LED_rep1           21.972       -94.364
POWERLED.count_off[0]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[1]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[2]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[3]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[4]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[5]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[6]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
POWERLED.count_off[7]      TOP|FPGA_OSC     SB_DFFE     E       dutycycle_RNIH0LB7[0]     22.127       -3.905 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      116.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -94.364

    Number of logic level(s):                161
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           12        
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      I3       In      -         6.127       -         
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      O        Out     0.424     6.551       -         
delayed_vddq_pwrgd_en                                                 Net          -        -       1.371     -           21        
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      I3       In      -         7.922       -         
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      O        Out     0.465     8.387       -         
dutycycle_RNII69M3[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      I3       In      -         9.758       -         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      O        Out     0.465     10.223      -         
N_96_mux_i_i_3                                                        Net          -        -       1.371     -           1         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      I2       In      -         11.594      -         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      O        Out     0.517     12.111      -         
dutycycle[5]                                                          Net          -        -       1.371     -           19        
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      I0       In      -         13.482      -         
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      O        Out     0.661     14.143      -         
tmp_1_rep1_RNI                                                        Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I2       In      -         15.514      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.517     16.031      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         17.402      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     17.991      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         18.896      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     19.276      -         
un1_dutycycle_53_cry_3                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         19.290      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     19.476      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         19.490      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     19.676      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         19.690      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     19.876      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         19.890      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.076      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.090      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     20.276      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         20.290      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     20.476      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         20.490      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     20.676      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         20.690      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     20.876      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.890      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.076      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.090      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.276      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.290      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.476      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.862      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.327      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.698      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.359      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         25.730      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     26.288      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         27.659      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.321      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.226      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.605      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.619      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     29.805      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         29.819      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.005      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.019      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.205      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.150      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.182      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.087      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.467      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.666      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.681      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.867      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.066      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.081      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.267      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.653      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.118      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.489      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.150      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.055      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.435      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.449      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.635      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.649      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.835      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.035      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.049      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.235      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.621      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.086      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.118      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.023      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.403      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.417      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.603      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.617      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.803      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.003      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.017      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.203      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.589      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.054      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.086      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         48.991      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.371      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.385      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.571      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.585      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.771      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.971      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         49.985      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.171      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.022      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.054      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         53.959      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.339      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.353      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.539      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.553      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.739      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.753      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.939      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         54.953      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.139      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     55.990      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.361      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.023      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         58.928      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.307      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.321      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.507      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.521      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.707      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.721      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.907      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         59.921      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.107      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     60.958      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.991      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.896      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.275      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.289      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.475      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.489      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.675      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.689      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.875      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.889      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.075      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     65.926      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     67.959      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.864      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.243      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.257      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.443      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.643      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.657      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.843      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.857      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.043      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.894      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.927      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.832      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.211      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.411      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.611      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.625      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.811      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.825      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.011      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.397      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.862      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.233      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.895      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.800      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.179      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.379      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.579      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.779      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.793      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.979      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.365      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.831      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.201      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.863      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.768      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.147      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.162      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.347      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.362      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.547      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.748      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.761      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.948      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.334      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.799      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.170      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.831      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.736      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.116      -         
mult1_un138_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.130      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.316      -         
mult1_un138_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.330      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.516      -         
mult1_un138_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.530      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.716      -         
mult1_un138_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.730      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.916      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.302      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.767      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.138      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.799      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.704      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.084      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.098      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.284      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.298      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.484      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.498      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.684      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.698      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.884      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.270      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.735      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.106      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.767      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.672      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.052      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.066      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.252      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.266      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.452      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.466      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.652      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.666      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.852      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.238     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.703     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.074     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.735     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.640     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.020     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.034     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.220     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.234     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.420     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.434     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.620     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.634     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.820     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.206     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.671     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.042     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.704     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.075     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.736     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.641     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     110.978     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         110.992     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.178     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.192     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.378     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.392     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.578     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.592     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.778     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.792     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     111.978     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         111.992     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.178     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.192     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.378     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.392     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.578     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.592     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.778     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.792     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     112.978     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         112.992     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.178     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.192     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.378     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.392     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.578     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.592     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.778     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.792     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     113.978     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.364     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     114.829     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.336     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.491 is 51.866(44.5%) logic and 64.625(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      116.336
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -94.364

    Number of logic level(s):                161
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           12        
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      I3       In      -         6.127       -         
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      O        Out     0.424     6.551       -         
delayed_vddq_pwrgd_en                                                 Net          -        -       1.371     -           21        
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      I3       In      -         7.922       -         
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      O        Out     0.465     8.387       -         
dutycycle_RNII69M3[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      I3       In      -         9.758       -         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      O        Out     0.465     10.223      -         
N_96_mux_i_i_3                                                        Net          -        -       1.371     -           1         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      I2       In      -         11.594      -         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      O        Out     0.517     12.111      -         
dutycycle[5]                                                          Net          -        -       1.371     -           19        
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      I0       In      -         13.482      -         
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      O        Out     0.661     14.143      -         
tmp_1_rep1_RNI                                                        Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I2       In      -         15.514      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.517     16.031      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         17.402      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     17.991      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         18.896      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     19.276      -         
un1_dutycycle_53_cry_3                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         19.290      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     19.476      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         19.490      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     19.676      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         19.690      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     19.876      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         19.890      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.076      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.090      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     20.276      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         20.290      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     20.476      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         20.490      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     20.676      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         20.690      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     20.876      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.890      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.076      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.090      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.276      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.290      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.476      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.862      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.327      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.698      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.359      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         25.730      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     26.288      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         27.659      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.321      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.226      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.605      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.619      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     29.805      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         29.819      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.005      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.019      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.205      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.150      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.182      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.087      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.467      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.480      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.666      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.681      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.867      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.880      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.066      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.081      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.267      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.653      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.118      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.489      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.150      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.055      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.435      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.449      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.635      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.649      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.835      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.035      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.049      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.235      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.621      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.086      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.118      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.023      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.403      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.417      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.603      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.617      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.803      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.003      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.017      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.203      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.589      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.054      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.086      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         48.991      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.371      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.385      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.571      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.585      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.771      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.971      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         49.985      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.171      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.022      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.054      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         53.959      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.339      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.353      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.539      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.553      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.739      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.753      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.939      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         54.953      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.139      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     55.990      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.361      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.023      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         58.928      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.307      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.321      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.507      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.521      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.707      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.721      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.907      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         59.921      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.107      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     60.958      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.991      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.896      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.275      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.289      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.475      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.489      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.675      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.689      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.875      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.889      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.075      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     65.926      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     67.959      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.864      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.243      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.257      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.443      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.643      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.657      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.843      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.857      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.043      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.894      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.927      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.832      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.211      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.225      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.411      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.611      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.625      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.811      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.825      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.011      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.397      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.862      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.233      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.895      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.800      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.179      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.193      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.379      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.393      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.579      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.779      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.793      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.979      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.365      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.831      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.201      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.863      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.768      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.147      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.162      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.347      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.362      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.547      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.561      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.748      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.761      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.948      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.334      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.799      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.170      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.831      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.736      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.116      -         
mult1_un138_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.130      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.316      -         
mult1_un138_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.330      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.516      -         
mult1_un138_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.530      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.716      -         
mult1_un138_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.730      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.916      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.302      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.767      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.138      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.799      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.704      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.084      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.098      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.284      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.298      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.484      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.498      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.684      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.698      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.884      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.270      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.735      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.106      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.767      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.672      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.052      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.066      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.252      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.266      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.452      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.466      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.652      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.666      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.852      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.238     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.703     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.074     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.735     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.640     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.020     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.034     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.220     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.234     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.420     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.434     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.620     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.634     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.820     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.206     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.671     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.042     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.704     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.075     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.736     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.641     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     110.978     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         110.992     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.178     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.192     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.378     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.392     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.578     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.592     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.778     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.792     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     111.978     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         111.992     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.178     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.192     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.378     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.392     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.578     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.592     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.778     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.792     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     112.978     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         112.992     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.178     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.192     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.378     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.392     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.578     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.592     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.778     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.792     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     113.978     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         114.364     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     114.829     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         116.336     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.491 is 51.866(44.5%) logic and 64.625(55.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      116.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -94.328

    Number of logic level(s):                161
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           12        
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      I3       In      -         6.127       -         
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      O        Out     0.424     6.551       -         
delayed_vddq_pwrgd_en                                                 Net          -        -       1.371     -           21        
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      I3       In      -         7.922       -         
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      O        Out     0.465     8.387       -         
dutycycle_RNII69M3[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      I3       In      -         9.758       -         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      O        Out     0.465     10.223      -         
N_96_mux_i_i_3                                                        Net          -        -       1.371     -           1         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      I2       In      -         11.594      -         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      O        Out     0.517     12.111      -         
dutycycle[5]                                                          Net          -        -       1.371     -           19        
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      I0       In      -         13.482      -         
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      O        Out     0.661     14.143      -         
tmp_1_rep1_RNI                                                        Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I2       In      -         15.514      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.517     16.031      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         17.402      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     17.991      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         18.896      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     19.276      -         
un1_dutycycle_53_cry_3                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         19.290      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     19.476      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         19.490      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     19.676      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         19.690      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     19.876      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         19.890      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.076      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.090      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     20.276      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         20.290      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     20.476      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         20.490      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     20.676      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         20.690      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     20.876      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.890      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.076      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.090      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.276      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.290      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.476      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.862      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.327      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.698      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.359      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         25.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     25.602      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         25.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     25.802      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         25.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.002      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         26.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     26.853      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     28.885      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         29.790      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.170      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.556      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.114      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.485      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.146      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.051      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.431      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.445      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.631      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.645      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.831      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.845      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.031      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.045      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.231      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.617      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.082      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.114      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.019      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.399      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.413      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.599      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.613      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.799      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.813      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.999      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.013      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.199      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.585      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.050      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.083      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         43.987      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.367      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.381      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.567      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.581      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.767      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.781      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.967      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         44.981      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.167      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.553      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.018      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.389      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.051      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         48.956      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.335      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.349      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.535      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.549      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.735      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.749      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.935      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         49.949      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.135      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.521      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     50.986      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.019      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         53.924      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.303      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.317      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.503      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.517      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.703      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.717      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.903      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         54.917      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.103      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.489      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     55.954      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.325      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.987      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         58.892      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.271      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.285      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.471      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.485      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.671      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.685      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.871      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         59.885      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.071      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     60.922      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.955      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.860      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.239      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.253      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.439      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.639      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.653      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.839      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.853      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.039      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     65.891      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.261      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     67.923      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.828      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.207      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.222      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.407      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.608      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.621      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.808      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.822      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.007      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.394      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.859      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.230      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.891      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.796      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.176      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.190      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.376      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.390      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.576      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.590      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.776      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.790      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.976      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.362      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.827      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.198      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.859      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.764      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.144      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.158      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.344      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.544      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.558      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.744      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.758      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.944      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.330      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.795      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.827      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.732      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.112      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.126      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.312      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.326      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.512      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.526      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.712      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.726      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.912      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.298      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.763      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.134      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.795      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.700      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.080      -         
mult1_un138_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.094      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.280      -         
mult1_un138_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.294      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.480      -         
mult1_un138_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.494      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.680      -         
mult1_un138_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.694      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.880      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.266      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.731      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.102      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.763      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.668      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.048      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.062      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.248      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.262      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.448      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.462      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.648      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.662      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.848      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.234      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.699      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.070      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.732      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.637      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.016      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.030      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.216      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.230      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.416      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.430      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.616      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.630      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.816      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.202     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.667     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.038     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.700     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.605     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     103.984     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         103.998     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.184     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.198     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.384     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.398     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.584     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.598     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.784     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.170     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.635     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.006     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.668     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.039     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.700     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.605     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     110.943     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         110.957     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.143     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.157     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.343     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.357     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.543     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.557     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.743     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.757     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     111.943     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         111.957     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.143     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.157     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.343     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.357     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.543     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.557     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.743     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.757     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     112.943     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         112.957     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.143     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.157     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.343     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.357     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.543     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.557     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.743     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.757     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     113.943     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.329     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     114.794     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.301     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.456 is 51.925(44.6%) logic and 64.531(55.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      116.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -94.328

    Number of logic level(s):                161
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           12        
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      I3       In      -         6.127       -         
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      O        Out     0.424     6.551       -         
delayed_vddq_pwrgd_en                                                 Net          -        -       1.371     -           21        
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      I3       In      -         7.922       -         
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      O        Out     0.465     8.387       -         
dutycycle_RNII69M3[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      I3       In      -         9.758       -         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      O        Out     0.465     10.223      -         
N_96_mux_i_i_3                                                        Net          -        -       1.371     -           1         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      I2       In      -         11.594      -         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      O        Out     0.517     12.111      -         
dutycycle[5]                                                          Net          -        -       1.371     -           19        
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      I0       In      -         13.482      -         
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      O        Out     0.661     14.143      -         
tmp_1_rep1_RNI                                                        Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I2       In      -         15.514      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.517     16.031      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         17.402      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     17.991      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         18.896      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     19.276      -         
un1_dutycycle_53_cry_3                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         19.290      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     19.476      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         19.490      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     19.676      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         19.690      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     19.876      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         19.890      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.076      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.090      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     20.276      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         20.290      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     20.476      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         20.490      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     20.676      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         20.690      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     20.876      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.890      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.076      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.090      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.276      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.290      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.476      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         21.862      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.327      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         23.698      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.359      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         25.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     25.602      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         25.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     25.802      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         25.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.002      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         26.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     26.853      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     28.885      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         29.790      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.170      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.556      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.114      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.485      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.146      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.051      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.431      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.445      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.631      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.645      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.831      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.845      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.031      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.045      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.231      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.617      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.082      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.114      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.019      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.399      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.413      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.599      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.613      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.799      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.813      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.999      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.013      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.199      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.585      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.050      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.083      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         43.987      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.367      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.381      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.567      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.581      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.767      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.781      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.967      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         44.981      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.167      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.553      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.018      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.389      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.051      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         48.956      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.335      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.349      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.535      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.549      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.735      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.749      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.935      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         49.949      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.135      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.521      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     50.986      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.019      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         53.924      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.303      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.317      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.503      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.517      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.703      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.717      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.903      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         54.917      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.103      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.489      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     55.954      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.325      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.987      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         58.892      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.271      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.285      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.471      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.485      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.671      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.685      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.871      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         59.885      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.071      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.457      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     60.922      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.955      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.860      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.239      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.253      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.439      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.453      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.639      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.653      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.839      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.853      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.039      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.425      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     65.891      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.261      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     67.923      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.828      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.207      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.222      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.407      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.421      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.608      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.621      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.808      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.822      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.007      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.394      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.859      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.230      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.891      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.796      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.176      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.190      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.376      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.390      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.576      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.590      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.776      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.790      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.976      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.362      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.827      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.198      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.859      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.764      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.144      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.158      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.344      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.544      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.558      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.744      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.758      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.944      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.330      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.795      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.166      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.827      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.732      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.112      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.126      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.312      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.326      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.512      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.526      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.712      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.726      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.912      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.298      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.763      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.134      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.795      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.700      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.080      -         
mult1_un138_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.094      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.280      -         
mult1_un138_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.294      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.480      -         
mult1_un138_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.494      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.680      -         
mult1_un138_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.694      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.880      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.266      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.731      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.102      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.763      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.668      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.048      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.062      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.248      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.262      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.448      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.462      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.648      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.662      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.848      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.234      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.699      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.070      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.732      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.637      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.016      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.030      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.216      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.230      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.416      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.430      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.616      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.630      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.816      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.202     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.667     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.038     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.700     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.605     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     103.984     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         103.998     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.184     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.198     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.384     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.398     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.584     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.598     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.784     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.170     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.635     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.006     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.668     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.039     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.700     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.605     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     110.943     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         110.957     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.143     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.157     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.343     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.357     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.543     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.557     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.743     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.757     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     111.943     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         111.957     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.143     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.157     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.343     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.357     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.543     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.557     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.743     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.757     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     112.943     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         112.957     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.143     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.157     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.343     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.357     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.543     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.557     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.743     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.757     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     113.943     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         114.329     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     114.794     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         116.301     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.456 is 51.925(44.6%) logic and 64.531(55.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      22.127
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         21.972

    - Propagation time:                      116.271
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -94.298

    Number of logic level(s):                161
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           12        
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      I3       In      -         6.127       -         
COUNTER.tmp_1_rep1_RNI2PKG                                            SB_LUT4      O        Out     0.424     6.551       -         
delayed_vddq_pwrgd_en                                                 Net          -        -       1.371     -           21        
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      I3       In      -         7.922       -         
POWERLED.dutycycle_RNII69M3[5]                                        SB_LUT4      O        Out     0.465     8.387       -         
dutycycle_RNII69M3[5]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      I3       In      -         9.758       -         
POWERLED.dutycycle_RNI2T1A8[5]                                        SB_LUT4      O        Out     0.465     10.223      -         
N_96_mux_i_i_3                                                        Net          -        -       1.371     -           1         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      I2       In      -         11.594      -         
COUNTER.tmp_1_rep1_RNIC08FV                                           SB_LUT4      O        Out     0.517     12.111      -         
dutycycle[5]                                                          Net          -        -       1.371     -           19        
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      I0       In      -         13.482      -         
COUNTER.tmp_1_rep1_RNI                                                SB_LUT4      O        Out     0.661     14.143      -         
tmp_1_rep1_RNI                                                        Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      I2       In      -         15.514      -         
POWERLED.dutycycle_RNI[1]                                             SB_LUT4      O        Out     0.517     16.031      -         
dutycycle_RNI[1]                                                      Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         17.402      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     17.991      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         18.896      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     19.276      -         
un1_dutycycle_53_cry_3                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         19.290      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     19.476      -         
un1_dutycycle_53_cry_4                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         19.490      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     19.676      -         
un1_dutycycle_53_cry_5                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         19.690      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     19.876      -         
un1_dutycycle_53_cry_6                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         19.890      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.076      -         
un1_dutycycle_53_cry_7                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.090      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     20.276      -         
un1_dutycycle_53_cry_8                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         20.290      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     20.476      -         
un1_dutycycle_53_cry_9                                                Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         20.490      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     20.676      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         20.690      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     20.876      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         20.890      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.076      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.090      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.276      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.290      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.476      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_15_c                                    SB_CARRY     CI       In      -         21.490      -         
POWERLED.un1_dutycycle_53_cry_15_c                                    SB_CARRY     CO       Out     0.186     21.676      -         
un1_dutycycle_53_cry_15                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_15_c_RNIK854                            SB_LUT4      I3       In      -         22.062      -         
POWERLED.un1_dutycycle_53_cry_15_c_RNIK854                            SB_LUT4      O        Out     0.465     22.527      -         
un1_dutycycle_53_cry_15_c_RNIK854                                     Net          -        -       1.371     -           3         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un40_sum_axbxc3         SB_LUT4      I1       In      -         23.898      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un40_sum_axbxc3         SB_LUT4      O        Out     0.589     24.487      -         
mult1_un47_sum_s_4_sf                                                 Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     I0       In      -         25.392      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.380     25.772      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         25.785      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     25.971      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         26.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     26.823      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.194      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     28.855      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         29.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.140      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.526      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.084      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.455      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.116      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.021      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.401      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.601      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         34.615      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     34.801      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         34.815      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.001      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.015      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.201      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.587      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.052      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.423      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.084      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         38.989      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.369      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.569      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.583      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     39.769      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         39.783      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     39.969      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         39.983      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.169      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.555      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.020      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.391      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.052      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         43.957      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.337      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.351      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.537      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.551      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     44.737      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         44.751      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     44.937      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         44.951      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.137      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.523      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     45.988      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.359      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.020      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         48.926      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.305      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.319      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.505      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.519      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     49.705      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         49.719      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     49.905      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         49.919      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.105      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.491      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     50.956      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.327      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     52.989      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         53.894      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.273      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.287      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.473      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.487      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     54.673      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         54.687      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     54.873      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         54.887      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.073      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.459      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     55.924      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.295      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     57.957      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         58.862      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.241      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.255      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.441      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.455      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     59.641      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         59.655      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     59.841      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         59.855      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.041      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.427      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     60.892      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.263      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     62.925      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         63.830      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.209      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.223      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.409      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.423      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     64.609      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         64.623      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     64.809      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         64.823      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.009      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.395      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     65.860      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.231      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     67.893      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         68.798      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.177      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.191      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.377      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.391      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.577      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.591      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     69.777      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         69.791      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     69.977      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.363      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     70.829      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.200      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     72.861      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         73.766      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.145      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.159      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.346      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.359      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.546      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.560      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     74.746      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         74.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     74.945      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.332      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     75.797      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.168      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     77.829      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         78.734      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.114      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.314      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.328      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.514      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     79.714      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         79.728      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     79.914      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.300      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     80.765      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.136      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     82.797      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         83.702      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.082      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.282      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.296      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.482      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.496      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     84.682      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         84.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     84.882      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.268      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     85.733      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.104      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     87.765      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         88.670      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.050      -         
mult1_un138_sum_cry_3_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.250      -         
mult1_un138_sum_cry_4_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.264      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.450      -         
mult1_un138_sum_cry_5_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.464      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     89.650      -         
mult1_un138_sum_cry_6_c                                               Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         89.664      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     89.850      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.236      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     90.701      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.072      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     92.733      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         93.638      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.018      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.032      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.218      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.232      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.418      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.432      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     94.618      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         94.632      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     94.818      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.204      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     95.669      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.040      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     97.701      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         98.606      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     98.986      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.186      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.200      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.386      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.400      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.586      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.600      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     99.786      -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.172     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     100.637     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.008     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     102.670     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.575     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     103.954     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         103.968     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.154     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.168     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.354     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.368     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.554     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.568     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     104.754     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.140     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     105.605     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         106.976     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     107.638     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.009     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     109.670     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.575     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     110.912     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         110.927     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.113     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.126     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.313     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.327     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.513     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.527     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     111.713     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         111.727     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     111.912     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         111.927     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.113     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.126     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.313     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.327     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.513     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.527     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     112.713     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         112.727     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     112.912     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         112.927     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.113     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.126     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.313     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.327     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.513     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.527     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     113.713     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         113.727     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     113.912     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.299     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     114.764     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.271     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.426 is 51.895(44.6%) logic and 64.531(55.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 176MB peak: 181MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 176MB peak: 181MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             9 uses
SB_CARRY        323 uses
SB_DFF          42 uses
SB_DFFE         98 uses
SB_DFFER        48 uses
SB_DFFESR       1 use
SB_DFFR         14 uses
SB_DFFS         3 uses
SB_DFFSR        15 uses
SB_GB           2 uses
VCC             9 uses
SB_LUT4         942 uses

I/O Register bits:                  0
Register bits not including I/Os:   221 (17%)
Total load per clock:
   TOP|FPGA_OSC: 221

@S |Mapping Summary:
Total  LUTs: 942 (73%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 942 = 942 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 31MB peak: 181MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Wed Jun 01 17:57:43 2022

###########################################################]
