// Seed: 3239775790
module module_0 (
    input id_2,
    input logic id_3,
    input id_4,
    output logic id_5
);
  logic id_6 = 1;
endmodule
module module_1 (
    input  id_1,
    output id_2,
    output id_3
);
  type_6(
      id_2, 1, id_1 - id_2
  );
  assign id_2[1'b0==1/1] = id_3;
  reg id_4 = 1 - id_3 || "" || id_3 - "" ? 1'b0 : 1;
  always @(posedge 1) begin
    if (id_2)
      if (id_1) {~id_2, 1, 1} <= 1;
      else begin
        #id_5;
        if (id_1) begin
          SystemTFIdentifier;
        end else if (id_2)
          if (1) begin
            id_4 <= id_5;
          end
      end
  end
endmodule
