
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (1 11)  (16 187)  (16 187)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (1 0)  (16 160)  (16 160)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



LogicTile_2_10

 (4 0)  (76 160)  (76 160)  routing T_2_10.sp4_h_l_37 <X> T_2_10.sp4_v_b_0
 (5 1)  (77 161)  (77 161)  routing T_2_10.sp4_h_l_37 <X> T_2_10.sp4_v_b_0


IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (0 3)  (17 131)  (17 131)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (2 9)  (15 137)  (15 137)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit


LogicTile_1_8

 (13 4)  (31 132)  (31 132)  routing T_1_8.sp4_h_l_40 <X> T_1_8.sp4_v_b_5
 (12 5)  (30 133)  (30 133)  routing T_1_8.sp4_h_l_40 <X> T_1_8.sp4_v_b_5
 (8 9)  (26 137)  (26 137)  routing T_1_8.sp4_h_l_36 <X> T_1_8.sp4_v_b_7
 (9 9)  (27 137)  (27 137)  routing T_1_8.sp4_h_l_36 <X> T_1_8.sp4_v_b_7
 (10 9)  (28 137)  (28 137)  routing T_1_8.sp4_h_l_36 <X> T_1_8.sp4_v_b_7


IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (14 6)  (3 118)  (3 118)  routing T_0_7.span4_vert_t_14 <X> T_0_7.span4_horz_13
 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (26 0)  (44 112)  (44 112)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (46 112)  (46 112)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 112)  (48 112)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 112)  (51 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 112)  (52 112)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 112)  (54 112)  LC_0 Logic Functioning bit
 (37 0)  (55 112)  (55 112)  LC_0 Logic Functioning bit
 (38 0)  (56 112)  (56 112)  LC_0 Logic Functioning bit
 (39 0)  (57 112)  (57 112)  LC_0 Logic Functioning bit
 (48 0)  (66 112)  (66 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (28 1)  (46 113)  (46 113)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 113)  (47 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (40 1)  (58 113)  (58 113)  LC_0 Logic Functioning bit
 (41 1)  (59 113)  (59 113)  LC_0 Logic Functioning bit
 (42 1)  (60 113)  (60 113)  LC_0 Logic Functioning bit
 (43 1)  (61 113)  (61 113)  LC_0 Logic Functioning bit
 (26 2)  (44 114)  (44 114)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (28 2)  (46 114)  (46 114)  routing T_1_7.lc_trk_g2_0 <X> T_1_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 114)  (49 114)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 114)  (51 114)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (41 2)  (59 114)  (59 114)  LC_1 Logic Functioning bit
 (43 2)  (61 114)  (61 114)  LC_1 Logic Functioning bit
 (52 2)  (70 114)  (70 114)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (28 3)  (46 115)  (46 115)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 115)  (47 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 115)  (54 115)  LC_1 Logic Functioning bit
 (37 3)  (55 115)  (55 115)  LC_1 Logic Functioning bit
 (38 3)  (56 115)  (56 115)  LC_1 Logic Functioning bit
 (39 3)  (57 115)  (57 115)  LC_1 Logic Functioning bit
 (14 9)  (32 121)  (32 121)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g2_0
 (15 9)  (33 121)  (33 121)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g2_0
 (16 9)  (34 121)  (34 121)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g2_0
 (17 9)  (35 121)  (35 121)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (14 10)  (32 122)  (32 122)  routing T_1_7.sp4_v_b_36 <X> T_1_7.lc_trk_g2_4
 (17 10)  (35 122)  (35 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (14 11)  (32 123)  (32 123)  routing T_1_7.sp4_v_b_36 <X> T_1_7.lc_trk_g2_4
 (16 11)  (34 123)  (34 123)  routing T_1_7.sp4_v_b_36 <X> T_1_7.lc_trk_g2_4
 (17 11)  (35 123)  (35 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (36 123)  (36 123)  routing T_1_7.sp4_r_v_b_37 <X> T_1_7.lc_trk_g2_5
 (14 13)  (32 125)  (32 125)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g3_0
 (15 13)  (33 125)  (33 125)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g3_0
 (16 13)  (34 125)  (34 125)  routing T_1_7.sp4_h_r_24 <X> T_1_7.lc_trk_g3_0
 (17 13)  (35 125)  (35 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (17 0)  (0 96)  (0 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (4 2)  (13 98)  (13 98)  routing T_0_6.logic_op_rgt_2 <X> T_0_6.lc_trk_g0_2
 (4 3)  (13 99)  (13 99)  routing T_0_6.logic_op_rgt_2 <X> T_0_6.lc_trk_g0_2
 (7 3)  (10 99)  (10 99)  Enable bit of Mux _local_links/g0_mux_2 => logic_op_rgt_2 lc_trk_g0_2
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g0_2 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (14 14)  (3 110)  (3 110)  routing T_0_6.glb_netwk_4 <X> T_0_6.wire_io_cluster/io_1/outclk
 (15 15)  (2 111)  (2 111)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_6

 (15 0)  (33 96)  (33 96)  routing T_1_6.bot_op_1 <X> T_1_6.lc_trk_g0_1
 (17 0)  (35 96)  (35 96)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (43 96)  (43 96)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g0_2
 (26 0)  (44 96)  (44 96)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 96)  (45 96)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 96)  (47 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 96)  (48 96)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (49 96)  (49 96)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 96)  (51 96)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 96)  (55 96)  LC_0 Logic Functioning bit
 (39 0)  (57 96)  (57 96)  LC_0 Logic Functioning bit
 (41 0)  (59 96)  (59 96)  LC_0 Logic Functioning bit
 (43 0)  (61 96)  (61 96)  LC_0 Logic Functioning bit
 (22 1)  (40 97)  (40 97)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 97)  (42 97)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g0_2
 (29 1)  (47 97)  (47 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 97)  (48 97)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 97)  (49 97)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_0/in_3
 (37 1)  (55 97)  (55 97)  LC_0 Logic Functioning bit
 (39 1)  (57 97)  (57 97)  LC_0 Logic Functioning bit
 (41 1)  (59 97)  (59 97)  LC_0 Logic Functioning bit
 (43 1)  (61 97)  (61 97)  LC_0 Logic Functioning bit
 (14 2)  (32 98)  (32 98)  routing T_1_6.sp4_v_t_1 <X> T_1_6.lc_trk_g0_4
 (25 2)  (43 98)  (43 98)  routing T_1_6.sp4_v_b_6 <X> T_1_6.lc_trk_g0_6
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (48 98)  (48 98)  routing T_1_6.lc_trk_g0_6 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (49 98)  (49 98)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (53 98)  (53 98)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.input_2_1
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (43 2)  (61 98)  (61 98)  LC_1 Logic Functioning bit
 (9 3)  (27 99)  (27 99)  routing T_1_6.sp4_v_b_1 <X> T_1_6.sp4_v_t_36
 (14 3)  (32 99)  (32 99)  routing T_1_6.sp4_v_t_1 <X> T_1_6.lc_trk_g0_4
 (16 3)  (34 99)  (34 99)  routing T_1_6.sp4_v_t_1 <X> T_1_6.lc_trk_g0_4
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (40 99)  (40 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (41 99)  (41 99)  routing T_1_6.sp4_v_b_6 <X> T_1_6.lc_trk_g0_6
 (30 3)  (48 99)  (48 99)  routing T_1_6.lc_trk_g0_6 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (32 3)  (50 99)  (50 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (51 99)  (51 99)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.input_2_1
 (35 3)  (53 99)  (53 99)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.input_2_1
 (37 3)  (55 99)  (55 99)  LC_1 Logic Functioning bit
 (38 3)  (56 99)  (56 99)  LC_1 Logic Functioning bit
 (43 3)  (61 99)  (61 99)  LC_1 Logic Functioning bit
 (25 4)  (43 100)  (43 100)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g1_2
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 100)  (52 100)  routing T_1_6.lc_trk_g1_0 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 100)  (54 100)  LC_2 Logic Functioning bit
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (41 4)  (59 100)  (59 100)  LC_2 Logic Functioning bit
 (43 4)  (61 100)  (61 100)  LC_2 Logic Functioning bit
 (50 4)  (68 100)  (68 100)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (33 101)  (33 101)  routing T_1_6.sp4_v_t_5 <X> T_1_6.lc_trk_g1_0
 (16 5)  (34 101)  (34 101)  routing T_1_6.sp4_v_t_5 <X> T_1_6.lc_trk_g1_0
 (17 5)  (35 101)  (35 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (42 101)  (42 101)  routing T_1_6.lft_op_2 <X> T_1_6.lc_trk_g1_2
 (36 5)  (54 101)  (54 101)  LC_2 Logic Functioning bit
 (37 5)  (55 101)  (55 101)  LC_2 Logic Functioning bit
 (41 5)  (59 101)  (59 101)  LC_2 Logic Functioning bit
 (43 5)  (61 101)  (61 101)  LC_2 Logic Functioning bit
 (17 6)  (35 102)  (35 102)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (43 102)  (43 102)  routing T_1_6.sp4_v_b_6 <X> T_1_6.lc_trk_g1_6
 (26 6)  (44 102)  (44 102)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (45 102)  (45 102)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 102)  (46 102)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 102)  (48 102)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 102)  (51 102)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (22 7)  (40 103)  (40 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (41 103)  (41 103)  routing T_1_6.sp4_v_b_6 <X> T_1_6.lc_trk_g1_6
 (26 7)  (44 103)  (44 103)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 103)  (49 103)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 103)  (54 103)  LC_3 Logic Functioning bit
 (37 7)  (55 103)  (55 103)  LC_3 Logic Functioning bit
 (38 7)  (56 103)  (56 103)  LC_3 Logic Functioning bit
 (39 7)  (57 103)  (57 103)  LC_3 Logic Functioning bit
 (40 7)  (58 103)  (58 103)  LC_3 Logic Functioning bit
 (41 7)  (59 103)  (59 103)  LC_3 Logic Functioning bit
 (42 7)  (60 103)  (60 103)  LC_3 Logic Functioning bit
 (43 7)  (61 103)  (61 103)  LC_3 Logic Functioning bit
 (25 8)  (43 104)  (43 104)  routing T_1_6.sp4_v_t_23 <X> T_1_6.lc_trk_g2_2
 (31 8)  (49 104)  (49 104)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 104)  (50 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 104)  (52 104)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (35 8)  (53 104)  (53 104)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.input_2_4
 (37 8)  (55 104)  (55 104)  LC_4 Logic Functioning bit
 (38 8)  (56 104)  (56 104)  LC_4 Logic Functioning bit
 (43 8)  (61 104)  (61 104)  LC_4 Logic Functioning bit
 (22 9)  (40 105)  (40 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 105)  (41 105)  routing T_1_6.sp4_v_t_23 <X> T_1_6.lc_trk_g2_2
 (25 9)  (43 105)  (43 105)  routing T_1_6.sp4_v_t_23 <X> T_1_6.lc_trk_g2_2
 (26 9)  (44 105)  (44 105)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (46 105)  (46 105)  routing T_1_6.lc_trk_g2_2 <X> T_1_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 105)  (47 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 105)  (49 105)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 105)  (50 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (51 105)  (51 105)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.input_2_4
 (34 9)  (52 105)  (52 105)  routing T_1_6.lc_trk_g3_5 <X> T_1_6.input_2_4
 (36 9)  (54 105)  (54 105)  LC_4 Logic Functioning bit
 (39 9)  (57 105)  (57 105)  LC_4 Logic Functioning bit
 (42 9)  (60 105)  (60 105)  LC_4 Logic Functioning bit
 (51 9)  (69 105)  (69 105)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (39 106)  (39 106)  routing T_1_6.sp4_v_t_18 <X> T_1_6.lc_trk_g2_7
 (22 10)  (40 106)  (40 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (41 106)  (41 106)  routing T_1_6.sp4_v_t_18 <X> T_1_6.lc_trk_g2_7
 (26 12)  (44 108)  (44 108)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 108)  (45 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 108)  (47 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 108)  (48 108)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 108)  (50 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 108)  (52 108)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (37 12)  (55 108)  (55 108)  LC_6 Logic Functioning bit
 (39 12)  (57 108)  (57 108)  LC_6 Logic Functioning bit
 (41 12)  (59 108)  (59 108)  LC_6 Logic Functioning bit
 (43 12)  (61 108)  (61 108)  LC_6 Logic Functioning bit
 (27 13)  (45 109)  (45 109)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 109)  (47 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 109)  (48 109)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 109)  (49 109)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_6/in_3
 (37 13)  (55 109)  (55 109)  LC_6 Logic Functioning bit
 (39 13)  (57 109)  (57 109)  LC_6 Logic Functioning bit
 (41 13)  (59 109)  (59 109)  LC_6 Logic Functioning bit
 (43 13)  (61 109)  (61 109)  LC_6 Logic Functioning bit
 (16 14)  (34 110)  (34 110)  routing T_1_6.sp4_v_t_16 <X> T_1_6.lc_trk_g3_5
 (17 14)  (35 110)  (35 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (36 110)  (36 110)  routing T_1_6.sp4_v_t_16 <X> T_1_6.lc_trk_g3_5
 (26 14)  (44 110)  (44 110)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (29 14)  (47 110)  (47 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 110)  (49 110)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 110)  (52 110)  routing T_1_6.lc_trk_g1_5 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (41 14)  (59 110)  (59 110)  LC_7 Logic Functioning bit
 (43 14)  (61 110)  (61 110)  LC_7 Logic Functioning bit
 (26 15)  (44 111)  (44 111)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 111)  (45 111)  routing T_1_6.lc_trk_g1_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 111)  (47 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 111)  (48 111)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 111)  (54 111)  LC_7 Logic Functioning bit
 (37 15)  (55 111)  (55 111)  LC_7 Logic Functioning bit
 (38 15)  (56 111)  (56 111)  LC_7 Logic Functioning bit
 (39 15)  (57 111)  (57 111)  LC_7 Logic Functioning bit


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (17 0)  (0 80)  (0 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (7 4)  (10 84)  (10 84)  Enable bit of Mux _local_links/g0_mux_5 => logic_op_rgt_5 lc_trk_g0_5
 (8 4)  (9 84)  (9 84)  routing T_0_5.logic_op_rgt_5 <X> T_0_5.lc_trk_g0_5
 (13 4)  (4 84)  (4 84)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 84)  (1 84)  IOB_0 IO Functioning bit
 (8 5)  (9 85)  (9 85)  routing T_0_5.logic_op_rgt_5 <X> T_0_5.lc_trk_g0_5
 (9 5)  (8 85)  (8 85)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (12 5)  (5 85)  (5 85)  routing T_0_5.lc_trk_g0_6 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (4 6)  (13 86)  (13 86)  routing T_0_5.logic_op_rgt_6 <X> T_0_5.lc_trk_g0_6
 (4 7)  (13 87)  (13 87)  routing T_0_5.logic_op_rgt_6 <X> T_0_5.lc_trk_g0_6
 (7 7)  (10 87)  (10 87)  Enable bit of Mux _local_links/g0_mux_6 => logic_op_rgt_6 lc_trk_g0_6
 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 90)  (4 90)  routing T_0_5.lc_trk_g0_5 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (0 90)  (0 90)  IOB_1 IO Functioning bit
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (14 14)  (3 94)  (3 94)  routing T_0_5.glb_netwk_4 <X> T_0_5.wire_io_cluster/io_1/outclk
 (16 14)  (1 94)  (1 94)  IOB_1 IO Functioning bit
 (15 15)  (2 95)  (2 95)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_5

 (22 0)  (40 80)  (40 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (42 80)  (42 80)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g0_3
 (27 0)  (45 80)  (45 80)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 80)  (48 80)  routing T_1_5.lc_trk_g1_4 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (35 0)  (53 80)  (53 80)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.input_2_0
 (44 0)  (62 80)  (62 80)  LC_0 Logic Functioning bit
 (21 1)  (39 81)  (39 81)  routing T_1_5.top_op_3 <X> T_1_5.lc_trk_g0_3
 (32 1)  (50 81)  (50 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (14 2)  (32 82)  (32 82)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g0_4
 (27 2)  (45 82)  (45 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 82)  (46 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 82)  (54 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (41 2)  (59 82)  (59 82)  LC_1 Logic Functioning bit
 (42 2)  (60 82)  (60 82)  LC_1 Logic Functioning bit
 (44 2)  (62 82)  (62 82)  LC_1 Logic Functioning bit
 (14 3)  (32 83)  (32 83)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g0_4
 (16 3)  (34 83)  (34 83)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g0_4
 (17 3)  (35 83)  (35 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (40 83)  (40 83)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (42 83)  (42 83)  routing T_1_5.top_op_6 <X> T_1_5.lc_trk_g0_6
 (25 3)  (43 83)  (43 83)  routing T_1_5.top_op_6 <X> T_1_5.lc_trk_g0_6
 (32 3)  (50 83)  (50 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (52 83)  (52 83)  routing T_1_5.lc_trk_g1_0 <X> T_1_5.input_2_1
 (36 3)  (54 83)  (54 83)  LC_1 Logic Functioning bit
 (39 3)  (57 83)  (57 83)  LC_1 Logic Functioning bit
 (41 3)  (59 83)  (59 83)  LC_1 Logic Functioning bit
 (42 3)  (60 83)  (60 83)  LC_1 Logic Functioning bit
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (53 84)  (53 84)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_2
 (36 4)  (54 84)  (54 84)  LC_2 Logic Functioning bit
 (39 4)  (57 84)  (57 84)  LC_2 Logic Functioning bit
 (41 4)  (59 84)  (59 84)  LC_2 Logic Functioning bit
 (42 4)  (60 84)  (60 84)  LC_2 Logic Functioning bit
 (44 4)  (62 84)  (62 84)  LC_2 Logic Functioning bit
 (14 5)  (32 85)  (32 85)  routing T_1_5.top_op_0 <X> T_1_5.lc_trk_g1_0
 (15 5)  (33 85)  (33 85)  routing T_1_5.top_op_0 <X> T_1_5.lc_trk_g1_0
 (17 5)  (35 85)  (35 85)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (30 5)  (48 85)  (48 85)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (50 85)  (50 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (51 85)  (51 85)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_2
 (36 5)  (54 85)  (54 85)  LC_2 Logic Functioning bit
 (39 5)  (57 85)  (57 85)  LC_2 Logic Functioning bit
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (42 5)  (60 85)  (60 85)  LC_2 Logic Functioning bit
 (14 6)  (32 86)  (32 86)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g1_4
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (42 86)  (42 86)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g1_7
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 86)  (48 86)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 86)  (54 86)  LC_3 Logic Functioning bit
 (39 6)  (57 86)  (57 86)  LC_3 Logic Functioning bit
 (41 6)  (59 86)  (59 86)  LC_3 Logic Functioning bit
 (42 6)  (60 86)  (60 86)  LC_3 Logic Functioning bit
 (44 6)  (62 86)  (62 86)  LC_3 Logic Functioning bit
 (14 7)  (32 87)  (32 87)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g1_4
 (16 7)  (34 87)  (34 87)  routing T_1_5.sp4_v_t_1 <X> T_1_5.lc_trk_g1_4
 (17 7)  (35 87)  (35 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (39 87)  (39 87)  routing T_1_5.top_op_7 <X> T_1_5.lc_trk_g1_7
 (30 7)  (48 87)  (48 87)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 87)  (50 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (51 87)  (51 87)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_3
 (34 7)  (52 87)  (52 87)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_3
 (36 7)  (54 87)  (54 87)  LC_3 Logic Functioning bit
 (39 7)  (57 87)  (57 87)  LC_3 Logic Functioning bit
 (41 7)  (59 87)  (59 87)  LC_3 Logic Functioning bit
 (42 7)  (60 87)  (60 87)  LC_3 Logic Functioning bit
 (14 8)  (32 88)  (32 88)  routing T_1_5.sp4_v_b_24 <X> T_1_5.lc_trk_g2_0
 (21 8)  (39 88)  (39 88)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g2_3
 (22 8)  (40 88)  (40 88)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (43 88)  (43 88)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g2_2
 (28 8)  (46 88)  (46 88)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (48 88)  (48 88)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 88)  (53 88)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_4
 (36 8)  (54 88)  (54 88)  LC_4 Logic Functioning bit
 (37 8)  (55 88)  (55 88)  LC_4 Logic Functioning bit
 (39 8)  (57 88)  (57 88)  LC_4 Logic Functioning bit
 (43 8)  (61 88)  (61 88)  LC_4 Logic Functioning bit
 (16 9)  (34 89)  (34 89)  routing T_1_5.sp4_v_b_24 <X> T_1_5.lc_trk_g2_0
 (17 9)  (35 89)  (35 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (40 89)  (40 89)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (46 89)  (46 89)  routing T_1_5.lc_trk_g2_0 <X> T_1_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 89)  (47 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 89)  (50 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (51 89)  (51 89)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_4
 (35 9)  (53 89)  (53 89)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_4
 (36 9)  (54 89)  (54 89)  LC_4 Logic Functioning bit
 (40 9)  (58 89)  (58 89)  LC_4 Logic Functioning bit
 (42 9)  (60 89)  (60 89)  LC_4 Logic Functioning bit
 (43 9)  (61 89)  (61 89)  LC_4 Logic Functioning bit
 (14 10)  (32 90)  (32 90)  routing T_1_5.bnl_op_4 <X> T_1_5.lc_trk_g2_4
 (16 10)  (34 90)  (34 90)  routing T_1_5.sp4_v_t_16 <X> T_1_5.lc_trk_g2_5
 (17 10)  (35 90)  (35 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (36 90)  (36 90)  routing T_1_5.sp4_v_t_16 <X> T_1_5.lc_trk_g2_5
 (26 10)  (44 90)  (44 90)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (46 90)  (46 90)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (49 90)  (49 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 90)  (51 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 90)  (52 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (54 90)  (54 90)  LC_5 Logic Functioning bit
 (38 10)  (56 90)  (56 90)  LC_5 Logic Functioning bit
 (14 11)  (32 91)  (32 91)  routing T_1_5.bnl_op_4 <X> T_1_5.lc_trk_g2_4
 (17 11)  (35 91)  (35 91)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (40 91)  (40 91)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (41 91)  (41 91)  routing T_1_5.sp12_v_t_21 <X> T_1_5.lc_trk_g2_6
 (25 11)  (43 91)  (43 91)  routing T_1_5.sp12_v_t_21 <X> T_1_5.lc_trk_g2_6
 (28 11)  (46 91)  (46 91)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 91)  (47 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 91)  (48 91)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 91)  (54 91)  LC_5 Logic Functioning bit
 (37 11)  (55 91)  (55 91)  LC_5 Logic Functioning bit
 (38 11)  (56 91)  (56 91)  LC_5 Logic Functioning bit
 (39 11)  (57 91)  (57 91)  LC_5 Logic Functioning bit
 (41 11)  (59 91)  (59 91)  LC_5 Logic Functioning bit
 (43 11)  (61 91)  (61 91)  LC_5 Logic Functioning bit
 (16 12)  (34 92)  (34 92)  routing T_1_5.sp4_v_t_12 <X> T_1_5.lc_trk_g3_1
 (17 12)  (35 92)  (35 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (36 92)  (36 92)  routing T_1_5.sp4_v_t_12 <X> T_1_5.lc_trk_g3_1
 (26 12)  (44 92)  (44 92)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (28 12)  (46 92)  (46 92)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 92)  (49 92)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 92)  (51 92)  routing T_1_5.lc_trk_g2_5 <X> T_1_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 92)  (54 92)  LC_6 Logic Functioning bit
 (38 12)  (56 92)  (56 92)  LC_6 Logic Functioning bit
 (41 12)  (59 92)  (59 92)  LC_6 Logic Functioning bit
 (43 12)  (61 92)  (61 92)  LC_6 Logic Functioning bit
 (17 13)  (35 93)  (35 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 13)  (45 93)  (45 93)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 93)  (48 93)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (37 13)  (55 93)  (55 93)  LC_6 Logic Functioning bit
 (39 13)  (57 93)  (57 93)  LC_6 Logic Functioning bit
 (41 13)  (59 93)  (59 93)  LC_6 Logic Functioning bit
 (43 13)  (61 93)  (61 93)  LC_6 Logic Functioning bit
 (16 14)  (34 94)  (34 94)  routing T_1_5.sp4_v_b_37 <X> T_1_5.lc_trk_g3_5
 (17 14)  (35 94)  (35 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (36 94)  (36 94)  routing T_1_5.sp4_v_b_37 <X> T_1_5.lc_trk_g3_5
 (18 15)  (36 95)  (36 95)  routing T_1_5.sp4_v_b_37 <X> T_1_5.lc_trk_g3_5


LogicTile_2_5



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (0 3)  (17 67)  (17 67)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (9 5)  (8 69)  (8 69)  Column buffer control bit: BIOLEFT_half_column_clock_enable_4

 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (17 10)  (0 74)  (0 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 76)  (13 76)  routing T_0_4.logic_op_tnr_4 <X> T_0_4.lc_trk_g1_4
 (7 13)  (10 77)  (10 77)  Enable bit of Mux _local_links/g1_mux_4 => logic_op_tnr_4 lc_trk_g1_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (14 14)  (3 78)  (3 78)  routing T_0_4.glb_netwk_4 <X> T_0_4.wire_io_cluster/io_1/outclk
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit
 (15 15)  (2 79)  (2 79)  Enable bit of Mux _clock_links/clk_mux => glb_netwk_4 wire_io_cluster/io_1/outclk


LogicTile_1_4

 (10 15)  (28 79)  (28 79)  routing T_1_4.sp4_h_l_40 <X> T_1_4.sp4_v_t_47


LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (0 3)  (17 51)  (17 51)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (2 9)  (15 57)  (15 57)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit


LogicTile_1_3

 (8 3)  (26 51)  (26 51)  routing T_1_3.sp4_h_l_36 <X> T_1_3.sp4_v_t_36
 (12 7)  (30 55)  (30 55)  routing T_1_3.sp4_h_l_40 <X> T_1_3.sp4_v_t_40


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (1 0)  (16 32)  (16 32)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (2 9)  (15 41)  (15 41)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_1_2

 (8 3)  (26 35)  (26 35)  routing T_1_2.sp4_h_l_36 <X> T_1_2.sp4_v_t_36
 (6 10)  (24 42)  (24 42)  routing T_1_2.sp4_h_l_36 <X> T_1_2.sp4_v_t_43


LogicTile_2_2

 (11 6)  (83 38)  (83 38)  routing T_2_2.sp4_h_l_37 <X> T_2_2.sp4_v_t_40


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (0 2)  (330 145)  (330 145)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


