//Verilog generated by VPR  from post-place-and-route implementation
module top_alu (
    input \A[7] ,
    input \A[6] ,
    input \A[5] ,
    input \A[4] ,
    input \A[3] ,
    input \A[2] ,
    input \A[1] ,
    input \A[0] ,
    input \B[7] ,
    input \B[6] ,
    input \B[5] ,
    input \B[4] ,
    input \B[3] ,
    input \B[2] ,
    input \B[1] ,
    input \B[0] ,
    input \ALU_Sel[3] ,
    input \ALU_Sel[2] ,
    input \ALU_Sel[1] ,
    input \ALU_Sel[0] ,
    output \ALU_Out[0] ,
    output \ALU_Out[1] ,
    output \ALU_Out[2] ,
    output \ALU_Out[3] ,
    output \ALU_Out[6] ,
    output \ALU_Out[4] ,
    output \ALU_Out[7] ,
    output \ALU_Out[5] ,
    output \CarryOut 
);

    //Wires
    wire \A[7]_output_0_0 ;
    wire \A[6]_output_0_0 ;
    wire \A[5]_output_0_0 ;
    wire \A[4]_output_0_0 ;
    wire \A[3]_output_0_0 ;
    wire \A[2]_output_0_0 ;
    wire \A[1]_output_0_0 ;
    wire \A[0]_output_0_0 ;
    wire \B[7]_output_0_0 ;
    wire \B[6]_output_0_0 ;
    wire \B[5]_output_0_0 ;
    wire \B[4]_output_0_0 ;
    wire \B[3]_output_0_0 ;
    wire \B[2]_output_0_0 ;
    wire \B[1]_output_0_0 ;
    wire \B[0]_output_0_0 ;
    wire \ALU_Sel[3]_output_0_0 ;
    wire \ALU_Sel[2]_output_0_0 ;
    wire \ALU_Sel[1]_output_0_0 ;
    wire \ALU_Sel[0]_output_0_0 ;
    wire \lut_CarryOut_output_0_0 ;
    wire \lut_ALU_Out[7]_output_0_0 ;
    wire \lut_ALU_Out[6]_output_0_0 ;
    wire \lut_ALU_Out[5]_output_0_0 ;
    wire \lut_ALU_Out[4]_output_0_0 ;
    wire \lut_ALU_Out[3]_output_0_0 ;
    wire \lut_ALU_Out[2]_output_0_0 ;
    wire \lut_ALU_Out[1]_output_0_0 ;
    wire \lut_ALU_Out[0]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \RS_DSP_MULT__387_[0]_output_0_0 ;
    wire \RS_DSP_MULT__387_[0]_output_0_1 ;
    wire \RS_DSP_MULT__387_[0]_output_0_2 ;
    wire \RS_DSP_MULT__387_[0]_output_0_3 ;
    wire \RS_DSP_MULT__387_[0]_output_0_4 ;
    wire \RS_DSP_MULT__387_[0]_output_0_5 ;
    wire \RS_DSP_MULT__387_[0]_output_0_6 ;
    wire \RS_DSP_MULT__387_[0]_output_0_7 ;
    wire \lut__272__output_0_0 ;
    wire \lut__326__output_0_0 ;
    wire \lut__327__output_0_0 ;
    wire \lut__282__output_0_0 ;
    wire \lut__275__output_0_0 ;
    wire \lut__310__output_0_0 ;
    wire \lut__324__output_0_0 ;
    wire \lut__325__output_0_0 ;
    wire \lut__307__output_0_0 ;
    wire \lut__302__output_0_0 ;
    wire \lut__306__output_0_0 ;
    wire \lut__308__output_0_0 ;
    wire \lut__294__output_0_0 ;
    wire \lut__380__output_0_0 ;
    wire \lut__278__output_0_0 ;
    wire \lut__276__output_0_0 ;
    wire \lut__281__output_0_0 ;
    wire \lut__279__output_0_0 ;
    wire \lut__322__output_0_0 ;
    wire \lut__320__output_0_0 ;
    wire \lut__312__output_0_0 ;
    wire \lut__319__output_0_0 ;
    wire \lut__318__output_0_0 ;
    wire \lut__321__output_0_0 ;
    wire \lut__283__output_0_0 ;
    wire \lut__284__output_0_0 ;
    wire \lut__313__output_0_0 ;
    wire \lut__314__output_0_0 ;
    wire \lut__365__output_0_0 ;
    wire \lut__315__output_0_0 ;
    wire \lut__309__output_0_0 ;
    wire \lut__305__output_0_0 ;
    wire \lut__295__output_0_0 ;
    wire \lut__296__output_0_0 ;
    wire \lut__304__output_0_0 ;
    wire \lut__303__output_0_0 ;
    wire \lut__311__output_0_0 ;
    wire \lut__301__output_0_0 ;
    wire \lut__362__output_0_0 ;
    wire \lut__360__output_0_0 ;
    wire \lut__364__output_0_0 ;
    wire \lut__376__output_0_0 ;
    wire \lut__299__output_0_0 ;
    wire \lut__265__output_0_0 ;
    wire \lut__297__output_0_0 ;
    wire \lut__298__output_0_0 ;
    wire \lut__335__output_0_0 ;
    wire \lut__266__output_0_0 ;
    wire \lut__328__output_0_0 ;
    wire \lut__316__output_0_0 ;
    wire \lut__329__output_0_0 ;
    wire \lut__289__output_0_0 ;
    wire \lut__290__output_0_0 ;
    wire \lut__291__output_0_0 ;
    wire \lut__332__output_0_0 ;
    wire \lut__271__output_0_0 ;
    wire \lut__285__output_0_0 ;
    wire \lut__286__output_0_0 ;
    wire \lut__273__output_0_0 ;
    wire \lut__379__output_0_0 ;
    wire \lut__378__output_0_0 ;
    wire \lut__375__output_0_0 ;
    wire \lut__377__output_0_0 ;
    wire \lut__373__output_0_0 ;
    wire \lut__280__output_0_0 ;
    wire \lut__370__output_0_0 ;
    wire \lut__371__output_0_0 ;
    wire \lut__277__output_0_0 ;
    wire \lut__372__output_0_0 ;
    wire \lut__369__output_0_0 ;
    wire \lut__355__output_0_0 ;
    wire \lut__374__output_0_0 ;
    wire \lut__274__output_0_0 ;
    wire \lut__267__output_0_0 ;
    wire \lut__384__output_0_0 ;
    wire \lut__385__output_0_0 ;
    wire \lut__345__output_0_0 ;
    wire \lut__268__output_0_0 ;
    wire \lut__317__output_0_0 ;
    wire \lut__323__output_0_0 ;
    wire \lut__354__output_0_0 ;
    wire \lut__381__output_0_0 ;
    wire \lut__359__output_0_0 ;
    wire \lut__333__output_0_0 ;
    wire \lut__358__output_0_0 ;
    wire \lut__357__output_0_0 ;
    wire \lut__366__output_0_0 ;
    wire \lut__363__output_0_0 ;
    wire \lut__346__output_0_0 ;
    wire \lut__348__output_0_0 ;
    wire \lut__350__output_0_0 ;
    wire \lut__368__output_0_0 ;
    wire \lut__367__output_0_0 ;
    wire \lut__356__output_0_0 ;
    wire \lut__349__output_0_0 ;
    wire \lut__344__output_0_0 ;
    wire \lut__340__output_0_0 ;
    wire \lut__361__output_0_0 ;
    wire \lut__336__output_0_0 ;
    wire \lut__339__output_0_0 ;
    wire \lut__331__output_0_0 ;
    wire \lut__351__output_0_0 ;
    wire \lut__330__output_0_0 ;
    wire \lut__337__output_0_0 ;
    wire \lut__334__output_0_0 ;
    wire \lut__343__output_0_0 ;
    wire \lut__341__output_0_0 ;
    wire \lut__352__output_0_0 ;
    wire \lut__382__output_0_0 ;
    wire \lut__386__output_0_0 ;
    wire \lut__269__output_0_0 ;
    wire \lut__287__output_0_0 ;
    wire \lut__292__output_0_0 ;
    wire \lut__342__output_0_0 ;
    wire \lut__347__output_0_0 ;
    wire \lut__338__output_0_0 ;
    wire \lut__300__output_0_0 ;
    wire \lut__264__output_0_0 ;
    wire \lut__288__output_0_0 ;
    wire \lut__270__output_0_0 ;
    wire \lut__293__output_0_0 ;
    wire \lut__353__output_0_0 ;
    wire \lut__383__output_0_0 ;
    wire \RS_DSP_MULT__387_[0]_input_0_7 ;
    wire \lut__273__input_0_3 ;
    wire \lut__332__input_0_2 ;
    wire \lut__337__input_0_3 ;
    wire \lut__296__input_0_3 ;
    wire \lut__338__input_0_4 ;
    wire \lut__342__input_0_4 ;
    wire \lut__346__input_0_4 ;
    wire \lut__378__input_0_1 ;
    wire \lut__379__input_0_2 ;
    wire \lut__284__input_0_2 ;
    wire \lut__306__input_0_2 ;
    wire \lut__341__input_0_1 ;
    wire \lut__343__input_0_1 ;
    wire \lut__292__input_0_0 ;
    wire \lut__326__input_0_1 ;
    wire \lut__327__input_0_1 ;
    wire \lut__309__input_0_3 ;
    wire \lut__363__input_0_1 ;
    wire \lut__302__input_0_3 ;
    wire \lut__297__input_0_1 ;
    wire \lut__300__input_0_4 ;
    wire \lut_CarryOut_input_0_1 ;
    wire \RS_DSP_MULT__387_[0]_input_0_6 ;
    wire \lut__358__input_0_3 ;
    wire \lut__336__input_0_0 ;
    wire \lut__338__input_0_3 ;
    wire \lut__342__input_0_3 ;
    wire \lut__357__input_0_5 ;
    wire \lut__341__input_0_4 ;
    wire \lut__343__input_0_4 ;
    wire \lut__295__input_0_4 ;
    wire \lut__291__input_0_0 ;
    wire \lut__299__input_0_3 ;
    wire \lut__294__input_0_2 ;
    wire \lut__340__input_0_2 ;
    wire \lut__269__input_0_0 ;
    wire \lut__356__input_0_0 ;
    wire \lut__303__input_0_0 ;
    wire \lut__290__input_0_0 ;
    wire \lut__293__input_0_4 ;
    wire \RS_DSP_MULT__387_[0]_input_0_5 ;
    wire \lut__338__input_0_2 ;
    wire \lut__347__input_0_4 ;
    wire \lut__357__input_0_2 ;
    wire \lut__361__input_0_4 ;
    wire \lut__304__input_0_4 ;
    wire \lut__362__input_0_0 ;
    wire \lut__341__input_0_3 ;
    wire \lut__343__input_0_3 ;
    wire \lut__352__input_0_4 ;
    wire \lut__292__input_0_4 ;
    wire \lut__295__input_0_3 ;
    wire \lut__289__input_0_3 ;
    wire \lut__267__input_0_3 ;
    wire \lut__294__input_0_4 ;
    wire \lut__340__input_0_4 ;
    wire \lut__270__input_0_3 ;
    wire \RS_DSP_MULT__387_[0]_input_0_4 ;
    wire \lut__339__input_0_1 ;
    wire \lut__371__input_0_3 ;
    wire \lut__330__input_0_3 ;
    wire \lut__361__input_0_0 ;
    wire \lut__305__input_0_3 ;
    wire \lut__370__input_0_2 ;
    wire \lut__360__input_0_4 ;
    wire \lut__266__input_0_0 ;
    wire \lut__265__input_0_0 ;
    wire \lut__269__input_0_1 ;
    wire \lut__386__input_0_3 ;
    wire \lut__353__input_0_1 ;
    wire \RS_DSP_MULT__387_[0]_input_0_3 ;
    wire \lut__281__input_0_3 ;
    wire \lut__373__input_0_0 ;
    wire \lut__304__input_0_3 ;
    wire \lut__370__input_0_3 ;
    wire \lut__360__input_0_3 ;
    wire \lut__277__input_0_1 ;
    wire \lut__312__input_0_3 ;
    wire \lut__276__input_0_1 ;
    wire \lut__352__input_0_3 ;
    wire \lut__266__input_0_1 ;
    wire \lut__265__input_0_3 ;
    wire \lut__368__input_0_0 ;
    wire \lut__367__input_0_0 ;
    wire \lut__382__input_0_1 ;
    wire \lut__264__input_0_0 ;
    wire \lut__384__input_0_0 ;
    wire \lut__331__input_0_4 ;
    wire \RS_DSP_MULT__387_[0]_input_0_2 ;
    wire \lut__304__input_0_2 ;
    wire \lut__355__input_0_4 ;
    wire \lut__277__input_0_4 ;
    wire \lut__312__input_0_0 ;
    wire \lut__278__input_0_2 ;
    wire \lut__320__input_0_4 ;
    wire \lut__318__input_0_4 ;
    wire \lut__328__input_0_3 ;
    wire \lut__280__input_0_0 ;
    wire \lut__329__input_0_4 ;
    wire \lut__315__input_0_0 ;
    wire \lut__287__input_0_4 ;
    wire \lut__368__input_0_1 ;
    wire \lut__367__input_0_1 ;
    wire \lut__354__input_0_2 ;
    wire \lut__383__input_0_1 ;
    wire \lut__386__input_0_4 ;
    wire \RS_DSP_MULT__387_[0]_input_0_1 ;
    wire \lut__278__input_0_0 ;
    wire \lut__320__input_0_0 ;
    wire \lut__318__input_0_0 ;
    wire \lut__328__input_0_4 ;
    wire \lut__319__input_0_4 ;
    wire \lut__280__input_0_4 ;
    wire \lut__314__input_0_2 ;
    wire \lut__271__input_0_2 ;
    wire \lut__329__input_0_0 ;
    wire \lut__288__input_0_2 ;
    wire \lut__354__input_0_0 ;
    wire \lut__303__input_0_5 ;
    wire \lut__382__input_0_0 ;
    wire \lut__302__input_0_1 ;
    wire \RS_DSP_MULT__387_[0]_input_0_0 ;
    wire \lut__328__input_0_1 ;
    wire \lut__319__input_0_3 ;
    wire \lut__314__input_0_3 ;
    wire \lut__271__input_0_3 ;
    wire \lut__329__input_0_3 ;
    wire \lut__287__input_0_1 ;
    wire \lut__299__input_0_1 ;
    wire \lut__354__input_0_3 ;
    wire \lut__303__input_0_3 ;
    wire \lut__307__input_0_0 ;
    wire \lut__301__input_0_0 ;
    wire \RS_DSP_MULT__387_[0]_input_1_7 ;
    wire \lut__325__input_0_2 ;
    wire \lut__334__input_0_4 ;
    wire \lut__296__input_0_1 ;
    wire \lut__335__input_0_3 ;
    wire \lut__346__input_0_5 ;
    wire \lut__284__input_0_1 ;
    wire \lut__306__input_0_4 ;
    wire \lut__326__input_0_3 ;
    wire \lut__333__input_0_2 ;
    wire \lut__327__input_0_2 ;
    wire \lut__309__input_0_0 ;
    wire \lut__363__input_0_4 ;
    wire \lut__300__input_0_3 ;
    wire \lut_CarryOut_input_0_4 ;
    wire \RS_DSP_MULT__387_[0]_input_1_6 ;
    wire \lut__325__input_0_5 ;
    wire \lut__273__input_0_0 ;
    wire \lut__334__input_0_3 ;
    wire \lut__335__input_0_5 ;
    wire \lut__346__input_0_1 ;
    wire \lut__284__input_0_4 ;
    wire \lut__295__input_0_2 ;
    wire \lut__291__input_0_3 ;
    wire \lut__333__input_0_4 ;
    wire \lut__327__input_0_4 ;
    wire \lut__309__input_0_2 ;
    wire \lut__294__input_0_0 ;
    wire \lut__363__input_0_0 ;
    wire \lut__303__input_0_4 ;
    wire \lut__293__input_0_1 ;
    wire \RS_DSP_MULT__387_[0]_input_1_5 ;
    wire \lut__317__input_0_1 ;
    wire \lut__324__input_0_1 ;
    wire \lut__325__input_0_4 ;
    wire \lut__273__input_0_4 ;
    wire \lut__334__input_0_0 ;
    wire \lut__335__input_0_0 ;
    wire \lut__346__input_0_0 ;
    wire \lut__378__input_0_2 ;
    wire \lut__379__input_0_0 ;
    wire \lut__284__input_0_3 ;
    wire \lut__304__input_0_5 ;
    wire \lut__295__input_0_0 ;
    wire \lut__289__input_0_0 ;
    wire \lut__267__input_0_0 ;
    wire \lut__326__input_0_4 ;
    wire \lut__309__input_0_4 ;
    wire \lut__294__input_0_1 ;
    wire \lut__363__input_0_3 ;
    wire \lut__270__input_0_1 ;
    wire \RS_DSP_MULT__387_[0]_input_1_4 ;
    wire \lut__310__input_0_4 ;
    wire \lut__317__input_0_4 ;
    wire \lut__323__input_0_4 ;
    wire \lut__324__input_0_4 ;
    wire \lut__285__input_0_0 ;
    wire \lut__337__input_0_0 ;
    wire \lut__335__input_0_2 ;
    wire \lut__330__input_0_4 ;
    wire \lut__346__input_0_3 ;
    wire \lut__378__input_0_3 ;
    wire \lut__379__input_0_5 ;
    wire \lut__305__input_0_4 ;
    wire \lut__316__input_0_0 ;
    wire \lut__266__input_0_4 ;
    wire \lut__326__input_0_0 ;
    wire \lut__265__input_0_4 ;
    wire \lut__363__input_0_2 ;
    wire \lut__353__input_0_2 ;
    wire \RS_DSP_MULT__387_[0]_input_1_3 ;
    wire \lut__366__input_0_2 ;
    wire \lut__377__input_0_4 ;
    wire \lut__337__input_0_2 ;
    wire \lut__359__input_0_3 ;
    wire \lut__364__input_0_0 ;
    wire \lut__282__input_0_2 ;
    wire \lut__375__input_0_3 ;
    wire \lut__335__input_0_4 ;
    wire \lut__346__input_0_2 ;
    wire \lut__283__input_0_0 ;
    wire \lut__376__input_0_3 ;
    wire \lut__304__input_0_1 ;
    wire \lut__321__input_0_1 ;
    wire \lut__316__input_0_4 ;
    wire \lut__322__input_0_1 ;
    wire \lut__266__input_0_2 ;
    wire \lut__275__input_0_1 ;
    wire \lut__265__input_0_1 ;
    wire \lut__264__input_0_4 ;
    wire \lut__384__input_0_1 ;
    wire \lut__331__input_0_1 ;
    wire \RS_DSP_MULT__387_[0]_input_1_2 ;
    wire \lut__358__input_0_2 ;
    wire \lut__377__input_0_2 ;
    wire \lut__337__input_0_4 ;
    wire \lut__350__input_0_4 ;
    wire \lut__374__input_0_3 ;
    wire \lut__365__input_0_3 ;
    wire \lut__274__input_0_3 ;
    wire \lut__281__input_0_4 ;
    wire \lut__372__input_0_1 ;
    wire \lut__375__input_0_4 ;
    wire \lut__335__input_0_1 ;
    wire \lut__357__input_0_4 ;
    wire \lut__348__input_0_2 ;
    wire \lut__369__input_0_5 ;
    wire \lut__376__input_0_1 ;
    wire \lut__304__input_0_0 ;
    wire \lut__321__input_0_0 ;
    wire \lut__278__input_0_4 ;
    wire \lut__328__input_0_5 ;
    wire \lut__329__input_0_5 ;
    wire \lut__315__input_0_1 ;
    wire \lut__340__input_0_3 ;
    wire \lut__356__input_0_3 ;
    wire \lut__383__input_0_0 ;
    wire \lut__381__input_0_3 ;
    wire \RS_DSP_MULT__387_[0]_input_1_1 ;
    wire \lut__332__input_0_1 ;
    wire \lut__338__input_0_1 ;
    wire \lut__342__input_0_1 ;
    wire \lut__347__input_0_3 ;
    wire \lut__339__input_0_3 ;
    wire \lut__357__input_0_0 ;
    wire \lut__361__input_0_1 ;
    wire \lut__370__input_0_5 ;
    wire \lut__360__input_0_5 ;
    wire \lut__355__input_0_0 ;
    wire \lut__277__input_0_0 ;
    wire \lut__312__input_0_1 ;
    wire \lut__278__input_0_5 ;
    wire \lut__320__input_0_3 ;
    wire \lut__318__input_0_3 ;
    wire \lut__341__input_0_2 ;
    wire \lut__343__input_0_2 ;
    wire \lut__328__input_0_2 ;
    wire \lut__319__input_0_1 ;
    wire \lut__280__input_0_1 ;
    wire \lut__314__input_0_1 ;
    wire \lut__271__input_0_1 ;
    wire \lut__329__input_0_1 ;
    wire \lut__288__input_0_1 ;
    wire \lut__368__input_0_4 ;
    wire \lut__367__input_0_4 ;
    wire \lut__340__input_0_1 ;
    wire \lut__354__input_0_1 ;
    wire \lut__303__input_0_1 ;
    wire \lut__297__input_0_3 ;
    wire \RS_DSP_MULT__387_[0]_input_1_0 ;
    wire \lut__281__input_0_0 ;
    wire \lut__338__input_0_0 ;
    wire \lut__342__input_0_0 ;
    wire \lut__339__input_0_4 ;
    wire \lut__371__input_0_2 ;
    wire \lut__373__input_0_2 ;
    wire \lut__361__input_0_2 ;
    wire \lut__362__input_0_4 ;
    wire \lut__370__input_0_4 ;
    wire \lut__360__input_0_0 ;
    wire \lut__277__input_0_2 ;
    wire \lut__312__input_0_4 ;
    wire \lut__278__input_0_3 ;
    wire \lut__320__input_0_1 ;
    wire \lut__318__input_0_1 ;
    wire \lut__276__input_0_2 ;
    wire \lut__341__input_0_0 ;
    wire \lut__343__input_0_0 ;
    wire \lut__328__input_0_0 ;
    wire \lut__319__input_0_2 ;
    wire \lut__280__input_0_2 ;
    wire \lut__314__input_0_0 ;
    wire \lut__271__input_0_0 ;
    wire \lut__329__input_0_2 ;
    wire \lut__315__input_0_4 ;
    wire \lut__368__input_0_3 ;
    wire \lut__367__input_0_3 ;
    wire \lut__340__input_0_0 ;
    wire \lut__354__input_0_4 ;
    wire \lut__303__input_0_2 ;
    wire \lut__307__input_0_2 ;
    wire \lut__301__input_0_2 ;
    wire \lut__297__input_0_2 ;
    wire \lut__290__input_0_3 ;
    wire \lut__311__input_0_4 ;
    wire \lut_ALU_Out[6]_input_0_4 ;
    wire \lut_ALU_Out[1]_input_0_1 ;
    wire \lut_ALU_Out[2]_input_0_1 ;
    wire \lut_ALU_Out[3]_input_0_2 ;
    wire \lut_ALU_Out[4]_input_0_2 ;
    wire \lut__308__input_0_2 ;
    wire \lut_ALU_Out[7]_input_0_0 ;
    wire \lut_ALU_Out[5]_input_0_1 ;
    wire \lut__311__input_0_1 ;
    wire \lut__306__input_0_5 ;
    wire \lut_ALU_Out[6]_input_0_2 ;
    wire \lut_ALU_Out[1]_input_0_3 ;
    wire \lut__288__input_0_3 ;
    wire \lut__383__input_0_3 ;
    wire \lut_ALU_Out[2]_input_0_2 ;
    wire \lut_ALU_Out[3]_input_0_4 ;
    wire \lut__264__input_0_3 ;
    wire \lut__353__input_0_3 ;
    wire \lut_ALU_Out[4]_input_0_4 ;
    wire \lut__302__input_0_5 ;
    wire \lut__307__input_0_1 ;
    wire \lut_ALU_Out[7]_input_0_2 ;
    wire \lut__300__input_0_2 ;
    wire \lut__293__input_0_3 ;
    wire \lut_ALU_Out[5]_input_0_4 ;
    wire \lut__270__input_0_4 ;
    wire \lut__311__input_0_2 ;
    wire \lut__291__input_0_1 ;
    wire \lut__286__input_0_1 ;
    wire \lut__288__input_0_4 ;
    wire \lut__299__input_0_2 ;
    wire \lut__383__input_0_4 ;
    wire \lut__381__input_0_0 ;
    wire \lut__385__input_0_1 ;
    wire \lut__264__input_0_1 ;
    wire \lut__353__input_0_0 ;
    wire \lut__351__input_0_1 ;
    wire \lut__302__input_0_0 ;
    wire \lut__308__input_0_4 ;
    wire \lut__307__input_0_4 ;
    wire \lut__301__input_0_3 ;
    wire \lut__298__input_0_5 ;
    wire \lut__300__input_0_0 ;
    wire \lut__293__input_0_0 ;
    wire \lut__270__input_0_0 ;
    wire \lut__268__input_0_0 ;
    wire \lut__311__input_0_5 ;
    wire \lut__306__input_0_1 ;
    wire \lut__352__input_0_2 ;
    wire \lut__292__input_0_2 ;
    wire \lut__289__input_0_2 ;
    wire \lut__267__input_0_2 ;
    wire \lut__286__input_0_0 ;
    wire \lut__271__input_0_4 ;
    wire \lut__288__input_0_0 ;
    wire \lut__287__input_0_0 ;
    wire \lut__299__input_0_0 ;
    wire \lut__269__input_0_2 ;
    wire \lut__354__input_0_5 ;
    wire \lut__383__input_0_2 ;
    wire \lut__382__input_0_2 ;
    wire \lut__386__input_0_2 ;
    wire \lut__381__input_0_5 ;
    wire \lut__385__input_0_0 ;
    wire \lut__264__input_0_2 ;
    wire \lut__384__input_0_4 ;
    wire \lut__353__input_0_4 ;
    wire \lut__351__input_0_4 ;
    wire \lut__331__input_0_2 ;
    wire \lut__302__input_0_4 ;
    wire \lut__307__input_0_3 ;
    wire \lut__301__input_0_1 ;
    wire \lut__297__input_0_5 ;
    wire \lut__298__input_0_4 ;
    wire \lut__300__input_0_1 ;
    wire \lut__290__input_0_2 ;
    wire \lut__293__input_0_2 ;
    wire \lut__270__input_0_2 ;
    wire \lut__268__input_0_4 ;
    wire \CarryOut_input_0_0 ;
    wire \ALU_Out[7]_input_0_0 ;
    wire \ALU_Out[6]_input_0_0 ;
    wire \ALU_Out[5]_input_0_0 ;
    wire \ALU_Out[4]_input_0_0 ;
    wire \ALU_Out[3]_input_0_0 ;
    wire \ALU_Out[2]_input_0_0 ;
    wire \ALU_Out[1]_input_0_0 ;
    wire \ALU_Out[0]_input_0_0 ;
    wire \RS_DSP_MULT__387_[0]_input_0_8 ;
    wire \RS_DSP_MULT__387_[0]_input_0_9 ;
    wire \RS_DSP_MULT__387_[0]_input_0_10 ;
    wire \RS_DSP_MULT__387_[0]_input_0_11 ;
    wire \RS_DSP_MULT__387_[0]_input_0_12 ;
    wire \RS_DSP_MULT__387_[0]_input_0_13 ;
    wire \RS_DSP_MULT__387_[0]_input_0_14 ;
    wire \RS_DSP_MULT__387_[0]_input_0_15 ;
    wire \RS_DSP_MULT__387_[0]_input_0_16 ;
    wire \RS_DSP_MULT__387_[0]_input_0_17 ;
    wire \RS_DSP_MULT__387_[0]_input_0_18 ;
    wire \RS_DSP_MULT__387_[0]_input_0_19 ;
    wire \RS_DSP_MULT__387_[0]_input_1_8 ;
    wire \RS_DSP_MULT__387_[0]_input_1_9 ;
    wire \RS_DSP_MULT__387_[0]_input_1_10 ;
    wire \RS_DSP_MULT__387_[0]_input_1_11 ;
    wire \RS_DSP_MULT__387_[0]_input_1_12 ;
    wire \RS_DSP_MULT__387_[0]_input_1_13 ;
    wire \RS_DSP_MULT__387_[0]_input_1_14 ;
    wire \RS_DSP_MULT__387_[0]_input_1_15 ;
    wire \RS_DSP_MULT__387_[0]_input_1_16 ;
    wire \RS_DSP_MULT__387_[0]_input_1_17 ;
    wire \RS_DSP_MULT__387_[0]_input_4_0 ;
    wire \RS_DSP_MULT__387_[0]_input_4_1 ;
    wire \RS_DSP_MULT__387_[0]_input_4_2 ;
    wire \RS_DSP_MULT__387_[0]_input_2_0 ;
    wire \RS_DSP_MULT__387_[0]_input_3_0 ;
    wire \lut__301__input_0_4 ;
    wire \lut__286__input_0_3 ;
    wire \lut__381__input_0_1 ;
    wire \lut__385__input_0_3 ;
    wire \lut__351__input_0_3 ;
    wire \lut__268__input_0_2 ;
    wire \lut__290__input_0_1 ;
    wire \lut__297__input_0_0 ;
    wire \lut__324__input_0_5 ;
    wire \lut__325__input_0_1 ;
    wire \lut__273__input_0_1 ;
    wire \lut__284__input_0_5 ;
    wire \lut__327__input_0_3 ;
    wire \lut__309__input_0_1 ;
    wire \lut__327__input_0_0 ;
    wire \lut_ALU_Out[0]_input_0_4 ;
    wire \lut__283__input_0_3 ;
    wire \lut__326__input_0_5 ;
    wire \lut__310__input_0_3 ;
    wire \lut__317__input_0_3 ;
    wire \lut__324__input_0_3 ;
    wire \lut__285__input_0_3 ;
    wire \lut__326__input_0_2 ;
    wire \lut__311__input_0_0 ;
    wire \lut__325__input_0_0 ;
    wire \lut__325__input_0_3 ;
    wire \lut_ALU_Out[0]_input_0_1 ;
    wire \lut__308__input_0_1 ;
    wire \lut__308__input_0_0 ;
    wire \lut__308__input_0_3 ;
    wire \lut_ALU_Out[0]_input_0_3 ;
    wire \lut__298__input_0_1 ;
    wire \lut_CarryOut_input_0_2 ;
    wire \lut__273__input_0_2 ;
    wire \lut__313__input_0_4 ;
    wire \lut__283__input_0_1 ;
    wire \lut__284__input_0_0 ;
    wire \lut__312__input_0_2 ;
    wire \lut__320__input_0_2 ;
    wire \lut__318__input_0_2 ;
    wire \lut__322__input_0_4 ;
    wire \lut__315__input_0_3 ;
    wire \lut__381__input_0_4 ;
    wire \lut__283__input_0_4 ;
    wire \lut__322__input_0_2 ;
    wire \lut__313__input_0_0 ;
    wire \lut__283__input_0_2 ;
    wire \lut__322__input_0_5 ;
    wire \lut__282__input_0_3 ;
    wire \lut__322__input_0_0 ;
    wire \lut__282__input_0_1 ;
    wire \lut__313__input_0_1 ;
    wire \lut__322__input_0_3 ;
    wire \lut__323__input_0_0 ;
    wire \lut__321__input_0_3 ;
    wire \lut__321__input_0_2 ;
    wire \lut__316__input_0_2 ;
    wire \lut__321__input_0_5 ;
    wire \lut__321__input_0_4 ;
    wire \lut__323__input_0_2 ;
    wire \lut__310__input_0_2 ;
    wire \lut__317__input_0_2 ;
    wire \lut__324__input_0_2 ;
    wire \lut__285__input_0_4 ;
    wire \lut__310__input_0_0 ;
    wire \lut__317__input_0_0 ;
    wire \lut__324__input_0_0 ;
    wire \lut__285__input_0_1 ;
    wire \lut__316__input_0_1 ;
    wire \lut__315__input_0_2 ;
    wire \lut__274__input_0_1 ;
    wire \lut__279__input_0_1 ;
    wire \lut__281__input_0_1 ;
    wire \lut__375__input_0_1 ;
    wire \lut__379__input_0_1 ;
    wire \lut__373__input_0_1 ;
    wire \lut__277__input_0_3 ;
    wire \lut__312__input_0_5 ;
    wire \lut__276__input_0_5 ;
    wire \lut__385__input_0_4 ;
    wire \lut__316__input_0_3 ;
    wire \lut__311__input_0_3 ;
    wire \lut__306__input_0_3 ;
    wire \lut__306__input_0_0 ;
    wire \lut__298__input_0_2 ;
    wire \lut__305__input_0_0 ;
    wire \lut__298__input_0_0 ;
    wire \lut__305__input_0_2 ;
    wire \lut__305__input_0_1 ;
    wire \lut_ALU_Out[0]_input_0_0 ;
    wire \lut__302__input_0_2 ;
    wire \lut__377__input_0_3 ;
    wire \lut__374__input_0_4 ;
    wire \lut__365__input_0_4 ;
    wire \lut__372__input_0_3 ;
    wire \lut__369__input_0_4 ;
    wire \lut__376__input_0_2 ;
    wire \lut__377__input_0_5 ;
    wire \lut__374__input_0_1 ;
    wire \lut__365__input_0_1 ;
    wire \lut__376__input_0_0 ;
    wire \lut__377__input_0_0 ;
    wire \lut__374__input_0_2 ;
    wire \lut__365__input_0_2 ;
    wire \lut__372__input_0_2 ;
    wire \lut__376__input_0_4 ;
    wire \lut__380__input_0_1 ;
    wire \lut__272__input_0_4 ;
    wire \lut_ALU_Out[7]_input_0_1 ;
    wire \lut__289__input_0_1 ;
    wire \lut__267__input_0_1 ;
    wire \lut__294__input_0_3 ;
    wire \lut__298__input_0_3 ;
    wire \lut_ALU_Out[7]_input_0_4 ;
    wire \lut__345__input_0_0 ;
    wire \lut__344__input_0_2 ;
    wire \lut__336__input_0_2 ;
    wire \lut__347__input_0_2 ;
    wire \lut__297__input_0_4 ;
    wire \lut__290__input_0_4 ;
    wire \lut__295__input_0_1 ;
    wire \lut__289__input_0_4 ;
    wire \lut__267__input_0_4 ;
    wire \lut__266__input_0_3 ;
    wire \lut__384__input_0_3 ;
    wire \lut__331__input_0_5 ;
    wire \lut__323__input_0_3 ;
    wire \lut__265__input_0_2 ;
    wire \lut__384__input_0_2 ;
    wire \lut__331__input_0_0 ;
    wire \lut__291__input_0_4 ;
    wire \lut__291__input_0_2 ;
    wire \lut_ALU_Out[6]_input_0_0 ;
    wire \lut__336__input_0_1 ;
    wire \lut__290__input_0_5 ;
    wire \lut__286__input_0_2 ;
    wire \lut__323__input_0_5 ;
    wire \lut__286__input_0_4 ;
    wire \lut_ALU_Out[1]_input_0_0 ;
    wire \lut__285__input_0_2 ;
    wire \lut__380__input_0_2 ;
    wire \lut__272__input_0_2 ;
    wire \lut__275__input_0_5 ;
    wire \lut__380__input_0_0 ;
    wire \lut__272__input_0_0 ;
    wire \lut__275__input_0_4 ;
    wire \lut__380__input_0_4 ;
    wire \lut__272__input_0_1 ;
    wire \lut__378__input_0_4 ;
    wire \lut__379__input_0_3 ;
    wire \lut__272__input_0_5 ;
    wire \lut__380__input_0_3 ;
    wire \lut__272__input_0_3 ;
    wire \lut__275__input_0_2 ;
    wire \lut__281__input_0_2 ;
    wire \lut__274__input_0_0 ;
    wire \lut__279__input_0_0 ;
    wire \lut__372__input_0_5 ;
    wire \lut__375__input_0_5 ;
    wire \lut__274__input_0_2 ;
    wire \lut__279__input_0_2 ;
    wire \lut__372__input_0_4 ;
    wire \lut__375__input_0_2 ;
    wire \lut__278__input_0_1 ;
    wire \lut__373__input_0_3 ;
    wire \lut__276__input_0_3 ;
    wire \lut__373__input_0_5 ;
    wire \lut__276__input_0_4 ;
    wire \lut__373__input_0_4 ;
    wire \lut__276__input_0_0 ;
    wire \lut__375__input_0_0 ;
    wire \lut__275__input_0_3 ;
    wire \lut__275__input_0_0 ;
    wire \lut__268__input_0_1 ;
    wire \lut__385__input_0_2 ;
    wire \lut_ALU_Out[3]_input_0_0 ;
    wire \lut__348__input_0_3 ;
    wire \lut__361__input_0_3 ;
    wire \lut__362__input_0_3 ;
    wire \lut__268__input_0_3 ;
    wire \lut_ALU_Out[5]_input_0_0 ;
    wire \lut__323__input_0_1 ;
    wire \lut_ALU_Out[0]_input_0_2 ;
    wire \lut__381__input_0_2 ;
    wire \lut_ALU_Out[2]_input_0_4 ;
    wire \lut__374__input_0_0 ;
    wire \lut__365__input_0_0 ;
    wire \lut__372__input_0_0 ;
    wire \lut__369__input_0_3 ;
    wire \lut__378__input_0_0 ;
    wire \lut__379__input_0_4 ;
    wire \lut__366__input_0_0 ;
    wire \lut__359__input_0_2 ;
    wire \lut__364__input_0_4 ;
    wire \lut__366__input_0_4 ;
    wire \lut__359__input_0_0 ;
    wire \lut__364__input_0_3 ;
    wire \lut__377__input_0_1 ;
    wire \lut__369__input_0_1 ;
    wire \lut__364__input_0_1 ;
    wire \lut__368__input_0_2 ;
    wire \lut__350__input_0_1 ;
    wire \lut__364__input_0_2 ;
    wire \lut__347__input_0_1 ;
    wire \lut__357__input_0_3 ;
    wire \lut__356__input_0_4 ;
    wire \lut__359__input_0_1 ;
    wire \lut__364__input_0_5 ;
    wire \lut__371__input_0_1 ;
    wire \lut__362__input_0_2 ;
    wire \lut__370__input_0_0 ;
    wire \lut__360__input_0_2 ;
    wire \lut__351__input_0_0 ;
    wire \lut__371__input_0_0 ;
    wire \lut__362__input_0_5 ;
    wire \lut__370__input_0_1 ;
    wire \lut__360__input_0_1 ;
    wire \lut__351__input_0_2 ;
    wire \lut__369__input_0_2 ;
    wire \lut__369__input_0_0 ;
    wire \lut__359__input_0_4 ;
    wire \lut__358__input_0_0 ;
    wire \lut__350__input_0_0 ;
    wire \lut__358__input_0_1 ;
    wire \lut__350__input_0_3 ;
    wire \lut__358__input_0_4 ;
    wire \lut__350__input_0_2 ;
    wire \lut__348__input_0_5 ;
    wire \lut__362__input_0_1 ;
    wire \lut__350__input_0_5 ;
    wire \lut__348__input_0_4 ;
    wire \lut__357__input_0_1 ;
    wire \lut__348__input_0_0 ;
    wire \lut__351__input_0_5 ;
    wire \lut_ALU_Out[4]_input_0_1 ;
    wire \lut__331__input_0_3 ;
    wire \lut__349__input_0_3 ;
    wire \lut__345__input_0_3 ;
    wire \lut__339__input_0_2 ;
    wire \lut__349__input_0_1 ;
    wire \lut__345__input_0_1 ;
    wire \lut__345__input_0_4 ;
    wire \lut__344__input_0_4 ;
    wire \lut__345__input_0_2 ;
    wire \lut__344__input_0_3 ;
    wire \lut_ALU_Out[4]_input_0_0 ;
    wire \lut_ALU_Out[2]_input_0_0 ;
    wire \lut_ALU_Out[3]_input_0_3 ;
    wire \lut_ALU_Out[5]_input_0_3 ;
    wire \lut_ALU_Out[1]_input_0_2 ;
    wire \lut_ALU_Out[6]_input_0_1 ;
    wire \lut__347__input_0_0 ;
    wire \lut__348__input_0_1 ;
    wire \lut__339__input_0_0 ;
    wire \lut_ALU_Out[7]_input_0_3 ;
    wire \lut_ALU_Out[3]_input_0_1 ;
    wire \lut_ALU_Out[1]_input_0_4 ;
    wire \lut_ALU_Out[5]_input_0_2 ;
    wire \lut_ALU_Out[6]_input_0_3 ;
    wire \lut_ALU_Out[4]_input_0_3 ;
    wire \lut_ALU_Out[2]_input_0_3 ;

    //IO assignments
    assign \ALU_Out[0]  = \ALU_Out[0]_input_0_0 ;
    assign \ALU_Out[1]  = \ALU_Out[1]_input_0_0 ;
    assign \ALU_Out[2]  = \ALU_Out[2]_input_0_0 ;
    assign \ALU_Out[3]  = \ALU_Out[3]_input_0_0 ;
    assign \ALU_Out[6]  = \ALU_Out[6]_input_0_0 ;
    assign \ALU_Out[4]  = \ALU_Out[4]_input_0_0 ;
    assign \ALU_Out[7]  = \ALU_Out[7]_input_0_0 ;
    assign \ALU_Out[5]  = \ALU_Out[5]_input_0_0 ;
    assign \CarryOut  = \CarryOut_input_0_0 ;
    assign \A[7]_output_0_0  = \A[7] ;
    assign \A[6]_output_0_0  = \A[6] ;
    assign \A[5]_output_0_0  = \A[5] ;
    assign \A[4]_output_0_0  = \A[4] ;
    assign \A[3]_output_0_0  = \A[3] ;
    assign \A[2]_output_0_0  = \A[2] ;
    assign \A[1]_output_0_0  = \A[1] ;
    assign \A[0]_output_0_0  = \A[0] ;
    assign \B[7]_output_0_0  = \B[7] ;
    assign \B[6]_output_0_0  = \B[6] ;
    assign \B[5]_output_0_0  = \B[5] ;
    assign \B[4]_output_0_0  = \B[4] ;
    assign \B[3]_output_0_0  = \B[3] ;
    assign \B[2]_output_0_0  = \B[2] ;
    assign \B[1]_output_0_0  = \B[1] ;
    assign \B[0]_output_0_0  = \B[0] ;
    assign \ALU_Sel[3]_output_0_0  = \ALU_Sel[3] ;
    assign \ALU_Sel[2]_output_0_0  = \ALU_Sel[2] ;
    assign \ALU_Sel[1]_output_0_0  = \ALU_Sel[1] ;
    assign \ALU_Sel[0]_output_0_0  = \ALU_Sel[0] ;

    //Interconnect
    fpga_interconnect \routing_segment_A[7]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_7  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_7 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__273__input_0_3  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__273__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__332__input_0_2  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__332__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__337__input_0_3  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__337__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__296__input_0_3  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__296__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__338__input_0_4  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__338__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__342__input_0_4  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__342__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__346__input_0_4  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__346__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__378__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__378__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__379__input_0_2  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__379__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__284__input_0_2  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__284__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__306__input_0_2  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__306__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__341__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__341__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__343__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__343__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__292__input_0_0  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__292__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__326__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__326__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__327__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__327__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__309__input_0_3  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__309__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__363__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__363__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__302__input_0_3  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__302__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__297__input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__297__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut__300__input_0_4  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut__300__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[7]_output_0_0_to_lut_CarryOut_input_0_1  (
        .datain(\A[7]_output_0_0 ),
        .dataout(\lut_CarryOut_input_0_1 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_6  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_6 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__358__input_0_3  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__358__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__336__input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__336__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__338__input_0_3  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__338__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__342__input_0_3  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__342__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__357__input_0_5  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__357__input_0_5 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__341__input_0_4  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__341__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__343__input_0_4  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__343__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__295__input_0_4  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__295__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__291__input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__291__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__299__input_0_3  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__299__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__294__input_0_2  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__294__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__340__input_0_2  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__340__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__269__input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__269__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__356__input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__356__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__303__input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__303__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__290__input_0_0  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__290__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[6]_output_0_0_to_lut__293__input_0_4  (
        .datain(\A[6]_output_0_0 ),
        .dataout(\lut__293__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_5  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__338__input_0_2  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__338__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__347__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__347__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__357__input_0_2  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__357__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__361__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__361__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__304__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__304__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__362__input_0_0  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__362__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__341__input_0_3  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__341__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__343__input_0_3  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__343__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__352__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__352__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__292__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__292__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__295__input_0_3  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__295__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__289__input_0_3  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__289__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__267__input_0_3  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__267__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__294__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__294__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__340__input_0_4  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__340__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[5]_output_0_0_to_lut__270__input_0_3  (
        .datain(\A[5]_output_0_0 ),
        .dataout(\lut__270__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_4  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__339__input_0_1  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__339__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__371__input_0_3  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__371__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__330__input_0_3  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__330__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__361__input_0_0  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__361__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__305__input_0_3  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__305__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__370__input_0_2  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__370__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__360__input_0_4  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__360__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__266__input_0_0  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__266__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__265__input_0_0  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__265__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__269__input_0_1  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__269__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__386__input_0_3  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__386__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[4]_output_0_0_to_lut__353__input_0_1  (
        .datain(\A[4]_output_0_0 ),
        .dataout(\lut__353__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__281__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__281__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__373__input_0_0  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__373__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__304__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__304__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__370__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__370__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__360__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__360__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__277__input_0_1  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__277__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__312__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__312__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__276__input_0_1  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__276__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__352__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__352__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__266__input_0_1  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__266__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__265__input_0_3  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__265__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__368__input_0_0  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__368__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__367__input_0_0  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__367__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__382__input_0_1  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__382__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__264__input_0_0  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__264__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__384__input_0_0  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__384__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[3]_output_0_0_to_lut__331__input_0_4  (
        .datain(\A[3]_output_0_0 ),
        .dataout(\lut__331__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_2  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__304__input_0_2  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__304__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__355__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__355__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__277__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__277__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__312__input_0_0  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__312__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__278__input_0_2  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__278__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__320__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__320__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__318__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__318__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__328__input_0_3  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__328__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__280__input_0_0  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__280__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__329__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__329__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__315__input_0_0  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__315__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__287__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__287__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__368__input_0_1  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__368__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__367__input_0_1  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__367__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__354__input_0_2  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__354__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__383__input_0_1  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__383__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[2]_output_0_0_to_lut__386__input_0_4  (
        .datain(\A[2]_output_0_0 ),
        .dataout(\lut__386__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_1  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__278__input_0_0  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__278__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__320__input_0_0  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__320__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__318__input_0_0  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__318__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__328__input_0_4  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__328__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__319__input_0_4  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__319__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__280__input_0_4  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__280__input_0_4 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__314__input_0_2  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__314__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__271__input_0_2  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__271__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__329__input_0_0  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__329__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__288__input_0_2  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__288__input_0_2 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__354__input_0_0  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__354__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__303__input_0_5  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__303__input_0_5 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__382__input_0_0  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__382__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[1]_output_0_0_to_lut__302__input_0_1  (
        .datain(\A[1]_output_0_0 ),
        .dataout(\lut__302__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_0  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__328__input_0_1  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__328__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__319__input_0_3  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__319__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__314__input_0_3  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__314__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__271__input_0_3  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__271__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__329__input_0_3  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__329__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__287__input_0_1  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__287__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__299__input_0_1  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__299__input_0_1 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__354__input_0_3  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__354__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__303__input_0_3  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__303__input_0_3 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__307__input_0_0  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__307__input_0_0 )
    );

    fpga_interconnect \routing_segment_A[0]_output_0_0_to_lut__301__input_0_0  (
        .datain(\A[0]_output_0_0 ),
        .dataout(\lut__301__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_7  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_7 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__325__input_0_2  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__325__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__334__input_0_4  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__334__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__296__input_0_1  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__296__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__335__input_0_3  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__335__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__346__input_0_5  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__346__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__284__input_0_1  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__284__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__306__input_0_4  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__306__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__326__input_0_3  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__326__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__333__input_0_2  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__333__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__327__input_0_2  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__327__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__309__input_0_0  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__309__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__363__input_0_4  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__363__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut__300__input_0_3  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut__300__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[7]_output_0_0_to_lut_CarryOut_input_0_4  (
        .datain(\B[7]_output_0_0 ),
        .dataout(\lut_CarryOut_input_0_4 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_6  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_6 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__325__input_0_5  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__325__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__273__input_0_0  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__273__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__334__input_0_3  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__334__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__335__input_0_5  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__335__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__346__input_0_1  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__346__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__284__input_0_4  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__284__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__295__input_0_2  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__295__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__291__input_0_3  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__291__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__333__input_0_4  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__333__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__327__input_0_4  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__327__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__309__input_0_2  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__309__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__294__input_0_0  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__294__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__363__input_0_0  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__363__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__303__input_0_4  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__303__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[6]_output_0_0_to_lut__293__input_0_1  (
        .datain(\B[6]_output_0_0 ),
        .dataout(\lut__293__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_5  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_5 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__317__input_0_1  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__317__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__324__input_0_1  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__324__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__325__input_0_4  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__325__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__273__input_0_4  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__273__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__334__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__334__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__335__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__335__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__346__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__346__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__378__input_0_2  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__378__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__379__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__379__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__284__input_0_3  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__284__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__304__input_0_5  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__304__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__295__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__295__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__289__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__289__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__267__input_0_0  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__267__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__326__input_0_4  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__326__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__309__input_0_4  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__309__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__294__input_0_1  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__294__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__363__input_0_3  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__363__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[5]_output_0_0_to_lut__270__input_0_1  (
        .datain(\B[5]_output_0_0 ),
        .dataout(\lut__270__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__310__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__310__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__317__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__317__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__323__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__323__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__324__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__324__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__285__input_0_0  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__285__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__337__input_0_0  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__337__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__335__input_0_2  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__335__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__330__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__330__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__346__input_0_3  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__346__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__378__input_0_3  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__378__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__379__input_0_5  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__379__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__305__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__305__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__316__input_0_0  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__316__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__266__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__266__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__326__input_0_0  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__326__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__265__input_0_4  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__265__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__363__input_0_2  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__363__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[4]_output_0_0_to_lut__353__input_0_2  (
        .datain(\B[4]_output_0_0 ),
        .dataout(\lut__353__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_3  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_3 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__366__input_0_2  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__366__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__377__input_0_4  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__377__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__337__input_0_2  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__337__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__359__input_0_3  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__359__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__364__input_0_0  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__364__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__282__input_0_2  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__282__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__375__input_0_3  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__375__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__335__input_0_4  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__335__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__346__input_0_2  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__346__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__283__input_0_0  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__283__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__376__input_0_3  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__376__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__304__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__304__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__321__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__321__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__316__input_0_4  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__316__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__322__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__322__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__266__input_0_2  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__266__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__275__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__275__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__265__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__265__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__264__input_0_4  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__264__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__384__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__384__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[3]_output_0_0_to_lut__331__input_0_1  (
        .datain(\B[3]_output_0_0 ),
        .dataout(\lut__331__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_2  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_2 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__358__input_0_2  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__358__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__377__input_0_2  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__377__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__337__input_0_4  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__337__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__350__input_0_4  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__350__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__374__input_0_3  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__374__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__365__input_0_3  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__365__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__274__input_0_3  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__274__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__281__input_0_4  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__281__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__372__input_0_1  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__372__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__375__input_0_4  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__375__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__335__input_0_1  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__335__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__357__input_0_4  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__357__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__348__input_0_2  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__348__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__369__input_0_5  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__369__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__376__input_0_1  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__376__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__304__input_0_0  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__304__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__321__input_0_0  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__321__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__278__input_0_4  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__278__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__328__input_0_5  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__328__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__329__input_0_5  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__329__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__315__input_0_1  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__315__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__340__input_0_3  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__340__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__356__input_0_3  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__356__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__383__input_0_0  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__383__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[2]_output_0_0_to_lut__381__input_0_3  (
        .datain(\B[2]_output_0_0 ),
        .dataout(\lut__381__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__332__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__332__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__338__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__338__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__342__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__342__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__347__input_0_3  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__347__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__339__input_0_3  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__339__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__357__input_0_0  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__357__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__361__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__361__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__370__input_0_5  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__370__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__360__input_0_5  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__360__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__355__input_0_0  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__355__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__277__input_0_0  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__277__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__312__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__312__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__278__input_0_5  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__278__input_0_5 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__320__input_0_3  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__320__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__318__input_0_3  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__318__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__341__input_0_2  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__341__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__343__input_0_2  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__343__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__328__input_0_2  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__328__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__319__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__319__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__280__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__280__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__314__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__314__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__271__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__271__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__329__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__329__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__288__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__288__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__368__input_0_4  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__368__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__367__input_0_4  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__367__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__340__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__340__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__354__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__354__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__303__input_0_1  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__303__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[1]_output_0_0_to_lut__297__input_0_3  (
        .datain(\B[1]_output_0_0 ),
        .dataout(\lut__297__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__281__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__281__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__338__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__338__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__342__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__342__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__339__input_0_4  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__339__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__371__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__371__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__373__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__373__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__361__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__361__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__362__input_0_4  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__362__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__370__input_0_4  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__370__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__360__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__360__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__277__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__277__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__312__input_0_4  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__312__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__278__input_0_3  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__278__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__320__input_0_1  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__320__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__318__input_0_1  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__318__input_0_1 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__276__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__276__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__341__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__341__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__343__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__343__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__328__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__328__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__319__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__319__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__280__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__280__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__314__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__314__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__271__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__271__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__329__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__329__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__315__input_0_4  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__315__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__368__input_0_3  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__368__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__367__input_0_3  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__367__input_0_3 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__340__input_0_0  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__340__input_0_0 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__354__input_0_4  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__354__input_0_4 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__303__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__303__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__307__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__307__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__301__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__301__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__297__input_0_2  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__297__input_0_2 )
    );

    fpga_interconnect \routing_segment_B[0]_output_0_0_to_lut__290__input_0_3  (
        .datain(\B[0]_output_0_0 ),
        .dataout(\lut__290__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut__311__input_0_4  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut__311__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[6]_input_0_4  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[1]_input_0_1  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[2]_input_0_1  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[3]_input_0_2  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[4]_input_0_2  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut__308__input_0_2  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut__308__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[7]_input_0_0  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[3]_output_0_0_to_lut_ALU_Out[5]_input_0_1  (
        .datain(\ALU_Sel[3]_output_0_0 ),
        .dataout(\lut_ALU_Out[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__311__input_0_1  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__311__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__306__input_0_5  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__306__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[6]_input_0_2  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[1]_input_0_3  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__288__input_0_3  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__288__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__383__input_0_3  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__383__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[2]_input_0_2  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[3]_input_0_4  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[3]_input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__264__input_0_3  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__264__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__353__input_0_3  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__353__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[4]_input_0_4  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__302__input_0_5  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__302__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__307__input_0_1  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__307__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[7]_input_0_2  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__300__input_0_2  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__300__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__293__input_0_3  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__293__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut_ALU_Out[5]_input_0_4  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut_ALU_Out[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[2]_output_0_0_to_lut__270__input_0_4  (
        .datain(\ALU_Sel[2]_output_0_0 ),
        .dataout(\lut__270__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__311__input_0_2  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__311__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__291__input_0_1  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__291__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__286__input_0_1  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__286__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__288__input_0_4  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__288__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__299__input_0_2  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__299__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__383__input_0_4  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__383__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__381__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__381__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__385__input_0_1  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__385__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__264__input_0_1  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__264__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__353__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__353__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__351__input_0_1  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__351__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__302__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__302__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__308__input_0_4  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__308__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__307__input_0_4  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__307__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__301__input_0_3  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__301__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__298__input_0_5  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__298__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__300__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__300__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__293__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__293__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__270__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__270__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[1]_output_0_0_to_lut__268__input_0_0  (
        .datain(\ALU_Sel[1]_output_0_0 ),
        .dataout(\lut__268__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__311__input_0_5  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__311__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__306__input_0_1  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__306__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__352__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__352__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__292__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__292__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__289__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__289__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__267__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__267__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__286__input_0_0  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__286__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__271__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__271__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__288__input_0_0  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__288__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__287__input_0_0  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__287__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__299__input_0_0  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__299__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__269__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__269__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__354__input_0_5  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__354__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__383__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__383__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__382__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__382__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__386__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__386__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__381__input_0_5  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__381__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__385__input_0_0  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__385__input_0_0 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__264__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__264__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__384__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__384__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__353__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__353__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__351__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__351__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__331__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__331__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__302__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__302__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__307__input_0_3  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__307__input_0_3 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__301__input_0_1  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__301__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__297__input_0_5  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__297__input_0_5 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__298__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__298__input_0_4 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__300__input_0_1  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__300__input_0_1 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__290__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__290__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__293__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__293__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__270__input_0_2  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__270__input_0_2 )
    );

    fpga_interconnect \routing_segment_ALU_Sel[0]_output_0_0_to_lut__268__input_0_4  (
        .datain(\ALU_Sel[0]_output_0_0 ),
        .dataout(\lut__268__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_CarryOut_output_0_0_to_CarryOut_input_0_0  (
        .datain(\lut_CarryOut_output_0_0 ),
        .dataout(\CarryOut_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[7]_output_0_0_to_ALU_Out[7]_input_0_0  (
        .datain(\lut_ALU_Out[7]_output_0_0 ),
        .dataout(\ALU_Out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[6]_output_0_0_to_ALU_Out[6]_input_0_0  (
        .datain(\lut_ALU_Out[6]_output_0_0 ),
        .dataout(\ALU_Out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[5]_output_0_0_to_ALU_Out[5]_input_0_0  (
        .datain(\lut_ALU_Out[5]_output_0_0 ),
        .dataout(\ALU_Out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[4]_output_0_0_to_ALU_Out[4]_input_0_0  (
        .datain(\lut_ALU_Out[4]_output_0_0 ),
        .dataout(\ALU_Out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[3]_output_0_0_to_ALU_Out[3]_input_0_0  (
        .datain(\lut_ALU_Out[3]_output_0_0 ),
        .dataout(\ALU_Out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[2]_output_0_0_to_ALU_Out[2]_input_0_0  (
        .datain(\lut_ALU_Out[2]_output_0_0 ),
        .dataout(\ALU_Out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[1]_output_0_0_to_ALU_Out[1]_input_0_0  (
        .datain(\lut_ALU_Out[1]_output_0_0 ),
        .dataout(\ALU_Out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_ALU_Out[0]_output_0_0_to_ALU_Out[0]_input_0_0  (
        .datain(\lut_ALU_Out[0]_output_0_0 ),
        .dataout(\ALU_Out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_8  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_8 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_9  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_9 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_10  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_10 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_15  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_15 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_16  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_16 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_17  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_17 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_18  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_18 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_0_19  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_0_19 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_8  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_8 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_9  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_9 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_10  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_10 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_11  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_11 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_12  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_12 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_13  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_13 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_14  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_14 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_15  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_15 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_16  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_16 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_1_17  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_1_17 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_4_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_4_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_4_1  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_4_1 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_RS_DSP_MULT__387_[0]_input_4_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_4_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT__387_[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_RS_DSP_MULT__387_[0]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\RS_DSP_MULT__387_[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_0_to_lut__301__input_0_4  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_0 ),
        .dataout(\lut__301__input_0_4 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_1_to_lut__286__input_0_3  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_1 ),
        .dataout(\lut__286__input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_2_to_lut__381__input_0_1  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_2 ),
        .dataout(\lut__381__input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_3_to_lut__385__input_0_3  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_3 ),
        .dataout(\lut__385__input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_4_to_lut__351__input_0_3  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_4 ),
        .dataout(\lut__351__input_0_3 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_5_to_lut__268__input_0_2  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_5 ),
        .dataout(\lut__268__input_0_2 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_6_to_lut__290__input_0_1  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_6 ),
        .dataout(\lut__290__input_0_1 )
    );

    fpga_interconnect \routing_segment_RS_DSP_MULT__387_[0]_output_0_7_to_lut__297__input_0_0  (
        .datain(\RS_DSP_MULT__387_[0]_output_0_7 ),
        .dataout(\lut__297__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__272__output_0_0_to_lut__324__input_0_5  (
        .datain(\lut__272__output_0_0 ),
        .dataout(\lut__324__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__272__output_0_0_to_lut__325__input_0_1  (
        .datain(\lut__272__output_0_0 ),
        .dataout(\lut__325__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__272__output_0_0_to_lut__273__input_0_1  (
        .datain(\lut__272__output_0_0 ),
        .dataout(\lut__273__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__272__output_0_0_to_lut__284__input_0_5  (
        .datain(\lut__272__output_0_0 ),
        .dataout(\lut__284__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__272__output_0_0_to_lut__327__input_0_3  (
        .datain(\lut__272__output_0_0 ),
        .dataout(\lut__327__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__272__output_0_0_to_lut__309__input_0_1  (
        .datain(\lut__272__output_0_0 ),
        .dataout(\lut__309__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__326__output_0_0_to_lut__327__input_0_0  (
        .datain(\lut__326__output_0_0 ),
        .dataout(\lut__327__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__327__output_0_0_to_lut_ALU_Out[0]_input_0_4  (
        .datain(\lut__327__output_0_0 ),
        .dataout(\lut_ALU_Out[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__282__output_0_0_to_lut__283__input_0_3  (
        .datain(\lut__282__output_0_0 ),
        .dataout(\lut__283__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__282__output_0_0_to_lut__326__input_0_5  (
        .datain(\lut__282__output_0_0 ),
        .dataout(\lut__326__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__275__output_0_0_to_lut__310__input_0_3  (
        .datain(\lut__275__output_0_0 ),
        .dataout(\lut__310__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__275__output_0_0_to_lut__317__input_0_3  (
        .datain(\lut__275__output_0_0 ),
        .dataout(\lut__317__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__275__output_0_0_to_lut__324__input_0_3  (
        .datain(\lut__275__output_0_0 ),
        .dataout(\lut__324__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__275__output_0_0_to_lut__285__input_0_3  (
        .datain(\lut__275__output_0_0 ),
        .dataout(\lut__285__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__275__output_0_0_to_lut__326__input_0_2  (
        .datain(\lut__275__output_0_0 ),
        .dataout(\lut__326__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__310__output_0_0_to_lut__311__input_0_0  (
        .datain(\lut__310__output_0_0 ),
        .dataout(\lut__311__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__310__output_0_0_to_lut__325__input_0_0  (
        .datain(\lut__310__output_0_0 ),
        .dataout(\lut__325__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__324__output_0_0_to_lut__325__input_0_3  (
        .datain(\lut__324__output_0_0 ),
        .dataout(\lut__325__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__325__output_0_0_to_lut_ALU_Out[0]_input_0_1  (
        .datain(\lut__325__output_0_0 ),
        .dataout(\lut_ALU_Out[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__307__output_0_0_to_lut__308__input_0_1  (
        .datain(\lut__307__output_0_0 ),
        .dataout(\lut__308__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__302__output_0_0_to_lut__308__input_0_0  (
        .datain(\lut__302__output_0_0 ),
        .dataout(\lut__308__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__306__output_0_0_to_lut__308__input_0_3  (
        .datain(\lut__306__output_0_0 ),
        .dataout(\lut__308__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__308__output_0_0_to_lut_ALU_Out[0]_input_0_3  (
        .datain(\lut__308__output_0_0 ),
        .dataout(\lut_ALU_Out[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__294__output_0_0_to_lut__298__input_0_1  (
        .datain(\lut__294__output_0_0 ),
        .dataout(\lut__298__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__294__output_0_0_to_lut_CarryOut_input_0_2  (
        .datain(\lut__294__output_0_0 ),
        .dataout(\lut_CarryOut_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__273__input_0_2  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__273__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__313__input_0_4  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__313__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__283__input_0_1  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__283__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__284__input_0_0  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__284__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__312__input_0_2  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__312__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__320__input_0_2  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__320__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__318__input_0_2  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__318__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__322__input_0_4  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__322__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__315__input_0_3  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__315__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__380__output_0_0_to_lut__381__input_0_4  (
        .datain(\lut__380__output_0_0 ),
        .dataout(\lut__381__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__278__output_0_0_to_lut__283__input_0_4  (
        .datain(\lut__278__output_0_0 ),
        .dataout(\lut__283__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__278__output_0_0_to_lut__322__input_0_2  (
        .datain(\lut__278__output_0_0 ),
        .dataout(\lut__322__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__276__output_0_0_to_lut__313__input_0_0  (
        .datain(\lut__276__output_0_0 ),
        .dataout(\lut__313__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__276__output_0_0_to_lut__283__input_0_2  (
        .datain(\lut__276__output_0_0 ),
        .dataout(\lut__283__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__276__output_0_0_to_lut__322__input_0_5  (
        .datain(\lut__276__output_0_0 ),
        .dataout(\lut__322__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__281__output_0_0_to_lut__282__input_0_3  (
        .datain(\lut__281__output_0_0 ),
        .dataout(\lut__282__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__281__output_0_0_to_lut__322__input_0_0  (
        .datain(\lut__281__output_0_0 ),
        .dataout(\lut__322__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__279__output_0_0_to_lut__282__input_0_1  (
        .datain(\lut__279__output_0_0 ),
        .dataout(\lut__282__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__279__output_0_0_to_lut__313__input_0_1  (
        .datain(\lut__279__output_0_0 ),
        .dataout(\lut__313__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__279__output_0_0_to_lut__322__input_0_3  (
        .datain(\lut__279__output_0_0 ),
        .dataout(\lut__322__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__322__output_0_0_to_lut__323__input_0_0  (
        .datain(\lut__322__output_0_0 ),
        .dataout(\lut__323__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__320__output_0_0_to_lut__321__input_0_3  (
        .datain(\lut__320__output_0_0 ),
        .dataout(\lut__321__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__312__output_0_0_to_lut__321__input_0_2  (
        .datain(\lut__312__output_0_0 ),
        .dataout(\lut__321__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__312__output_0_0_to_lut__316__input_0_2  (
        .datain(\lut__312__output_0_0 ),
        .dataout(\lut__316__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__319__output_0_0_to_lut__321__input_0_5  (
        .datain(\lut__319__output_0_0 ),
        .dataout(\lut__321__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__318__output_0_0_to_lut__321__input_0_4  (
        .datain(\lut__318__output_0_0 ),
        .dataout(\lut__321__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__321__output_0_0_to_lut__323__input_0_2  (
        .datain(\lut__321__output_0_0 ),
        .dataout(\lut__323__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__283__output_0_0_to_lut__310__input_0_2  (
        .datain(\lut__283__output_0_0 ),
        .dataout(\lut__310__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__283__output_0_0_to_lut__317__input_0_2  (
        .datain(\lut__283__output_0_0 ),
        .dataout(\lut__317__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__283__output_0_0_to_lut__324__input_0_2  (
        .datain(\lut__283__output_0_0 ),
        .dataout(\lut__324__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__283__output_0_0_to_lut__285__input_0_4  (
        .datain(\lut__283__output_0_0 ),
        .dataout(\lut__285__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__284__output_0_0_to_lut__310__input_0_0  (
        .datain(\lut__284__output_0_0 ),
        .dataout(\lut__310__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__284__output_0_0_to_lut__317__input_0_0  (
        .datain(\lut__284__output_0_0 ),
        .dataout(\lut__317__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__284__output_0_0_to_lut__324__input_0_0  (
        .datain(\lut__284__output_0_0 ),
        .dataout(\lut__324__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__284__output_0_0_to_lut__285__input_0_1  (
        .datain(\lut__284__output_0_0 ),
        .dataout(\lut__285__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__313__output_0_0_to_lut__316__input_0_1  (
        .datain(\lut__313__output_0_0 ),
        .dataout(\lut__316__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__314__output_0_0_to_lut__315__input_0_2  (
        .datain(\lut__314__output_0_0 ),
        .dataout(\lut__315__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__274__input_0_1  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__274__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__279__input_0_1  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__279__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__281__input_0_1  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__281__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__375__input_0_1  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__375__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__379__input_0_1  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__379__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__373__input_0_1  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__373__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__277__input_0_3  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__277__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__312__input_0_5  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__312__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__276__input_0_5  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__276__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__365__output_0_0_to_lut__385__input_0_4  (
        .datain(\lut__365__output_0_0 ),
        .dataout(\lut__385__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__315__output_0_0_to_lut__316__input_0_3  (
        .datain(\lut__315__output_0_0 ),
        .dataout(\lut__316__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__309__output_0_0_to_lut__311__input_0_3  (
        .datain(\lut__309__output_0_0 ),
        .dataout(\lut__311__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__305__output_0_0_to_lut__306__input_0_3  (
        .datain(\lut__305__output_0_0 ),
        .dataout(\lut__306__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__295__output_0_0_to_lut__306__input_0_0  (
        .datain(\lut__295__output_0_0 ),
        .dataout(\lut__306__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__295__output_0_0_to_lut__298__input_0_2  (
        .datain(\lut__295__output_0_0 ),
        .dataout(\lut__298__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__296__output_0_0_to_lut__305__input_0_0  (
        .datain(\lut__296__output_0_0 ),
        .dataout(\lut__305__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__296__output_0_0_to_lut__298__input_0_0  (
        .datain(\lut__296__output_0_0 ),
        .dataout(\lut__298__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__304__output_0_0_to_lut__305__input_0_2  (
        .datain(\lut__304__output_0_0 ),
        .dataout(\lut__305__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__303__output_0_0_to_lut__305__input_0_1  (
        .datain(\lut__303__output_0_0 ),
        .dataout(\lut__305__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__311__output_0_0_to_lut_ALU_Out[0]_input_0_0  (
        .datain(\lut__311__output_0_0 ),
        .dataout(\lut_ALU_Out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__301__output_0_0_to_lut__302__input_0_2  (
        .datain(\lut__301__output_0_0 ),
        .dataout(\lut__302__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__362__output_0_0_to_lut__377__input_0_3  (
        .datain(\lut__362__output_0_0 ),
        .dataout(\lut__377__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__362__output_0_0_to_lut__374__input_0_4  (
        .datain(\lut__362__output_0_0 ),
        .dataout(\lut__374__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__362__output_0_0_to_lut__365__input_0_4  (
        .datain(\lut__362__output_0_0 ),
        .dataout(\lut__365__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__362__output_0_0_to_lut__372__input_0_3  (
        .datain(\lut__362__output_0_0 ),
        .dataout(\lut__372__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__362__output_0_0_to_lut__369__input_0_4  (
        .datain(\lut__362__output_0_0 ),
        .dataout(\lut__369__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__362__output_0_0_to_lut__376__input_0_2  (
        .datain(\lut__362__output_0_0 ),
        .dataout(\lut__376__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__360__output_0_0_to_lut__377__input_0_5  (
        .datain(\lut__360__output_0_0 ),
        .dataout(\lut__377__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__360__output_0_0_to_lut__374__input_0_1  (
        .datain(\lut__360__output_0_0 ),
        .dataout(\lut__374__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__360__output_0_0_to_lut__365__input_0_1  (
        .datain(\lut__360__output_0_0 ),
        .dataout(\lut__365__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__360__output_0_0_to_lut__376__input_0_0  (
        .datain(\lut__360__output_0_0 ),
        .dataout(\lut__376__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__364__output_0_0_to_lut__377__input_0_0  (
        .datain(\lut__364__output_0_0 ),
        .dataout(\lut__377__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__364__output_0_0_to_lut__374__input_0_2  (
        .datain(\lut__364__output_0_0 ),
        .dataout(\lut__374__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__364__output_0_0_to_lut__365__input_0_2  (
        .datain(\lut__364__output_0_0 ),
        .dataout(\lut__365__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__364__output_0_0_to_lut__372__input_0_2  (
        .datain(\lut__364__output_0_0 ),
        .dataout(\lut__372__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__364__output_0_0_to_lut__376__input_0_4  (
        .datain(\lut__364__output_0_0 ),
        .dataout(\lut__376__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__376__output_0_0_to_lut__380__input_0_1  (
        .datain(\lut__376__output_0_0 ),
        .dataout(\lut__380__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__376__output_0_0_to_lut__272__input_0_4  (
        .datain(\lut__376__output_0_0 ),
        .dataout(\lut__272__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__299__output_0_0_to_lut_ALU_Out[7]_input_0_1  (
        .datain(\lut__299__output_0_0 ),
        .dataout(\lut_ALU_Out[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__265__output_0_0_to_lut__289__input_0_1  (
        .datain(\lut__265__output_0_0 ),
        .dataout(\lut__289__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__265__output_0_0_to_lut__267__input_0_1  (
        .datain(\lut__265__output_0_0 ),
        .dataout(\lut__267__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__265__output_0_0_to_lut__294__input_0_3  (
        .datain(\lut__265__output_0_0 ),
        .dataout(\lut__294__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__297__output_0_0_to_lut__298__input_0_3  (
        .datain(\lut__297__output_0_0 ),
        .dataout(\lut__298__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__298__output_0_0_to_lut_ALU_Out[7]_input_0_4  (
        .datain(\lut__298__output_0_0 ),
        .dataout(\lut_ALU_Out[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__335__output_0_0_to_lut__345__input_0_0  (
        .datain(\lut__335__output_0_0 ),
        .dataout(\lut__345__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__335__output_0_0_to_lut__344__input_0_2  (
        .datain(\lut__335__output_0_0 ),
        .dataout(\lut__344__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__335__output_0_0_to_lut__336__input_0_2  (
        .datain(\lut__335__output_0_0 ),
        .dataout(\lut__336__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__335__output_0_0_to_lut__347__input_0_2  (
        .datain(\lut__335__output_0_0 ),
        .dataout(\lut__347__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__335__output_0_0_to_lut__297__input_0_4  (
        .datain(\lut__335__output_0_0 ),
        .dataout(\lut__297__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__335__output_0_0_to_lut__290__input_0_4  (
        .datain(\lut__335__output_0_0 ),
        .dataout(\lut__290__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__266__output_0_0_to_lut__295__input_0_1  (
        .datain(\lut__266__output_0_0 ),
        .dataout(\lut__295__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__266__output_0_0_to_lut__289__input_0_4  (
        .datain(\lut__266__output_0_0 ),
        .dataout(\lut__289__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__266__output_0_0_to_lut__267__input_0_4  (
        .datain(\lut__266__output_0_0 ),
        .dataout(\lut__267__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__328__output_0_0_to_lut__266__input_0_3  (
        .datain(\lut__328__output_0_0 ),
        .dataout(\lut__266__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__328__output_0_0_to_lut__384__input_0_3  (
        .datain(\lut__328__output_0_0 ),
        .dataout(\lut__384__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__328__output_0_0_to_lut__331__input_0_5  (
        .datain(\lut__328__output_0_0 ),
        .dataout(\lut__331__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__316__output_0_0_to_lut__323__input_0_3  (
        .datain(\lut__316__output_0_0 ),
        .dataout(\lut__323__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__329__output_0_0_to_lut__265__input_0_2  (
        .datain(\lut__329__output_0_0 ),
        .dataout(\lut__265__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__329__output_0_0_to_lut__384__input_0_2  (
        .datain(\lut__329__output_0_0 ),
        .dataout(\lut__384__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__329__output_0_0_to_lut__331__input_0_0  (
        .datain(\lut__329__output_0_0 ),
        .dataout(\lut__331__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__289__output_0_0_to_lut__291__input_0_4  (
        .datain(\lut__289__output_0_0 ),
        .dataout(\lut__291__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__290__output_0_0_to_lut__291__input_0_2  (
        .datain(\lut__290__output_0_0 ),
        .dataout(\lut__291__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__291__output_0_0_to_lut_ALU_Out[6]_input_0_0  (
        .datain(\lut__291__output_0_0 ),
        .dataout(\lut_ALU_Out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__332__output_0_0_to_lut__336__input_0_1  (
        .datain(\lut__332__output_0_0 ),
        .dataout(\lut__336__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__332__output_0_0_to_lut__290__input_0_5  (
        .datain(\lut__332__output_0_0 ),
        .dataout(\lut__290__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__271__output_0_0_to_lut__286__input_0_2  (
        .datain(\lut__271__output_0_0 ),
        .dataout(\lut__286__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__285__output_0_0_to_lut__323__input_0_5  (
        .datain(\lut__285__output_0_0 ),
        .dataout(\lut__323__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__285__output_0_0_to_lut__286__input_0_4  (
        .datain(\lut__285__output_0_0 ),
        .dataout(\lut__286__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__286__output_0_0_to_lut_ALU_Out[1]_input_0_0  (
        .datain(\lut__286__output_0_0 ),
        .dataout(\lut_ALU_Out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__273__output_0_0_to_lut__285__input_0_2  (
        .datain(\lut__273__output_0_0 ),
        .dataout(\lut__285__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__379__output_0_0_to_lut__380__input_0_2  (
        .datain(\lut__379__output_0_0 ),
        .dataout(\lut__380__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__379__output_0_0_to_lut__272__input_0_2  (
        .datain(\lut__379__output_0_0 ),
        .dataout(\lut__272__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__379__output_0_0_to_lut__275__input_0_5  (
        .datain(\lut__379__output_0_0 ),
        .dataout(\lut__275__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__378__output_0_0_to_lut__380__input_0_0  (
        .datain(\lut__378__output_0_0 ),
        .dataout(\lut__380__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__378__output_0_0_to_lut__272__input_0_0  (
        .datain(\lut__378__output_0_0 ),
        .dataout(\lut__272__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__378__output_0_0_to_lut__275__input_0_4  (
        .datain(\lut__378__output_0_0 ),
        .dataout(\lut__275__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__375__output_0_0_to_lut__380__input_0_4  (
        .datain(\lut__375__output_0_0 ),
        .dataout(\lut__380__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__375__output_0_0_to_lut__272__input_0_1  (
        .datain(\lut__375__output_0_0 ),
        .dataout(\lut__272__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__377__output_0_0_to_lut__378__input_0_4  (
        .datain(\lut__377__output_0_0 ),
        .dataout(\lut__378__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__377__output_0_0_to_lut__379__input_0_3  (
        .datain(\lut__377__output_0_0 ),
        .dataout(\lut__379__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__377__output_0_0_to_lut__272__input_0_5  (
        .datain(\lut__377__output_0_0 ),
        .dataout(\lut__272__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__373__output_0_0_to_lut__380__input_0_3  (
        .datain(\lut__373__output_0_0 ),
        .dataout(\lut__380__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__373__output_0_0_to_lut__272__input_0_3  (
        .datain(\lut__373__output_0_0 ),
        .dataout(\lut__272__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__373__output_0_0_to_lut__275__input_0_2  (
        .datain(\lut__373__output_0_0 ),
        .dataout(\lut__275__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__280__output_0_0_to_lut__281__input_0_2  (
        .datain(\lut__280__output_0_0 ),
        .dataout(\lut__281__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__370__output_0_0_to_lut__274__input_0_0  (
        .datain(\lut__370__output_0_0 ),
        .dataout(\lut__274__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__370__output_0_0_to_lut__279__input_0_0  (
        .datain(\lut__370__output_0_0 ),
        .dataout(\lut__279__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__370__output_0_0_to_lut__372__input_0_5  (
        .datain(\lut__370__output_0_0 ),
        .dataout(\lut__372__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__370__output_0_0_to_lut__375__input_0_5  (
        .datain(\lut__370__output_0_0 ),
        .dataout(\lut__375__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__371__output_0_0_to_lut__274__input_0_2  (
        .datain(\lut__371__output_0_0 ),
        .dataout(\lut__274__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__371__output_0_0_to_lut__279__input_0_2  (
        .datain(\lut__371__output_0_0 ),
        .dataout(\lut__279__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__371__output_0_0_to_lut__372__input_0_4  (
        .datain(\lut__371__output_0_0 ),
        .dataout(\lut__372__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__371__output_0_0_to_lut__375__input_0_2  (
        .datain(\lut__371__output_0_0 ),
        .dataout(\lut__375__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__277__output_0_0_to_lut__278__input_0_1  (
        .datain(\lut__277__output_0_0 ),
        .dataout(\lut__278__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__372__output_0_0_to_lut__373__input_0_3  (
        .datain(\lut__372__output_0_0 ),
        .dataout(\lut__373__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__372__output_0_0_to_lut__276__input_0_3  (
        .datain(\lut__372__output_0_0 ),
        .dataout(\lut__276__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__369__output_0_0_to_lut__373__input_0_5  (
        .datain(\lut__369__output_0_0 ),
        .dataout(\lut__373__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__369__output_0_0_to_lut__276__input_0_4  (
        .datain(\lut__369__output_0_0 ),
        .dataout(\lut__276__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__355__output_0_0_to_lut__373__input_0_4  (
        .datain(\lut__355__output_0_0 ),
        .dataout(\lut__373__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__355__output_0_0_to_lut__276__input_0_0  (
        .datain(\lut__355__output_0_0 ),
        .dataout(\lut__276__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__374__output_0_0_to_lut__375__input_0_0  (
        .datain(\lut__374__output_0_0 ),
        .dataout(\lut__375__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__374__output_0_0_to_lut__275__input_0_3  (
        .datain(\lut__374__output_0_0 ),
        .dataout(\lut__275__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__274__output_0_0_to_lut__275__input_0_0  (
        .datain(\lut__274__output_0_0 ),
        .dataout(\lut__275__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__267__output_0_0_to_lut__268__input_0_1  (
        .datain(\lut__267__output_0_0 ),
        .dataout(\lut__268__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__384__output_0_0_to_lut__385__input_0_2  (
        .datain(\lut__384__output_0_0 ),
        .dataout(\lut__385__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__385__output_0_0_to_lut_ALU_Out[3]_input_0_0  (
        .datain(\lut__385__output_0_0 ),
        .dataout(\lut_ALU_Out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__345__output_0_0_to_lut__348__input_0_3  (
        .datain(\lut__345__output_0_0 ),
        .dataout(\lut__348__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__345__output_0_0_to_lut__361__input_0_3  (
        .datain(\lut__345__output_0_0 ),
        .dataout(\lut__361__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__345__output_0_0_to_lut__362__input_0_3  (
        .datain(\lut__345__output_0_0 ),
        .dataout(\lut__362__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__345__output_0_0_to_lut__268__input_0_3  (
        .datain(\lut__345__output_0_0 ),
        .dataout(\lut__268__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__268__output_0_0_to_lut_ALU_Out[5]_input_0_0  (
        .datain(\lut__268__output_0_0 ),
        .dataout(\lut_ALU_Out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__317__output_0_0_to_lut__323__input_0_1  (
        .datain(\lut__317__output_0_0 ),
        .dataout(\lut__323__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__323__output_0_0_to_lut_ALU_Out[0]_input_0_2  (
        .datain(\lut__323__output_0_0 ),
        .dataout(\lut_ALU_Out[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__354__output_0_0_to_lut__381__input_0_2  (
        .datain(\lut__354__output_0_0 ),
        .dataout(\lut__381__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__381__output_0_0_to_lut_ALU_Out[2]_input_0_4  (
        .datain(\lut__381__output_0_0 ),
        .dataout(\lut_ALU_Out[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__359__output_0_0_to_lut__374__input_0_0  (
        .datain(\lut__359__output_0_0 ),
        .dataout(\lut__374__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__359__output_0_0_to_lut__365__input_0_0  (
        .datain(\lut__359__output_0_0 ),
        .dataout(\lut__365__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__359__output_0_0_to_lut__372__input_0_0  (
        .datain(\lut__359__output_0_0 ),
        .dataout(\lut__372__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__359__output_0_0_to_lut__369__input_0_3  (
        .datain(\lut__359__output_0_0 ),
        .dataout(\lut__369__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__333__output_0_0_to_lut__378__input_0_0  (
        .datain(\lut__333__output_0_0 ),
        .dataout(\lut__378__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__333__output_0_0_to_lut__379__input_0_4  (
        .datain(\lut__333__output_0_0 ),
        .dataout(\lut__379__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__358__output_0_0_to_lut__366__input_0_0  (
        .datain(\lut__358__output_0_0 ),
        .dataout(\lut__366__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__358__output_0_0_to_lut__359__input_0_2  (
        .datain(\lut__358__output_0_0 ),
        .dataout(\lut__359__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__358__output_0_0_to_lut__364__input_0_4  (
        .datain(\lut__358__output_0_0 ),
        .dataout(\lut__364__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__357__output_0_0_to_lut__366__input_0_4  (
        .datain(\lut__357__output_0_0 ),
        .dataout(\lut__366__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__357__output_0_0_to_lut__359__input_0_0  (
        .datain(\lut__357__output_0_0 ),
        .dataout(\lut__359__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__357__output_0_0_to_lut__364__input_0_3  (
        .datain(\lut__357__output_0_0 ),
        .dataout(\lut__364__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__366__output_0_0_to_lut__377__input_0_1  (
        .datain(\lut__366__output_0_0 ),
        .dataout(\lut__377__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__366__output_0_0_to_lut__369__input_0_1  (
        .datain(\lut__366__output_0_0 ),
        .dataout(\lut__369__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__363__output_0_0_to_lut__364__input_0_1  (
        .datain(\lut__363__output_0_0 ),
        .dataout(\lut__364__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__363__output_0_0_to_lut__368__input_0_2  (
        .datain(\lut__363__output_0_0 ),
        .dataout(\lut__368__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__346__output_0_0_to_lut__350__input_0_1  (
        .datain(\lut__346__output_0_0 ),
        .dataout(\lut__350__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__346__output_0_0_to_lut__364__input_0_2  (
        .datain(\lut__346__output_0_0 ),
        .dataout(\lut__364__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__346__output_0_0_to_lut__347__input_0_1  (
        .datain(\lut__346__output_0_0 ),
        .dataout(\lut__347__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__346__output_0_0_to_lut__357__input_0_3  (
        .datain(\lut__346__output_0_0 ),
        .dataout(\lut__357__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__346__output_0_0_to_lut__356__input_0_4  (
        .datain(\lut__346__output_0_0 ),
        .dataout(\lut__356__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__359__input_0_1  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__359__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__364__input_0_5  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__364__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__371__input_0_1  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__371__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__362__input_0_2  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__362__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__370__input_0_0  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__370__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__360__input_0_2  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__360__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__348__output_0_0_to_lut__351__input_0_0  (
        .datain(\lut__348__output_0_0 ),
        .dataout(\lut__351__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__350__output_0_0_to_lut__371__input_0_0  (
        .datain(\lut__350__output_0_0 ),
        .dataout(\lut__371__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__350__output_0_0_to_lut__362__input_0_5  (
        .datain(\lut__350__output_0_0 ),
        .dataout(\lut__362__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__350__output_0_0_to_lut__370__input_0_1  (
        .datain(\lut__350__output_0_0 ),
        .dataout(\lut__370__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__350__output_0_0_to_lut__360__input_0_1  (
        .datain(\lut__350__output_0_0 ),
        .dataout(\lut__360__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__350__output_0_0_to_lut__351__input_0_2  (
        .datain(\lut__350__output_0_0 ),
        .dataout(\lut__351__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__368__output_0_0_to_lut__369__input_0_2  (
        .datain(\lut__368__output_0_0 ),
        .dataout(\lut__369__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__367__output_0_0_to_lut__369__input_0_0  (
        .datain(\lut__367__output_0_0 ),
        .dataout(\lut__369__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__356__output_0_0_to_lut__359__input_0_4  (
        .datain(\lut__356__output_0_0 ),
        .dataout(\lut__359__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__349__output_0_0_to_lut__358__input_0_0  (
        .datain(\lut__349__output_0_0 ),
        .dataout(\lut__358__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__349__output_0_0_to_lut__350__input_0_0  (
        .datain(\lut__349__output_0_0 ),
        .dataout(\lut__350__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__344__output_0_0_to_lut__358__input_0_1  (
        .datain(\lut__344__output_0_0 ),
        .dataout(\lut__358__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__344__output_0_0_to_lut__350__input_0_3  (
        .datain(\lut__344__output_0_0 ),
        .dataout(\lut__350__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__340__output_0_0_to_lut__358__input_0_4  (
        .datain(\lut__340__output_0_0 ),
        .dataout(\lut__358__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__340__output_0_0_to_lut__350__input_0_2  (
        .datain(\lut__340__output_0_0 ),
        .dataout(\lut__350__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__340__output_0_0_to_lut__348__input_0_5  (
        .datain(\lut__340__output_0_0 ),
        .dataout(\lut__348__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__361__output_0_0_to_lut__362__input_0_1  (
        .datain(\lut__361__output_0_0 ),
        .dataout(\lut__362__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__336__output_0_0_to_lut__350__input_0_5  (
        .datain(\lut__336__output_0_0 ),
        .dataout(\lut__350__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__336__output_0_0_to_lut__348__input_0_4  (
        .datain(\lut__336__output_0_0 ),
        .dataout(\lut__348__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__339__output_0_0_to_lut__357__input_0_1  (
        .datain(\lut__339__output_0_0 ),
        .dataout(\lut__357__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__339__output_0_0_to_lut__348__input_0_0  (
        .datain(\lut__339__output_0_0 ),
        .dataout(\lut__348__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__331__output_0_0_to_lut__351__input_0_5  (
        .datain(\lut__331__output_0_0 ),
        .dataout(\lut__351__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__351__output_0_0_to_lut_ALU_Out[4]_input_0_1  (
        .datain(\lut__351__output_0_0 ),
        .dataout(\lut_ALU_Out[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__330__output_0_0_to_lut__331__input_0_3  (
        .datain(\lut__330__output_0_0 ),
        .dataout(\lut__331__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__337__output_0_0_to_lut__349__input_0_3  (
        .datain(\lut__337__output_0_0 ),
        .dataout(\lut__349__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__337__output_0_0_to_lut__345__input_0_3  (
        .datain(\lut__337__output_0_0 ),
        .dataout(\lut__345__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__337__output_0_0_to_lut__339__input_0_2  (
        .datain(\lut__337__output_0_0 ),
        .dataout(\lut__339__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__334__output_0_0_to_lut__349__input_0_1  (
        .datain(\lut__334__output_0_0 ),
        .dataout(\lut__349__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__334__output_0_0_to_lut__345__input_0_1  (
        .datain(\lut__334__output_0_0 ),
        .dataout(\lut__345__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__343__output_0_0_to_lut__345__input_0_4  (
        .datain(\lut__343__output_0_0 ),
        .dataout(\lut__345__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__343__output_0_0_to_lut__344__input_0_4  (
        .datain(\lut__343__output_0_0 ),
        .dataout(\lut__344__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__341__output_0_0_to_lut__345__input_0_2  (
        .datain(\lut__341__output_0_0 ),
        .dataout(\lut__345__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__341__output_0_0_to_lut__344__input_0_3  (
        .datain(\lut__341__output_0_0 ),
        .dataout(\lut__344__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__352__output_0_0_to_lut_ALU_Out[4]_input_0_0  (
        .datain(\lut__352__output_0_0 ),
        .dataout(\lut_ALU_Out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__382__output_0_0_to_lut_ALU_Out[2]_input_0_0  (
        .datain(\lut__382__output_0_0 ),
        .dataout(\lut_ALU_Out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__386__output_0_0_to_lut_ALU_Out[3]_input_0_3  (
        .datain(\lut__386__output_0_0 ),
        .dataout(\lut_ALU_Out[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__269__output_0_0_to_lut_ALU_Out[5]_input_0_3  (
        .datain(\lut__269__output_0_0 ),
        .dataout(\lut_ALU_Out[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__287__output_0_0_to_lut_ALU_Out[1]_input_0_2  (
        .datain(\lut__287__output_0_0 ),
        .dataout(\lut_ALU_Out[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__292__output_0_0_to_lut_ALU_Out[6]_input_0_1  (
        .datain(\lut__292__output_0_0 ),
        .dataout(\lut_ALU_Out[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__342__output_0_0_to_lut__347__input_0_0  (
        .datain(\lut__342__output_0_0 ),
        .dataout(\lut__347__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__347__output_0_0_to_lut__348__input_0_1  (
        .datain(\lut__347__output_0_0 ),
        .dataout(\lut__348__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__338__output_0_0_to_lut__339__input_0_0  (
        .datain(\lut__338__output_0_0 ),
        .dataout(\lut__339__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__300__output_0_0_to_lut_ALU_Out[7]_input_0_3  (
        .datain(\lut__300__output_0_0 ),
        .dataout(\lut_ALU_Out[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__264__output_0_0_to_lut_ALU_Out[3]_input_0_1  (
        .datain(\lut__264__output_0_0 ),
        .dataout(\lut_ALU_Out[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__288__output_0_0_to_lut_ALU_Out[1]_input_0_4  (
        .datain(\lut__288__output_0_0 ),
        .dataout(\lut_ALU_Out[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__270__output_0_0_to_lut_ALU_Out[5]_input_0_2  (
        .datain(\lut__270__output_0_0 ),
        .dataout(\lut_ALU_Out[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__293__output_0_0_to_lut_ALU_Out[6]_input_0_3  (
        .datain(\lut__293__output_0_0 ),
        .dataout(\lut_ALU_Out[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__353__output_0_0_to_lut_ALU_Out[4]_input_0_3  (
        .datain(\lut__353__output_0_0 ),
        .dataout(\lut_ALU_Out[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__383__output_0_0_to_lut_ALU_Out[2]_input_0_3  (
        .datain(\lut__383__output_0_0 ),
        .dataout(\lut_ALU_Out[2]_input_0_3 )
    );


    //Unconnected wires
    wire \__vpr__unconn0 ;
    wire \__vpr__unconn1 ;
    wire \__vpr__unconn2 ;
    wire \__vpr__unconn3 ;
    wire \__vpr__unconn4 ;
    wire \__vpr__unconn5 ;
    wire \__vpr__unconn6 ;
    wire \__vpr__unconn7 ;
    wire \__vpr__unconn8 ;
    wire \__vpr__unconn9 ;
    wire \__vpr__unconn10 ;
    wire \__vpr__unconn11 ;
    wire \__vpr__unconn12 ;
    wire \__vpr__unconn13 ;
    wire \__vpr__unconn14 ;
    wire \__vpr__unconn15 ;
    wire \__vpr__unconn16 ;
    wire \__vpr__unconn17 ;
    wire \__vpr__unconn18 ;
    wire \__vpr__unconn19 ;
    wire \__vpr__unconn20 ;
    wire \__vpr__unconn21 ;
    wire \__vpr__unconn22 ;
    wire \__vpr__unconn23 ;
    wire \__vpr__unconn24 ;
    wire \__vpr__unconn25 ;
    wire \__vpr__unconn26 ;
    wire \__vpr__unconn27 ;
    wire \__vpr__unconn28 ;
    wire \__vpr__unconn29 ;

    //Cell instances
    RS_DSP_MULT #(
        .MODE_BITS(80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000)
    ) \RS_DSP_MULT__387_[0]  (
        .a({
            \RS_DSP_MULT__387_[0]_input_0_19 ,
            \RS_DSP_MULT__387_[0]_input_0_18 ,
            \RS_DSP_MULT__387_[0]_input_0_17 ,
            \RS_DSP_MULT__387_[0]_input_0_16 ,
            \RS_DSP_MULT__387_[0]_input_0_15 ,
            \RS_DSP_MULT__387_[0]_input_0_14 ,
            \RS_DSP_MULT__387_[0]_input_0_13 ,
            \RS_DSP_MULT__387_[0]_input_0_12 ,
            \RS_DSP_MULT__387_[0]_input_0_11 ,
            \RS_DSP_MULT__387_[0]_input_0_10 ,
            \RS_DSP_MULT__387_[0]_input_0_9 ,
            \RS_DSP_MULT__387_[0]_input_0_8 ,
            \RS_DSP_MULT__387_[0]_input_0_7 ,
            \RS_DSP_MULT__387_[0]_input_0_6 ,
            \RS_DSP_MULT__387_[0]_input_0_5 ,
            \RS_DSP_MULT__387_[0]_input_0_4 ,
            \RS_DSP_MULT__387_[0]_input_0_3 ,
            \RS_DSP_MULT__387_[0]_input_0_2 ,
            \RS_DSP_MULT__387_[0]_input_0_1 ,
            \RS_DSP_MULT__387_[0]_input_0_0 
         }),
        .b({
            \RS_DSP_MULT__387_[0]_input_1_17 ,
            \RS_DSP_MULT__387_[0]_input_1_16 ,
            \RS_DSP_MULT__387_[0]_input_1_15 ,
            \RS_DSP_MULT__387_[0]_input_1_14 ,
            \RS_DSP_MULT__387_[0]_input_1_13 ,
            \RS_DSP_MULT__387_[0]_input_1_12 ,
            \RS_DSP_MULT__387_[0]_input_1_11 ,
            \RS_DSP_MULT__387_[0]_input_1_10 ,
            \RS_DSP_MULT__387_[0]_input_1_9 ,
            \RS_DSP_MULT__387_[0]_input_1_8 ,
            \RS_DSP_MULT__387_[0]_input_1_7 ,
            \RS_DSP_MULT__387_[0]_input_1_6 ,
            \RS_DSP_MULT__387_[0]_input_1_5 ,
            \RS_DSP_MULT__387_[0]_input_1_4 ,
            \RS_DSP_MULT__387_[0]_input_1_3 ,
            \RS_DSP_MULT__387_[0]_input_1_2 ,
            \RS_DSP_MULT__387_[0]_input_1_1 ,
            \RS_DSP_MULT__387_[0]_input_1_0 
         }),
        .feedback({
            \RS_DSP_MULT__387_[0]_input_4_2 ,
            \RS_DSP_MULT__387_[0]_input_4_1 ,
            \RS_DSP_MULT__387_[0]_input_4_0 
         }),
        .unsigned_a(\RS_DSP_MULT__387_[0]_input_2_0 ),
        .unsigned_b(\RS_DSP_MULT__387_[0]_input_3_0 ),
        .z({
            __vpr__unconn0,
            __vpr__unconn1,
            __vpr__unconn2,
            __vpr__unconn3,
            __vpr__unconn4,
            __vpr__unconn5,
            __vpr__unconn6,
            __vpr__unconn7,
            __vpr__unconn8,
            __vpr__unconn9,
            __vpr__unconn10,
            __vpr__unconn11,
            __vpr__unconn12,
            __vpr__unconn13,
            __vpr__unconn14,
            __vpr__unconn15,
            __vpr__unconn16,
            __vpr__unconn17,
            __vpr__unconn18,
            __vpr__unconn19,
            __vpr__unconn20,
            __vpr__unconn21,
            __vpr__unconn22,
            __vpr__unconn23,
            __vpr__unconn24,
            __vpr__unconn25,
            __vpr__unconn26,
            __vpr__unconn27,
            __vpr__unconn28,
            __vpr__unconn29,
            \RS_DSP_MULT__387_[0]_output_0_7 ,
            \RS_DSP_MULT__387_[0]_output_0_6 ,
            \RS_DSP_MULT__387_[0]_output_0_5 ,
            \RS_DSP_MULT__387_[0]_output_0_4 ,
            \RS_DSP_MULT__387_[0]_output_0_3 ,
            \RS_DSP_MULT__387_[0]_output_0_2 ,
            \RS_DSP_MULT__387_[0]_output_0_1 ,
            \RS_DSP_MULT__387_[0]_output_0_0 
         })
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000001000000011000000000000000000000000000000000000)
    ) \lut__311_  (
        .in({
            \lut__311__input_0_5 ,
            \lut__311__input_0_4 ,
            \lut__311__input_0_3 ,
            \lut__311__input_0_2 ,
            \lut__311__input_0_1 ,
            \lut__311__input_0_0 
         }),
        .out(\lut__311__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000001000100010)
    ) \lut__310_  (
        .in({
            \lut__310__input_0_4 ,
            \lut__310__input_0_3 ,
            \lut__310__input_0_2 ,
            1'b0,
            \lut__310__input_0_0 
         }),
        .out(\lut__310__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11000100000010000100110010000000)
    ) \lut__317_  (
        .in({
            \lut__317__input_0_4 ,
            \lut__317__input_0_3 ,
            \lut__317__input_0_2 ,
            \lut__317__input_0_1 ,
            \lut__317__input_0_0 
         }),
        .out(\lut__317__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000110111110000000001010101)
    ) \lut_ALU_Out[0]  (
        .in({
            \lut_ALU_Out[0]_input_0_4 ,
            \lut_ALU_Out[0]_input_0_3 ,
            \lut_ALU_Out[0]_input_0_2 ,
            \lut_ALU_Out[0]_input_0_1 ,
            \lut_ALU_Out[0]_input_0_0 
         }),
        .out(\lut_ALU_Out[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111111101111110011101100111011001100111111111100110011111111)
    ) \lut__323_  (
        .in({
            \lut__323__input_0_5 ,
            \lut__323__input_0_4 ,
            \lut__323__input_0_3 ,
            \lut__323__input_0_2 ,
            \lut__323__input_0_1 ,
            \lut__323__input_0_0 
         }),
        .out(\lut__323__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111110111001110110111111110110011111111110011101111111111101100)
    ) \lut__324_  (
        .in({
            \lut__324__input_0_5 ,
            \lut__324__input_0_4 ,
            \lut__324__input_0_3 ,
            \lut__324__input_0_2 ,
            \lut__324__input_0_1 ,
            \lut__324__input_0_0 
         }),
        .out(\lut__324__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001100010011000100110011001100)
    ) \lut__285_  (
        .in({
            \lut__285__input_0_4 ,
            \lut__285__input_0_3 ,
            \lut__285__input_0_2 ,
            \lut__285__input_0_1 ,
            \lut__285__input_0_0 
         }),
        .out(\lut__285__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010001011111111000000001111111101100110111111110100000011111111)
    ) \lut__325_  (
        .in({
            \lut__325__input_0_5 ,
            \lut__325__input_0_4 ,
            \lut__325__input_0_3 ,
            \lut__325__input_0_2 ,
            \lut__325__input_0_1 ,
            \lut__325__input_0_0 
         }),
        .out(\lut__325__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101111111111110011001100110011)
    ) \lut__273_  (
        .in({
            \lut__273__input_0_4 ,
            \lut__273__input_0_3 ,
            \lut__273__input_0_2 ,
            \lut__273__input_0_1 ,
            \lut__273__input_0_0 
         }),
        .out(\lut__273__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10001010110111110000001001010111)
    ) \lut__358_  (
        .in({
            \lut__358__input_0_4 ,
            \lut__358__input_0_3 ,
            \lut__358__input_0_2 ,
            \lut__358__input_0_1 ,
            \lut__358__input_0_0 
         }),
        .out(\lut__358__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000000)
    ) \lut__349_  (
        .in({
            1'b0,
            \lut__349__input_0_3 ,
            1'b0,
            \lut__349__input_0_1 ,
            1'b0
         }),
        .out(\lut__349__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000110000000000010010)
    ) \lut__366_  (
        .in({
            \lut__366__input_0_4 ,
            1'b0,
            \lut__366__input_0_2 ,
            1'b0,
            \lut__366__input_0_0 
         }),
        .out(\lut__366__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut__332_  (
        .in({
            1'b0,
            1'b0,
            \lut__332__input_0_2 ,
            \lut__332__input_0_1 ,
            1'b0
         }),
        .out(\lut__332__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut__334_  (
        .in({
            \lut__334__input_0_4 ,
            \lut__334__input_0_3 ,
            1'b0,
            1'b0,
            \lut__334__input_0_0 
         }),
        .out(\lut__334__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100011011001100000100110001000101100110110001100011001100010011)
    ) \lut__377_  (
        .in({
            \lut__377__input_0_5 ,
            \lut__377__input_0_4 ,
            \lut__377__input_0_3 ,
            \lut__377__input_0_2 ,
            \lut__377__input_0_1 ,
            \lut__377__input_0_0 
         }),
        .out(\lut__377__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000001000110000000000)
    ) \lut__345_  (
        .in({
            \lut__345__input_0_4 ,
            \lut__345__input_0_3 ,
            \lut__345__input_0_2 ,
            \lut__345__input_0_1 ,
            \lut__345__input_0_0 
         }),
        .out(\lut__345__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000100000001)
    ) \lut__337_  (
        .in({
            \lut__337__input_0_4 ,
            \lut__337__input_0_3 ,
            \lut__337__input_0_2 ,
            1'b0,
            \lut__337__input_0_0 
         }),
        .out(\lut__337__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000001)
    ) \lut__296_  (
        .in({
            1'b0,
            \lut__296__input_0_3 ,
            1'b0,
            \lut__296__input_0_1 ,
            1'b0
         }),
        .out(\lut__296__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010001000010011001100110000000000100010000000100000000000)
    ) \lut__350_  (
        .in({
            \lut__350__input_0_5 ,
            \lut__350__input_0_4 ,
            \lut__350__input_0_3 ,
            \lut__350__input_0_2 ,
            \lut__350__input_0_1 ,
            \lut__350__input_0_0 
         }),
        .out(\lut__350__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010001000000010001)
    ) \lut__344_  (
        .in({
            \lut__344__input_0_4 ,
            \lut__344__input_0_3 ,
            \lut__344__input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut__344__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010001010)
    ) \lut__336_  (
        .in({
            1'b0,
            1'b0,
            \lut__336__input_0_2 ,
            \lut__336__input_0_1 ,
            \lut__336__input_0_0 
         }),
        .out(\lut__336__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001010111110101111111111111010)
    ) \lut__359_  (
        .in({
            \lut__359__input_0_4 ,
            \lut__359__input_0_3 ,
            \lut__359__input_0_2 ,
            \lut__359__input_0_1 ,
            \lut__359__input_0_0 
         }),
        .out(\lut__359__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001111001111110001000001000000)
    ) \lut__374_  (
        .in({
            \lut__374__input_0_4 ,
            \lut__374__input_0_3 ,
            \lut__374__input_0_2 ,
            \lut__374__input_0_1 ,
            \lut__374__input_0_0 
         }),
        .out(\lut__374__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01110000111100000101000001110000)
    ) \lut__365_  (
        .in({
            \lut__365__input_0_4 ,
            \lut__365__input_0_3 ,
            \lut__365__input_0_2 ,
            \lut__365__input_0_1 ,
            \lut__365__input_0_0 
         }),
        .out(\lut__365__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001111111110111000)
    ) \lut__274_  (
        .in({
            1'b0,
            \lut__274__input_0_3 ,
            \lut__274__input_0_2 ,
            \lut__274__input_0_1 ,
            \lut__274__input_0_0 
         }),
        .out(\lut__274__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010111000)
    ) \lut__279_  (
        .in({
            1'b0,
            1'b0,
            \lut__279__input_0_2 ,
            \lut__279__input_0_1 ,
            \lut__279__input_0_0 
         }),
        .out(\lut__279__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100010001000100010001001100110011000100110001000100010011001100)
    ) \lut__364_  (
        .in({
            \lut__364__input_0_5 ,
            \lut__364__input_0_4 ,
            \lut__364__input_0_3 ,
            \lut__364__input_0_2 ,
            \lut__364__input_0_1 ,
            \lut__364__input_0_0 
         }),
        .out(\lut__364__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01110000100000001111011111111000)
    ) \lut__281_  (
        .in({
            \lut__281__input_0_4 ,
            \lut__281__input_0_3 ,
            \lut__281__input_0_2 ,
            \lut__281__input_0_1 ,
            \lut__281__input_0_0 
         }),
        .out(\lut__281__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000001010100)
    ) \lut__282_  (
        .in({
            1'b0,
            \lut__282__input_0_3 ,
            \lut__282__input_0_2 ,
            \lut__282__input_0_1 ,
            1'b0
         }),
        .out(\lut__282__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000011000000000000000101)
    ) \lut__313_  (
        .in({
            \lut__313__input_0_4 ,
            1'b0,
            1'b0,
            \lut__313__input_0_1 ,
            \lut__313__input_0_0 
         }),
        .out(\lut__313__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100110011001111001011110001000011011000111100110011001100)
    ) \lut__372_  (
        .in({
            \lut__372__input_0_5 ,
            \lut__372__input_0_4 ,
            \lut__372__input_0_3 ,
            \lut__372__input_0_2 ,
            \lut__372__input_0_1 ,
            \lut__372__input_0_0 
         }),
        .out(\lut__372__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010101010000000111010101100000000101010101100111111101111)
    ) \lut__375_  (
        .in({
            \lut__375__input_0_5 ,
            \lut__375__input_0_4 ,
            \lut__375__input_0_3 ,
            \lut__375__input_0_2 ,
            \lut__375__input_0_1 ,
            \lut__375__input_0_0 
         }),
        .out(\lut__375__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10001010110011100000101011001110)
    ) \lut__338_  (
        .in({
            \lut__338__input_0_4 ,
            \lut__338__input_0_3 ,
            \lut__338__input_0_2 ,
            \lut__338__input_0_1 ,
            \lut__338__input_0_0 
         }),
        .out(\lut__338__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010000000000000000000)
    ) \lut__342_  (
        .in({
            \lut__342__input_0_4 ,
            \lut__342__input_0_3 ,
            1'b0,
            \lut__342__input_0_1 ,
            \lut__342__input_0_0 
         }),
        .out(\lut__342__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001100110011001000000011001100)
    ) \lut__347_  (
        .in({
            \lut__347__input_0_4 ,
            \lut__347__input_0_3 ,
            \lut__347__input_0_2 ,
            \lut__347__input_0_1 ,
            \lut__347__input_0_0 
         }),
        .out(\lut__347__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01110011001100100000000000000000)
    ) \lut__339_  (
        .in({
            \lut__339__input_0_4 ,
            \lut__339__input_0_3 ,
            \lut__339__input_0_2 ,
            \lut__339__input_0_1 ,
            \lut__339__input_0_0 
         }),
        .out(\lut__339__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000000000000000000001)
    ) \lut__335_  (
        .in({
            \lut__335__input_0_5 ,
            \lut__335__input_0_4 ,
            \lut__335__input_0_3 ,
            \lut__335__input_0_2 ,
            \lut__335__input_0_1 ,
            \lut__335__input_0_0 
         }),
        .out(\lut__335__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110000000011111)
    ) \lut__371_  (
        .in({
            1'b0,
            \lut__371__input_0_3 ,
            \lut__371__input_0_2 ,
            \lut__371__input_0_1 ,
            \lut__371__input_0_0 
         }),
        .out(\lut__371__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000001)
    ) \lut__330_  (
        .in({
            \lut__330__input_0_4 ,
            \lut__330__input_0_3 ,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut__330__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000100000000110011100000000011001110000000101110111000000000)
    ) \lut__357_  (
        .in({
            \lut__357__input_0_5 ,
            \lut__357__input_0_4 ,
            \lut__357__input_0_3 ,
            \lut__357__input_0_2 ,
            \lut__357__input_0_1 ,
            \lut__357__input_0_0 
         }),
        .out(\lut__357__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000100010000000000000001)
    ) \lut__346_  (
        .in({
            \lut__346__input_0_5 ,
            \lut__346__input_0_4 ,
            \lut__346__input_0_3 ,
            \lut__346__input_0_2 ,
            \lut__346__input_0_1 ,
            \lut__346__input_0_0 
         }),
        .out(\lut__346__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000010001000000000001000000010001000000010000000100000000000100)
    ) \lut__348_  (
        .in({
            \lut__348__input_0_5 ,
            \lut__348__input_0_4 ,
            \lut__348__input_0_3 ,
            \lut__348__input_0_2 ,
            \lut__348__input_0_1 ,
            \lut__348__input_0_0 
         }),
        .out(\lut__348__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10001010000000000000000010001010)
    ) \lut__378_  (
        .in({
            \lut__378__input_0_4 ,
            \lut__378__input_0_3 ,
            \lut__378__input_0_2 ,
            \lut__378__input_0_1 ,
            \lut__378__input_0_0 
         }),
        .out(\lut__378__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000111000001110000011100001111)
    ) \lut__380_  (
        .in({
            \lut__380__input_0_4 ,
            \lut__380__input_0_3 ,
            \lut__380__input_0_2 ,
            \lut__380__input_0_1 ,
            \lut__380__input_0_0 
         }),
        .out(\lut__380__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000000010000000000000000000011110101000000000000000000000000)
    ) \lut__379_  (
        .in({
            \lut__379__input_0_5 ,
            \lut__379__input_0_4 ,
            \lut__379__input_0_3 ,
            \lut__379__input_0_2 ,
            \lut__379__input_0_1 ,
            \lut__379__input_0_0 
         }),
        .out(\lut__379__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111100000000011111110000000000000000000000000000000000000000)
    ) \lut__373_  (
        .in({
            \lut__373__input_0_5 ,
            \lut__373__input_0_4 ,
            \lut__373__input_0_3 ,
            \lut__373__input_0_2 ,
            \lut__373__input_0_1 ,
            \lut__373__input_0_0 
         }),
        .out(\lut__373__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101111001000111100111000000010)
    ) \lut__283_  (
        .in({
            \lut__283__input_0_4 ,
            \lut__283__input_0_3 ,
            \lut__283__input_0_2 ,
            \lut__283__input_0_1 ,
            \lut__283__input_0_0 
         }),
        .out(\lut__283__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000000110000001100110011001100000000001100000010000000110011)
    ) \lut__284_  (
        .in({
            \lut__284__input_0_5 ,
            \lut__284__input_0_4 ,
            \lut__284__input_0_3 ,
            \lut__284__input_0_2 ,
            \lut__284__input_0_1 ,
            \lut__284__input_0_0 
         }),
        .out(\lut__284__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111010111100111000011111010111101110000111000000000000010100000)
    ) \lut__272_  (
        .in({
            \lut__272__input_0_5 ,
            \lut__272__input_0_4 ,
            \lut__272__input_0_3 ,
            \lut__272__input_0_2 ,
            \lut__272__input_0_1 ,
            \lut__272__input_0_0 
         }),
        .out(\lut__272__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000011110000010100001111000011010000111100000101000011110000)
    ) \lut__369_  (
        .in({
            \lut__369__input_0_5 ,
            \lut__369__input_0_4 ,
            \lut__369__input_0_3 ,
            \lut__369__input_0_2 ,
            \lut__369__input_0_1 ,
            \lut__369__input_0_0 
         }),
        .out(\lut__369__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110111111110111000011110111)
    ) \lut__376_  (
        .in({
            \lut__376__input_0_4 ,
            \lut__376__input_0_3 ,
            \lut__376__input_0_2 ,
            \lut__376__input_0_1 ,
            \lut__376__input_0_0 
         }),
        .out(\lut__376__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010011011000110011110010011100)
    ) \lut__361_  (
        .in({
            \lut__361__input_0_4 ,
            \lut__361__input_0_3 ,
            \lut__361__input_0_2 ,
            \lut__361__input_0_1 ,
            \lut__361__input_0_0 
         }),
        .out(\lut__361__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111101111011110111111111111111111111111111111110111101111011110)
    ) \lut__304_  (
        .in({
            \lut__304__input_0_5 ,
            \lut__304__input_0_4 ,
            \lut__304__input_0_3 ,
            \lut__304__input_0_2 ,
            \lut__304__input_0_1 ,
            \lut__304__input_0_0 
         }),
        .out(\lut__304__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110011001100110011001100110011000101110010101100101011001010)
    ) \lut__362_  (
        .in({
            \lut__362__input_0_5 ,
            \lut__362__input_0_4 ,
            \lut__362__input_0_3 ,
            \lut__362__input_0_2 ,
            \lut__362__input_0_1 ,
            \lut__362__input_0_0 
         }),
        .out(\lut__362__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001111011111001100111100110100000000000000000000000000000000)
    ) \lut__306_  (
        .in({
            \lut__306__input_0_5 ,
            \lut__306__input_0_4 ,
            \lut__306__input_0_3 ,
            \lut__306__input_0_2 ,
            \lut__306__input_0_1 ,
            \lut__306__input_0_0 
         }),
        .out(\lut__306__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000000000010)
    ) \lut__305_  (
        .in({
            \lut__305__input_0_4 ,
            \lut__305__input_0_3 ,
            \lut__305__input_0_2 ,
            \lut__305__input_0_1 ,
            \lut__305__input_0_0 
         }),
        .out(\lut__305__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001111011100001111100001111000011100001000111100000111100001111)
    ) \lut__370_  (
        .in({
            \lut__370__input_0_5 ,
            \lut__370__input_0_4 ,
            \lut__370__input_0_3 ,
            \lut__370__input_0_2 ,
            \lut__370__input_0_1 ,
            \lut__370__input_0_0 
         }),
        .out(\lut__370__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100010101010010101111111111100000000101010000000000000000010)
    ) \lut__360_  (
        .in({
            \lut__360__input_0_5 ,
            \lut__360__input_0_4 ,
            \lut__360__input_0_3 ,
            \lut__360__input_0_2 ,
            \lut__360__input_0_1 ,
            \lut__360__input_0_0 
         }),
        .out(\lut__360__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010000100010010001101010101001100110101010100111011011101111011)
    ) \lut__321_  (
        .in({
            \lut__321__input_0_5 ,
            \lut__321__input_0_4 ,
            \lut__321__input_0_3 ,
            \lut__321__input_0_2 ,
            \lut__321__input_0_1 ,
            \lut__321__input_0_0 
         }),
        .out(\lut__321__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut__355_  (
        .in({
            \lut__355__input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            \lut__355__input_0_0 
         }),
        .out(\lut__355__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101001100110011001100101101001)
    ) \lut__277_  (
        .in({
            \lut__277__input_0_4 ,
            \lut__277__input_0_3 ,
            \lut__277__input_0_2 ,
            \lut__277__input_0_1 ,
            \lut__277__input_0_0 
         }),
        .out(\lut__277__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000100111110110111100110000110011110110000010011111001100001100)
    ) \lut__312_  (
        .in({
            \lut__312__input_0_5 ,
            \lut__312__input_0_4 ,
            \lut__312__input_0_3 ,
            \lut__312__input_0_2 ,
            \lut__312__input_0_1 ,
            \lut__312__input_0_0 
         }),
        .out(\lut__312__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111110111001111110001000000110011011100110011000100000000000000)
    ) \lut__278_  (
        .in({
            \lut__278__input_0_5 ,
            \lut__278__input_0_4 ,
            \lut__278__input_0_3 ,
            \lut__278__input_0_2 ,
            \lut__278__input_0_1 ,
            \lut__278__input_0_0 
         }),
        .out(\lut__278__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01110001000100010111011101110001)
    ) \lut__316_  (
        .in({
            \lut__316__input_0_4 ,
            \lut__316__input_0_3 ,
            \lut__316__input_0_2 ,
            \lut__316__input_0_1 ,
            \lut__316__input_0_0 
         }),
        .out(\lut__316__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001100000001001111011101000000)
    ) \lut__320_  (
        .in({
            \lut__320__input_0_4 ,
            \lut__320__input_0_3 ,
            \lut__320__input_0_2 ,
            \lut__320__input_0_1 ,
            \lut__320__input_0_0 
         }),
        .out(\lut__320__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10110111010010000100100010110111)
    ) \lut__318_  (
        .in({
            \lut__318__input_0_4 ,
            \lut__318__input_0_3 ,
            \lut__318__input_0_2 ,
            \lut__318__input_0_1 ,
            \lut__318__input_0_0 
         }),
        .out(\lut__318__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000010111111111111110000000000000000111111111111111100000000)
    ) \lut__276_  (
        .in({
            \lut__276__input_0_5 ,
            \lut__276__input_0_4 ,
            \lut__276__input_0_3 ,
            \lut__276__input_0_2 ,
            \lut__276__input_0_1 ,
            \lut__276__input_0_0 
         }),
        .out(\lut__276__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110011010011001001111000011110001100110100110011100001111000011)
    ) \lut__322_  (
        .in({
            \lut__322__input_0_5 ,
            \lut__322__input_0_4 ,
            \lut__322__input_0_3 ,
            \lut__322__input_0_2 ,
            \lut__322__input_0_1 ,
            \lut__322__input_0_0 
         }),
        .out(\lut__322__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101000001111000011111010)
    ) \lut__341_  (
        .in({
            \lut__341__input_0_4 ,
            \lut__341__input_0_3 ,
            \lut__341__input_0_2 ,
            \lut__341__input_0_1 ,
            \lut__341__input_0_0 
         }),
        .out(\lut__341__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000101010100111000001111010)
    ) \lut__343_  (
        .in({
            \lut__343__input_0_4 ,
            \lut__343__input_0_3 ,
            \lut__343__input_0_2 ,
            \lut__343__input_0_1 ,
            \lut__343__input_0_0 
         }),
        .out(\lut__343__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010001000000010001)
    ) \lut__352_  (
        .in({
            \lut__352__input_0_4 ,
            \lut__352__input_0_3 ,
            \lut__352__input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut__352__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000010011)
    ) \lut__292_  (
        .in({
            \lut__292__input_0_4 ,
            1'b0,
            \lut__292__input_0_2 ,
            1'b0,
            \lut__292__input_0_0 
         }),
        .out(\lut__292__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000100010101010111011101111)
    ) \lut__266_  (
        .in({
            \lut__266__input_0_4 ,
            \lut__266__input_0_3 ,
            \lut__266__input_0_2 ,
            \lut__266__input_0_1 ,
            \lut__266__input_0_0 
         }),
        .out(\lut__266__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111111110011010100110101)
    ) \lut_ALU_Out[6]  (
        .in({
            \lut_ALU_Out[6]_input_0_4 ,
            \lut_ALU_Out[6]_input_0_3 ,
            \lut_ALU_Out[6]_input_0_2 ,
            \lut_ALU_Out[6]_input_0_1 ,
            \lut_ALU_Out[6]_input_0_0 
         }),
        .out(\lut_ALU_Out[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010000011111111111100101111111100000000001000000000000011110010)
    ) \lut__328_  (
        .in({
            \lut__328__input_0_5 ,
            \lut__328__input_0_4 ,
            \lut__328__input_0_3 ,
            \lut__328__input_0_2 ,
            \lut__328__input_0_1 ,
            \lut__328__input_0_0 
         }),
        .out(\lut__328__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11011111010011110000110100000100)
    ) \lut__295_  (
        .in({
            \lut__295__input_0_4 ,
            \lut__295__input_0_3 ,
            \lut__295__input_0_2 ,
            \lut__295__input_0_1 ,
            \lut__295__input_0_0 
         }),
        .out(\lut__295__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110101010001010111011111000)
    ) \lut__289_  (
        .in({
            \lut__289__input_0_4 ,
            \lut__289__input_0_3 ,
            \lut__289__input_0_2 ,
            \lut__289__input_0_1 ,
            \lut__289__input_0_0 
         }),
        .out(\lut__289__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01011001101001101010100101010110)
    ) \lut__267_  (
        .in({
            \lut__267__input_0_4 ,
            \lut__267__input_0_3 ,
            \lut__267__input_0_2 ,
            \lut__267__input_0_1 ,
            \lut__267__input_0_0 
         }),
        .out(\lut__267__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11010001111000101110001011010001)
    ) \lut__291_  (
        .in({
            \lut__291__input_0_4 ,
            \lut__291__input_0_3 ,
            \lut__291__input_0_2 ,
            \lut__291__input_0_1 ,
            \lut__291__input_0_0 
         }),
        .out(\lut__291__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000011101001011100011111100)
    ) \lut__286_  (
        .in({
            \lut__286__input_0_4 ,
            \lut__286__input_0_3 ,
            \lut__286__input_0_2 ,
            \lut__286__input_0_1 ,
            \lut__286__input_0_0 
         }),
        .out(\lut__286__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000100011100111111011101)
    ) \lut_ALU_Out[1]  (
        .in({
            \lut_ALU_Out[1]_input_0_4 ,
            \lut_ALU_Out[1]_input_0_3 ,
            \lut_ALU_Out[1]_input_0_2 ,
            \lut_ALU_Out[1]_input_0_1 ,
            \lut_ALU_Out[1]_input_0_0 
         }),
        .out(\lut_ALU_Out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000010100000000010001000100)
    ) \lut__319_  (
        .in({
            \lut__319__input_0_4 ,
            \lut__319__input_0_3 ,
            \lut__319__input_0_2 ,
            \lut__319__input_0_1 ,
            1'b0
         }),
        .out(\lut__319__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101110110000000000101011)
    ) \lut__280_  (
        .in({
            \lut__280__input_0_4 ,
            1'b0,
            \lut__280__input_0_2 ,
            \lut__280__input_0_1 ,
            \lut__280__input_0_0 
         }),
        .out(\lut__280__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000110010001110)
    ) \lut__314_  (
        .in({
            1'b0,
            \lut__314__input_0_3 ,
            \lut__314__input_0_2 ,
            \lut__314__input_0_1 ,
            \lut__314__input_0_0 
         }),
        .out(\lut__314__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11000011011010010110100111000011)
    ) \lut__271_  (
        .in({
            \lut__271__input_0_4 ,
            \lut__271__input_0_3 ,
            \lut__271__input_0_2 ,
            \lut__271__input_0_1 ,
            \lut__271__input_0_0 
         }),
        .out(\lut__271__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000101110111011100010111011101111111111111111111)
    ) \lut__329_  (
        .in({
            \lut__329__input_0_5 ,
            \lut__329__input_0_4 ,
            \lut__329__input_0_3 ,
            \lut__329__input_0_2 ,
            \lut__329__input_0_1 ,
            \lut__329__input_0_0 
         }),
        .out(\lut__329__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00101011000101110010101100101011)
    ) \lut__315_  (
        .in({
            \lut__315__input_0_4 ,
            \lut__315__input_0_3 ,
            \lut__315__input_0_2 ,
            \lut__315__input_0_1 ,
            \lut__315__input_0_0 
         }),
        .out(\lut__315__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111111010010110100000010111)
    ) \lut__288_  (
        .in({
            \lut__288__input_0_4 ,
            \lut__288__input_0_3 ,
            \lut__288__input_0_2 ,
            \lut__288__input_0_1 ,
            \lut__288__input_0_0 
         }),
        .out(\lut__288__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000001011)
    ) \lut__287_  (
        .in({
            \lut__287__input_0_4 ,
            1'b0,
            1'b0,
            \lut__287__input_0_1 ,
            \lut__287__input_0_0 
         }),
        .out(\lut__287__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010101001111111)
    ) \lut__299_  (
        .in({
            1'b0,
            \lut__299__input_0_3 ,
            \lut__299__input_0_2 ,
            \lut__299__input_0_1 ,
            \lut__299__input_0_0 
         }),
        .out(\lut__299__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011001100000000001100100000000000110011000000000010000000)
    ) \lut__326_  (
        .in({
            \lut__326__input_0_5 ,
            \lut__326__input_0_4 ,
            \lut__326__input_0_3 ,
            \lut__326__input_0_2 ,
            \lut__326__input_0_1 ,
            \lut__326__input_0_0 
         }),
        .out(\lut__326__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut__333_  (
        .in({
            \lut__333__input_0_4 ,
            1'b0,
            \lut__333__input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut__333__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000101000000001100111111001111)
    ) \lut__327_  (
        .in({
            \lut__327__input_0_4 ,
            \lut__327__input_0_3 ,
            \lut__327__input_0_2 ,
            \lut__327__input_0_1 ,
            \lut__327__input_0_0 
         }),
        .out(\lut__327__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000000000000001000000000000)
    ) \lut__309_  (
        .in({
            \lut__309__input_0_4 ,
            \lut__309__input_0_3 ,
            \lut__309__input_0_2 ,
            \lut__309__input_0_1 ,
            \lut__309__input_0_0 
         }),
        .out(\lut__309__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100011000111001110001100011100111000110111111110000000011111111)
    ) \lut__275_  (
        .in({
            \lut__275__input_0_5 ,
            \lut__275__input_0_4 ,
            \lut__275__input_0_3 ,
            \lut__275__input_0_2 ,
            \lut__275__input_0_1 ,
            \lut__275__input_0_0 
         }),
        .out(\lut__275__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111010111010001110100010100000)
    ) \lut__294_  (
        .in({
            \lut__294__input_0_4 ,
            \lut__294__input_0_3 ,
            \lut__294__input_0_2 ,
            \lut__294__input_0_1 ,
            \lut__294__input_0_0 
         }),
        .out(\lut__294__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101111101011101000101000001000)
    ) \lut__265_  (
        .in({
            \lut__265__input_0_4 ,
            \lut__265__input_0_3 ,
            \lut__265__input_0_2 ,
            \lut__265__input_0_1 ,
            \lut__265__input_0_0 
         }),
        .out(\lut__265__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001000101010101111111011111111)
    ) \lut__368_  (
        .in({
            \lut__368__input_0_4 ,
            \lut__368__input_0_3 ,
            \lut__368__input_0_2 ,
            \lut__368__input_0_1 ,
            \lut__368__input_0_0 
         }),
        .out(\lut__368__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101000001010000000100000000)
    ) \lut__367_  (
        .in({
            \lut__367__input_0_4 ,
            \lut__367__input_0_3 ,
            1'b0,
            \lut__367__input_0_1 ,
            \lut__367__input_0_0 
         }),
        .out(\lut__367__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000101)
    ) \lut__363_  (
        .in({
            \lut__363__input_0_4 ,
            \lut__363__input_0_3 ,
            \lut__363__input_0_2 ,
            \lut__363__input_0_1 ,
            \lut__363__input_0_0 
         }),
        .out(\lut__363__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11000011111000111110111111101111)
    ) \lut__340_  (
        .in({
            \lut__340__input_0_4 ,
            \lut__340__input_0_3 ,
            \lut__340__input_0_2 ,
            \lut__340__input_0_1 ,
            \lut__340__input_0_0 
         }),
        .out(\lut__340__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001010011)
    ) \lut__269_  (
        .in({
            1'b0,
            1'b0,
            \lut__269__input_0_2 ,
            \lut__269__input_0_1 ,
            \lut__269__input_0_0 
         }),
        .out(\lut__269__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000000010000000000000000)
    ) \lut__356_  (
        .in({
            \lut__356__input_0_4 ,
            \lut__356__input_0_3 ,
            1'b0,
            1'b0,
            \lut__356__input_0_0 
         }),
        .out(\lut__356__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100101111010010010010110100101111100001100001111000011110000111)
    ) \lut__354_  (
        .in({
            \lut__354__input_0_5 ,
            \lut__354__input_0_4 ,
            \lut__354__input_0_3 ,
            \lut__354__input_0_2 ,
            \lut__354__input_0_1 ,
            \lut__354__input_0_0 
         }),
        .out(\lut__354__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111110111101111111111101111011111111111011110111111111110)
    ) \lut__303_  (
        .in({
            \lut__303__input_0_5 ,
            \lut__303__input_0_4 ,
            \lut__303__input_0_3 ,
            \lut__303__input_0_2 ,
            \lut__303__input_0_1 ,
            \lut__303__input_0_0 
         }),
        .out(\lut__303__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111111010010110100000010111)
    ) \lut__383_  (
        .in({
            \lut__383__input_0_4 ,
            \lut__383__input_0_3 ,
            \lut__383__input_0_2 ,
            \lut__383__input_0_1 ,
            \lut__383__input_0_0 
         }),
        .out(\lut__383__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000110101)
    ) \lut__382_  (
        .in({
            1'b0,
            1'b0,
            \lut__382__input_0_2 ,
            \lut__382__input_0_1 ,
            \lut__382__input_0_0 
         }),
        .out(\lut__382__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000100010001)
    ) \lut__386_  (
        .in({
            \lut__386__input_0_4 ,
            \lut__386__input_0_3 ,
            \lut__386__input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut__386__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010011110111110001000011011100)
    ) \lut_ALU_Out[2]  (
        .in({
            \lut_ALU_Out[2]_input_0_4 ,
            \lut_ALU_Out[2]_input_0_3 ,
            \lut_ALU_Out[2]_input_0_2 ,
            \lut_ALU_Out[2]_input_0_1 ,
            \lut_ALU_Out[2]_input_0_0 
         }),
        .out(\lut_ALU_Out[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000000000101111110101010111111011000100011011101100010001101)
    ) \lut__381_  (
        .in({
            \lut__381__input_0_5 ,
            \lut__381__input_0_4 ,
            \lut__381__input_0_3 ,
            \lut__381__input_0_2 ,
            \lut__381__input_0_1 ,
            \lut__381__input_0_0 
         }),
        .out(\lut__381__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011010001111000101111001111)
    ) \lut__385_  (
        .in({
            \lut__385__input_0_4 ,
            \lut__385__input_0_3 ,
            \lut__385__input_0_2 ,
            \lut__385__input_0_1 ,
            \lut__385__input_0_0 
         }),
        .out(\lut__385__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00110000001111110011010100110101)
    ) \lut_ALU_Out[3]  (
        .in({
            \lut_ALU_Out[3]_input_0_4 ,
            \lut_ALU_Out[3]_input_0_3 ,
            \lut_ALU_Out[3]_input_0_2 ,
            \lut_ALU_Out[3]_input_0_1 ,
            \lut_ALU_Out[3]_input_0_0 
         }),
        .out(\lut_ALU_Out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11011110110010011110110010010111)
    ) \lut__264_  (
        .in({
            \lut__264__input_0_4 ,
            \lut__264__input_0_3 ,
            \lut__264__input_0_2 ,
            \lut__264__input_0_1 ,
            \lut__264__input_0_0 
         }),
        .out(\lut__264__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10011001011001100110100101101001)
    ) \lut__384_  (
        .in({
            \lut__384__input_0_4 ,
            \lut__384__input_0_3 ,
            \lut__384__input_0_2 ,
            \lut__384__input_0_1 ,
            \lut__384__input_0_0 
         }),
        .out(\lut__384__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10111110101010011110101010010111)
    ) \lut__353_  (
        .in({
            \lut__353__input_0_4 ,
            \lut__353__input_0_3 ,
            \lut__353__input_0_2 ,
            \lut__353__input_0_1 ,
            \lut__353__input_0_0 
         }),
        .out(\lut__353__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000101111101010000110011111100)
    ) \lut_ALU_Out[4]  (
        .in({
            \lut_ALU_Out[4]_input_0_4 ,
            \lut_ALU_Out[4]_input_0_3 ,
            \lut_ALU_Out[4]_input_0_2 ,
            \lut_ALU_Out[4]_input_0_1 ,
            \lut_ALU_Out[4]_input_0_0 
         }),
        .out(\lut_ALU_Out[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101111111011111111110011001111001000110010001100110000000000)
    ) \lut__351_  (
        .in({
            \lut__351__input_0_5 ,
            \lut__351__input_0_4 ,
            \lut__351__input_0_3 ,
            \lut__351__input_0_2 ,
            \lut__351__input_0_1 ,
            \lut__351__input_0_0 
         }),
        .out(\lut__351__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110100110010111101000000101100001101111100101100010000111011)
    ) \lut__331_  (
        .in({
            \lut__331__input_0_5 ,
            \lut__331__input_0_4 ,
            \lut__331__input_0_3 ,
            \lut__331__input_0_2 ,
            \lut__331__input_0_1 ,
            \lut__331__input_0_0 
         }),
        .out(\lut__331__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011001100110011010101011111111100001111000011110000111100001111)
    ) \lut__302_  (
        .in({
            \lut__302__input_0_5 ,
            \lut__302__input_0_4 ,
            \lut__302__input_0_3 ,
            \lut__302__input_0_2 ,
            \lut__302__input_0_1 ,
            \lut__302__input_0_0 
         }),
        .out(\lut__302__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111010001110100011101000111010)
    ) \lut__308_  (
        .in({
            \lut__308__input_0_4 ,
            \lut__308__input_0_3 ,
            \lut__308__input_0_2 ,
            \lut__308__input_0_1 ,
            \lut__308__input_0_0 
         }),
        .out(\lut__308__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001101110111101011011001101100)
    ) \lut__307_  (
        .in({
            \lut__307__input_0_4 ,
            \lut__307__input_0_3 ,
            \lut__307__input_0_2 ,
            \lut__307__input_0_1 ,
            \lut__307__input_0_0 
         }),
        .out(\lut__307__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111010110101100110001011010)
    ) \lut__301_  (
        .in({
            \lut__301__input_0_4 ,
            \lut__301__input_0_3 ,
            \lut__301__input_0_2 ,
            \lut__301__input_0_1 ,
            \lut__301__input_0_0 
         }),
        .out(\lut__301__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111100110000111111111111111101010101010101010101010101010101)
    ) \lut__297_  (
        .in({
            \lut__297__input_0_5 ,
            \lut__297__input_0_4 ,
            \lut__297__input_0_3 ,
            \lut__297__input_0_2 ,
            \lut__297__input_0_1 ,
            \lut__297__input_0_0 
         }),
        .out(\lut__297__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111100000000111111110000000010100101101001010110011001100110)
    ) \lut__298_  (
        .in({
            \lut__298__input_0_5 ,
            \lut__298__input_0_4 ,
            \lut__298__input_0_3 ,
            \lut__298__input_0_2 ,
            \lut__298__input_0_1 ,
            \lut__298__input_0_0 
         }),
        .out(\lut__298__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000101110100001010110111111)
    ) \lut_ALU_Out[7]  (
        .in({
            \lut_ALU_Out[7]_input_0_4 ,
            \lut_ALU_Out[7]_input_0_3 ,
            \lut_ALU_Out[7]_input_0_2 ,
            \lut_ALU_Out[7]_input_0_1 ,
            \lut_ALU_Out[7]_input_0_0 
         }),
        .out(\lut_ALU_Out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10111010111010011110100110100111)
    ) \lut__300_  (
        .in({
            \lut__300__input_0_4 ,
            \lut__300__input_0_3 ,
            \lut__300__input_0_2 ,
            \lut__300__input_0_1 ,
            \lut__300__input_0_0 
         }),
        .out(\lut__300__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111001111110011111100111111001101010011000000111111001111110011)
    ) \lut__290_  (
        .in({
            \lut__290__input_0_5 ,
            \lut__290__input_0_4 ,
            \lut__290__input_0_3 ,
            \lut__290__input_0_2 ,
            \lut__290__input_0_1 ,
            \lut__290__input_0_0 
         }),
        .out(\lut__290__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10111110101010011110101010010111)
    ) \lut__293_  (
        .in({
            \lut__293__input_0_4 ,
            \lut__293__input_0_3 ,
            \lut__293__input_0_2 ,
            \lut__293__input_0_1 ,
            \lut__293__input_0_0 
         }),
        .out(\lut__293__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001100001111110001110100011101)
    ) \lut_ALU_Out[5]  (
        .in({
            \lut_ALU_Out[5]_input_0_4 ,
            \lut_ALU_Out[5]_input_0_3 ,
            \lut_ALU_Out[5]_input_0_2 ,
            \lut_ALU_Out[5]_input_0_1 ,
            \lut_ALU_Out[5]_input_0_0 
         }),
        .out(\lut_ALU_Out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10111110111010101010100110010111)
    ) \lut__270_  (
        .in({
            \lut__270__input_0_4 ,
            \lut__270__input_0_3 ,
            \lut__270__input_0_2 ,
            \lut__270__input_0_1 ,
            \lut__270__input_0_0 
         }),
        .out(\lut__270__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010101000000000001000000)
    ) \lut_CarryOut  (
        .in({
            \lut_CarryOut_input_0_4 ,
            1'b0,
            \lut_CarryOut_input_0_2 ,
            \lut_CarryOut_input_0_1 ,
            1'b0
         }),
        .out(\lut_CarryOut_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001101110110001101100011011)
    ) \lut__268_  (
        .in({
            \lut__268__input_0_4 ,
            \lut__268__input_0_3 ,
            \lut__268__input_0_2 ,
            \lut__268__input_0_1 ,
            \lut__268__input_0_0 
         }),
        .out(\lut__268__output_0_0 )
    );


endmodule
