# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_ram_test.srcs/sources_1/new/RAM_16x256.vhd" \
"../../../../project_ram_test.srcs/sim_1/new/Ram_256x15_tb.vhd" \

# Do not sort compile order
nosort
