// Seed: 3388658771
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6
);
  logic id_8;
  ;
  assign id_8 = id_0;
  genvar id_9;
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = -1 !== id_3;
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1,
    output wire id_2,
    input wor id_3,
    input tri1 id_4
    , id_25,
    input supply1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input uwire id_8,
    output supply1 id_9,
    output supply0 id_10,
    output wand id_11,
    input wor id_12,
    output wand id_13,
    input wand id_14,
    input uwire id_15,
    output wire id_16,
    input tri0 id_17,
    output wand id_18,
    output supply1 id_19,
    input supply1 id_20,
    input tri id_21,
    input supply1 id_22,
    input tri0 id_23
);
  assign id_19 = 1 ^ -1;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3,
      id_8,
      id_22,
      id_12,
      id_0
  );
endmodule
