// Seed: 177221895
`define pp_14 0
`celldefine
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  output id_12;
  input id_11;
  inout id_10;
  output id_9;
  inout id_8;
  output id_7;
  inout id_6;
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_1 = id_6;
  assign id_2 = id_5;
  always_latch begin
    @(negedge id_2) id_12 = 1;
    id_12 = id_10;
  end
  logic id_13 = 1;
  assign id_6 = 'h0;
  type_15(
      1, id_1
  );
endmodule
`define pp_15 0
module module_1 (
    output id_0
);
  assign id_0 = 1;
endmodule
