// Auto-generated at 2026-07-20 03:38:02.577704 by ops-translator

#pragma once 
#if !defined(TAPA_SW_EMU) && !defined(TAPA_HW_EMU)
#include <ops_hls_rt_support.h>
#else
#include <ops_tapa_rt_support.h>
#endif
#include "../../common/include/common_config.hpp"

#if defined(TAPA_SW_EMU) || defined(TAPA_HW_EMU)
#include <tapa.h>
#include "../../sim/sim_mega_kernel_0.hpp"
#endif

#if !defined(TAPA_SW_EMU) && !defined(TAPA_HW_EMU)
class KernelWrapper_outerloop_0 : public ops::hls::Kernel
{
public:
    KernelWrapper_outerloop_0():
            Kernel("isl0"),
            m_kernelName("kernel_outerloop_0"),
            m_datamoverName("datamover_outerloop_0")
    {
        cl_int err;
        OCL_CHECK(err, m_kernel_0 = cl::Kernel(m_fpga->getProgram(), m_kernelName.c_str(), &err));
        OCL_CHECK(err, m_kernel_1 = cl::Kernel(m_fpga->getProgram(), m_kernelName.c_str(), &err));
        OCL_CHECK(err, m_kernel_2 = cl::Kernel(m_fpga->getProgram(), m_kernelName.c_str(), &err));
        OCL_CHECK(err, m_datamover = cl::Kernel(m_fpga->getProgram(), m_datamoverName.c_str(), &err));    
    }

    void run(ops::hls::AccessRange& range, unsigned int outer_iter,
            ops::hls::Grid<float>& arg0,
            ops::hls::Grid<float>& arg1
    )
    {
        cl_int err;
    
        ops::hls::SizeType read_stencil_d_m = { 1, 1, 0 };
        ops::hls::SizeType read_stencil_d_p = { 1, 1, 0 };
        ops::hls::SizeType write_stencil_d_m = {0,0,0};
        ops::hls::SizeType write_stencil_d_p = {0,0,0};
        auto read_stencilConfig = getStencilConfig(arg0.originalProperty, range, vector_factor, mem_vector_factor, read_stencil_d_m, read_stencil_d_p);
        ops::hls::AccessRange read_range;
        getAdjustedRange(arg0.originalProperty, range, read_range, read_stencil_d_m, read_stencil_d_p);
        ops::hls::MemConfig memconfig;
        ops::hls::genMemConfig<mem_data_width, axis_data_width, data_width>(arg0.originalProperty.grid_size, read_range, memconfig);
        const unsigned int num_beats_per_b = memconfig.total_xblocks;
        const unsigned int num_beats = num_beats_per_b  * arg0.originalProperty.batch_size;
        const unsigned int num_of_pkts_per_beat = mem_data_width / axis_data_width;
        const unsigned int num_of_pkts = num_beats * num_of_pkts_per_beat;
        const unsigned int num_of_pkts_per_b = num_beats_per_b * num_of_pkts_per_beat;

#ifdef OPS_TILING
        ops::hls::SizeType original_gridSize_copy = {arg0.originalProperty.grid_size[0], arg0.originalProperty.grid_size[1], arg0.originalProperty.grid_size[2]};
        ops::hls::AccessRange read_range_copy;
        read_range_copy.start[0] = read_range.start[0];
        read_range_copy.start[1] = read_range.start[1];
        read_range_copy.start[2] = read_range.start[2];
        read_range_copy.end[0] = read_range.end[0];
        read_range_copy.end[1] = read_range.end[1];
        read_range_copy.end[2] = read_range.end[2];
        read_range_copy.dim = read_range.dim;
        ops::hls::SizeType2d tile_size = {m_fpga->getOPSTileSizeX(), 1};
        ops::hls::SizeType2d overlap_size = {get_overlap_size<3, 7, 1, mem_vector_factor>(), 
0};
        ops::hls::SizeType2d tile_count;
        ops::hls::SizeType2d effective_tile_size;
        ops::hls::SizeType2d last_tile_size;
        unsigned int total_xblocks_widen;
        unsigned short last_tile_upper_limit_x;
    #ifdef DEBUG_LOG
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| TILE PARAMETERS BEFORE TILE METADATA GENERATION" << std::endl;
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| original_gridSize_copy: (" 
                  << original_gridSize_copy[0] << ", " << original_gridSize_copy[1] << ", " << original_gridSize_copy[2] << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| read_range_copy: ( start: (" 
                  << read_range_copy.start[0] << ", " << read_range_copy.start[1] << ", " << read_range_copy.start[2] << "), end: ("
                  << read_range_copy.end[0] << ", " << read_range_copy.end[1] << ", " << read_range_copy.end[2] << "), dim: " << read_range_copy.dim << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| tile_size: (" 
                  << tile_size[0] << ", " << tile_size[1] << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| overlap_size: (" 
                  << overlap_size[0] << ", " << overlap_size[1] << ")\n";
    #endif
        ops::hls::genTileMetadata<mem_data_width, data_width, 1>(original_gridSize_copy, read_range_copy, tile_size, overlap_size,
                effective_tile_size, last_tile_size, tile_count, last_tile_upper_limit_x, total_xblocks_widen);
        // kernel tile sizes need to be adusted according to the axis_data_width
        ops::hls::SizeType2d kernel_tile_size = {tile_size[0] * num_of_pkts_per_beat, tile_size[1]};
        ops::hls::SizeType2d kernel_last_tile_size = {last_tile_size[0] * num_of_pkts_per_beat, last_tile_size[1]};
    #ifdef DEBUG_LOG
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| TILE PARAMETERS AFTER TILE METADATA GENERATION" << std::endl;
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| effective_tile_size: (" 
                  << effective_tile_size[0] << ", " << effective_tile_size[1] << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| last_tile_size: (" 
                  << last_tile_size[0] << ", " << last_tile_size[1] << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| tile_count: (" 
                  << tile_count[0] << ", " << tile_count[1] << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| total_xblocks_widen: " 
                  << total_xblocks_widen << "\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| kernel_tile_size: (" 
                  << kernel_tile_size[0] << ", " << kernel_tile_size[1] << ")\n";
        std::cout << "[DEBUG][KERNEL_WRAPPER]|" << __func__ << "| kernel_last_tile_size: (" 
                  << kernel_last_tile_size[0] << ", " << kernel_last_tile_size[1] << ")\n";
    #endif
#endif
#ifdef DEBUG_LOG
        printAccessRange(range, "common access range");
        printGridProp(arg0.originalProperty, "arg0_originalGridProp");
        printStencilConfig(read_stencilConfig, "read_stencilConfig");
#endif

		unsigned int total_iter_par_factor = 21;
		unsigned int adjusted_outer_iter = (outer_iter + total_iter_par_factor - 1) / total_iter_par_factor;
        int narg = 0;
         
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, (unsigned short)0));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, adjusted_outer_iter));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.grid_size[0]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.grid_size[1]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.dim));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.total_itr));
#ifndef OPS_TILING
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.lower_limit[0]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.lower_limit[1]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.upper_limit[0]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.upper_limit[1]));
#endif
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.outer_loop_limit));
#ifndef OPS_TILING
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, read_stencilConfig.batch_size));
#else
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, kernel_tile_size[0]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, kernel_last_tile_size[0]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, tile_count[0]));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, total_xblocks_widen));
        OCL_CHECK(err, err = m_kernel_0.setArg(narg++, last_tile_upper_limit_x));
#endif
        narg = 0; 
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, (unsigned short)1));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, adjusted_outer_iter));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.grid_size[0]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.grid_size[1]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.dim));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.total_itr));
#ifndef OPS_TILING
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.lower_limit[0]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.lower_limit[1]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.upper_limit[0]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.upper_limit[1]));
#endif
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.outer_loop_limit));
#ifndef OPS_TILING
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, read_stencilConfig.batch_size));
#else
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, kernel_tile_size[0]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, kernel_last_tile_size[0]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, tile_count[0]));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, total_xblocks_widen));
        OCL_CHECK(err, err = m_kernel_1.setArg(narg++, last_tile_upper_limit_x));
#endif
        narg = 0; 
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, (unsigned short)2));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, adjusted_outer_iter));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.grid_size[0]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.grid_size[1]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.dim));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.total_itr));
#ifndef OPS_TILING
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.lower_limit[0]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.lower_limit[1]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.upper_limit[0]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.upper_limit[1]));
#endif
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.outer_loop_limit));
#ifndef OPS_TILING
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, read_stencilConfig.batch_size));
#else
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, kernel_tile_size[0]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, kernel_last_tile_size[0]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, tile_count[0]));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, total_xblocks_widen));
        OCL_CHECK(err, err = m_kernel_2.setArg(narg++, last_tile_upper_limit_x));
#endif

#ifndef OPS_HLS_NO_LOOPBACK
        bool loopback_enbl = true;
#else
        bool loopback_enbl = false;
#endif 
        narg = 0;
    
        OCL_CHECK(err, err = m_datamover.setArg(narg++, num_beats));
        OCL_CHECK(err, err = m_datamover.setArg(narg++, num_of_pkts));
        OCL_CHECK(err, err = m_datamover.setArg(narg++, num_beats_per_b));
        OCL_CHECK(err, err = m_datamover.setArg(narg++, num_of_pkts_per_b));
        OCL_CHECK(err, err = m_datamover.setArg(narg++, read_stencilConfig.batch_size));
        OCL_CHECK(err, err = m_datamover.setArg(narg++, adjusted_outer_iter));
#ifdef OPS_TILING
    printf("Tiles per grid: %d \n", arg0.alt_banks);
        OCL_CHECK(err, err = m_datamover.setArg(narg++, arg0.deviceBuffer[0]));
#else
        OCL_CHECK(err, err = m_datamover.setArg(narg++, arg0.deviceBuffer));
#endif
#ifdef OPS_TILING
    printf("Tiles per grid: %d \n", arg0.alt_banks);
        OCL_CHECK(err, err = m_datamover.setArg(narg++, arg1.deviceBuffer[0]));
#else
        OCL_CHECK(err, err = m_datamover.setArg(narg++, arg1.deviceBuffer));
#endif

        std::vector<cl::Event> h2d_events;
        cl::Event event_h2d_arg0 = arg0.set_as_arg();
        cl::Event event_h2d_arg1 = arg1.set_as_arg();
#ifdef PROFILE
        h2d_events.push_back(event_h2d_arg0);
        h2d_events.push_back(event_h2d_arg1);
        recordH2DEvent(h2d_events);
#endif

        cl::Event event_kernel_0;
        cl::Event event_kernel_1;
        cl::Event event_kernel_2;
        cl::Event event_datamover;

        std::vector<cl::Event> activeEvents;
        activeEvents.insert(activeEvents.end(), arg0.activeEvents.begin(), arg0.activeEvents.end());
        activeEvents.insert(activeEvents.end(), arg1.activeEvents.begin(), arg1.activeEvents.end());

    // enque in backward order
        OCL_CHECK(err, err = m_fpga->getCommandQueue().enqueueTask(m_kernel_0, &activeEvents, &event_kernel_0));
        OCL_CHECK(err, err = m_fpga->getCommandQueue().enqueueTask(m_kernel_1, &activeEvents, &event_kernel_1));
        OCL_CHECK(err, err = m_fpga->getCommandQueue().enqueueTask(m_kernel_2, &activeEvents, &event_kernel_2));
        OCL_CHECK(err, err = m_fpga->getCommandQueue().enqueueTask(m_datamover, &activeEvents, &event_datamover));


#ifdef PROFILE
    std::vector<cl::Event> execEvents;
    execEvents.push_back(event_datamover);
        execEvents.push_back(event_kernel_0);
        execEvents.push_back(event_kernel_1);
        execEvents.push_back(event_kernel_2);
    recordExecEvent(event_datamover);
    registerProfileEvents();
#endif

        arg0.isDevBufDirty = true;
        arg0.activeEvents.resize(0);
        arg0.activeEvents.push_back(event_datamover);
        arg0.activeEvents.push_back(event_kernel_0);
        arg0.activeEvents.push_back(event_kernel_1);
        arg0.activeEvents.push_back(event_kernel_2);
        arg1.isDevBufDirty = true;
        arg1.activeEvents.resize(0);
        arg1.activeEvents.push_back(event_datamover);
        arg1.activeEvents.push_back(event_kernel_0);
        arg1.activeEvents.push_back(event_kernel_1);
        arg1.activeEvents.push_back(event_kernel_2);

#ifndef ASYNC_DISPATCH
        event_datamover.wait();
        event_kernel_0.wait();
        event_kernel_1.wait();
        event_kernel_2.wait();
#else
    #ifdef DEBUG_LOG
        printf("[DEBUG_HOST] Async dispatch enabled, not waiting for kernel completion.\n");
    #endif
#endif

/*
        //Sync maped dats
        activeEvents.resize(0);
        activeEvents.insert(activeEvents.end(), arg0.activeEvents.begin(), arg0.activeEvents.end());
        activeEvents.insert(activeEvents.end(), arg1.activeEvents.begin(), arg1.activeEvents.end());

        cl::Event event_arg0_arg1_bufCpy;
        size_t arg0_total_bytes = arg0.originalProperty.grid_size[0] * arg0.originalProperty.grid_size[1] * arg0.originalProperty.grid_size[2] * sizeof(stencil_type);

        if (adjusted_outer_iter %2 != 0)
        {
            OCL_CHECK(err, err = m_fpga->getCommandQueue().enqueueCopyBuffer(arg0.deviceBuffer, arg1.deviceBuffer, 0, 0, arg0_total_bytes, &activeEvents, &event_arg0_arg1_bufCpy));
        }
        else
        {
            OCL_CHECK(err, err = m_fpga->getCommandQueue().enqueueCopyBuffer(arg1.deviceBuffer, arg0.deviceBuffer, 0, 0, arg0_total_bytes, &activeEvents, &event_arg0_arg1_bufCpy));
        }
#ifndef ASYNC_DISPATCH
        event_arg0_arg1_bufCpy.wait();
#endif
*/
    }
private:
    std::string m_kernelName;

    std::string m_datamoverName;
    cl::Kernel m_kernel_0;
    cl::Kernel m_kernel_1;
    cl::Kernel m_kernel_2;
    cl::Kernel m_datamover;
};
#else

void tapa_kernelwrapper_outerloop_0(
        ops::hls::AccessRange& range, unsigned int outer_iter,
        ops::hls::Grid<float>& arg0,
        ops::hls::Grid<float>& arg1
){
    
    ops::hls::SizeType read_stencil_d_m = { 1, 1, 0 };
    ops::hls::SizeType read_stencil_d_p = { 1, 1, 0 };
    ops::hls::SizeType write_stencil_d_m = {0,0,0};
    ops::hls::SizeType write_stencil_d_p = {0,0,0};
    auto read_stencilConfig = getStencilConfig(arg0.originalProperty, range, vector_factor, mem_vector_factor, read_stencil_d_m, read_stencil_d_p);
    ops::hls::AccessRange read_range;
    getAdjustedRange(arg0.originalProperty, range, read_range, read_stencil_d_m, read_stencil_d_p);
    ops::hls::MemConfig memconfig;
    ops::hls::genMemConfig<mem_data_width, axis_data_width, data_width>(arg0.originalProperty.grid_size, read_range, memconfig);
    const unsigned int num_beats_per_b = memconfig.total_xblocks;
    const unsigned int num_beats = memconfig.total_xblocks * arg0.originalProperty.batch_size;
    const unsigned int num_of_pkts_per_beat = mem_data_width / axis_data_width;
    const unsigned int num_of_pkts = num_beats * num_of_pkts_per_beat;
    const unsigned int num_of_pkts_per_b = num_beats_per_b * num_of_pkts_per_beat;

#ifdef DEBUG_LOG
    printAccessRange(range, "common access range");
    printGridProp(arg0.originalProperty, "arg0_originalGridProp");
    printStencilConfig(read_stencilConfig, "read_stencilConfig");
#endif

    unsigned int total_iter_par_factor = 21;
    unsigned int adjusted_outer_iter = (outer_iter + total_iter_par_factor - 1) / total_iter_par_factor;

#ifdef DEBUG_LOG
    std::cout << "[DEBUG] Invoking TAPA mega-kernel in simulation mode..." << std::endl;
#endif

#ifdef DEBUG_LOG
    printf("==================================\n");
    printf("Invoke Parameters\n");
    printf("==================================\n");
    printf("num_beats: %d\n", num_beats);
    printf("num_of_pkts: %d\n", num_of_pkts);
    printf("num_beats_per_b: %d\n", num_beats_per_b);
    printf("num_of_pkts_per_b: %d\n", num_of_pkts_per_b);
    printf("loopback_itr: %d\n", adjusted_outer_iter-1);
    printf("adjusted_outer_iter: %d\n", adjusted_outer_iter);
    printf("read_stencilConfig.grid_size[0]: %d\n", read_stencilConfig.grid_size[0]);
    printf("read_stencilConfig.grid_size[1]: %d\n", read_stencilConfig.grid_size[1]);
    printf("read_stencilConfig.dim: %d\n", read_stencilConfig.dim);
    printf("read_stencilConfig.total_itr: %d\n", read_stencilConfig.total_itr);
    printf("read_stencilConfig.lower_limit[0]: %d\n", read_stencilConfig.lower_limit[0]);
    printf("read_stencilConfig.lower_limit[1]: %d\n", read_stencilConfig.lower_limit[1]);
    printf("read_stencilConfig.upper_limit[0]: %d\n", read_stencilConfig.upper_limit[0]);
    printf("read_stencilConfig.upper_limit[1]: %d\n", read_stencilConfig.upper_limit[1]);
    printf("read_stencilConfig.outer_loop_limit: %d\n", read_stencilConfig.outer_loop_limit);
    printf("read_stencilConfig.batch_size: %d\n", read_stencilConfig.batch_size);
    printf("==================================\n");
#endif 

    //Initiating split for tiled altHostBuffers
    //arg0.set_as_arg();

    ::tapa::invoke(sim_mega_kernel_0, ops::hls::FPGA::getInstance()->getProgramName().c_str(),
            num_beats, num_of_pkts, num_beats_per_b, num_of_pkts_per_b,
        adjusted_outer_iter-1, adjusted_outer_iter,
            read_stencilConfig.grid_size[0],
            read_stencilConfig.grid_size[1],
            read_stencilConfig.dim,
            read_stencilConfig.total_itr,
            read_stencilConfig.lower_limit[0],
            read_stencilConfig.lower_limit[1],
            read_stencilConfig.upper_limit[0],
            read_stencilConfig.upper_limit[1],
            read_stencilConfig.outer_loop_limit,
            read_stencilConfig.batch_size,
#ifdef OPS_TILING
            ::tapa::read_write_mmap<::tapa::vec_t<stencil_type, mem_vector_factor>>(
                    reinterpret_cast<::tapa::vec_t<stencil_type, mem_vector_factor>*>(arg0.altHostBuffers[0].data()),
                    arg0.altHostBuffers[0].size() / mem_vector_factor), 
#else
            ::tapa::read_write_mmap<::tapa::vec_t<stencil_type, mem_vector_factor>>(
                    reinterpret_cast<::tapa::vec_t<stencil_type, mem_vector_factor>*>(arg0.hostBuffer.data()),
                    arg0.hostBuffer.size() / mem_vector_factor), 
#endif
#ifdef OPS_TILING
            ::tapa::read_write_mmap<::tapa::vec_t<stencil_type, mem_vector_factor>>(
                    reinterpret_cast<::tapa::vec_t<stencil_type, mem_vector_factor>*>(arg1.altHostBuffers[0].data()),
                    arg1.altHostBuffers[0].size() / mem_vector_factor)
#else
            ::tapa::read_write_mmap<::tapa::vec_t<stencil_type, mem_vector_factor>>(
                    reinterpret_cast<::tapa::vec_t<stencil_type, mem_vector_factor>*>(arg1.hostBuffer.data()),
                    arg1.hostBuffer.size() / mem_vector_factor)
#endif
    );
}
#endif

void isl0(int outer_iter, int* ops_range,
            ops::hls::Grid<float>& arg0,
            ops::hls::Grid<float>& arg1
)
{
    ops::hls::AccessRange range;
    opsRange2hlsRange(2, ops_range, range, arg0.originalProperty);
#if !defined(TAPA_SW_EMU) && !defined(TAPA_HW_EMU)
    static  KernelWrapper_outerloop_0 kernelWrapper_inst;
    sendGrid(arg0);
    
    kernelWrapper_inst.run(range, outer_iter,
            arg0,
            arg1
    );
#else
    tapa_kernelwrapper_outerloop_0(range, outer_iter,
            arg0,
            arg1
    );
#endif

}
