Analysis & Synthesis report for final_project
Thu Dec 12 20:58:12 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |system_de2|avconf:avc|mSetup_ST
 10. State Machine - |system_de2|keycode_recognizer:key|state
 11. State Machine - |system_de2|PS2_Controller:pS2|s_ps2_transceiver
 12. State Machine - |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. State Machine - |system_de2|system:system|processor:processor|controller:controller|state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 23. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 24. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 25. Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram
 26. Source assignments for system:system|rom1:rom1|altsyncram:mem_rtl_0|altsyncram_clp1:auto_generated
 27. Source assignments for system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated
 28. Source assignments for system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated
 29. Source assignments for system:system|rom3:rom3|altsyncram:mem_rtl_0|altsyncram_dlp1:auto_generated
 30. Parameter Settings for User Entity Instance: system:system|processor:processor|controller:controller
 31. Parameter Settings for User Entity Instance: system:system|rom1:rom1
 32. Parameter Settings for User Entity Instance: system:system|rom2:rom2
 33. Parameter Settings for User Entity Instance: system:system|rom3:rom3
 34. Parameter Settings for User Entity Instance: PS2_Controller:pS2
 35. Parameter Settings for User Entity Instance: PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 36. Parameter Settings for User Entity Instance: keycode_recognizer:key
 37. Parameter Settings for User Entity Instance: vga_xy_controller:vga_xy_controller
 38. Parameter Settings for User Entity Instance: square_wave_osc:osc
 39. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 40. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 41. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 42. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 43. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 44. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 45. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 46. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 47. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 48. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 49. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 50. Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: avconf:avc
 52. Parameter Settings for Inferred Entity Instance: system:system|rom1:rom1|altsyncram:mem_rtl_0
 53. Parameter Settings for Inferred Entity Instance: system:system|ram1:ram1|altsyncram:ram_rtl_0
 54. Parameter Settings for Inferred Entity Instance: system:system|rom2:rom2|altsyncram:mem_rtl_0
 55. Parameter Settings for Inferred Entity Instance: system:system|rom3:rom3|altsyncram:mem_rtl_0
 56. scfifo Parameter Settings by Entity Instance
 57. altpll Parameter Settings by Entity Instance
 58. altsyncram Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"
 60. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
 61. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
 62. Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
 63. Port Connectivity Checks: "Audio_Controller:Audio_Controller"
 64. Port Connectivity Checks: "vga_xy_controller:vga_xy_controller"
 65. Port Connectivity Checks: "keycode_recognizer:key"
 66. Port Connectivity Checks: "PS2_Controller:pS2"
 67. Port Connectivity Checks: "system:system|ram1:ram1"
 68. Port Connectivity Checks: "system:system|processor:processor|datapath:datapath"
 69. Port Connectivity Checks: "system:system|processor:processor|controller:controller"
 70. Post-Synthesis Netlist Statistics for Top Partition
 71. Elapsed Time Per Partition
 72. Analysis & Synthesis Messages
 73. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 12 20:58:11 2019       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; final_project                               ;
; Top-level Entity Name              ; system_de2                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,049                                       ;
;     Total combinational functions  ; 956                                         ;
;     Dedicated logic registers      ; 509                                         ;
; Total registers                    ; 509                                         ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 238,592                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; system_de2         ; final_project      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; verilog/audio/square_wave_osc.v                 ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v                 ;         ;
; verilog/audio/I2C_Controller.v                  ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v                  ;         ;
; verilog/audio/avconf.v                          ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/avconf.v                          ;         ;
; verilog/audio/audio_time.v                      ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/audio_time.v                      ;         ;
; verilog/audio/audio_player.v                    ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/audio_player.v                    ;         ;
; verilog/audio/audio_counter.v                   ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/audio_counter.v                   ;         ;
; verilog/audio/Audio_Controller.v                ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v                ;         ;
; verilog/audio/Audio_Clock.v                     ; yes             ; User Wizard-Generated File                            ; G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v                     ;         ;
; verilog/audio/Altera_UP_SYNC_FIFO.v             ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v             ;         ;
; verilog/audio/Altera_UP_Clock_Edge.v            ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Clock_Edge.v            ;         ;
; verilog/audio/Altera_UP_Audio_Out_Serializer.v  ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Out_Serializer.v  ;         ;
; verilog/audio/Altera_UP_Audio_In_Deserializer.v ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v ;         ;
; verilog/audio/Altera_UP_Audio_Bit_Counter.v     ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Bit_Counter.v     ;         ;
; verilog/Altera_UP_PS2_Data_In.v                 ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Data_In.v                 ;         ;
; verilog/Altera_UP_PS2_Command_Out.v             ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Command_Out.v             ;         ;
; verilog/PS2_Controller.v                        ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/PS2_Controller.v                        ;         ;
; verilog/keycode_recognizer.v                    ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/keycode_recognizer.v                    ;         ;
; verilog/vga_xy_controller.v                     ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/vga_xy_controller.v                     ;         ;
; verilog/controller.v                            ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/controller.v                            ;         ;
; verilog/datapath.v                              ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/datapath.v                              ;         ;
; verilog/processor.v                             ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/processor.v                             ;         ;
; verilog/system.v                                ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/system.v                                ;         ;
; verilog/image_rom.v                             ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/image_rom.v                             ;         ;
; verilog/system_de2.v                            ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/system_de2.v                            ;         ;
; verilog/ker_rom.v                               ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/ker_rom.v                               ;         ;
; verilog/audio/musicrom.v                        ; yes             ; User Verilog HDL File                                 ; G:/Shared drives/logic/final_project/verilog/audio/musicrom.v                        ;         ;
; scfifo.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                    ;         ;
; a_regfifo.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                 ;         ;
; a_dpfifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                  ;         ;
; a_i2fifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                  ;         ;
; a_fffifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                  ;         ;
; a_f2fifo.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                  ;         ;
; aglobal180.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                ;         ;
; db/scfifo_n441.tdf                              ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/scfifo_n441.tdf                              ;         ;
; db/a_dpfifo_as31.tdf                            ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf                            ;         ;
; db/altsyncram_7tb1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf                          ;         ;
; db/cmpr_ks8.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/cmpr_ks8.tdf                                 ;         ;
; db/cntr_v9b.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/cntr_v9b.tdf                                 ;         ;
; db/cntr_ca7.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/cntr_ca7.tdf                                 ;         ;
; db/cntr_0ab.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/cntr_0ab.tdf                                 ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc         ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                   ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                 ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                    ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                    ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                  ;         ;
; db/altsyncram_clp1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/altsyncram_clp1.tdf                          ;         ;
; db/final_project.ram0_rom1_3af053.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/Shared drives/logic/final_project/db/final_project.ram0_rom1_3af053.hdl.mif       ;         ;
; db/decode_lsa.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/decode_lsa.tdf                               ;         ;
; db/decode_e8a.tdf                               ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/decode_e8a.tdf                               ;         ;
; db/mux_0nb.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/mux_0nb.tdf                                  ;         ;
; db/altsyncram_09d1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/altsyncram_09d1.tdf                          ;         ;
; db/altsyncram_alp1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/altsyncram_alp1.tdf                          ;         ;
; db/final_project.ram0_rom2_3af050.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/Shared drives/logic/final_project/db/final_project.ram0_rom2_3af050.hdl.mif       ;         ;
; db/altsyncram_dlp1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; G:/Shared drives/logic/final_project/db/altsyncram_dlp1.tdf                          ;         ;
; db/final_project.ram0_rom3_3af051.hdl.mif       ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/Shared drives/logic/final_project/db/final_project.ram0_rom3_3af051.hdl.mif       ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,049          ;
;                                             ;                ;
; Total combinational functions               ; 956            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 432            ;
;     -- 3 input functions                    ; 226            ;
;     -- <=2 input functions                  ; 298            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 734            ;
;     -- arithmetic mode                      ; 222            ;
;                                             ;                ;
; Total registers                             ; 509            ;
;     -- Dedicated logic registers            ; 509            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 47             ;
; Total memory bits                           ; 238592         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 518            ;
; Total fan-out                               ; 6843           ;
; Average fan-out                             ; 4.11           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                         ; Entity Name                    ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
; |system_de2                                                 ; 956 (1)             ; 509 (0)                   ; 238592      ; 0            ; 0       ; 0         ; 47   ; 0            ; |system_de2                                                                                                                                                                                                                                 ; system_de2                     ; work         ;
;    |Audio_Controller:Audio_Controller|                      ; 163 (2)             ; 110 (2)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller                                                                                                                                                                                               ; Audio_Controller               ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer| ; 161 (57)            ; 104 (38)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                           ; Altera_UP_Audio_Out_Serializer ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|  ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                         ; work         ;
;                |scfifo_n441:auto_generated|                 ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                               ; scfifo_n441                    ; work         ;
;                   |a_dpfifo_as31:dpfifo|                    ; 52 (29)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                          ; a_dpfifo_as31                  ; work         ;
;                      |altsyncram_7tb1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram  ; altsyncram_7tb1                ; work         ;
;                      |cntr_0ab:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr          ; cntr_0ab                       ; work         ;
;                      |cntr_ca7:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter   ; cntr_ca7                       ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb      ; cntr_v9b                       ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO| ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO            ; work         ;
;             |scfifo:Sync_FIFO|                              ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                         ; work         ;
;                |scfifo_n441:auto_generated|                 ; 52 (0)              ; 33 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated                                              ; scfifo_n441                    ; work         ;
;                   |a_dpfifo_as31:dpfifo|                    ; 52 (29)             ; 33 (13)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo                         ; a_dpfifo_as31                  ; work         ;
;                      |altsyncram_7tb1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ; altsyncram_7tb1                ; work         ;
;                      |cntr_0ab:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr         ; cntr_0ab                       ; work         ;
;                      |cntr_ca7:usedw_counter|               ; 8 (8)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter  ; cntr_ca7                       ; work         ;
;                      |cntr_v9b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb     ; cntr_v9b                       ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                          ; Altera_UP_Clock_Edge           ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; Altera_UP_Clock_Edge           ; work         ;
;       |Audio_Clock:Audio_Clock|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                       ; Audio_Clock                    ; work         ;
;          |altpll:altpll_component|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                               ; altpll                         ; work         ;
;    |PS2_Controller:pS2|                                     ; 32 (7)              ; 30 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|PS2_Controller:pS2                                                                                                                                                                                                              ; PS2_Controller                 ; work         ;
;       |Altera_UP_PS2_Data_In:PS2_Data_In|                   ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                            ; Altera_UP_PS2_Data_In          ; work         ;
;    |avconf:avc|                                             ; 187 (138)           ; 75 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|avconf:avc                                                                                                                                                                                                                      ; avconf                         ; work         ;
;       |I2C_Controller:u0|                                   ; 49 (49)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|avconf:avc|I2C_Controller:u0                                                                                                                                                                                                    ; I2C_Controller                 ; work         ;
;    |keycode_recognizer:key|                                 ; 15 (15)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|keycode_recognizer:key                                                                                                                                                                                                          ; keycode_recognizer             ; work         ;
;    |square_wave_osc:osc|                                    ; 42 (42)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|square_wave_osc:osc                                                                                                                                                                                                             ; square_wave_osc                ; work         ;
;    |system:system|                                          ; 469 (28)            ; 212 (7)                   ; 230400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system                                                                                                                                                                                                                   ; system                         ; work         ;
;       |audio_player:audio_player|                           ; 149 (13)            ; 86 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|audio_player:audio_player                                                                                                                                                                                         ; audio_player                   ; work         ;
;          |audio_counter:count|                              ; 6 (6)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|audio_player:audio_player|audio_counter:count                                                                                                                                                                     ; audio_counter                  ; work         ;
;          |audio_time:timer|                                 ; 32 (32)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|audio_player:audio_player|audio_time:timer                                                                                                                                                                        ; audio_time                     ; work         ;
;          |music1:music1|                                    ; 41 (41)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|audio_player:audio_player|music1:music1                                                                                                                                                                           ; music1                         ; work         ;
;          |music2:music2|                                    ; 31 (31)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|audio_player:audio_player|music2:music2                                                                                                                                                                           ; music2                         ; work         ;
;          |music3:music3|                                    ; 26 (26)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|audio_player:audio_player|music3:music3                                                                                                                                                                           ; music3                         ; work         ;
;       |ker1:ker1|                                           ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ker1:ker1                                                                                                                                                                                                         ; ker1                           ; work         ;
;       |ker3:ker3|                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ker3:ker3                                                                                                                                                                                                         ; ker3                           ; work         ;
;       |processor:processor|                                 ; 196 (0)             ; 102 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|processor:processor                                                                                                                                                                                               ; processor                      ; work         ;
;          |controller:controller|                            ; 30 (30)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|processor:processor|controller:controller                                                                                                                                                                         ; controller                     ; work         ;
;          |datapath:datapath|                                ; 166 (166)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|processor:processor|datapath:datapath                                                                                                                                                                             ; datapath                       ; work         ;
;       |ram1:ram1|                                           ; 30 (18)             ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ram1:ram1                                                                                                                                                                                                         ; ram1                           ; work         ;
;          |altsyncram:ram_rtl_0|                             ; 12 (0)              ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ram1:ram1|altsyncram:ram_rtl_0                                                                                                                                                                                    ; altsyncram                     ; work         ;
;             |altsyncram_09d1:auto_generated|                ; 12 (0)              ; 2 (2)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated                                                                                                                                                     ; altsyncram_09d1                ; work         ;
;                |decode_e8a:rden_decode_b|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|decode_e8a:rden_decode_b                                                                                                                            ; decode_e8a                     ; work         ;
;                |decode_lsa:decode2|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|decode_lsa:decode2                                                                                                                                  ; decode_lsa                     ; work         ;
;                |mux_0nb:mux3|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|mux_0nb:mux3                                                                                                                                        ; mux_0nb                        ; work         ;
;       |rom1:rom1|                                           ; 48 (36)             ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom1:rom1                                                                                                                                                                                                         ; rom1                           ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom1:rom1|altsyncram:mem_rtl_0                                                                                                                                                                                    ; altsyncram                     ; work         ;
;             |altsyncram_clp1:auto_generated|                ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom1:rom1|altsyncram:mem_rtl_0|altsyncram_clp1:auto_generated                                                                                                                                                     ; altsyncram_clp1                ; work         ;
;                |mux_0nb:mux4|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom1:rom1|altsyncram:mem_rtl_0|altsyncram_clp1:auto_generated|mux_0nb:mux4                                                                                                                                        ; mux_0nb                        ; work         ;
;                |mux_0nb:mux5|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom1:rom1|altsyncram:mem_rtl_0|altsyncram_clp1:auto_generated|mux_0nb:mux5                                                                                                                                        ; mux_0nb                        ; work         ;
;       |rom2:rom2|                                           ; 9 (0)               ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom2:rom2                                                                                                                                                                                                         ; rom2                           ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 9 (0)               ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom2:rom2|altsyncram:mem_rtl_0                                                                                                                                                                                    ; altsyncram                     ; work         ;
;             |altsyncram_alp1:auto_generated|                ; 9 (0)               ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated                                                                                                                                                     ; altsyncram_alp1                ; work         ;
;                |decode_e8a:rden_decode_b|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated|decode_e8a:rden_decode_b                                                                                                                            ; decode_e8a                     ; work         ;
;                |mux_0nb:mux4|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated|mux_0nb:mux4                                                                                                                                        ; mux_0nb                        ; work         ;
;       |rom3:rom3|                                           ; 6 (0)               ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom3:rom3                                                                                                                                                                                                         ; rom3                           ; work         ;
;          |altsyncram:mem_rtl_0|                             ; 6 (0)               ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom3:rom3|altsyncram:mem_rtl_0                                                                                                                                                                                    ; altsyncram                     ; work         ;
;             |altsyncram_dlp1:auto_generated|                ; 6 (0)               ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom3:rom3|altsyncram:mem_rtl_0|altsyncram_dlp1:auto_generated                                                                                                                                                     ; altsyncram_dlp1                ; work         ;
;                |mux_0nb:mux4|                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|rom3:rom3|altsyncram:mem_rtl_0|altsyncram_dlp1:auto_generated|mux_0nb:mux4                                                                                                                                        ; mux_0nb                        ; work         ;
;    |vga_xy_controller:vga_xy_controller|                    ; 47 (47)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|vga_xy_controller:vga_xy_controller                                                                                                                                                                                             ; vga_xy_controller              ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Name                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                      ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096  ; None                                      ;
; system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None                                      ;
; system:system|rom1:rom1|altsyncram:mem_rtl_0|altsyncram_clp1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; True Dual Port   ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; db/final_project.ram0_rom1_3af053.hdl.mif ;
; system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; True Dual Port   ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; db/final_project.ram0_rom2_3af050.hdl.mif ;
; system:system|rom3:rom3|altsyncram:mem_rtl_0|altsyncram_dlp1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; True Dual Port   ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; db/final_project.ram0_rom3_3af051.hdl.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |system_de2|avconf:avc|mSetup_ST                  ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|keycode_recognizer:key|state                                                                            ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+
; Name           ; state.S_E0F0XX ; state.S_E0XX ; state.S_F0XX ; state.S_XX ; state.S_E0F0 ; state.S_E0 ; state.S_F0 ; state.S_START ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+
; state.S_START  ; 0              ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 0             ;
; state.S_F0     ; 0              ; 0            ; 0            ; 0          ; 0            ; 0          ; 1          ; 1             ;
; state.S_E0     ; 0              ; 0            ; 0            ; 0          ; 0            ; 1          ; 0          ; 1             ;
; state.S_E0F0   ; 0              ; 0            ; 0            ; 0          ; 1            ; 0          ; 0          ; 1             ;
; state.S_XX     ; 0              ; 0            ; 0            ; 1          ; 0            ; 0          ; 0          ; 1             ;
; state.S_F0XX   ; 0              ; 0            ; 1            ; 0          ; 0            ; 0          ; 0          ; 1             ;
; state.S_E0XX   ; 0              ; 1            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1             ;
; state.S_E0F0XX ; 1              ; 0            ; 0            ; 0          ; 0            ; 0          ; 0          ; 1             ;
+----------------+----------------+--------------+--------------+------------+--------------+------------+------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|PS2_Controller:pS2|s_ps2_transceiver                                                                                                                                                                                             ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                        ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|system:system|processor:processor|controller:controller|state                                                                                                                             ;
+------------------+------------------+---------------+----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+------------+----------------+------------+
; Name             ; state.DIVIDE_KER ; state.INC_SUM ; state.INC_NINE ; state.INC_PIX ; state.INC_KER ; state.APPLY_KER ; state.LOAD_NINE ; state.READ_PIX ; state.READ_KER ; state.HOLD ; state.READ_KEY ; state.INIT ;
+------------------+------------------+---------------+----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+------------+----------------+------------+
; state.INIT       ; 0                ; 0             ; 0              ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0              ; 0          ;
; state.READ_KEY   ; 0                ; 0             ; 0              ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 1              ; 1          ;
; state.HOLD       ; 0                ; 0             ; 0              ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 1          ; 0              ; 1          ;
; state.READ_KER   ; 0                ; 0             ; 0              ; 0             ; 0             ; 0               ; 0               ; 0              ; 1              ; 0          ; 0              ; 1          ;
; state.READ_PIX   ; 0                ; 0             ; 0              ; 0             ; 0             ; 0               ; 0               ; 1              ; 0              ; 0          ; 0              ; 1          ;
; state.LOAD_NINE  ; 0                ; 0             ; 0              ; 0             ; 0             ; 0               ; 1               ; 0              ; 0              ; 0          ; 0              ; 1          ;
; state.APPLY_KER  ; 0                ; 0             ; 0              ; 0             ; 0             ; 1               ; 0               ; 0              ; 0              ; 0          ; 0              ; 1          ;
; state.INC_KER    ; 0                ; 0             ; 0              ; 0             ; 1             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0              ; 1          ;
; state.INC_PIX    ; 0                ; 0             ; 0              ; 1             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0              ; 1          ;
; state.INC_NINE   ; 0                ; 0             ; 1              ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0              ; 1          ;
; state.INC_SUM    ; 0                ; 1             ; 0              ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0              ; 1          ;
; state.DIVIDE_KER ; 1                ; 0             ; 0              ; 0             ; 0             ; 0               ; 0               ; 0              ; 0              ; 0          ; 0              ; 1          ;
+------------------+------------------+---------------+----------------+---------------+---------------+-----------------+-----------------+----------------+----------------+------------+----------------+------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; avconf:avc|LUT_DATA[8]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[2]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[9]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[1]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[7]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[0]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[10]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[4]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[11]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[3]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[6]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[5]                              ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[15]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[13]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[14]                             ; avconf:avc|Mux2     ; yes                    ;
; avconf:avc|LUT_DATA[12]                             ; avconf:avc|Mux2     ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                         ; Reason for Removal                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                                                                  ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6,7]                                                                                                                               ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6,7]                                                                                                                              ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                     ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff                                    ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|s_ker[2]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                               ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1..32]                                                                                                                                      ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                     ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                           ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                   ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                               ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                               ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                               ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]        ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6] ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]    ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff                                      ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|low_addressa[0..6]                            ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|rd_ptr_lsb                                    ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_0_dff                                ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_1_dff                                ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|usedw_is_2_dff                                ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[0..6]         ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0..6]  ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0..5]     ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                    ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0..4]                                                                                           ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                       ; Lost fanout                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:pS2|idle_counter[0..7]                                                                                                                                                                                                                 ; Lost fanout                                                                             ;
; avconf:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; avconf:avc|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|processor:processor|datapath:datapath|s_im[2]                                                                                                                                                                                           ; Merged with system:system|processor:processor|datapath:datapath|s_mus[2]                ;
; system:system|processor:processor|datapath:datapath|s_mus[1]                                                                                                                                                                                          ; Merged with system:system|processor:processor|datapath:datapath|s_im[1]                 ;
; system:system|processor:processor|datapath:datapath|s_mus[0]                                                                                                                                                                                          ; Merged with system:system|processor:processor|datapath:datapath|s_im[0]                 ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                                        ; Merged with PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; avconf:avc|I2C_Controller:u0|SD[20,21]                                                                                                                                                                                                                ; Merged with avconf:avc|I2C_Controller:u0|SD[18]                                         ;
; avconf:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                           ; Merged with avconf:avc|mI2C_DATA[18]                                                    ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|processor:processor|datapath:datapath|s_mus[2]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|processor:processor|datapath:datapath|s_ker[0,1]                                                                                                                                                                                        ; Lost fanout                                                                             ;
; system:system|audio_player:audio_player|music1:music1|dout[19]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music2:music2|dout[19]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music3:music3|dout[19]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music1:music1|dout[18]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music2:music2|dout[18]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music3:music3|dout[18]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music1:music1|dout[17]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music2:music2|dout[17]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|music3:music3|dout[17]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|ker1:ker1|dout[2,4]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|ker2:ker2|dout[1]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|audio_player:audio_player|note[17..19]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; square_wave_osc:osc|HALF_WAVELENGTH[17..19]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; system:system|processor:processor|datapath:datapath|s_ker[0]~1                                                                                                                                                                                        ; Merged with system:system|processor:processor|datapath:datapath|s_ker[1]~3              ;
; system:system|ker1:ker1|dout[3]                                                                                                                                                                                                                       ; Merged with system:system|ker2:ker2|dout[4]                                             ;
; system:system|ker2:ker2|dout[2,3]                                                                                                                                                                                                                     ; Merged with system:system|ker2:ker2|dout[4]                                             ;
; system:system|ker2:ker2|dout[0]                                                                                                                                                                                                                       ; Merged with system:system|ker3:ker3|dout[4]                                             ;
; system:system|ker3:ker3|dout[1,3]                                                                                                                                                                                                                     ; Merged with system:system|ker3:ker3|dout[4]                                             ;
; system:system|ker3:ker3|dout[0]                                                                                                                                                                                                                       ; Merged with system:system|ker3:ker3|dout[2]                                             ;
; system:system|ker1:ker1|dout[0]                                                                                                                                                                                                                       ; Merged with system:system|ker1:ker1|dout[1]                                             ;
; system:system|audio_player:audio_player|music1:music1|dout[16]                                                                                                                                                                                        ; Merged with system:system|audio_player:audio_player|music3:music3|dout[16]              ;
; system:system|audio_player:audio_player|music1:music1|dout[7]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music3:music3|dout[7]               ;
; system:system|audio_player:audio_player|music1:music1|dout[4]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[4]               ;
; system:system|audio_player:audio_player|music1:music1|dout[3]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[3]               ;
; system:system|audio_player:audio_player|music3:music3|dout[3]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[3]               ;
; system:system|audio_player:audio_player|music1:music1|dout[2]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[2]               ;
; system:system|audio_player:audio_player|music3:music3|dout[2]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[2]               ;
; system:system|audio_player:audio_player|music1:music1|dout[1]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[1]               ;
; system:system|audio_player:audio_player|music3:music3|dout[1]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[1]               ;
; system:system|audio_player:audio_player|music1:music1|dout[0]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[0]               ;
; system:system|audio_player:audio_player|music3:music3|dout[0]                                                                                                                                                                                         ; Merged with system:system|audio_player:audio_player|music2:music2|dout[0]               ;
; avconf:avc|mSetup_ST~9                                                                                                                                                                                                                                ; Lost fanout                                                                             ;
; avconf:avc|mSetup_ST~10                                                                                                                                                                                                                               ; Lost fanout                                                                             ;
; keycode_recognizer:key|state~2                                                                                                                                                                                                                        ; Lost fanout                                                                             ;
; keycode_recognizer:key|state~3                                                                                                                                                                                                                        ; Lost fanout                                                                             ;
; keycode_recognizer:key|state~4                                                                                                                                                                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:pS2|s_ps2_transceiver~2                                                                                                                                                                                                                ; Lost fanout                                                                             ;
; PS2_Controller:pS2|s_ps2_transceiver~3                                                                                                                                                                                                                ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                                      ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                                      ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                                      ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                                 ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                 ; Lost fanout                                                                             ;
; system:system|processor:processor|controller:controller|state~2                                                                                                                                                                                       ; Lost fanout                                                                             ;
; system:system|processor:processor|controller:controller|state~3                                                                                                                                                                                       ; Lost fanout                                                                             ;
; system:system|processor:processor|controller:controller|state~4                                                                                                                                                                                       ; Lost fanout                                                                             ;
; system:system|processor:processor|controller:controller|state~5                                                                                                                                                                                       ; Lost fanout                                                                             ;
; system:system|processor:processor|controller:controller|state~6                                                                                                                                                                                       ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1..13]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1..20]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1..17]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8]                                                                                                                                                                           ; Lost fanout                                                                             ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                                       ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[0][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[1][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[2][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[3][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[4][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[5][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[6][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[7][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[8][4]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[0][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[1][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[2][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[3][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[4][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[5][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[6][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[7][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[8][3]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[0][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[1][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[2][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[3][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[4][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[5][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[6][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[7][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[8][2]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[0][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[1][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[2][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[3][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[4][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[5][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[6][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[7][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|kernel[8][1]                                                                                                                                                                                      ; Lost fanout                                                                             ;
; system:system|kerq_dout[1..4]                                                                                                                                                                                                                         ; Lost fanout                                                                             ;
; system:system|ker2:ker2|dout[4]                                                                                                                                                                                                                       ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|sumb[1..4]                                                                                                                                                                                        ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|sumg[1..4]                                                                                                                                                                                        ; Lost fanout                                                                             ;
; system:system|processor:processor|datapath:datapath|sumr[1..4]                                                                                                                                                                                        ; Lost fanout                                                                             ;
; Total Number of Removed Registers = 324                                                                                                                                                                                                               ;                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA                                                                                                          ; Stuck at GND              ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT,                                                                                                                                       ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT,                                                                                                                                         ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[5],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[6],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[8],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[9],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[11],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[12],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[13],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[14],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[15],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[16],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17],                                                                                                                                                                  ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,                                                                                                                                        ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                                       ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK                                                                                                         ; Stuck at GND              ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[7],                                                                                                                                                                    ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[8],                                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[9],                                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[10],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[11],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[12],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[14],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[15],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[17],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[19],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[20]                                                                                                                                                                    ;
; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION                                                                                                 ; Stuck at GND              ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[7],                                                                                                                                                           ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[8],                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9],                                                                                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[10],                                                                                                                                                          ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[11],                                                                                                                                                          ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12],                                                                                                                                                          ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR,                                                                                                                                      ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                                                                                                                                                         ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[8],                                                                                                                                                                        ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                                                                                                                                                     ;
; Audio_Controller:Audio_Controller|audio_in_available                                                                                                                                                              ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6],                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7],                                                                                                                              ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6],                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7],                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff,                                  ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6], ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|full_dff,                                   ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6]   ;
; system:system|processor:processor|datapath:datapath|s_mus[2]                                                                                                                                                      ; Stuck at GND              ; system:system|audio_player:audio_player|note[19],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; system:system|audio_player:audio_player|note[18],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; system:system|audio_player:audio_player|note[17],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; square_wave_osc:osc|HALF_WAVELENGTH[19], square_wave_osc:osc|HALF_WAVELENGTH[18],                                                                                                                                                                   ;
;                                                                                                                                                                                                                   ;                           ; square_wave_osc:osc|HALF_WAVELENGTH[17]                                                                                                                                                                                                             ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                      ; Lost Fanouts              ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting,                                                                                                 ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[3],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[4],                                                                                           ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|last_test_clk,                                                                                                                                                    ;
;                                                                                                                                                                                                                   ;                           ; Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                      ;
; PS2_Controller:pS2|idle_counter[3]                                                                                                                                                                                ; Lost Fanouts              ; PS2_Controller:pS2|idle_counter[4], PS2_Controller:pS2|idle_counter[5],                                                                                                                                                                             ;
;                                                                                                                                                                                                                   ;                           ; PS2_Controller:pS2|idle_counter[6], PS2_Controller:pS2|idle_counter[7]                                                                                                                                                                              ;
; system:system|processor:processor|datapath:datapath|s_ker[2]                                                                                                                                                      ; Stuck at GND              ; system:system|processor:processor|datapath:datapath|s_ker[0],                                                                                                                                                                                       ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ; system:system|processor:processor|datapath:datapath|s_ker[1]                                                                                                                                                                                        ;
; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|empty_dff ; Lost Fanouts              ; Audio_Controller:Audio_Controller|done_adc_channel_sync                                                                                                                                                                                             ;
; avconf:avc|mI2C_DATA[23]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[23]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[19]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[19]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[17]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[17]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; avconf:avc|mI2C_DATA[16]                                                                                                                                                                                          ; Stuck at GND              ; avconf:avc|I2C_Controller:u0|SD[16]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; system:system|ker1:ker1|dout[4]                                                                                                                                                                                   ; Stuck at GND              ; system:system|ker2:ker2|dout[4]                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; PS2_Controller:pS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                     ; Stuck at GND              ; PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                       ;
;                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                                                                     ;
; system:system|processor:processor|datapath:datapath|kernel[0][4]                                                                                                                                                  ; Lost Fanouts              ; system:system|kerq_dout[4]                                                                                                                                                                                                                          ;
; system:system|processor:processor|datapath:datapath|kernel[0][3]                                                                                                                                                  ; Lost Fanouts              ; system:system|kerq_dout[3]                                                                                                                                                                                                                          ;
; system:system|processor:processor|datapath:datapath|kernel[0][2]                                                                                                                                                  ; Lost Fanouts              ; system:system|kerq_dout[2]                                                                                                                                                                                                                          ;
; system:system|processor:processor|datapath:datapath|kernel[0][1]                                                                                                                                                  ; Lost Fanouts              ; system:system|kerq_dout[1]                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 509   ;
; Number of registers using Synchronous Clear  ; 131   ;
; Number of registers using Synchronous Load   ; 99    ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 265   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; avconf:avc|I2C_Controller:u0|SD_COUNTER[0] ; 18      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[2] ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[3] ; 20      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[1] ; 17      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[4] ; 13      ;
; avconf:avc|I2C_Controller:u0|SD_COUNTER[5] ; 11      ;
; avconf:avc|I2C_Controller:u0|SCLK          ; 3       ;
; avconf:avc|I2C_Controller:u0|END           ; 5       ;
; avconf:avc|I2C_Controller:u0|SDO           ; 4       ;
; square_wave_osc:osc|HALF_WAVELENGTH[0]     ; 1       ;
; square_wave_osc:osc|HALF_WAVELENGTH[3]     ; 1       ;
; square_wave_osc:osc|HALF_WAVELENGTH[6]     ; 1       ;
; square_wave_osc:osc|HALF_WAVELENGTH[8]     ; 1       ;
; square_wave_osc:osc|HALF_WAVELENGTH[9]     ; 1       ;
; square_wave_osc:osc|HALF_WAVELENGTH[12]    ; 1       ;
; square_wave_osc:osc|HALF_WAVELENGTH[14]    ; 1       ;
; Total number of inverted registers = 16    ;         ;
+--------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+-----------------------------------------+-----------------------------------+------+
; Register Name                           ; Megafunction                      ; Type ;
+-----------------------------------------+-----------------------------------+------+
; system:system|rom1:rom1|dout_vga[0..2]  ; system:system|rom1:rom1|mem_rtl_0 ; RAM  ;
; system:system|rom1:rom1|dout_proc[0..2] ; system:system|rom1:rom1|mem_rtl_0 ; RAM  ;
; system:system|ram1:ram1|dout_vga[0..2]  ; system:system|ram1:ram1|ram_rtl_0 ; RAM  ;
; system:system|rom2:rom2|dout_vga[0..2]  ; system:system|rom2:rom2|mem_rtl_0 ; RAM  ;
; system:system|rom2:rom2|dout_proc[0..2] ; system:system|rom2:rom2|mem_rtl_0 ; RAM  ;
; system:system|rom3:rom3|dout_vga[0..2]  ; system:system|rom3:rom3|mem_rtl_0 ; RAM  ;
; system:system|rom3:rom3|dout_proc[0..2] ; system:system|rom3:rom3|mem_rtl_0 ; RAM  ;
+-----------------------------------------+-----------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[5]                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|pix_y_addr[6]                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|pix_x_addr[6]                                            ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |system_de2|system:system|audio_player:audio_player|note[14]                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system_de2|system:system|kerq_dout[4]                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |system_de2|system:system|kerq_dout[3]                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |system_de2|vga_xy_controller:vga_xy_controller|yCounter[9]                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |system_de2|square_wave_osc:osc|count[10]                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |system_de2|system:system|audio_player:audio_player|audio_counter:count|addr[0]                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|nine[3]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|sumnine[3]                                               ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[9]                     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[16]                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |system_de2|PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                           ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|nine_y_addr[1]                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|nine_x_addr[5]                                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_de2|system:system|vga_dout[0]                                                                                    ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |system_de2|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23] ;
; 257:1              ; 2 bits    ; 342 LEs       ; 4 LEs                ; 338 LEs                ; Yes        ; |system_de2|system:system|processor:processor|datapath:datapath|s_im[1]                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_de2|avconf:avc|I2C_Controller:u0|SD_COUNTER[0]                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |system_de2|system:system|processor:processor|datapath:datapath|Mux3                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for system:system|rom1:rom1|altsyncram:mem_rtl_0|altsyncram_clp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for system:system|ram1:ram1|altsyncram:ram_rtl_0|altsyncram_09d1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for system:system|rom2:rom2|altsyncram:mem_rtl_0|altsyncram_alp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for system:system|rom3:rom3|altsyncram:mem_rtl_0|altsyncram_dlp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|processor:processor|controller:controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; INIT           ; 00000 ; Unsigned Binary                                                             ;
; READ_KEY       ; 00001 ; Unsigned Binary                                                             ;
; HOLD           ; 00100 ; Unsigned Binary                                                             ;
; READ_KER       ; 00101 ; Unsigned Binary                                                             ;
; READ_PIX       ; 00110 ; Unsigned Binary                                                             ;
; LOAD_NINE      ; 00111 ; Unsigned Binary                                                             ;
; APPLY_KER      ; 01000 ; Unsigned Binary                                                             ;
; INC_KER        ; 01001 ; Unsigned Binary                                                             ;
; INC_PIX        ; 01010 ; Unsigned Binary                                                             ;
; INC_NINE       ; 01011 ; Unsigned Binary                                                             ;
; INC_SUM        ; 01100 ; Unsigned Binary                                                             ;
; DIVIDE_KER     ; 01101 ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|rom1:rom1 ;
+----------------+-------------------+---------------------------------+
; Parameter Name ; Value             ; Type                            ;
+----------------+-------------------+---------------------------------+
; IMAGE_FILE     ; testpicture1b.mem ; String                          ;
+----------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|rom2:rom2 ;
+----------------+--------------+--------------------------------------+
; Parameter Name ; Value        ; Type                                 ;
+----------------+--------------+--------------------------------------+
; IMAGE_FILE     ; zepplinb.mem ; String                               ;
+----------------+--------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|rom3:rom3 ;
+----------------+-----------+-----------------------------------------+
; Parameter Name ; Value     ; Type                                    ;
+----------------+-----------+-----------------------------------------+
; IMAGE_FILE     ; yodab.mem ; String                                  ;
+----------------+-----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:pS2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keycode_recognizer:key ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; S_START        ; 000   ; Unsigned Binary                            ;
; S_F0           ; 001   ; Unsigned Binary                            ;
; S_E0           ; 010   ; Unsigned Binary                            ;
; S_E0F0         ; 011   ; Unsigned Binary                            ;
; S_XX           ; 100   ; Unsigned Binary                            ;
; S_F0XX         ; 101   ; Unsigned Binary                            ;
; S_E0XX         ; 110   ; Unsigned Binary                            ;
; S_E0F0XX       ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_xy_controller:vga_xy_controller ;
+------------------------+------------+--------------------------------------------+
; Parameter Name         ; Value      ; Type                                       ;
+------------------------+------------+--------------------------------------------+
; BITS_PER_COLOR_CHANNEL ; 1          ; Signed Integer                             ;
; MONOCHROME             ; FALSE      ; String                                     ;
; RESOLUTION             ; 160x120    ; String                                     ;
; C_VERT_NUM_PIXELS      ; 0111100000 ; Unsigned Binary                            ;
; C_VERT_SYNC_START      ; 0111101001 ; Unsigned Binary                            ;
; C_VERT_SYNC_END        ; 0111101010 ; Unsigned Binary                            ;
; C_VERT_TOTAL_COUNT     ; 1000001101 ; Unsigned Binary                            ;
; C_HORZ_NUM_PIXELS      ; 1010000000 ; Unsigned Binary                            ;
; C_HORZ_SYNC_START      ; 1010010000 ; Unsigned Binary                            ;
; C_HORZ_SYNC_END        ; 1011101111 ; Unsigned Binary                            ;
; C_HORZ_TOTAL_COUNT     ; 1100100000 ; Unsigned Binary                            ;
+------------------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: square_wave_osc:osc    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; AMPLITUDE      ; 00000000100110001001011010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                      ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                            ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                           ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                             ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                               ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                               ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                               ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                          ;
+------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                       ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                             ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                             ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                             ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                             ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                    ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                    ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                    ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                    ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                    ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                                        ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                                              ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                                              ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                                                                                                              ;
; LPM_WIDTHU              ; 7            ; Signed Integer                                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                                                     ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                                                     ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_n441  ; Untyped                                                                                                                                                     ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                           ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                        ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                        ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                        ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                        ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                        ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                        ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                        ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                        ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                        ;
; LOCK_LOW                      ; 1                             ; Untyped                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                        ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                        ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                        ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                        ;
; BANDWIDTH                     ; 0                             ; Untyped                                                        ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                        ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                        ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                        ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                        ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                        ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                 ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                        ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                        ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                 ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                        ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                        ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                        ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                        ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                        ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                        ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                        ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                        ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                        ;
; VCO_MIN                       ; 0                             ; Untyped                                                        ;
; VCO_MAX                       ; 0                             ; Untyped                                                        ;
; VCO_CENTER                    ; 0                             ; Untyped                                                        ;
; PFD_MIN                       ; 0                             ; Untyped                                                        ;
; PFD_MAX                       ; 0                             ; Untyped                                                        ;
; M_INITIAL                     ; 0                             ; Untyped                                                        ;
; M                             ; 0                             ; Untyped                                                        ;
; N                             ; 1                             ; Untyped                                                        ;
; M2                            ; 1                             ; Untyped                                                        ;
; N2                            ; 1                             ; Untyped                                                        ;
; SS                            ; 1                             ; Untyped                                                        ;
; C0_HIGH                       ; 0                             ; Untyped                                                        ;
; C1_HIGH                       ; 0                             ; Untyped                                                        ;
; C2_HIGH                       ; 0                             ; Untyped                                                        ;
; C3_HIGH                       ; 0                             ; Untyped                                                        ;
; C4_HIGH                       ; 0                             ; Untyped                                                        ;
; C5_HIGH                       ; 0                             ; Untyped                                                        ;
; C6_HIGH                       ; 0                             ; Untyped                                                        ;
; C7_HIGH                       ; 0                             ; Untyped                                                        ;
; C8_HIGH                       ; 0                             ; Untyped                                                        ;
; C9_HIGH                       ; 0                             ; Untyped                                                        ;
; C0_LOW                        ; 0                             ; Untyped                                                        ;
; C1_LOW                        ; 0                             ; Untyped                                                        ;
; C2_LOW                        ; 0                             ; Untyped                                                        ;
; C3_LOW                        ; 0                             ; Untyped                                                        ;
; C4_LOW                        ; 0                             ; Untyped                                                        ;
; C5_LOW                        ; 0                             ; Untyped                                                        ;
; C6_LOW                        ; 0                             ; Untyped                                                        ;
; C7_LOW                        ; 0                             ; Untyped                                                        ;
; C8_LOW                        ; 0                             ; Untyped                                                        ;
; C9_LOW                        ; 0                             ; Untyped                                                        ;
; C0_INITIAL                    ; 0                             ; Untyped                                                        ;
; C1_INITIAL                    ; 0                             ; Untyped                                                        ;
; C2_INITIAL                    ; 0                             ; Untyped                                                        ;
; C3_INITIAL                    ; 0                             ; Untyped                                                        ;
; C4_INITIAL                    ; 0                             ; Untyped                                                        ;
; C5_INITIAL                    ; 0                             ; Untyped                                                        ;
; C6_INITIAL                    ; 0                             ; Untyped                                                        ;
; C7_INITIAL                    ; 0                             ; Untyped                                                        ;
; C8_INITIAL                    ; 0                             ; Untyped                                                        ;
; C9_INITIAL                    ; 0                             ; Untyped                                                        ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                        ;
; C0_PH                         ; 0                             ; Untyped                                                        ;
; C1_PH                         ; 0                             ; Untyped                                                        ;
; C2_PH                         ; 0                             ; Untyped                                                        ;
; C3_PH                         ; 0                             ; Untyped                                                        ;
; C4_PH                         ; 0                             ; Untyped                                                        ;
; C5_PH                         ; 0                             ; Untyped                                                        ;
; C6_PH                         ; 0                             ; Untyped                                                        ;
; C7_PH                         ; 0                             ; Untyped                                                        ;
; C8_PH                         ; 0                             ; Untyped                                                        ;
; C9_PH                         ; 0                             ; Untyped                                                        ;
; L0_HIGH                       ; 1                             ; Untyped                                                        ;
; L1_HIGH                       ; 1                             ; Untyped                                                        ;
; G0_HIGH                       ; 1                             ; Untyped                                                        ;
; G1_HIGH                       ; 1                             ; Untyped                                                        ;
; G2_HIGH                       ; 1                             ; Untyped                                                        ;
; G3_HIGH                       ; 1                             ; Untyped                                                        ;
; E0_HIGH                       ; 1                             ; Untyped                                                        ;
; E1_HIGH                       ; 1                             ; Untyped                                                        ;
; E2_HIGH                       ; 1                             ; Untyped                                                        ;
; E3_HIGH                       ; 1                             ; Untyped                                                        ;
; L0_LOW                        ; 1                             ; Untyped                                                        ;
; L1_LOW                        ; 1                             ; Untyped                                                        ;
; G0_LOW                        ; 1                             ; Untyped                                                        ;
; G1_LOW                        ; 1                             ; Untyped                                                        ;
; G2_LOW                        ; 1                             ; Untyped                                                        ;
; G3_LOW                        ; 1                             ; Untyped                                                        ;
; E0_LOW                        ; 1                             ; Untyped                                                        ;
; E1_LOW                        ; 1                             ; Untyped                                                        ;
; E2_LOW                        ; 1                             ; Untyped                                                        ;
; E3_LOW                        ; 1                             ; Untyped                                                        ;
; L0_INITIAL                    ; 1                             ; Untyped                                                        ;
; L1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G0_INITIAL                    ; 1                             ; Untyped                                                        ;
; G1_INITIAL                    ; 1                             ; Untyped                                                        ;
; G2_INITIAL                    ; 1                             ; Untyped                                                        ;
; G3_INITIAL                    ; 1                             ; Untyped                                                        ;
; E0_INITIAL                    ; 1                             ; Untyped                                                        ;
; E1_INITIAL                    ; 1                             ; Untyped                                                        ;
; E2_INITIAL                    ; 1                             ; Untyped                                                        ;
; E3_INITIAL                    ; 1                             ; Untyped                                                        ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                        ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                        ;
; L0_PH                         ; 0                             ; Untyped                                                        ;
; L1_PH                         ; 0                             ; Untyped                                                        ;
; G0_PH                         ; 0                             ; Untyped                                                        ;
; G1_PH                         ; 0                             ; Untyped                                                        ;
; G2_PH                         ; 0                             ; Untyped                                                        ;
; G3_PH                         ; 0                             ; Untyped                                                        ;
; E0_PH                         ; 0                             ; Untyped                                                        ;
; E1_PH                         ; 0                             ; Untyped                                                        ;
; E2_PH                         ; 0                             ; Untyped                                                        ;
; E3_PH                         ; 0                             ; Untyped                                                        ;
; M_PH                          ; 0                             ; Untyped                                                        ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                        ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                        ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                        ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                        ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                        ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                        ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                        ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                        ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                        ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                        ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                        ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                        ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                        ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                        ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                        ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                        ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                        ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                        ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                        ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                        ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                        ;
; CBXI_PARAMETER                ; NOTHING                       ; Untyped                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                        ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                        ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                 ;
+-------------------------------+-------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: avconf:avc ;
+-----------------+-----------+---------------------------+
; Parameter Name  ; Value     ; Type                      ;
+-----------------+-----------+---------------------------+
; USE_MIC_INPUT   ; 0         ; Unsigned Binary           ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary           ;
; CLK_Freq        ; 50000000  ; Signed Integer            ;
; I2C_Freq        ; 20000     ; Signed Integer            ;
; LUT_SIZE        ; 50        ; Signed Integer            ;
; SET_LIN_L       ; 0         ; Signed Integer            ;
; SET_LIN_R       ; 1         ; Signed Integer            ;
; SET_HEAD_L      ; 2         ; Signed Integer            ;
; SET_HEAD_R      ; 3         ; Signed Integer            ;
; A_PATH_CTRL     ; 4         ; Signed Integer            ;
; D_PATH_CTRL     ; 5         ; Signed Integer            ;
; POWER_ON        ; 6         ; Signed Integer            ;
; SET_FORMAT      ; 7         ; Signed Integer            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer            ;
; SET_ACTIVE      ; 9         ; Signed Integer            ;
; SET_VIDEO       ; 10        ; Signed Integer            ;
+-----------------+-----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|rom1:rom1|altsyncram:mem_rtl_0   ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ; Untyped        ;
; WIDTH_A                            ; 3                                         ; Untyped        ;
; WIDTHAD_A                          ; 15                                        ; Untyped        ;
; NUMWORDS_A                         ; 19200                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 3                                         ; Untyped        ;
; WIDTHAD_B                          ; 15                                        ; Untyped        ;
; NUMWORDS_B                         ; 19200                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/final_project.ram0_rom1_3af053.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_clp1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|ram1:ram1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 3                    ; Untyped                           ;
; WIDTHAD_A                          ; 15                   ; Untyped                           ;
; NUMWORDS_A                         ; 19200                ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 3                    ; Untyped                           ;
; WIDTHAD_B                          ; 15                   ; Untyped                           ;
; NUMWORDS_B                         ; 19200                ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_09d1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|rom2:rom2|altsyncram:mem_rtl_0   ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ; Untyped        ;
; WIDTH_A                            ; 3                                         ; Untyped        ;
; WIDTHAD_A                          ; 15                                        ; Untyped        ;
; NUMWORDS_A                         ; 19200                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 3                                         ; Untyped        ;
; WIDTHAD_B                          ; 15                                        ; Untyped        ;
; NUMWORDS_B                         ; 19200                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/final_project.ram0_rom2_3af050.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_alp1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: system:system|rom3:rom3|altsyncram:mem_rtl_0   ;
+------------------------------------+-------------------------------------------+----------------+
; Parameter Name                     ; Value                                     ; Type           ;
+------------------------------------+-------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ; Untyped        ;
; WIDTH_A                            ; 3                                         ; Untyped        ;
; WIDTHAD_A                          ; 15                                        ; Untyped        ;
; NUMWORDS_A                         ; 19200                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped        ;
; WIDTH_B                            ; 3                                         ; Untyped        ;
; WIDTHAD_B                          ; 15                                        ; Untyped        ;
; NUMWORDS_B                         ; 19200                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped        ;
; INIT_FILE                          ; db/final_project.ram0_rom3_3af051.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_dlp1                           ; Untyped        ;
+------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                        ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
; Entity Instance            ; Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 32                                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                      ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Name                          ; Value                                                                             ;
+-------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                 ;
; Entity Instance               ; Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                            ;
;     -- PLL_TYPE               ; AUTO                                                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                 ;
+-------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 4                                            ;
; Entity Instance                           ; system:system|rom1:rom1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                            ;
;     -- NUMWORDS_A                         ; 19200                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 3                                            ;
;     -- NUMWORDS_B                         ; 19200                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; system:system|ram1:ram1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 3                                            ;
;     -- NUMWORDS_A                         ; 19200                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 3                                            ;
;     -- NUMWORDS_B                         ; 19200                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; system:system|rom2:rom2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                            ;
;     -- NUMWORDS_A                         ; 19200                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 3                                            ;
;     -- NUMWORDS_B                         ; 19200                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; system:system|rom3:rom3|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                            ;
;     -- NUMWORDS_A                         ; 19200                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 3                                            ;
;     -- NUMWORDS_B                         ; 19200                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "avconf:avc|I2C_Controller:u0"                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+----------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                  ;
+--------+--------+----------+----------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                   ;
; locked ; Output ; Info     ; Explicitly unconnected                                   ;
+--------+--------+----------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                              ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"                         ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Audio_Controller:Audio_Controller"                                                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clear_audio_in_memory  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; read_audio_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clear_audio_out_memory ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; left_channel_audio_in  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; right_channel_audio_in ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; audio_in_available     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_xy_controller:vga_xy_controller"                                                                                                                                                    ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; resetn     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; resetn[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keycode_recognizer:key"                                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; ext           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; keycode_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:pS2"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system|ram1:ram1"                                                                                      ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dout_proc ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system|processor:processor|datapath:datapath"                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pix_val  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; conv_pix ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system|processor:processor|controller:controller"                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; en_ker ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 509                         ;
;     CLR               ; 8                           ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 141                         ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 18                          ;
;     ENA SCLR SLD      ; 31                          ;
;     ENA SLD           ; 60                          ;
;     SCLR              ; 66                          ;
;     SLD               ; 2                           ;
;     plain             ; 152                         ;
; cycloneiii_io_obuf    ; 6                           ;
; cycloneiii_lcell_comb ; 957                         ;
;     arith             ; 222                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 182                         ;
;         3 data inputs ; 39                          ;
;     normal            ; 735                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 187                         ;
;         4 data inputs ; 432                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 100                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.51                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 12 20:57:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/square_wave_osc.v
    Info (12023): Found entity 1: square_wave_osc File: G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/avconf.v
    Info (12023): Found entity 1: avconf File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/audio_time.v
    Info (12023): Found entity 1: audio_time File: G:/Shared drives/logic/final_project/verilog/audio/audio_time.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/audio_player.v
    Info (12023): Found entity 1: audio_player File: G:/Shared drives/logic/final_project/verilog/audio/audio_player.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/audio_counter.v
    Info (12023): Found entity 1: audio_counter File: G:/Shared drives/logic/final_project/verilog/audio/audio_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/audio/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file verilog/hexdigit.v
    Info (12023): Found entity 1: hexdigit File: G:/Shared drives/logic/final_project/verilog/hexdigit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file verilog/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: G:/Shared drives/logic/final_project/verilog/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file verilog/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: G:/Shared drives/logic/final_project/verilog/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/keycode_recognizer.v
    Info (12023): Found entity 1: keycode_recognizer File: G:/Shared drives/logic/final_project/verilog/keycode_recognizer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_xy_controller.v
    Info (12023): Found entity 1: vga_xy_controller File: G:/Shared drives/logic/final_project/verilog/vga_xy_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/controller.v
    Info (12023): Found entity 1: controller File: G:/Shared drives/logic/final_project/verilog/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/datapath.v
    Info (12023): Found entity 1: datapath File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/processor.v
    Info (12023): Found entity 1: processor File: G:/Shared drives/logic/final_project/verilog/processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system.v
    Info (12023): Found entity 1: system File: G:/Shared drives/logic/final_project/verilog/system.v Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file verilog/image_rom.v
    Info (12023): Found entity 1: rom1 File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 1
    Info (12023): Found entity 2: ram1 File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 29
    Info (12023): Found entity 3: ram2 File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 64
    Info (12023): Found entity 4: rom2 File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 101
    Info (12023): Found entity 5: rom3 File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system_tb.v
    Info (12023): Found entity 1: system_tb File: G:/Shared drives/logic/final_project/verilog/system_tb.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at system_de2.v(126): ignored dangling comma in List of Port Connections File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 126
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system_de2.v
    Info (12023): Found entity 1: system_de2 File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file verilog/ker_rom.v
    Info (12023): Found entity 1: ker1 File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 1
    Info (12023): Found entity 2: ker2 File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 27
    Info (12023): Found entity 3: ker3 File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 53
Info (12021): Found 3 design units, including 3 entities, in source file verilog/audio/musicrom.v
    Info (12023): Found entity 1: music1 File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 1
    Info (12023): Found entity 2: music2 File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 49
    Info (12023): Found entity 3: music3 File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at system_tb.v(20): created implicit net for "vga_x" File: G:/Shared drives/logic/final_project/verilog/system_tb.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at system_tb.v(21): created implicit net for "vga_y" File: G:/Shared drives/logic/final_project/verilog/system_tb.v Line: 21
Info (12127): Elaborating entity "system_de2" for the top level hierarchy
Info (12128): Elaborating entity "system" for hierarchy "system:system" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 43
Info (12128): Elaborating entity "processor" for hierarchy "system:system|processor:processor" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 101
Info (12128): Elaborating entity "controller" for hierarchy "system:system|processor:processor|controller:controller" File: G:/Shared drives/logic/final_project/verilog/processor.v Line: 81
Warning (10034): Output port "en_ker" at controller.v(11) has no driver File: G:/Shared drives/logic/final_project/verilog/controller.v Line: 11
Info (12128): Elaborating entity "datapath" for hierarchy "system:system|processor:processor|datapath:datapath" File: G:/Shared drives/logic/final_project/verilog/processor.v Line: 126
Warning (10230): Verilog HDL assignment warning at datapath.v(118): truncated value with size 32 to match size of target (4) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 118
Warning (10230): Verilog HDL assignment warning at datapath.v(127): truncated value with size 32 to match size of target (7) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 127
Warning (10230): Verilog HDL assignment warning at datapath.v(130): truncated value with size 32 to match size of target (8) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 130
Warning (10230): Verilog HDL assignment warning at datapath.v(145): truncated value with size 32 to match size of target (4) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 145
Warning (10230): Verilog HDL assignment warning at datapath.v(157): truncated value with size 32 to match size of target (7) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 157
Warning (10230): Verilog HDL assignment warning at datapath.v(158): truncated value with size 32 to match size of target (8) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 158
Warning (10230): Verilog HDL assignment warning at datapath.v(161): truncated value with size 32 to match size of target (8) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 161
Warning (10230): Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (8) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 169
Warning (10230): Verilog HDL assignment warning at datapath.v(169): truncated value with size 32 to match size of target (7) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 169
Warning (10230): Verilog HDL assignment warning at datapath.v(195): truncated value with size 32 to match size of target (4) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 195
Warning (10230): Verilog HDL assignment warning at datapath.v(206): truncated value with size 32 to match size of target (1) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 206
Warning (10230): Verilog HDL assignment warning at datapath.v(207): truncated value with size 32 to match size of target (1) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 207
Warning (10230): Verilog HDL assignment warning at datapath.v(208): truncated value with size 32 to match size of target (1) File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 208
Warning (10034): Output port "pix_val" at datapath.v(51) has no driver File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 51
Warning (10034): Output port "conv_pix" at datapath.v(54) has no driver File: G:/Shared drives/logic/final_project/verilog/datapath.v Line: 54
Info (12128): Elaborating entity "audio_player" for hierarchy "system:system|audio_player:audio_player" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 110
Info (12128): Elaborating entity "audio_time" for hierarchy "system:system|audio_player:audio_player|audio_time:timer" File: G:/Shared drives/logic/final_project/verilog/audio/audio_player.v Line: 39
Warning (10230): Verilog HDL assignment warning at audio_time.v(18): truncated value with size 32 to match size of target (24) File: G:/Shared drives/logic/final_project/verilog/audio/audio_time.v Line: 18
Info (12128): Elaborating entity "audio_counter" for hierarchy "system:system|audio_player:audio_player|audio_counter:count" File: G:/Shared drives/logic/final_project/verilog/audio/audio_player.v Line: 47
Info (12128): Elaborating entity "music1" for hierarchy "system:system|audio_player:audio_player|music1:music1" File: G:/Shared drives/logic/final_project/verilog/audio/audio_player.v Line: 54
Warning (10030): Net "memarray.data_a" at musicrom.v(7) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 7
Warning (10030): Net "memarray.waddr_a" at musicrom.v(7) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 7
Warning (10030): Net "memarray.we_a" at musicrom.v(7) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 7
Info (12128): Elaborating entity "music2" for hierarchy "system:system|audio_player:audio_player|music2:music2" File: G:/Shared drives/logic/final_project/verilog/audio/audio_player.v Line: 60
Warning (10030): Net "memarray.data_a" at musicrom.v(55) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 55
Warning (10030): Net "memarray.waddr_a" at musicrom.v(55) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 55
Warning (10030): Net "memarray.we_a" at musicrom.v(55) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 55
Info (12128): Elaborating entity "music3" for hierarchy "system:system|audio_player:audio_player|music3:music3" File: G:/Shared drives/logic/final_project/verilog/audio/audio_player.v Line: 66
Warning (10030): Net "memarray.data_a" at musicrom.v(103) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 103
Warning (10030): Net "memarray.waddr_a" at musicrom.v(103) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 103
Warning (10030): Net "memarray.we_a" at musicrom.v(103) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 103
Info (12128): Elaborating entity "rom1" for hierarchy "system:system|rom1:rom1" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 126
Warning (10230): Verilog HDL assignment warning at image_rom.v(14): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 14
Warning (10230): Verilog HDL assignment warning at image_rom.v(15): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 15
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(1): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 1
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(2): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 2
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(3): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 3
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(4): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 4
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(5): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 5
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(6): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 6
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(7): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 7
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(8): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 8
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(9): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 9
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(10): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 10
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(11): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 11
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(12): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 12
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(13): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 13
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(14): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 14
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(15): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 15
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(16): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 16
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(17): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 17
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(18): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 18
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(19): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 19
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(20): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 20
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(21): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 21
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(22): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 22
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(23): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 23
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(24): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 24
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(25): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 25
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(26): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 26
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(27): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 27
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(28): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 28
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(29): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 29
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(30): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 30
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(31): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 31
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(32): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 32
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(33): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 33
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(34): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 34
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(35): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 35
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(36): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 36
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(37): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 37
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(38): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 38
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(39): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 39
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(40): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 40
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(41): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 41
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(42): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 42
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(43): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 43
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(44): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 44
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(45): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 45
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(46): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 46
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(47): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 47
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(48): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 48
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(49): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 49
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(50): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 50
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(51): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 51
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(52): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 52
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(53): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 53
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(54): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 54
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(55): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 55
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(56): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 56
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(57): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 57
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(58): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 58
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(59): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 59
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(60): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 60
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(61): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 61
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(62): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 62
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(63): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 63
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(64): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 64
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(65): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 65
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(66): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 66
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(67): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 67
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(68): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 68
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(69): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 69
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(70): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 70
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(71): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 71
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(72): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 72
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(73): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 73
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(74): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 74
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(75): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 75
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(76): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 76
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(77): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 77
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(78): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 78
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(79): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 79
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(80): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 80
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(81): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 81
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(82): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 82
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(83): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 83
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(84): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 84
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(85): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 85
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(86): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 86
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(87): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 87
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(88): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 88
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(89): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 89
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(90): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 90
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(91): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 91
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(92): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 92
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(93): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 93
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(94): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 94
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(95): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 95
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(96): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 96
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(97): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 97
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(98): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 98
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(99): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 99
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(100): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 100
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(101): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 101
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(102): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 102
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(103): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 103
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(104): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 104
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(105): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 105
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(106): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 106
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(107): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 107
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(108): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 108
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(109): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 109
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(110): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 110
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(111): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 111
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(112): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 112
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(113): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 113
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(114): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 114
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(115): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 115
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(116): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 116
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(117): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 117
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(118): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 118
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(119): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 119
Warning (10230): Verilog HDL assignment warning at testpicture1b.mem(120): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/testpicture1b.mem Line: 120
Warning (10030): Net "mem.data_a" at image_rom.v(17) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 17
Warning (10030): Net "mem.waddr_a" at image_rom.v(17) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 17
Warning (10030): Net "mem.we_a" at image_rom.v(17) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 17
Info (12128): Elaborating entity "ram1" for hierarchy "system:system|ram1:ram1" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 139
Warning (10230): Verilog HDL assignment warning at image_rom.v(44): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 44
Warning (10230): Verilog HDL assignment warning at image_rom.v(45): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 45
Info (12128): Elaborating entity "rom2" for hierarchy "system:system|rom2:rom2" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 151
Warning (10230): Verilog HDL assignment warning at image_rom.v(114): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 114
Warning (10230): Verilog HDL assignment warning at image_rom.v(115): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 115
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(1): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 1
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(2): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 2
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(3): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 3
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(4): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 4
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(5): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 5
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(6): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 6
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(7): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 7
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(8): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 8
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(9): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 9
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(10): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 10
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(11): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 11
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(12): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 12
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(13): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 13
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(14): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 14
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(15): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 15
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(16): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 16
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(17): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 17
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(18): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 18
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(19): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 19
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(20): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 20
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(21): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 21
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(22): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 22
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(23): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 23
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(24): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 24
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(25): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 25
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(26): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 26
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(27): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 27
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(28): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 28
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(29): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 29
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(30): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 30
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(31): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 31
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(32): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 32
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(33): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 33
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(34): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 34
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(35): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 35
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(36): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 36
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(37): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 37
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(38): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 38
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(39): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 39
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(40): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 40
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(41): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 41
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(42): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 42
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(43): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 43
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(44): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 44
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(45): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 45
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(46): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 46
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(47): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 47
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(48): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 48
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(49): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 49
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(50): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 50
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(51): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 51
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(52): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 52
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(53): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 53
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(54): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 54
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(55): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 55
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(56): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 56
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(57): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 57
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(58): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 58
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(59): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 59
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(60): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 60
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(61): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 61
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(62): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 62
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(63): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 63
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(64): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 64
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(65): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 65
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(66): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 66
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(67): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 67
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(68): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 68
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(69): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 69
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(70): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 70
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(71): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 71
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(72): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 72
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(73): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 73
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(74): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 74
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(75): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 75
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(76): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 76
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(77): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 77
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(78): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 78
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(79): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 79
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(80): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 80
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(81): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 81
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(82): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 82
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(83): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 83
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(84): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 84
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(85): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 85
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(86): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 86
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(87): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 87
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(88): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 88
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(89): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 89
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(90): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 90
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(91): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 91
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(92): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 92
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(93): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 93
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(94): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 94
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(95): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 95
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(96): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 96
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(97): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 97
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(98): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 98
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(99): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 99
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(100): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 100
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(101): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 101
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(102): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 102
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(103): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 103
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(104): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 104
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(105): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 105
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(106): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 106
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(107): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 107
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(108): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 108
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(109): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 109
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(110): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 110
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(111): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 111
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(112): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 112
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(113): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 113
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(114): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 114
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(115): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 115
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(116): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 116
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(117): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 117
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(118): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 118
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(119): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 119
Warning (10230): Verilog HDL assignment warning at zepplinb.mem(120): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/zepplinb.mem Line: 120
Warning (10030): Net "mem.data_a" at image_rom.v(117) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 117
Warning (10030): Net "mem.waddr_a" at image_rom.v(117) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 117
Warning (10030): Net "mem.we_a" at image_rom.v(117) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 117
Info (12128): Elaborating entity "rom3" for hierarchy "system:system|rom3:rom3" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 162
Warning (10230): Verilog HDL assignment warning at image_rom.v(142): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 142
Warning (10230): Verilog HDL assignment warning at image_rom.v(143): truncated value with size 32 to match size of target (15) File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 143
Warning (10230): Verilog HDL assignment warning at yodab.mem(1): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 1
Warning (10230): Verilog HDL assignment warning at yodab.mem(2): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 2
Warning (10230): Verilog HDL assignment warning at yodab.mem(3): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 3
Warning (10230): Verilog HDL assignment warning at yodab.mem(4): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 4
Warning (10230): Verilog HDL assignment warning at yodab.mem(5): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 5
Warning (10230): Verilog HDL assignment warning at yodab.mem(6): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 6
Warning (10230): Verilog HDL assignment warning at yodab.mem(7): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 7
Warning (10230): Verilog HDL assignment warning at yodab.mem(8): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 8
Warning (10230): Verilog HDL assignment warning at yodab.mem(9): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 9
Warning (10230): Verilog HDL assignment warning at yodab.mem(10): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 10
Warning (10230): Verilog HDL assignment warning at yodab.mem(11): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 11
Warning (10230): Verilog HDL assignment warning at yodab.mem(12): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 12
Warning (10230): Verilog HDL assignment warning at yodab.mem(13): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 13
Warning (10230): Verilog HDL assignment warning at yodab.mem(14): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 14
Warning (10230): Verilog HDL assignment warning at yodab.mem(15): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 15
Warning (10230): Verilog HDL assignment warning at yodab.mem(16): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 16
Warning (10230): Verilog HDL assignment warning at yodab.mem(17): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 17
Warning (10230): Verilog HDL assignment warning at yodab.mem(18): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 18
Warning (10230): Verilog HDL assignment warning at yodab.mem(19): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 19
Warning (10230): Verilog HDL assignment warning at yodab.mem(20): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 20
Warning (10230): Verilog HDL assignment warning at yodab.mem(21): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 21
Warning (10230): Verilog HDL assignment warning at yodab.mem(22): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 22
Warning (10230): Verilog HDL assignment warning at yodab.mem(23): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 23
Warning (10230): Verilog HDL assignment warning at yodab.mem(24): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 24
Warning (10230): Verilog HDL assignment warning at yodab.mem(25): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 25
Warning (10230): Verilog HDL assignment warning at yodab.mem(26): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 26
Warning (10230): Verilog HDL assignment warning at yodab.mem(27): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 27
Warning (10230): Verilog HDL assignment warning at yodab.mem(28): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 28
Warning (10230): Verilog HDL assignment warning at yodab.mem(29): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 29
Warning (10230): Verilog HDL assignment warning at yodab.mem(30): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 30
Warning (10230): Verilog HDL assignment warning at yodab.mem(31): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 31
Warning (10230): Verilog HDL assignment warning at yodab.mem(32): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 32
Warning (10230): Verilog HDL assignment warning at yodab.mem(33): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 33
Warning (10230): Verilog HDL assignment warning at yodab.mem(34): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 34
Warning (10230): Verilog HDL assignment warning at yodab.mem(35): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 35
Warning (10230): Verilog HDL assignment warning at yodab.mem(36): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 36
Warning (10230): Verilog HDL assignment warning at yodab.mem(37): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 37
Warning (10230): Verilog HDL assignment warning at yodab.mem(38): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 38
Warning (10230): Verilog HDL assignment warning at yodab.mem(39): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 39
Warning (10230): Verilog HDL assignment warning at yodab.mem(40): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 40
Warning (10230): Verilog HDL assignment warning at yodab.mem(41): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 41
Warning (10230): Verilog HDL assignment warning at yodab.mem(42): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 42
Warning (10230): Verilog HDL assignment warning at yodab.mem(43): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 43
Warning (10230): Verilog HDL assignment warning at yodab.mem(44): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 44
Warning (10230): Verilog HDL assignment warning at yodab.mem(45): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 45
Warning (10230): Verilog HDL assignment warning at yodab.mem(46): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 46
Warning (10230): Verilog HDL assignment warning at yodab.mem(47): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 47
Warning (10230): Verilog HDL assignment warning at yodab.mem(48): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 48
Warning (10230): Verilog HDL assignment warning at yodab.mem(49): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 49
Warning (10230): Verilog HDL assignment warning at yodab.mem(50): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 50
Warning (10230): Verilog HDL assignment warning at yodab.mem(51): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 51
Warning (10230): Verilog HDL assignment warning at yodab.mem(52): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 52
Warning (10230): Verilog HDL assignment warning at yodab.mem(53): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 53
Warning (10230): Verilog HDL assignment warning at yodab.mem(54): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 54
Warning (10230): Verilog HDL assignment warning at yodab.mem(55): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 55
Warning (10230): Verilog HDL assignment warning at yodab.mem(56): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 56
Warning (10230): Verilog HDL assignment warning at yodab.mem(57): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 57
Warning (10230): Verilog HDL assignment warning at yodab.mem(58): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 58
Warning (10230): Verilog HDL assignment warning at yodab.mem(59): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 59
Warning (10230): Verilog HDL assignment warning at yodab.mem(60): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 60
Warning (10230): Verilog HDL assignment warning at yodab.mem(61): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 61
Warning (10230): Verilog HDL assignment warning at yodab.mem(62): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 62
Warning (10230): Verilog HDL assignment warning at yodab.mem(63): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 63
Warning (10230): Verilog HDL assignment warning at yodab.mem(64): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 64
Warning (10230): Verilog HDL assignment warning at yodab.mem(65): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 65
Warning (10230): Verilog HDL assignment warning at yodab.mem(66): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 66
Warning (10230): Verilog HDL assignment warning at yodab.mem(67): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 67
Warning (10230): Verilog HDL assignment warning at yodab.mem(68): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 68
Warning (10230): Verilog HDL assignment warning at yodab.mem(69): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 69
Warning (10230): Verilog HDL assignment warning at yodab.mem(70): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 70
Warning (10230): Verilog HDL assignment warning at yodab.mem(71): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 71
Warning (10230): Verilog HDL assignment warning at yodab.mem(72): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 72
Warning (10230): Verilog HDL assignment warning at yodab.mem(73): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 73
Warning (10230): Verilog HDL assignment warning at yodab.mem(74): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 74
Warning (10230): Verilog HDL assignment warning at yodab.mem(75): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 75
Warning (10230): Verilog HDL assignment warning at yodab.mem(76): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 76
Warning (10230): Verilog HDL assignment warning at yodab.mem(77): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 77
Warning (10230): Verilog HDL assignment warning at yodab.mem(78): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 78
Warning (10230): Verilog HDL assignment warning at yodab.mem(79): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 79
Warning (10230): Verilog HDL assignment warning at yodab.mem(80): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 80
Warning (10230): Verilog HDL assignment warning at yodab.mem(81): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 81
Warning (10230): Verilog HDL assignment warning at yodab.mem(82): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 82
Warning (10230): Verilog HDL assignment warning at yodab.mem(83): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 83
Warning (10230): Verilog HDL assignment warning at yodab.mem(84): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 84
Warning (10230): Verilog HDL assignment warning at yodab.mem(85): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 85
Warning (10230): Verilog HDL assignment warning at yodab.mem(86): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 86
Warning (10230): Verilog HDL assignment warning at yodab.mem(87): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 87
Warning (10230): Verilog HDL assignment warning at yodab.mem(88): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 88
Warning (10230): Verilog HDL assignment warning at yodab.mem(89): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 89
Warning (10230): Verilog HDL assignment warning at yodab.mem(90): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 90
Warning (10230): Verilog HDL assignment warning at yodab.mem(91): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 91
Warning (10230): Verilog HDL assignment warning at yodab.mem(92): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 92
Warning (10230): Verilog HDL assignment warning at yodab.mem(93): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 93
Warning (10230): Verilog HDL assignment warning at yodab.mem(94): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 94
Warning (10230): Verilog HDL assignment warning at yodab.mem(95): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 95
Warning (10230): Verilog HDL assignment warning at yodab.mem(96): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 96
Warning (10230): Verilog HDL assignment warning at yodab.mem(97): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 97
Warning (10230): Verilog HDL assignment warning at yodab.mem(98): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 98
Warning (10230): Verilog HDL assignment warning at yodab.mem(99): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 99
Warning (10230): Verilog HDL assignment warning at yodab.mem(100): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 100
Warning (10230): Verilog HDL assignment warning at yodab.mem(101): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 101
Warning (10230): Verilog HDL assignment warning at yodab.mem(102): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 102
Warning (10230): Verilog HDL assignment warning at yodab.mem(103): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 103
Warning (10230): Verilog HDL assignment warning at yodab.mem(104): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 104
Warning (10230): Verilog HDL assignment warning at yodab.mem(105): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 105
Warning (10230): Verilog HDL assignment warning at yodab.mem(106): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 106
Warning (10230): Verilog HDL assignment warning at yodab.mem(107): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 107
Warning (10230): Verilog HDL assignment warning at yodab.mem(108): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 108
Warning (10230): Verilog HDL assignment warning at yodab.mem(109): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 109
Warning (10230): Verilog HDL assignment warning at yodab.mem(110): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 110
Warning (10230): Verilog HDL assignment warning at yodab.mem(111): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 111
Warning (10230): Verilog HDL assignment warning at yodab.mem(112): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 112
Warning (10230): Verilog HDL assignment warning at yodab.mem(113): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 113
Warning (10230): Verilog HDL assignment warning at yodab.mem(114): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 114
Warning (10230): Verilog HDL assignment warning at yodab.mem(115): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 115
Warning (10230): Verilog HDL assignment warning at yodab.mem(116): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 116
Warning (10230): Verilog HDL assignment warning at yodab.mem(117): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 117
Warning (10230): Verilog HDL assignment warning at yodab.mem(118): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 118
Warning (10230): Verilog HDL assignment warning at yodab.mem(119): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 119
Warning (10230): Verilog HDL assignment warning at yodab.mem(120): truncated value with size 4 to match size of target (3) File: G:/Shared drives/logic/final_project/verilog/yodab.mem Line: 120
Warning (10030): Net "mem.data_a" at image_rom.v(145) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 145
Warning (10030): Net "mem.waddr_a" at image_rom.v(145) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 145
Warning (10030): Net "mem.we_a" at image_rom.v(145) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 145
Info (12128): Elaborating entity "ker1" for hierarchy "system:system|ker1:ker1" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 170
Warning (10030): Net "mem_array.data_a" at ker_rom.v(7) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 7
Warning (10030): Net "mem_array.waddr_a" at ker_rom.v(7) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 7
Warning (10030): Net "mem_array.we_a" at ker_rom.v(7) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 7
Info (12128): Elaborating entity "ker2" for hierarchy "system:system|ker2:ker2" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 176
Warning (10030): Net "mem_array.data_a" at ker_rom.v(33) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 33
Warning (10030): Net "mem_array.waddr_a" at ker_rom.v(33) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 33
Warning (10030): Net "mem_array.we_a" at ker_rom.v(33) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 33
Info (12128): Elaborating entity "ker3" for hierarchy "system:system|ker3:ker3" File: G:/Shared drives/logic/final_project/verilog/system.v Line: 182
Warning (10030): Net "mem_array.data_a" at ker_rom.v(59) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 59
Warning (10030): Net "mem_array.waddr_a" at ker_rom.v(59) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 59
Warning (10030): Net "mem_array.we_a" at ker_rom.v(59) has no driver or initial value, using a default initial value '0' File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 59
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:pS2" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 63
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:pS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: G:/Shared drives/logic/final_project/verilog/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:pS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: G:/Shared drives/logic/final_project/verilog/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "keycode_recognizer" for hierarchy "keycode_recognizer:key" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 75
Info (12128): Elaborating entity "vga_xy_controller" for hierarchy "vga_xy_controller:vga_xy_controller" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 92
Info (12128): Elaborating entity "square_wave_osc" for hierarchy "square_wave_osc:osc" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 108
Warning (10230): Verilog HDL assignment warning at square_wave_osc.v(26): truncated value with size 32 to match size of target (20) File: G:/Shared drives/logic/final_project/verilog/audio/square_wave_osc.v Line: 26
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "Audio_Controller:Audio_Controller" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 126
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: G:/Shared drives/logic/final_project/verilog/audio/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_n441.tdf
    Info (12023): Found entity 1: scfifo_n441 File: G:/Shared drives/logic/final_project/db/scfifo_n441.tdf Line: 24
Info (12128): Elaborating entity "scfifo_n441" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_as31.tdf
    Info (12023): Found entity 1: a_dpfifo_as31 File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_as31" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo" File: G:/Shared drives/logic/final_project/db/scfifo_n441.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7tb1.tdf
    Info (12023): Found entity 1: altsyncram_7tb1 File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7tb1" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram" File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8 File: G:/Shared drives/logic/final_project/db/cmpr_ks8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:almost_full_comparer" File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cmpr_ks8:three_comparison" File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf
    Info (12023): Found entity 1: cntr_v9b File: G:/Shared drives/logic/final_project/db/cntr_v9b.tdf Line: 25
Info (12128): Elaborating entity "cntr_v9b" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_v9b:rd_ptr_msb" File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf
    Info (12023): Found entity 1: cntr_ca7 File: G:/Shared drives/logic/final_project/db/cntr_ca7.tdf Line: 25
Info (12128): Elaborating entity "cntr_ca7" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_ca7:usedw_counter" File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab File: G:/Shared drives/logic/final_project/db/cntr_0ab.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|cntr_0ab:wr_ptr" File: G:/Shared drives/logic/final_project/db/a_dpfifo_as31.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: G:/Shared drives/logic/final_project/verilog/audio/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "avconf" for hierarchy "avconf:avc" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 133
Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 119
Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[0]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[1]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[2]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[3]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[4]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[5]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[6]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[7]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[8]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[9]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[10]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[11]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[12]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[13]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[14]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (10041): Inferred latch for "LUT_DATA[15]" at avconf.v(130) File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "avconf:avc|I2C_Controller:u0" File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 84
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v Line: 90
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 967
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[0]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 37
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[1]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 67
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[2]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 97
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[3]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 127
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[4]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 157
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[5]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 187
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[6]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 217
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[7]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 247
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[8]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 277
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[9]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 307
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[10]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 337
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[11]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 367
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[12]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 397
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[13]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 427
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[14]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 457
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[15]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 487
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[16]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 517
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[17]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 547
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[18]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 577
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[19]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 607
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[20]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 637
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[21]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 667
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[22]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 697
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[23]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 727
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[24]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 757
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[25]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 787
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[26]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 817
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[27]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 847
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[28]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 877
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[29]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 907
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[30]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 937
        Warning (14320): Synthesized away node "Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_n441:auto_generated|a_dpfifo_as31:dpfifo|altsyncram_7tb1:FIFOram|q_b[31]" File: G:/Shared drives/logic/final_project/db/altsyncram_7tb1.tdf Line: 967
Warning (276027): Inferred dual-clock RAM node "system:system|ram1:ram1|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 7 instances of uninferred RAM logic
    Info (276007): RAM logic "system:system|ram1:ram1|ram" is uninferred due to asynchronous read logic File: G:/Shared drives/logic/final_project/verilog/image_rom.v Line: 47
    Info (276004): RAM logic "system:system|audio_player:audio_player|music1:music1|memarray" is uninferred due to inappropriate RAM size File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 7
    Info (276004): RAM logic "system:system|audio_player:audio_player|music2:music2|memarray" is uninferred due to inappropriate RAM size File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 55
    Info (276004): RAM logic "system:system|audio_player:audio_player|music3:music3|memarray" is uninferred due to inappropriate RAM size File: G:/Shared drives/logic/final_project/verilog/audio/musicrom.v Line: 103
    Info (276004): RAM logic "system:system|ker1:ker1|mem_array" is uninferred due to inappropriate RAM size File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 7
    Info (276004): RAM logic "system:system|ker2:ker2|mem_array" is uninferred due to inappropriate RAM size File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 33
    Info (276004): RAM logic "system:system|ker3:ker3|mem_array" is uninferred due to inappropriate RAM size File: G:/Shared drives/logic/final_project/verilog/ker_rom.v Line: 59
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File "G:/Shared drives/logic/final_project/db/final_project.ram0_music1_e56f973e.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File "G:/Shared drives/logic/final_project/db/final_project.ram0_music2_e56f973f.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (31) in the Memory Initialization File "G:/Shared drives/logic/final_project/db/final_project.ram0_music3_e56f973c.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File "G:/Shared drives/logic/final_project/db/final_project.ram0_ker1_36dc60.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File "G:/Shared drives/logic/final_project/db/final_project.ram0_ker2_36dc67.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (9) in the Memory Initialization File "G:/Shared drives/logic/final_project/db/final_project.ram0_ker3_36dc66.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|rom1:rom1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter NUMWORDS_B set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_rom1_3af053.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|ram1:ram1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 19200
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|rom2:rom2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter NUMWORDS_B set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_rom2_3af050.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system:system|rom3:rom3|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to BIDIR_DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter NUMWORDS_B set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_REG_B set to CLOCK1
        Info (286033): Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_project.ram0_rom3_3af051.hdl.mif
Info (12130): Elaborated megafunction instantiation "system:system|rom1:rom1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:system|rom1:rom1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_rom1_3af053.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_clp1.tdf
    Info (12023): Found entity 1: altsyncram_clp1 File: G:/Shared drives/logic/final_project/db/altsyncram_clp1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: G:/Shared drives/logic/final_project/db/decode_lsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: G:/Shared drives/logic/final_project/db/decode_e8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: G:/Shared drives/logic/final_project/db/mux_0nb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "system:system|ram1:ram1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system:system|ram1:ram1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09d1.tdf
    Info (12023): Found entity 1: altsyncram_09d1 File: G:/Shared drives/logic/final_project/db/altsyncram_09d1.tdf Line: 33
Info (12130): Elaborated megafunction instantiation "system:system|rom2:rom2|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:system|rom2:rom2|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_rom2_3af050.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_alp1.tdf
    Info (12023): Found entity 1: altsyncram_alp1 File: G:/Shared drives/logic/final_project/db/altsyncram_alp1.tdf Line: 33
Info (12130): Elaborated megafunction instantiation "system:system|rom3:rom3|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system:system|rom3:rom3|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_project.ram0_rom3_3af051.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlp1.tdf
    Info (12023): Found entity 1: altsyncram_dlp1 File: G:/Shared drives/logic/final_project/db/altsyncram_dlp1.tdf Line: 33
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch avconf:avc|LUT_DATA[8] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[2] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[9] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[1] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[7] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[0] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[10] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[4] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[11] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[3] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[6] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[5] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[15] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[2] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[13] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[3] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[14] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[4] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Warning (13012): Latch avconf:avc|LUT_DATA[12] has unsafe behavior File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 130
    Warning (13013): Ports D and ENA on the latch are fed by the same signal avconf:avc|LUT_INDEX[5] File: G:/Shared drives/logic/final_project/verilog/audio/avconf.v Line: 97
Info (13000): Registers with preset signals will power-up high File: G:/Shared drives/logic/final_project/verilog/audio/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 22
Info (286030): Timing-Driven Synthesis is running
Info (17049): 194 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/Shared drives/logic/final_project/output_files/final_project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: G:/Shared drives/logic/final_project/verilog/system_de2.v Line: 8
Info (21057): Implemented 1230 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 1082 logic cells
    Info (21064): Implemented 100 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 534 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Thu Dec 12 20:58:12 2019
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/Shared drives/logic/final_project/output_files/final_project.map.smsg.


