$date
	Sun Oct 23 05:17:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#640220
b1100 !
1"
#640222
b1100 &
b1100 %
1$
#640223
0"
#640226
b110 &
b110 %
#640230
b11 &
b11 %
#640234
b1010 &
b1010 %
#640238
b101 &
b101 %
#640242
b10000 &
b10000 %
#640246
b1000 &
b1000 %
#640250
b100 &
b100 %
#640254
b10 &
b10 %
#640258
b1 &
b1 %
1#
#640262
b0 &
0#
b0 %
0$
#1679359
b1101 !
1"
#1679362
b1101 &
b1101 %
1$
#1679363
0"
#1679366
b101000 &
b101000 %
#1679370
b10100 &
b10100 %
#1679374
b1010 &
b1010 %
#1679378
b101 &
b101 %
#1679382
b10000 &
b10000 %
#1679386
b1000 &
b1000 %
#1679390
b100 &
b100 %
#1679394
b10 &
b10 %
#1679398
b1 &
1#
b1 %
#1679402
b0 &
b0 %
0#
0$
#2620554
b1 &
b1 %
1$
b1 !
1"
#2620555
0"
#2620558
1#
#2620562
b0 &
b0 %
0#
0$
#4500012
