// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/06/2016 15:25:39"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	clk,
	rst,
	pINPUT,
	dadoMemoria,
	enderecoMemoria,
	pOUTPUT,
	SelJMP,
	SelDesv,
	Wr,
	selDtWr,
	dadoWr,
	addRegWr,
	addR1,
	addR2,
	R1,
	R2,
	LdOUTPUT,
	ResultULA,
	estado,
	OUT0,
	OUT1,
	OUT2,
	OUT3,
	OUT4,
	OUT5,
	OUT6,
	OUT7);
input 	clk;
input 	rst;
input 	[7:0] pINPUT;
output 	[15:0] dadoMemoria;
output 	[7:0] enderecoMemoria;
output 	[7:0] pOUTPUT;
output 	SelJMP;
output 	SelDesv;
output 	Wr;
output 	[1:0] selDtWr;
output 	[7:0] dadoWr;
output 	[2:0] addRegWr;
output 	[2:0] addR1;
output 	[2:0] addR2;
output 	[7:0] R1;
output 	[7:0] R2;
output 	LdOUTPUT;
output 	[7:0] ResultULA;
output 	[2:0] estado;
output 	[7:0] OUT0;
output 	[7:0] OUT1;
output 	[7:0] OUT2;
output 	[7:0] OUT3;
output 	[7:0] OUT4;
output 	[7:0] OUT5;
output 	[7:0] OUT6;
output 	[7:0] OUT7;

// Design Ports Information
// dadoMemoria[0]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[1]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[2]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[3]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[6]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[7]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[8]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[9]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[10]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[11]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[12]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[13]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[14]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoMemoria[15]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[1]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[2]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[3]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[4]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[5]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[6]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// enderecoMemoria[7]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[0]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[1]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[2]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[3]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[4]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[6]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pOUTPUT[7]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SelJMP	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SelDesv	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Wr	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selDtWr[0]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// selDtWr[1]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[0]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[1]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[2]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[4]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[5]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dadoWr[7]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[0]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[1]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addRegWr[2]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[0]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[1]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR1[2]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[0]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[1]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// addR2[2]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[0]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[2]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[3]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[4]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[6]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R1[7]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[0]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[1]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[3]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[4]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[5]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[6]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R2[7]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LdOUTPUT	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[0]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[1]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[3]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[5]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[6]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ResultULA[7]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[0]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[1]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// estado[2]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[1]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[2]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[3]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[4]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[5]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[6]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT0[7]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[0]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[1]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[2]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[4]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[5]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT1[7]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[0]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[1]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[3]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[4]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[5]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[6]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT2[7]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[1]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[2]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[3]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[4]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[5]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[6]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT3[7]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[0]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[1]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[2]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[3]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[4]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[5]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[6]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT4[7]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[0]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[1]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[2]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[3]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[4]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[5]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[6]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT5[7]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[0]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[1]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[2]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[3]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[4]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[5]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT6[7]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[2]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[3]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[4]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[5]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT7[7]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[0]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[1]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[2]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[3]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[4]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[5]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[6]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// pINPUT[7]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \somador1|result[0]~0_combout ;
wire \somador2|result[4]~8_combout ;
wire \ctrl|SelRegWr~regout ;
wire \ctrl|LdPC~regout ;
wire \ctrl|SelRegWr~0_combout ;
wire \ctrl|SelRegWr~1_combout ;
wire \ctrl|SelRegWr~2_combout ;
wire \bancoRegistradores|registers[7][1]~regout ;
wire \bancoRegistradores|registers[2][1]~regout ;
wire \bancoRegistradores|registers[1][1]~regout ;
wire \bancoRegistradores|Mux6~2_combout ;
wire \bancoRegistradores|Mux6~3_combout ;
wire \bancoRegistradores|registers[7][4]~regout ;
wire \bancoRegistradores|registers[2][4]~regout ;
wire \bancoRegistradores|registers[0][4]~regout ;
wire \bancoRegistradores|registers[6][5]~regout ;
wire \bancoRegistradores|Mux2~0_combout ;
wire \bancoRegistradores|registers[7][5]~regout ;
wire \bancoRegistradores|Mux2~1_combout ;
wire \bancoRegistradores|Mux2~2_combout ;
wire \bancoRegistradores|registers[4][6]~regout ;
wire \bancoRegistradores|Mux1~0_combout ;
wire \bancoRegistradores|Mux1~1_combout ;
wire \bancoRegistradores|Mux15~0_combout ;
wire \ula|Add0~1_combout ;
wire \ula|Add0~9_combout ;
wire \ula|Add0~15_combout ;
wire \ula|Add0~18_combout ;
wire \ula|Add0~21_combout ;
wire \ula|Add0~26_combout ;
wire \ula|Add0~32_combout ;
wire \ula|Add0~36_combout ;
wire \ula|Add0~39_combout ;
wire \ula|Add0~44_combout ;
wire \ctrl|LdPC~0_combout ;
wire \bancoRegistradores|registers~19_combout ;
wire \bancoRegistradores|registers~20_combout ;
wire \bancoRegistradores|registers~21_combout ;
wire \bancoRegistradores|registers~43_combout ;
wire \bancoRegistradores|registers~44_combout ;
wire \bancoRegistradores|registers~46_combout ;
wire \bancoRegistradores|registers~49_combout ;
wire \bancoRegistradores|registers~51_combout ;
wire \bancoRegistradores|registers~58_combout ;
wire \ctrl|LdPC~clkctrl_outclk ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \ctrl|estado[0]~0_combout ;
wire \rst~combout ;
wire \rst~clkctrl_outclk ;
wire \ctrl|Mux9~0_combout ;
wire \somador1|result[0]~1 ;
wire \somador1|result[1]~2_combout ;
wire \somador2|result[0]~1 ;
wire \somador2|result[1]~2_combout ;
wire \regPC|dadoOut[1]~1_combout ;
wire \somador1|result[1]~3 ;
wire \somador1|result[2]~4_combout ;
wire \somador2|result[1]~3 ;
wire \somador2|result[2]~4_combout ;
wire \regPC|dadoOut[2]~2_combout ;
wire \somador1|result[2]~5 ;
wire \somador1|result[3]~6_combout ;
wire \somador2|result[2]~5 ;
wire \somador2|result[3]~6_combout ;
wire \regPC|dadoOut[3]~3_combout ;
wire \somador1|result[3]~7 ;
wire \somador1|result[4]~8_combout ;
wire \regPC|dadoOut[4]~4_combout ;
wire \somador1|result[4]~9 ;
wire \somador1|result[5]~10_combout ;
wire \somador2|result[3]~7 ;
wire \somador2|result[4]~9 ;
wire \somador2|result[5]~10_combout ;
wire \regPC|dadoOut[5]~5_combout ;
wire \somador1|result[5]~11 ;
wire \somador1|result[6]~12_combout ;
wire \somador2|result[5]~11 ;
wire \somador2|result[6]~12_combout ;
wire \regPC|dadoOut[6]~6_combout ;
wire \somador1|result[6]~13 ;
wire \somador1|result[7]~14_combout ;
wire \somador2|result[6]~13 ;
wire \somador2|result[7]~14_combout ;
wire \regPC|dadoOut[7]~7_combout ;
wire \ctrl|WideOr3~0_combout ;
wire \ctrl|Mux10~1_combout ;
wire \ctrl|Mux10~0_combout ;
wire \ctrl|Mux10~2_combout ;
wire \ctrl|SelJMP~regout ;
wire \ctrl|LdOUTPUT~0_combout ;
wire \ctrl|Mux11~0_combout ;
wire \ctrl|Mux12~0_combout ;
wire \ctrl|Mux14~0_combout ;
wire \ctrl|CmdULA[1]~0_combout ;
wire \ctrl|CmdULA[1]~1_combout ;
wire \ctrl|Mux12~1_combout ;
wire \ctrl|Mux13~0_combout ;
wire \ctrl|CmdULA[1]~feeder_combout ;
wire \ula|Mux2~2_combout ;
wire \ctrl|Mux17~0_combout ;
wire \ctrl|selDtWr[1]~0_combout ;
wire \ctrl|selDtWr[1]~1_combout ;
wire \ctrl|Mux16~0_combout ;
wire \muxDtWr|Mux8~0_combout ;
wire \muxDtWr|Mux8~0clkctrl_outclk ;
wire \muxDtWr|Mux1~0_combout ;
wire \muxDtWr|Mux1~1_combout ;
wire \muxAddRegWr|out[0]~0_combout ;
wire \muxAddRegWr|out[1]~1_combout ;
wire \SaidaOutPut|Decoder0~3_combout ;
wire \bancoRegistradores|registers~23_combout ;
wire \ctrl|WideOr2~0_combout ;
wire \ctrl|Wr~0_combout ;
wire \ctrl|Wr~regout ;
wire \bancoRegistradores|registers[3][5]~15_combout ;
wire \bancoRegistradores|registers[3][1]~regout ;
wire \muxAddRegWr|out[2]~2_combout ;
wire \SaidaOutPut|Decoder0~0_combout ;
wire \bancoRegistradores|registers~22_combout ;
wire \bancoRegistradores|registers[0][7]~13_combout ;
wire \bancoRegistradores|registers[0][1]~regout ;
wire \bancoRegistradores|Mux14~2_combout ;
wire \bancoRegistradores|Mux14~3_combout ;
wire \SaidaOutPut|Decoder0~5_combout ;
wire \bancoRegistradores|registers~16_combout ;
wire \bancoRegistradores|registers[5][1]~1_combout ;
wire \bancoRegistradores|registers[5][1]~regout ;
wire \SaidaOutPut|Decoder0~6_combout ;
wire \bancoRegistradores|registers~17_combout ;
wire \bancoRegistradores|registers[6][1]~3_combout ;
wire \bancoRegistradores|registers[6][1]~regout ;
wire \bancoRegistradores|Mux14~0_combout ;
wire \bancoRegistradores|Mux14~1_combout ;
wire \bancoRegistradores|Mux14~4_combout ;
wire \ula|Mux2~1_combout ;
wire \ula|Mux2~0_combout ;
wire \ula|Add0~12_combout ;
wire \SaidaOutPut|Decoder0~4_combout ;
wire \bancoRegistradores|registers~18_combout ;
wire \bancoRegistradores|registers[4][0]~5_combout ;
wire \bancoRegistradores|registers[4][1]~regout ;
wire \bancoRegistradores|Mux6~0_combout ;
wire \bancoRegistradores|Mux6~1_combout ;
wire \bancoRegistradores|Mux6~4_combout ;
wire \ula|Add0~8_combout ;
wire \ula|Add0~0_combout ;
wire \ula|Add0~3_cout ;
wire \ula|Add0~5 ;
wire \ula|Add0~10_combout ;
wire \ula|Add0~13_combout ;
wire \ula|Mux8~0_combout ;
wire \ula|Mux8~0clkctrl_outclk ;
wire \ula|Add0~14_combout ;
wire \ula|Add0~11 ;
wire \ula|Add0~16_combout ;
wire \ula|Add0~19_combout ;
wire \muxDtWr|Mux3~0_combout ;
wire \muxDtWr|Mux3~1_combout ;
wire \bancoRegistradores|registers~36_combout ;
wire \SaidaOutPut|Decoder0~2_combout ;
wire \bancoRegistradores|registers[2][0]~9_combout ;
wire \bancoRegistradores|registers[2][3]~regout ;
wire \bancoRegistradores|registers~39_combout ;
wire \bancoRegistradores|registers[3][3]~regout ;
wire \bancoRegistradores|registers~38_combout ;
wire \bancoRegistradores|registers[0][3]~regout ;
wire \SaidaOutPut|Decoder0~1_combout ;
wire \bancoRegistradores|registers~37_combout ;
wire \bancoRegistradores|registers[1][3]~11_combout ;
wire \bancoRegistradores|registers[1][3]~regout ;
wire \bancoRegistradores|Mux12~2_combout ;
wire \bancoRegistradores|Mux12~3_combout ;
wire \bancoRegistradores|registers~34_combout ;
wire \bancoRegistradores|registers[4][3]~regout ;
wire \bancoRegistradores|registers~33_combout ;
wire \bancoRegistradores|registers[6][3]~regout ;
wire \bancoRegistradores|Mux12~0_combout ;
wire \SaidaOutPut|Decoder0~7_combout ;
wire \bancoRegistradores|registers~35_combout ;
wire \bancoRegistradores|registers[7][0]~7_combout ;
wire \bancoRegistradores|registers[7][3]~regout ;
wire \bancoRegistradores|Mux12~1_combout ;
wire \bancoRegistradores|Mux12~4_combout ;
wire \ula|Add0~24_combout ;
wire \bancoRegistradores|Mux4~2_combout ;
wire \bancoRegistradores|Mux4~3_combout ;
wire \bancoRegistradores|registers~32_combout ;
wire \bancoRegistradores|registers[5][3]~regout ;
wire \bancoRegistradores|Mux4~0_combout ;
wire \bancoRegistradores|Mux4~1_combout ;
wire \bancoRegistradores|Mux4~4_combout ;
wire \ula|Add0~20_combout ;
wire \ula|Add0~17 ;
wire \ula|Add0~22_combout ;
wire \ula|Add0~25_combout ;
wire \ctrl|Equal0~0_combout ;
wire \muxDtWr|Mux4~0_combout ;
wire \muxDtWr|Mux4~1_combout ;
wire \bancoRegistradores|registers~47_combout ;
wire \bancoRegistradores|registers[3][4]~regout ;
wire \bancoRegistradores|registers~45_combout ;
wire \bancoRegistradores|registers[1][4]~regout ;
wire \bancoRegistradores|Mux3~2_combout ;
wire \bancoRegistradores|Mux3~3_combout ;
wire \bancoRegistradores|registers~42_combout ;
wire \bancoRegistradores|registers[4][4]~regout ;
wire \bancoRegistradores|Mux3~0_combout ;
wire \bancoRegistradores|registers~40_combout ;
wire \bancoRegistradores|registers[5][4]~regout ;
wire \bancoRegistradores|Mux3~1_combout ;
wire \bancoRegistradores|Mux3~4_combout ;
wire \ula|Add0~30_combout ;
wire \ula|Add0~27_combout ;
wire \ula|Add0~23 ;
wire \ula|Add0~28_combout ;
wire \ula|Add0~31_combout ;
wire \muxDtWr|Mux7~0_combout ;
wire \muxDtWr|Mux7~1_combout ;
wire \bancoRegistradores|registers~66_combout ;
wire \bancoRegistradores|registers[4][7]~regout ;
wire \bancoRegistradores|registers~65_combout ;
wire \bancoRegistradores|registers[6][7]~regout ;
wire \bancoRegistradores|Mux8~0_combout ;
wire \bancoRegistradores|registers~67_combout ;
wire \bancoRegistradores|registers[7][7]~regout ;
wire \bancoRegistradores|Mux8~1_combout ;
wire \bancoRegistradores|registers~68_combout ;
wire \bancoRegistradores|registers[2][7]~regout ;
wire \bancoRegistradores|registers~71_combout ;
wire \bancoRegistradores|registers[3][7]~regout ;
wire \bancoRegistradores|registers~70_combout ;
wire \bancoRegistradores|registers[0][7]~regout ;
wire \bancoRegistradores|registers~69_combout ;
wire \bancoRegistradores|registers[1][7]~regout ;
wire \bancoRegistradores|Mux8~2_combout ;
wire \bancoRegistradores|Mux8~3_combout ;
wire \bancoRegistradores|Mux8~4_combout ;
wire \ula|Add0~48_combout ;
wire \ula|Add0~45_combout ;
wire \bancoRegistradores|registers~63_combout ;
wire \bancoRegistradores|registers[3][6]~regout ;
wire \bancoRegistradores|registers~62_combout ;
wire \bancoRegistradores|registers[0][6]~regout ;
wire \bancoRegistradores|registers~61_combout ;
wire \bancoRegistradores|registers[1][6]~regout ;
wire \bancoRegistradores|Mux9~2_combout ;
wire \bancoRegistradores|Mux9~3_combout ;
wire \bancoRegistradores|registers~56_combout ;
wire \bancoRegistradores|registers[5][6]~regout ;
wire \bancoRegistradores|registers~59_combout ;
wire \bancoRegistradores|registers[7][6]~regout ;
wire \bancoRegistradores|registers~57_combout ;
wire \bancoRegistradores|registers[6][6]~regout ;
wire \bancoRegistradores|Mux9~0_combout ;
wire \bancoRegistradores|Mux9~1_combout ;
wire \bancoRegistradores|Mux9~4_combout ;
wire \ula|Add0~42_combout ;
wire \ula|Add0~33_combout ;
wire \ula|Add0~29 ;
wire \ula|Add0~35 ;
wire \ula|Add0~40_combout ;
wire \ula|Add0~43_combout ;
wire \muxDtWr|Mux6~0_combout ;
wire \muxDtWr|Mux6~1_combout ;
wire \bancoRegistradores|registers~60_combout ;
wire \bancoRegistradores|registers[2][6]~regout ;
wire \bancoRegistradores|Mux1~2_combout ;
wire \bancoRegistradores|Mux1~3_combout ;
wire \bancoRegistradores|Mux1~4_combout ;
wire \ula|Add0~38_combout ;
wire \ula|Add0~41 ;
wire \ula|Add0~46_combout ;
wire \ula|Add0~49_combout ;
wire \ctrl|Equal0~1_combout ;
wire \ctrl|Mux5~8_combout ;
wire \ctrl|Mux11~1_combout ;
wire \ctrl|Mux5~0_combout ;
wire \ctrl|Mux5~1_combout ;
wire \ctrl|Mux5~5_combout ;
wire \ctrl|Mux5~6_combout ;
wire \ula|Add0~34_combout ;
wire \ula|Add0~37_combout ;
wire \ctrl|Mux5~2_combout ;
wire \ctrl|Mux5~3_combout ;
wire \ctrl|Mux5~4_combout ;
wire \ctrl|Mux5~7_combout ;
wire \ctrl|Mux11~2_combout ;
wire \ctrl|SelDesv~regout ;
wire \somador2|result[0]~0_combout ;
wire \regPC|dadoOut[0]~0_combout ;
wire \ctrl|LdOUTPUT~2_combout ;
wire \ctrl|LdOUTPUT~1_combout ;
wire \ctrl|LdOUTPUT~3_combout ;
wire \ctrl|LdOUTPUT~regout ;
wire \ctrl|LdOUTPUT~clkctrl_outclk ;
wire \ula|Add0~4_combout ;
wire \muxDtWr|Mux0~0_combout ;
wire \muxDtWr|Mux0~1_combout ;
wire \bancoRegistradores|registers~6_combout ;
wire \bancoRegistradores|registers[7][0]~regout ;
wire \bancoRegistradores|registers~2_combout ;
wire \bancoRegistradores|registers[6][0]~regout ;
wire \bancoRegistradores|registers~4_combout ;
wire \bancoRegistradores|registers[4][0]~regout ;
wire \bancoRegistradores|Mux7~0_combout ;
wire \bancoRegistradores|Mux7~1_combout ;
wire \bancoRegistradores|registers~14_combout ;
wire \bancoRegistradores|registers[3][0]~regout ;
wire \bancoRegistradores|registers~10_combout ;
wire \bancoRegistradores|registers[1][0]~regout ;
wire \bancoRegistradores|Mux7~2_combout ;
wire \bancoRegistradores|Mux7~3_combout ;
wire \bancoRegistradores|Mux7~4_combout ;
wire \ula|Add0~6_combout ;
wire \ula|Add0~7_combout ;
wire \regOUTPUT|dadoOut[0]~feeder_combout ;
wire \regOUTPUT|dadoOut[1]~feeder_combout ;
wire \regOUTPUT|dadoOut[3]~feeder_combout ;
wire \muxDtWr|Mux2~0_combout ;
wire \muxDtWr|Mux2~1_combout ;
wire \muxDtWr|Mux5~0_combout ;
wire \muxDtWr|Mux5~1_combout ;
wire \bancoRegistradores|registers~28_combout ;
wire \bancoRegistradores|registers[2][2]~regout ;
wire \bancoRegistradores|registers~30_combout ;
wire \bancoRegistradores|registers[0][2]~regout ;
wire \bancoRegistradores|registers~29_combout ;
wire \bancoRegistradores|registers[1][2]~regout ;
wire \bancoRegistradores|Mux5~2_combout ;
wire \bancoRegistradores|registers~31_combout ;
wire \bancoRegistradores|registers[3][2]~regout ;
wire \bancoRegistradores|Mux5~3_combout ;
wire \bancoRegistradores|registers~27_combout ;
wire \bancoRegistradores|registers[7][2]~regout ;
wire \bancoRegistradores|registers~24_combout ;
wire \bancoRegistradores|registers[5][2]~regout ;
wire \bancoRegistradores|registers~25_combout ;
wire \bancoRegistradores|registers[6][2]~regout ;
wire \bancoRegistradores|Mux5~0_combout ;
wire \bancoRegistradores|Mux5~1_combout ;
wire \bancoRegistradores|Mux5~4_combout ;
wire \bancoRegistradores|registers~52_combout ;
wire \bancoRegistradores|registers[2][5]~regout ;
wire \bancoRegistradores|registers~55_combout ;
wire \bancoRegistradores|registers[3][5]~regout ;
wire \bancoRegistradores|Mux2~3_combout ;
wire \bancoRegistradores|Mux2~4_combout ;
wire \bancoRegistradores|Mux0~2_combout ;
wire \bancoRegistradores|Mux0~3_combout ;
wire \bancoRegistradores|registers~64_combout ;
wire \bancoRegistradores|registers[5][7]~regout ;
wire \bancoRegistradores|Mux0~0_combout ;
wire \bancoRegistradores|Mux0~1_combout ;
wire \bancoRegistradores|Mux0~4_combout ;
wire \bancoRegistradores|registers~0_combout ;
wire \bancoRegistradores|registers[5][0]~regout ;
wire \bancoRegistradores|Mux15~1_combout ;
wire \bancoRegistradores|registers~8_combout ;
wire \bancoRegistradores|registers[2][0]~regout ;
wire \bancoRegistradores|registers~12_combout ;
wire \bancoRegistradores|registers[0][0]~regout ;
wire \bancoRegistradores|Mux15~2_combout ;
wire \bancoRegistradores|Mux15~3_combout ;
wire \bancoRegistradores|Mux15~4_combout ;
wire \bancoRegistradores|Mux13~2_combout ;
wire \bancoRegistradores|Mux13~3_combout ;
wire \bancoRegistradores|registers~26_combout ;
wire \bancoRegistradores|registers[4][2]~regout ;
wire \bancoRegistradores|Mux13~0_combout ;
wire \bancoRegistradores|Mux13~1_combout ;
wire \bancoRegistradores|Mux13~4_combout ;
wire \bancoRegistradores|Mux11~2_combout ;
wire \bancoRegistradores|Mux11~3_combout ;
wire \bancoRegistradores|registers~41_combout ;
wire \bancoRegistradores|registers[6][4]~regout ;
wire \bancoRegistradores|Mux11~0_combout ;
wire \bancoRegistradores|Mux11~1_combout ;
wire \bancoRegistradores|Mux11~4_combout ;
wire \bancoRegistradores|registers~48_combout ;
wire \bancoRegistradores|registers[5][5]~regout ;
wire \bancoRegistradores|registers~50_combout ;
wire \bancoRegistradores|registers[4][5]~regout ;
wire \bancoRegistradores|Mux10~0_combout ;
wire \bancoRegistradores|Mux10~1_combout ;
wire \bancoRegistradores|registers~54_combout ;
wire \bancoRegistradores|registers[0][5]~regout ;
wire \bancoRegistradores|registers~53_combout ;
wire \bancoRegistradores|registers[1][5]~regout ;
wire \bancoRegistradores|Mux10~2_combout ;
wire \bancoRegistradores|Mux10~3_combout ;
wire \bancoRegistradores|Mux10~4_combout ;
wire \SaidaOutPut|out0[0]~feeder_combout ;
wire \SaidaOutPut|out0[1]~feeder_combout ;
wire \SaidaOutPut|out0[2]~feeder_combout ;
wire \SaidaOutPut|out0[5]~feeder_combout ;
wire \SaidaOutPut|out0[7]~feeder_combout ;
wire \SaidaOutPut|out1[0]~feeder_combout ;
wire \SaidaOutPut|out1[1]~feeder_combout ;
wire \SaidaOutPut|out1[2]~feeder_combout ;
wire \SaidaOutPut|out1[3]~feeder_combout ;
wire \SaidaOutPut|out1[5]~feeder_combout ;
wire \SaidaOutPut|out1[7]~feeder_combout ;
wire \SaidaOutPut|out2[0]~feeder_combout ;
wire \SaidaOutPut|out2[2]~feeder_combout ;
wire \SaidaOutPut|out2[3]~feeder_combout ;
wire \SaidaOutPut|out2[4]~feeder_combout ;
wire \SaidaOutPut|out2[6]~feeder_combout ;
wire \SaidaOutPut|out2[7]~feeder_combout ;
wire \SaidaOutPut|out3[0]~feeder_combout ;
wire \SaidaOutPut|out3[2]~feeder_combout ;
wire \SaidaOutPut|out3[4]~feeder_combout ;
wire \SaidaOutPut|out3[5]~feeder_combout ;
wire \SaidaOutPut|out3[6]~feeder_combout ;
wire \SaidaOutPut|out5[0]~feeder_combout ;
wire \SaidaOutPut|out5[1]~feeder_combout ;
wire \SaidaOutPut|out5[2]~feeder_combout ;
wire \SaidaOutPut|out5[3]~feeder_combout ;
wire \SaidaOutPut|out5[5]~feeder_combout ;
wire \SaidaOutPut|out5[7]~feeder_combout ;
wire \SaidaOutPut|out6[0]~feeder_combout ;
wire \SaidaOutPut|out6[4]~feeder_combout ;
wire \SaidaOutPut|out6[6]~feeder_combout ;
wire \SaidaOutPut|out7[0]~feeder_combout ;
wire \SaidaOutPut|out7[2]~feeder_combout ;
wire \SaidaOutPut|out7[4]~feeder_combout ;
wire \SaidaOutPut|out7[6]~feeder_combout ;
wire \SaidaOutPut|out7[7]~feeder_combout ;
wire [7:0] \pINPUT~combout ;
wire [7:0] \regOUTPUT|dadoOut ;
wire [15:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \muxDtWr|out ;
wire [1:0] \ctrl|selDtWr ;
wire [2:0] \ctrl|estado ;
wire [2:0] \ctrl|CmdULA ;
wire [7:0] \ula|resultado ;
wire [7:0] \bancoRegistradores|dadoR2 ;
wire [7:0] \bancoRegistradores|dadoR1 ;
wire [7:0] \regPC|dadoOut ;
wire [7:0] \SaidaOutPut|out7 ;
wire [7:0] \SaidaOutPut|out6 ;
wire [7:0] \SaidaOutPut|out5 ;
wire [7:0] \SaidaOutPut|out4 ;
wire [7:0] \SaidaOutPut|out3 ;
wire [7:0] \SaidaOutPut|out2 ;
wire [7:0] \SaidaOutPut|out1 ;
wire [7:0] \SaidaOutPut|out0 ;

wire [15:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \rom|altsyncram_component|auto_generated|q_a [8] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \rom|altsyncram_component|auto_generated|q_a [9] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \rom|altsyncram_component|auto_generated|q_a [10] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \rom|altsyncram_component|auto_generated|q_a [11] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \rom|altsyncram_component|auto_generated|q_a [12] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \rom|altsyncram_component|auto_generated|q_a [13] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \rom|altsyncram_component|auto_generated|q_a [14] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \rom|altsyncram_component|auto_generated|q_a [15] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X83_Y11_N14
cycloneii_lcell_comb \somador1|result[0]~0 (
// Equation(s):
// \somador1|result[0]~0_combout  = \regPC|dadoOut [0] $ (VCC)
// \somador1|result[0]~1  = CARRY(\regPC|dadoOut [0])

	.dataa(vcc),
	.datab(\regPC|dadoOut [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador1|result[0]~0_combout ),
	.cout(\somador1|result[0]~1 ));
// synopsys translate_off
defparam \somador1|result[0]~0 .lut_mask = 16'h33CC;
defparam \somador1|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N24
cycloneii_lcell_comb \somador2|result[4]~8 (
// Equation(s):
// \somador2|result[4]~8_combout  = ((\somador1|result[4]~8_combout  $ (\rom|altsyncram_component|auto_generated|q_a [4] $ (!\somador2|result[3]~7 )))) # (GND)
// \somador2|result[4]~9  = CARRY((\somador1|result[4]~8_combout  & ((\rom|altsyncram_component|auto_generated|q_a [4]) # (!\somador2|result[3]~7 ))) # (!\somador1|result[4]~8_combout  & (\rom|altsyncram_component|auto_generated|q_a [4] & 
// !\somador2|result[3]~7 )))

	.dataa(\somador1|result[4]~8_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador2|result[3]~7 ),
	.combout(\somador2|result[4]~8_combout ),
	.cout(\somador2|result[4]~9 ));
// synopsys translate_off
defparam \somador2|result[4]~8 .lut_mask = 16'h698E;
defparam \somador2|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X88_Y11_N5
cycloneii_lcell_ff \ctrl|SelRegWr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|SelRegWr~2_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelRegWr~regout ));

// Location: LCFF_X94_Y26_N7
cycloneii_lcell_ff \ctrl|LdPC (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|LdPC~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|LdPC~regout ));

// Location: LCCOMB_X83_Y11_N2
cycloneii_lcell_comb \ctrl|SelRegWr~0 (
// Equation(s):
// \ctrl|SelRegWr~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [14]) # ((!\rom|altsyncram_component|auto_generated|q_a [13] & \rom|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~0 .lut_mask = 16'hF5F0;
defparam \ctrl|SelRegWr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N8
cycloneii_lcell_comb \ctrl|SelRegWr~1 (
// Equation(s):
// \ctrl|SelRegWr~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (\ctrl|SelRegWr~regout  & ((\ctrl|SelRegWr~0_combout ) # (!\rom|altsyncram_component|auto_generated|q_a [15])))) # (!\rom|altsyncram_component|auto_generated|q_a [13] & 
// ((\rom|altsyncram_component|auto_generated|q_a [15] & (!\ctrl|SelRegWr~regout  & !\ctrl|SelRegWr~0_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [15] & (\ctrl|SelRegWr~regout  & \ctrl|SelRegWr~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ctrl|SelRegWr~regout ),
	.datad(\ctrl|SelRegWr~0_combout ),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~1 .lut_mask = 16'hB024;
defparam \ctrl|SelRegWr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N4
cycloneii_lcell_comb \ctrl|SelRegWr~2 (
// Equation(s):
// \ctrl|SelRegWr~2_combout  = (\ctrl|estado [0] & (\ctrl|estado [1] & (\ctrl|SelRegWr~1_combout  $ (\ctrl|SelRegWr~regout )))) # (!\ctrl|estado [0] & (((\ctrl|SelRegWr~regout ))))

	.dataa(\ctrl|SelRegWr~1_combout ),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|SelRegWr~regout ),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|SelRegWr~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|SelRegWr~2 .lut_mask = 16'h48F0;
defparam \ctrl|SelRegWr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y14_N17
cycloneii_lcell_ff \bancoRegistradores|registers[7][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][1]~regout ));

// Location: LCFF_X86_Y11_N9
cycloneii_lcell_ff \bancoRegistradores|registers[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][1]~regout ));

// Location: LCFF_X87_Y14_N25
cycloneii_lcell_ff \bancoRegistradores|registers[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][1]~regout ));

// Location: LCCOMB_X87_Y14_N6
cycloneii_lcell_comb \bancoRegistradores|Mux6~2 (
// Equation(s):
// \bancoRegistradores|Mux6~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|registers[1][1]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|registers[0][1]~regout )))))

	.dataa(\bancoRegistradores|registers[1][1]~regout ),
	.datab(\bancoRegistradores|registers[0][1]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~2 .lut_mask = 16'hFA0C;
defparam \bancoRegistradores|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N6
cycloneii_lcell_comb \bancoRegistradores|Mux6~3 (
// Equation(s):
// \bancoRegistradores|Mux6~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux6~2_combout  & ((\bancoRegistradores|registers[3][1]~regout ))) # (!\bancoRegistradores|Mux6~2_combout  & 
// (\bancoRegistradores|registers[2][1]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux6~2_combout ))))

	.dataa(\bancoRegistradores|registers[2][1]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|registers[3][1]~regout ),
	.datad(\bancoRegistradores|Mux6~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~3 .lut_mask = 16'hF388;
defparam \bancoRegistradores|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y10_N15
cycloneii_lcell_ff \bancoRegistradores|registers[7][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][4]~regout ));

// Location: LCFF_X86_Y11_N31
cycloneii_lcell_ff \bancoRegistradores|registers[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][4]~regout ));

// Location: LCFF_X87_Y13_N3
cycloneii_lcell_ff \bancoRegistradores|registers[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][4]~regout ));

// Location: LCFF_X87_Y11_N17
cycloneii_lcell_ff \bancoRegistradores|registers[6][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][5]~regout ));

// Location: LCCOMB_X87_Y10_N22
cycloneii_lcell_comb \bancoRegistradores|Mux2~0 (
// Equation(s):
// \bancoRegistradores|Mux2~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// (\bancoRegistradores|registers[6][5]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|registers[4][5]~regout )))))

	.dataa(\bancoRegistradores|registers[6][5]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|registers[4][5]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~0 .lut_mask = 16'hEE30;
defparam \bancoRegistradores|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y10_N25
cycloneii_lcell_ff \bancoRegistradores|registers[7][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][5]~regout ));

// Location: LCCOMB_X87_Y10_N10
cycloneii_lcell_comb \bancoRegistradores|Mux2~1 (
// Equation(s):
// \bancoRegistradores|Mux2~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux2~0_combout  & (\bancoRegistradores|registers[7][5]~regout )) # (!\bancoRegistradores|Mux2~0_combout  & 
// ((\bancoRegistradores|registers[5][5]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux2~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][5]~regout ),
	.datab(\bancoRegistradores|registers[5][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|Mux2~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~1 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N12
cycloneii_lcell_comb \bancoRegistradores|Mux2~2 (
// Equation(s):
// \bancoRegistradores|Mux2~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10]) # (\bancoRegistradores|registers[1][5]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|registers[0][5]~regout  & (!\rom|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\bancoRegistradores|registers[0][5]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|registers[1][5]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~2 .lut_mask = 16'hCEC2;
defparam \bancoRegistradores|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N11
cycloneii_lcell_ff \bancoRegistradores|registers[4][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][6]~regout ));

// Location: LCCOMB_X88_Y13_N28
cycloneii_lcell_comb \bancoRegistradores|Mux1~0 (
// Equation(s):
// \bancoRegistradores|Mux1~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\rom|altsyncram_component|auto_generated|q_a [10] & 
// ((\bancoRegistradores|registers[6][6]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (\bancoRegistradores|registers[4][6]~regout ))))

	.dataa(\bancoRegistradores|registers[4][6]~regout ),
	.datab(\bancoRegistradores|registers[6][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~0 .lut_mask = 16'hFC0A;
defparam \bancoRegistradores|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N14
cycloneii_lcell_comb \bancoRegistradores|Mux1~1 (
// Equation(s):
// \bancoRegistradores|Mux1~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux1~0_combout  & (\bancoRegistradores|registers[7][6]~regout )) # (!\bancoRegistradores|Mux1~0_combout  & 
// ((\bancoRegistradores|registers[5][6]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux1~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][6]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|registers[5][6]~regout ),
	.datad(\bancoRegistradores|Mux1~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~1 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N6
cycloneii_lcell_comb \bancoRegistradores|Mux15~0 (
// Equation(s):
// \bancoRegistradores|Mux15~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|registers[6][0]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [6] & \bancoRegistradores|registers[4][0]~regout ))))

	.dataa(\bancoRegistradores|registers[6][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|registers[4][0]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~0 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N24
cycloneii_lcell_comb \ula|Add0~1 (
// Equation(s):
// \ula|Add0~1_combout  = (\bancoRegistradores|dadoR2 [0] & ((\ctrl|CmdULA [0]) # (!\ctrl|CmdULA [2]))) # (!\bancoRegistradores|dadoR2 [0] & ((\ctrl|CmdULA [2])))

	.dataa(\bancoRegistradores|dadoR2 [0]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~1 .lut_mask = 16'hF5AA;
defparam \ula|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N28
cycloneii_lcell_comb \ula|Add0~9 (
// Equation(s):
// \ula|Add0~9_combout  = (\bancoRegistradores|dadoR2 [1] & (!\ctrl|CmdULA [2])) # (!\bancoRegistradores|dadoR2 [1] & (\ctrl|CmdULA [2] & !\ctrl|CmdULA [0]))

	.dataa(\bancoRegistradores|dadoR2 [1]),
	.datab(\ctrl|CmdULA [2]),
	.datac(\ctrl|CmdULA [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~9 .lut_mask = 16'h2626;
defparam \ula|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N2
cycloneii_lcell_comb \ula|Add0~15 (
// Equation(s):
// \ula|Add0~15_combout  = (\bancoRegistradores|dadoR2 [2] & ((!\ctrl|CmdULA [2]))) # (!\bancoRegistradores|dadoR2 [2] & (!\ctrl|CmdULA [0] & \ctrl|CmdULA [2]))

	.dataa(\bancoRegistradores|dadoR2 [2]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~15 .lut_mask = 16'h05AA;
defparam \ula|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N6
cycloneii_lcell_comb \ula|Add0~18 (
// Equation(s):
// \ula|Add0~18_combout  = (\bancoRegistradores|dadoR1 [2] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [2]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [2] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [2]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR2 [2]),
	.datab(\bancoRegistradores|dadoR1 [2]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~18 .lut_mask = 16'h3EC8;
defparam \ula|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N16
cycloneii_lcell_comb \ula|Add0~21 (
// Equation(s):
// \ula|Add0~21_combout  = (\bancoRegistradores|dadoR2 [3] & (!\ctrl|CmdULA [2])) # (!\bancoRegistradores|dadoR2 [3] & (\ctrl|CmdULA [2] & !\ctrl|CmdULA [0]))

	.dataa(vcc),
	.datab(\bancoRegistradores|dadoR2 [3]),
	.datac(\ctrl|CmdULA [2]),
	.datad(\ctrl|CmdULA [0]),
	.cin(gnd),
	.combout(\ula|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~21 .lut_mask = 16'h0C3C;
defparam \ula|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N20
cycloneii_lcell_comb \ula|Add0~26 (
// Equation(s):
// \ula|Add0~26_combout  = \bancoRegistradores|dadoR1 [4] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\bancoRegistradores|dadoR1 [4]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~26 .lut_mask = 16'hC333;
defparam \ula|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N2
cycloneii_lcell_comb \ula|Add0~32 (
// Equation(s):
// \ula|Add0~32_combout  = \bancoRegistradores|dadoR1 [5] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(\bancoRegistradores|dadoR1 [5]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~32 .lut_mask = 16'hA555;
defparam \ula|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N26
cycloneii_lcell_comb \ula|Add0~36 (
// Equation(s):
// \ula|Add0~36_combout  = (\bancoRegistradores|dadoR1 [5] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [5]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [5] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [5]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR2 [5]),
	.datab(\bancoRegistradores|dadoR1 [5]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~36 .lut_mask = 16'h3EC8;
defparam \ula|Add0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N30
cycloneii_lcell_comb \ula|Add0~39 (
// Equation(s):
// \ula|Add0~39_combout  = (\bancoRegistradores|dadoR2 [6] & ((!\ctrl|CmdULA [2]))) # (!\bancoRegistradores|dadoR2 [6] & (!\ctrl|CmdULA [0] & \ctrl|CmdULA [2]))

	.dataa(\bancoRegistradores|dadoR2 [6]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~39 .lut_mask = 16'h05AA;
defparam \ula|Add0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N8
cycloneii_lcell_comb \ula|Add0~44 (
// Equation(s):
// \ula|Add0~44_combout  = \bancoRegistradores|dadoR1 [7] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(vcc),
	.datab(\bancoRegistradores|dadoR1 [7]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~44 .lut_mask = 16'hC333;
defparam \ula|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N6
cycloneii_lcell_comb \ctrl|LdPC~0 (
// Equation(s):
// \ctrl|LdPC~0_combout  = (\ctrl|estado [0] & (\ctrl|LdPC~regout  & \ctrl|estado [1])) # (!\ctrl|estado [0] & ((\ctrl|LdPC~regout ) # (\ctrl|estado [1])))

	.dataa(\ctrl|estado [0]),
	.datab(vcc),
	.datac(\ctrl|LdPC~regout ),
	.datad(\ctrl|estado [1]),
	.cin(gnd),
	.combout(\ctrl|LdPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdPC~0 .lut_mask = 16'hF550;
defparam \ctrl|LdPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N16
cycloneii_lcell_comb \bancoRegistradores|registers~19 (
// Equation(s):
// \bancoRegistradores|registers~19_combout  = (\SaidaOutPut|Decoder0~7_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [1]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~7_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~19_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~19 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N8
cycloneii_lcell_comb \bancoRegistradores|registers~20 (
// Equation(s):
// \bancoRegistradores|registers~20_combout  = (\SaidaOutPut|Decoder0~2_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [1]))

	.dataa(\SaidaOutPut|Decoder0~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~20_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~20 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N24
cycloneii_lcell_comb \bancoRegistradores|registers~21 (
// Equation(s):
// \bancoRegistradores|registers~21_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~1_combout  & \muxDtWr|out [1]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\muxDtWr|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~21_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~21 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N14
cycloneii_lcell_comb \bancoRegistradores|registers~43 (
// Equation(s):
// \bancoRegistradores|registers~43_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~7_combout  & \muxDtWr|out [4]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~7_combout ),
	.datad(\muxDtWr|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~43_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~43 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N30
cycloneii_lcell_comb \bancoRegistradores|registers~44 (
// Equation(s):
// \bancoRegistradores|registers~44_combout  = (\SaidaOutPut|Decoder0~2_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [4]))

	.dataa(\SaidaOutPut|Decoder0~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~44_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~44 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N2
cycloneii_lcell_comb \bancoRegistradores|registers~46 (
// Equation(s):
// \bancoRegistradores|registers~46_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~0_combout  & \muxDtWr|out [4]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~0_combout ),
	.datac(\muxDtWr|out [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~46_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~46 .lut_mask = 16'h8080;
defparam \bancoRegistradores|registers~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N16
cycloneii_lcell_comb \bancoRegistradores|registers~49 (
// Equation(s):
// \bancoRegistradores|registers~49_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~6_combout  & \muxDtWr|out [5]))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\SaidaOutPut|Decoder0~6_combout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~49_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~49 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N24
cycloneii_lcell_comb \bancoRegistradores|registers~51 (
// Equation(s):
// \bancoRegistradores|registers~51_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~7_combout  & \muxDtWr|out [5]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~7_combout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~51_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~51 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N10
cycloneii_lcell_comb \bancoRegistradores|registers~58 (
// Equation(s):
// \bancoRegistradores|registers~58_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~4_combout  & \muxDtWr|out [6]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~4_combout ),
	.datac(\muxDtWr|out [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~58_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~58 .lut_mask = 16'h8080;
defparam \bancoRegistradores|registers~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[2]));
// synopsys translate_off
defparam \pINPUT[2]~I .input_async_reset = "none";
defparam \pINPUT[2]~I .input_power_up = "low";
defparam \pINPUT[2]~I .input_register_mode = "none";
defparam \pINPUT[2]~I .input_sync_reset = "none";
defparam \pINPUT[2]~I .oe_async_reset = "none";
defparam \pINPUT[2]~I .oe_power_up = "low";
defparam \pINPUT[2]~I .oe_register_mode = "none";
defparam \pINPUT[2]~I .oe_sync_reset = "none";
defparam \pINPUT[2]~I .operation_mode = "input";
defparam \pINPUT[2]~I .output_async_reset = "none";
defparam \pINPUT[2]~I .output_power_up = "low";
defparam \pINPUT[2]~I .output_register_mode = "none";
defparam \pINPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[4]));
// synopsys translate_off
defparam \pINPUT[4]~I .input_async_reset = "none";
defparam \pINPUT[4]~I .input_power_up = "low";
defparam \pINPUT[4]~I .input_register_mode = "none";
defparam \pINPUT[4]~I .input_sync_reset = "none";
defparam \pINPUT[4]~I .oe_async_reset = "none";
defparam \pINPUT[4]~I .oe_power_up = "low";
defparam \pINPUT[4]~I .oe_register_mode = "none";
defparam \pINPUT[4]~I .oe_sync_reset = "none";
defparam \pINPUT[4]~I .operation_mode = "input";
defparam \pINPUT[4]~I .output_async_reset = "none";
defparam \pINPUT[4]~I .output_power_up = "low";
defparam \pINPUT[4]~I .output_register_mode = "none";
defparam \pINPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[6]));
// synopsys translate_off
defparam \pINPUT[6]~I .input_async_reset = "none";
defparam \pINPUT[6]~I .input_power_up = "low";
defparam \pINPUT[6]~I .input_register_mode = "none";
defparam \pINPUT[6]~I .input_sync_reset = "none";
defparam \pINPUT[6]~I .oe_async_reset = "none";
defparam \pINPUT[6]~I .oe_power_up = "low";
defparam \pINPUT[6]~I .oe_register_mode = "none";
defparam \pINPUT[6]~I .oe_sync_reset = "none";
defparam \pINPUT[6]~I .operation_mode = "input";
defparam \pINPUT[6]~I .output_async_reset = "none";
defparam \pINPUT[6]~I .output_power_up = "low";
defparam \pINPUT[6]~I .output_register_mode = "none";
defparam \pINPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneii_clkctrl \ctrl|LdPC~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|LdPC~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|LdPC~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|LdPC~clkctrl .clock_type = "global clock";
defparam \ctrl|LdPC~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N30
cycloneii_lcell_comb \ctrl|estado[0]~0 (
// Equation(s):
// \ctrl|estado[0]~0_combout  = !\ctrl|estado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|estado[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|estado[0]~0 .lut_mask = 16'h00FF;
defparam \ctrl|estado[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .input_async_reset = "none";
defparam \rst~I .input_power_up = "low";
defparam \rst~I .input_register_mode = "none";
defparam \rst~I .input_sync_reset = "none";
defparam \rst~I .oe_async_reset = "none";
defparam \rst~I .oe_power_up = "low";
defparam \rst~I .oe_register_mode = "none";
defparam \rst~I .oe_sync_reset = "none";
defparam \rst~I .operation_mode = "input";
defparam \rst~I .output_async_reset = "none";
defparam \rst~I .output_power_up = "low";
defparam \rst~I .output_register_mode = "none";
defparam \rst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \rst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\rst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~clkctrl_outclk ));
// synopsys translate_off
defparam \rst~clkctrl .clock_type = "global clock";
defparam \rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X86_Y10_N7
cycloneii_lcell_ff \ctrl|estado[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|estado[0]~0_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|estado [0]));

// Location: LCCOMB_X86_Y10_N0
cycloneii_lcell_comb \ctrl|Mux9~0 (
// Equation(s):
// \ctrl|Mux9~0_combout  = \ctrl|estado [1] $ (!\ctrl|estado [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux9~0 .lut_mask = 16'hF00F;
defparam \ctrl|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y10_N1
cycloneii_lcell_ff \ctrl|estado[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|estado [1]));

// Location: LCCOMB_X83_Y11_N16
cycloneii_lcell_comb \somador1|result[1]~2 (
// Equation(s):
// \somador1|result[1]~2_combout  = (\regPC|dadoOut [1] & (!\somador1|result[0]~1 )) # (!\regPC|dadoOut [1] & ((\somador1|result[0]~1 ) # (GND)))
// \somador1|result[1]~3  = CARRY((!\somador1|result[0]~1 ) # (!\regPC|dadoOut [1]))

	.dataa(\regPC|dadoOut [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador1|result[0]~1 ),
	.combout(\somador1|result[1]~2_combout ),
	.cout(\somador1|result[1]~3 ));
// synopsys translate_off
defparam \somador1|result[1]~2 .lut_mask = 16'h5A5F;
defparam \somador1|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N16
cycloneii_lcell_comb \somador2|result[0]~0 (
// Equation(s):
// \somador2|result[0]~0_combout  = (\somador1|result[0]~0_combout  & (\rom|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\somador1|result[0]~0_combout  & (\rom|altsyncram_component|auto_generated|q_a [0] & VCC))
// \somador2|result[0]~1  = CARRY((\somador1|result[0]~0_combout  & \rom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\somador1|result[0]~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador2|result[0]~0_combout ),
	.cout(\somador2|result[0]~1 ));
// synopsys translate_off
defparam \somador2|result[0]~0 .lut_mask = 16'h6688;
defparam \somador2|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N18
cycloneii_lcell_comb \somador2|result[1]~2 (
// Equation(s):
// \somador2|result[1]~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [1] & ((\somador1|result[1]~2_combout  & (\somador2|result[0]~1  & VCC)) # (!\somador1|result[1]~2_combout  & (!\somador2|result[0]~1 )))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [1] & ((\somador1|result[1]~2_combout  & (!\somador2|result[0]~1 )) # (!\somador1|result[1]~2_combout  & ((\somador2|result[0]~1 ) # (GND)))))
// \somador2|result[1]~3  = CARRY((\rom|altsyncram_component|auto_generated|q_a [1] & (!\somador1|result[1]~2_combout  & !\somador2|result[0]~1 )) # (!\rom|altsyncram_component|auto_generated|q_a [1] & ((!\somador2|result[0]~1 ) # 
// (!\somador1|result[1]~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\somador1|result[1]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador2|result[0]~1 ),
	.combout(\somador2|result[1]~2_combout ),
	.cout(\somador2|result[1]~3 ));
// synopsys translate_off
defparam \somador2|result[1]~2 .lut_mask = 16'h9617;
defparam \somador2|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N10
cycloneii_lcell_comb \regPC|dadoOut[1]~1 (
// Equation(s):
// \regPC|dadoOut[1]~1_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[1]~2_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[1]~2_combout ))

	.dataa(\somador1|result[1]~2_combout ),
	.datab(\ctrl|SelDesv~regout ),
	.datac(vcc),
	.datad(\somador2|result[1]~2_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[1]~1 .lut_mask = 16'hEE22;
defparam \regPC|dadoOut[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N18
cycloneii_lcell_comb \somador1|result[2]~4 (
// Equation(s):
// \somador1|result[2]~4_combout  = (\regPC|dadoOut [2] & (\somador1|result[1]~3  $ (GND))) # (!\regPC|dadoOut [2] & (!\somador1|result[1]~3  & VCC))
// \somador1|result[2]~5  = CARRY((\regPC|dadoOut [2] & !\somador1|result[1]~3 ))

	.dataa(\regPC|dadoOut [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador1|result[1]~3 ),
	.combout(\somador1|result[2]~4_combout ),
	.cout(\somador1|result[2]~5 ));
// synopsys translate_off
defparam \somador1|result[2]~4 .lut_mask = 16'hA50A;
defparam \somador1|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N20
cycloneii_lcell_comb \somador2|result[2]~4 (
// Equation(s):
// \somador2|result[2]~4_combout  = ((\rom|altsyncram_component|auto_generated|q_a [2] $ (\somador1|result[2]~4_combout  $ (!\somador2|result[1]~3 )))) # (GND)
// \somador2|result[2]~5  = CARRY((\rom|altsyncram_component|auto_generated|q_a [2] & ((\somador1|result[2]~4_combout ) # (!\somador2|result[1]~3 ))) # (!\rom|altsyncram_component|auto_generated|q_a [2] & (\somador1|result[2]~4_combout  & 
// !\somador2|result[1]~3 )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\somador1|result[2]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador2|result[1]~3 ),
	.combout(\somador2|result[2]~4_combout ),
	.cout(\somador2|result[2]~5 ));
// synopsys translate_off
defparam \somador2|result[2]~4 .lut_mask = 16'h698E;
defparam \somador2|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N12
cycloneii_lcell_comb \regPC|dadoOut[2]~2 (
// Equation(s):
// \regPC|dadoOut[2]~2_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[2]~4_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[2]~4_combout ))

	.dataa(\ctrl|SelDesv~regout ),
	.datab(\somador1|result[2]~4_combout ),
	.datac(vcc),
	.datad(\somador2|result[2]~4_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[2]~2 .lut_mask = 16'hEE44;
defparam \regPC|dadoOut[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N20
cycloneii_lcell_comb \somador1|result[3]~6 (
// Equation(s):
// \somador1|result[3]~6_combout  = (\regPC|dadoOut [3] & (!\somador1|result[2]~5 )) # (!\regPC|dadoOut [3] & ((\somador1|result[2]~5 ) # (GND)))
// \somador1|result[3]~7  = CARRY((!\somador1|result[2]~5 ) # (!\regPC|dadoOut [3]))

	.dataa(vcc),
	.datab(\regPC|dadoOut [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador1|result[2]~5 ),
	.combout(\somador1|result[3]~6_combout ),
	.cout(\somador1|result[3]~7 ));
// synopsys translate_off
defparam \somador1|result[3]~6 .lut_mask = 16'h3C3F;
defparam \somador1|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N22
cycloneii_lcell_comb \somador2|result[3]~6 (
// Equation(s):
// \somador2|result[3]~6_combout  = (\rom|altsyncram_component|auto_generated|q_a [3] & ((\somador1|result[3]~6_combout  & (\somador2|result[2]~5  & VCC)) # (!\somador1|result[3]~6_combout  & (!\somador2|result[2]~5 )))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [3] & ((\somador1|result[3]~6_combout  & (!\somador2|result[2]~5 )) # (!\somador1|result[3]~6_combout  & ((\somador2|result[2]~5 ) # (GND)))))
// \somador2|result[3]~7  = CARRY((\rom|altsyncram_component|auto_generated|q_a [3] & (!\somador1|result[3]~6_combout  & !\somador2|result[2]~5 )) # (!\rom|altsyncram_component|auto_generated|q_a [3] & ((!\somador2|result[2]~5 ) # 
// (!\somador1|result[3]~6_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\somador1|result[3]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador2|result[2]~5 ),
	.combout(\somador2|result[3]~6_combout ),
	.cout(\somador2|result[3]~7 ));
// synopsys translate_off
defparam \somador2|result[3]~6 .lut_mask = 16'h9617;
defparam \somador2|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N8
cycloneii_lcell_comb \regPC|dadoOut[3]~3 (
// Equation(s):
// \regPC|dadoOut[3]~3_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[3]~6_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[3]~6_combout ))

	.dataa(\somador1|result[3]~6_combout ),
	.datab(\ctrl|SelDesv~regout ),
	.datac(vcc),
	.datad(\somador2|result[3]~6_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[3]~3 .lut_mask = 16'hEE22;
defparam \regPC|dadoOut[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N22
cycloneii_lcell_comb \somador1|result[4]~8 (
// Equation(s):
// \somador1|result[4]~8_combout  = (\regPC|dadoOut [4] & (\somador1|result[3]~7  $ (GND))) # (!\regPC|dadoOut [4] & (!\somador1|result[3]~7  & VCC))
// \somador1|result[4]~9  = CARRY((\regPC|dadoOut [4] & !\somador1|result[3]~7 ))

	.dataa(vcc),
	.datab(\regPC|dadoOut [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador1|result[3]~7 ),
	.combout(\somador1|result[4]~8_combout ),
	.cout(\somador1|result[4]~9 ));
// synopsys translate_off
defparam \somador1|result[4]~8 .lut_mask = 16'hC30C;
defparam \somador1|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N2
cycloneii_lcell_comb \regPC|dadoOut[4]~4 (
// Equation(s):
// \regPC|dadoOut[4]~4_combout  = (\ctrl|SelDesv~regout  & (\somador2|result[4]~8_combout )) # (!\ctrl|SelDesv~regout  & ((\somador1|result[4]~8_combout )))

	.dataa(\somador2|result[4]~8_combout ),
	.datab(\somador1|result[4]~8_combout ),
	.datac(vcc),
	.datad(\ctrl|SelDesv~regout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[4]~4 .lut_mask = 16'hAACC;
defparam \regPC|dadoOut[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N24
cycloneii_lcell_comb \somador1|result[5]~10 (
// Equation(s):
// \somador1|result[5]~10_combout  = (\regPC|dadoOut [5] & (!\somador1|result[4]~9 )) # (!\regPC|dadoOut [5] & ((\somador1|result[4]~9 ) # (GND)))
// \somador1|result[5]~11  = CARRY((!\somador1|result[4]~9 ) # (!\regPC|dadoOut [5]))

	.dataa(vcc),
	.datab(\regPC|dadoOut [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador1|result[4]~9 ),
	.combout(\somador1|result[5]~10_combout ),
	.cout(\somador1|result[5]~11 ));
// synopsys translate_off
defparam \somador1|result[5]~10 .lut_mask = 16'h3C3F;
defparam \somador1|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N26
cycloneii_lcell_comb \somador2|result[5]~10 (
// Equation(s):
// \somador2|result[5]~10_combout  = (\rom|altsyncram_component|auto_generated|q_a [5] & ((\somador1|result[5]~10_combout  & (\somador2|result[4]~9  & VCC)) # (!\somador1|result[5]~10_combout  & (!\somador2|result[4]~9 )))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [5] & ((\somador1|result[5]~10_combout  & (!\somador2|result[4]~9 )) # (!\somador1|result[5]~10_combout  & ((\somador2|result[4]~9 ) # (GND)))))
// \somador2|result[5]~11  = CARRY((\rom|altsyncram_component|auto_generated|q_a [5] & (!\somador1|result[5]~10_combout  & !\somador2|result[4]~9 )) # (!\rom|altsyncram_component|auto_generated|q_a [5] & ((!\somador2|result[4]~9 ) # 
// (!\somador1|result[5]~10_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\somador1|result[5]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador2|result[4]~9 ),
	.combout(\somador2|result[5]~10_combout ),
	.cout(\somador2|result[5]~11 ));
// synopsys translate_off
defparam \somador2|result[5]~10 .lut_mask = 16'h9617;
defparam \somador2|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N4
cycloneii_lcell_comb \regPC|dadoOut[5]~5 (
// Equation(s):
// \regPC|dadoOut[5]~5_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[5]~10_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[5]~10_combout ))

	.dataa(\ctrl|SelDesv~regout ),
	.datab(\somador1|result[5]~10_combout ),
	.datac(vcc),
	.datad(\somador2|result[5]~10_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[5]~5 .lut_mask = 16'hEE44;
defparam \regPC|dadoOut[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N26
cycloneii_lcell_comb \somador1|result[6]~12 (
// Equation(s):
// \somador1|result[6]~12_combout  = (\regPC|dadoOut [6] & (\somador1|result[5]~11  $ (GND))) # (!\regPC|dadoOut [6] & (!\somador1|result[5]~11  & VCC))
// \somador1|result[6]~13  = CARRY((\regPC|dadoOut [6] & !\somador1|result[5]~11 ))

	.dataa(vcc),
	.datab(\regPC|dadoOut [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador1|result[5]~11 ),
	.combout(\somador1|result[6]~12_combout ),
	.cout(\somador1|result[6]~13 ));
// synopsys translate_off
defparam \somador1|result[6]~12 .lut_mask = 16'hC30C;
defparam \somador1|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N28
cycloneii_lcell_comb \somador2|result[6]~12 (
// Equation(s):
// \somador2|result[6]~12_combout  = ((\rom|altsyncram_component|auto_generated|q_a [6] $ (\somador1|result[6]~12_combout  $ (!\somador2|result[5]~11 )))) # (GND)
// \somador2|result[6]~13  = CARRY((\rom|altsyncram_component|auto_generated|q_a [6] & ((\somador1|result[6]~12_combout ) # (!\somador2|result[5]~11 ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\somador1|result[6]~12_combout  & 
// !\somador2|result[5]~11 )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\somador1|result[6]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\somador2|result[5]~11 ),
	.combout(\somador2|result[6]~12_combout ),
	.cout(\somador2|result[6]~13 ));
// synopsys translate_off
defparam \somador2|result[6]~12 .lut_mask = 16'h698E;
defparam \somador2|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N10
cycloneii_lcell_comb \regPC|dadoOut[6]~6 (
// Equation(s):
// \regPC|dadoOut[6]~6_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[6]~12_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[6]~12_combout ))

	.dataa(\somador1|result[6]~12_combout ),
	.datab(\ctrl|SelDesv~regout ),
	.datac(vcc),
	.datad(\somador2|result[6]~12_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[6]~6 .lut_mask = 16'hEE22;
defparam \regPC|dadoOut[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N28
cycloneii_lcell_comb \somador1|result[7]~14 (
// Equation(s):
// \somador1|result[7]~14_combout  = \somador1|result[6]~13  $ (\regPC|dadoOut [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\regPC|dadoOut [7]),
	.cin(\somador1|result[6]~13 ),
	.combout(\somador1|result[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \somador1|result[7]~14 .lut_mask = 16'h0FF0;
defparam \somador1|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N30
cycloneii_lcell_comb \somador2|result[7]~14 (
// Equation(s):
// \somador2|result[7]~14_combout  = \rom|altsyncram_component|auto_generated|q_a [7] $ (\somador2|result[6]~13  $ (\somador1|result[7]~14_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\somador1|result[7]~14_combout ),
	.cin(\somador2|result[6]~13 ),
	.combout(\somador2|result[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \somador2|result[7]~14 .lut_mask = 16'hA55A;
defparam \somador2|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N12
cycloneii_lcell_comb \regPC|dadoOut[7]~7 (
// Equation(s):
// \regPC|dadoOut[7]~7_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[7]~14_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[7]~14_combout ))

	.dataa(\ctrl|SelDesv~regout ),
	.datab(\somador1|result[7]~14_combout ),
	.datac(vcc),
	.datad(\somador2|result[7]~14_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[7]~7 .lut_mask = 16'hEE44;
defparam \regPC|dadoOut[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X84_Y11
cycloneii_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\regPC|dadoOut [7],\regPC|dadoOut [6],\regPC|dadoOut [5],\regPC|dadoOut [4],\regPC|dadoOut [3],\regPC|dadoOut [2],\regPC|dadoOut [1],\regPC|dadoOut [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "lrg.mif";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom|altsyncram:altsyncram_component|altsyncram_ar61:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F618F410F208860384028201;
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N26
cycloneii_lcell_comb \ctrl|WideOr3~0 (
// Equation(s):
// \ctrl|WideOr3~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & ((\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [14])) # (!\rom|altsyncram_component|auto_generated|q_a [13] & 
// ((\rom|altsyncram_component|auto_generated|q_a [14]) # (\rom|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr3~0 .lut_mask = 16'h7060;
defparam \ctrl|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N4
cycloneii_lcell_comb \ctrl|Mux10~1 (
// Equation(s):
// \ctrl|Mux10~1_combout  = (\ctrl|SelJMP~regout  & ((\ctrl|estado [0] & (!\ctrl|WideOr3~0_combout  & \ctrl|estado [1])) # (!\ctrl|estado [0] & ((!\ctrl|estado [1])))))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|WideOr3~0_combout ),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|SelJMP~regout ),
	.cin(gnd),
	.combout(\ctrl|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux10~1 .lut_mask = 16'h2500;
defparam \ctrl|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N24
cycloneii_lcell_comb \ctrl|Mux10~0 (
// Equation(s):
// \ctrl|Mux10~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (((\ctrl|SelJMP~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|estado [1])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|SelJMP~regout ),
	.cin(gnd),
	.combout(\ctrl|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux10~0 .lut_mask = 16'hEA40;
defparam \ctrl|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N0
cycloneii_lcell_comb \ctrl|Mux10~2 (
// Equation(s):
// \ctrl|Mux10~2_combout  = (\ctrl|Mux10~1_combout ) # ((!\ctrl|estado [0] & (\ctrl|Mux10~0_combout  & \ctrl|LdOUTPUT~0_combout )))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|Mux10~1_combout ),
	.datac(\ctrl|Mux10~0_combout ),
	.datad(\ctrl|LdOUTPUT~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux10~2 .lut_mask = 16'hDCCC;
defparam \ctrl|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X85_Y10_N1
cycloneii_lcell_ff \ctrl|SelJMP (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux10~2_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelJMP~regout ));

// Location: LCFF_X85_Y11_N13
cycloneii_lcell_ff \regPC|dadoOut[7] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[7]~7_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [7]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [7]));

// Location: LCFF_X85_Y11_N11
cycloneii_lcell_ff \regPC|dadoOut[6] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[6]~6_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [6]));

// Location: LCFF_X85_Y11_N5
cycloneii_lcell_ff \regPC|dadoOut[5] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[5]~5_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [5]));

// Location: LCFF_X85_Y11_N3
cycloneii_lcell_ff \regPC|dadoOut[4] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[4]~4_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [4]));

// Location: LCFF_X85_Y11_N9
cycloneii_lcell_ff \regPC|dadoOut[3] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[3]~3_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [3]));

// Location: LCFF_X83_Y11_N13
cycloneii_lcell_ff \regPC|dadoOut[2] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[2]~2_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [2]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [2]));

// Location: LCFF_X83_Y11_N11
cycloneii_lcell_ff \regPC|dadoOut[1] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[1]~1_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [1]));

// Location: LCCOMB_X85_Y10_N6
cycloneii_lcell_comb \ctrl|LdOUTPUT~0 (
// Equation(s):
// \ctrl|LdOUTPUT~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & \rom|altsyncram_component|auto_generated|q_a [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~0 .lut_mask = 16'hF000;
defparam \ctrl|LdOUTPUT~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N8
cycloneii_lcell_comb \ctrl|Mux11~0 (
// Equation(s):
// \ctrl|Mux11~0_combout  = (\ctrl|SelDesv~regout  & (((\ctrl|LdOUTPUT~0_combout  & \rom|altsyncram_component|auto_generated|q_a [14])) # (!\ctrl|estado [1])))

	.dataa(\ctrl|SelDesv~regout ),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|LdOUTPUT~0_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux11~0 .lut_mask = 16'hA222;
defparam \ctrl|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N12
cycloneii_lcell_comb \ctrl|Mux12~0 (
// Equation(s):
// \ctrl|Mux12~0_combout  = (!\rom|altsyncram_component|auto_generated|q_a [15] & \ctrl|estado [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\ctrl|estado [1]),
	.cin(gnd),
	.combout(\ctrl|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux12~0 .lut_mask = 16'h0F00;
defparam \ctrl|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N22
cycloneii_lcell_comb \ctrl|Mux14~0 (
// Equation(s):
// \ctrl|Mux14~0_combout  = (\ctrl|Mux12~0_combout  & ((\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [14] & \rom|altsyncram_component|auto_generated|q_a [12])) # 
// (!\rom|altsyncram_component|auto_generated|q_a [13] & ((\rom|altsyncram_component|auto_generated|q_a [12]) # (!\rom|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datad(\ctrl|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux14~0 .lut_mask = 16'h7100;
defparam \ctrl|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N14
cycloneii_lcell_comb \ctrl|CmdULA[1]~0 (
// Equation(s):
// \ctrl|CmdULA[1]~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [14] & (\rom|altsyncram_component|auto_generated|q_a [15] & (\rom|altsyncram_component|auto_generated|q_a [13] $ (\rom|altsyncram_component|auto_generated|q_a [12])))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [14] & (!\rom|altsyncram_component|auto_generated|q_a [13] & ((!\rom|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|CmdULA[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|CmdULA[1]~0 .lut_mask = 16'h4091;
defparam \ctrl|CmdULA[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N6
cycloneii_lcell_comb \ctrl|CmdULA[1]~1 (
// Equation(s):
// \ctrl|CmdULA[1]~1_combout  = (\ctrl|estado [0] & ((!\ctrl|CmdULA[1]~0_combout ) # (!\ctrl|estado [1])))

	.dataa(vcc),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|estado [0]),
	.datad(\ctrl|CmdULA[1]~0_combout ),
	.cin(gnd),
	.combout(\ctrl|CmdULA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|CmdULA[1]~1 .lut_mask = 16'h30F0;
defparam \ctrl|CmdULA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y12_N27
cycloneii_lcell_ff \ctrl|CmdULA[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|Mux14~0_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|CmdULA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|CmdULA [0]));

// Location: LCCOMB_X91_Y11_N0
cycloneii_lcell_comb \ctrl|Mux12~1 (
// Equation(s):
// \ctrl|Mux12~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|Mux12~0_combout  & ((!\rom|altsyncram_component|auto_generated|q_a [13]) # (!\rom|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datad(\ctrl|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux12~1 .lut_mask = 16'h4C00;
defparam \ctrl|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y12_N31
cycloneii_lcell_ff \ctrl|CmdULA[2] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\ctrl|Mux12~1_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|CmdULA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|CmdULA [2]));

// Location: LCCOMB_X91_Y11_N10
cycloneii_lcell_comb \ctrl|Mux13~0 (
// Equation(s):
// \ctrl|Mux13~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (\ctrl|Mux12~0_combout  & ((!\rom|altsyncram_component|auto_generated|q_a [14]) # (!\rom|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datad(\ctrl|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux13~0 .lut_mask = 16'h7000;
defparam \ctrl|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N30
cycloneii_lcell_comb \ctrl|CmdULA[1]~feeder (
// Equation(s):
// \ctrl|CmdULA[1]~feeder_combout  = \ctrl|Mux13~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ctrl|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ctrl|CmdULA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|CmdULA[1]~feeder .lut_mask = 16'hFF00;
defparam \ctrl|CmdULA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X92_Y12_N31
cycloneii_lcell_ff \ctrl|CmdULA[1] (
	.clk(\clk~combout ),
	.datain(\ctrl|CmdULA[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|CmdULA[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|CmdULA [1]));

// Location: LCCOMB_X88_Y12_N18
cycloneii_lcell_comb \ula|Mux2~2 (
// Equation(s):
// \ula|Mux2~2_combout  = (!\ctrl|CmdULA [1] & ((\ctrl|CmdULA [0]) # (\ctrl|CmdULA [2])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [2]),
	.datad(\ctrl|CmdULA [1]),
	.cin(gnd),
	.combout(\ula|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~2 .lut_mask = 16'h00FC;
defparam \ula|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N20
cycloneii_lcell_comb \ctrl|Mux17~0 (
// Equation(s):
// \ctrl|Mux17~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & (\ctrl|estado [1] & !\rom|altsyncram_component|auto_generated|q_a [14]))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux17~0 .lut_mask = 16'h00C0;
defparam \ctrl|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N18
cycloneii_lcell_comb \ctrl|selDtWr[1]~0 (
// Equation(s):
// \ctrl|selDtWr[1]~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [15] & ((\rom|altsyncram_component|auto_generated|q_a [12]) # (!\rom|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [15] $ (((!\rom|altsyncram_component|auto_generated|q_a [12] & !\rom|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|selDtWr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|selDtWr[1]~0 .lut_mask = 16'hD0E1;
defparam \ctrl|selDtWr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N24
cycloneii_lcell_comb \ctrl|selDtWr[1]~1 (
// Equation(s):
// \ctrl|selDtWr[1]~1_combout  = (\ctrl|estado [0] & ((!\ctrl|selDtWr[1]~0_combout ) # (!\ctrl|estado [1])))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|estado [1]),
	.datac(vcc),
	.datad(\ctrl|selDtWr[1]~0_combout ),
	.cin(gnd),
	.combout(\ctrl|selDtWr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|selDtWr[1]~1 .lut_mask = 16'h22AA;
defparam \ctrl|selDtWr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y10_N25
cycloneii_lcell_ff \ctrl|selDtWr[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ctrl|Mux17~0_combout ),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl|selDtWr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|selDtWr [0]));

// Location: LCCOMB_X88_Y10_N20
cycloneii_lcell_comb \ctrl|Mux16~0 (
// Equation(s):
// \ctrl|Mux16~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [15] & (\ctrl|estado [1] & \rom|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\ctrl|estado [1]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux16~0 .lut_mask = 16'hA000;
defparam \ctrl|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N21
cycloneii_lcell_ff \ctrl|selDtWr[1] (
	.clk(\clk~combout ),
	.datain(\ctrl|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrl|selDtWr[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|selDtWr [1]));

// Location: LCCOMB_X88_Y10_N4
cycloneii_lcell_comb \muxDtWr|Mux8~0 (
// Equation(s):
// \muxDtWr|Mux8~0_combout  = (!\ctrl|selDtWr [1]) # (!\ctrl|selDtWr [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|selDtWr [0]),
	.datad(\ctrl|selDtWr [1]),
	.cin(gnd),
	.combout(\muxDtWr|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux8~0 .lut_mask = 16'h0FFF;
defparam \muxDtWr|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneii_clkctrl \muxDtWr|Mux8~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\muxDtWr|Mux8~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\muxDtWr|Mux8~0clkctrl_outclk ));
// synopsys translate_off
defparam \muxDtWr|Mux8~0clkctrl .clock_type = "global clock";
defparam \muxDtWr|Mux8~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[1]));
// synopsys translate_off
defparam \pINPUT[1]~I .input_async_reset = "none";
defparam \pINPUT[1]~I .input_power_up = "low";
defparam \pINPUT[1]~I .input_register_mode = "none";
defparam \pINPUT[1]~I .input_sync_reset = "none";
defparam \pINPUT[1]~I .oe_async_reset = "none";
defparam \pINPUT[1]~I .oe_power_up = "low";
defparam \pINPUT[1]~I .oe_register_mode = "none";
defparam \pINPUT[1]~I .oe_sync_reset = "none";
defparam \pINPUT[1]~I .operation_mode = "input";
defparam \pINPUT[1]~I .output_async_reset = "none";
defparam \pINPUT[1]~I .output_power_up = "low";
defparam \pINPUT[1]~I .output_register_mode = "none";
defparam \pINPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N4
cycloneii_lcell_comb \muxDtWr|Mux1~0 (
// Equation(s):
// \muxDtWr|Mux1~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [1])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [1])))))

	.dataa(\ctrl|selDtWr [0]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\ula|resultado [1]),
	.cin(gnd),
	.combout(\muxDtWr|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux1~0 .lut_mask = 16'h0D08;
defparam \muxDtWr|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N0
cycloneii_lcell_comb \muxDtWr|Mux1~1 (
// Equation(s):
// \muxDtWr|Mux1~1_combout  = (\muxDtWr|Mux1~0_combout ) # ((\pINPUT~combout [1] & \ctrl|selDtWr [1]))

	.dataa(vcc),
	.datab(\pINPUT~combout [1]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux1~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux1~1 .lut_mask = 16'hFFC0;
defparam \muxDtWr|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N8
cycloneii_lcell_comb \muxDtWr|out[1] (
// Equation(s):
// \muxDtWr|out [1] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux1~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [1]))

	.dataa(vcc),
	.datab(\muxDtWr|out [1]),
	.datac(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datad(\muxDtWr|Mux1~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [1]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[1] .lut_mask = 16'hFC0C;
defparam \muxDtWr|out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N14
cycloneii_lcell_comb \muxAddRegWr|out[0]~0 (
// Equation(s):
// \muxAddRegWr|out[0]~0_combout  = (\ctrl|SelRegWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [9])) # (!\ctrl|SelRegWr~regout  & ((\rom|altsyncram_component|auto_generated|q_a [3])))

	.dataa(\ctrl|SelRegWr~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(\rom|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\muxAddRegWr|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxAddRegWr|out[0]~0 .lut_mask = 16'hDD88;
defparam \muxAddRegWr|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N12
cycloneii_lcell_comb \muxAddRegWr|out[1]~1 (
// Equation(s):
// \muxAddRegWr|out[1]~1_combout  = (\ctrl|SelRegWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [10])) # (!\ctrl|SelRegWr~regout  & ((\rom|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\ctrl|SelRegWr~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(vcc),
	.datad(\rom|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\muxAddRegWr|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxAddRegWr|out[1]~1 .lut_mask = 16'hDD88;
defparam \muxAddRegWr|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N10
cycloneii_lcell_comb \SaidaOutPut|Decoder0~3 (
// Equation(s):
// \SaidaOutPut|Decoder0~3_combout  = (!\muxAddRegWr|out[2]~2_combout  & (\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[1]~1_combout ))

	.dataa(\muxAddRegWr|out[2]~2_combout ),
	.datab(\muxAddRegWr|out[0]~0_combout ),
	.datac(vcc),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~3 .lut_mask = 16'h4400;
defparam \SaidaOutPut|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N20
cycloneii_lcell_comb \bancoRegistradores|registers~23 (
// Equation(s):
// \bancoRegistradores|registers~23_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [1] & \SaidaOutPut|Decoder0~3_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(\muxDtWr|out [1]),
	.datac(\SaidaOutPut|Decoder0~3_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~23_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~23 .lut_mask = 16'h8080;
defparam \bancoRegistradores|registers~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N10
cycloneii_lcell_comb \ctrl|WideOr2~0 (
// Equation(s):
// \ctrl|WideOr2~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (((\rom|altsyncram_component|auto_generated|q_a [14] & !\rom|altsyncram_component|auto_generated|q_a [12])) # (!\rom|altsyncram_component|auto_generated|q_a [15]))) # 
// (!\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [15] $ (((\rom|altsyncram_component|auto_generated|q_a [14]) # (\rom|altsyncram_component|auto_generated|q_a [12])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\ctrl|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|WideOr2~0 .lut_mask = 16'h0F9E;
defparam \ctrl|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N8
cycloneii_lcell_comb \ctrl|Wr~0 (
// Equation(s):
// \ctrl|Wr~0_combout  = (\ctrl|estado [0] & (\ctrl|estado [1] & ((\ctrl|WideOr2~0_combout ) # (\ctrl|Wr~regout )))) # (!\ctrl|estado [0] & (((\ctrl|Wr~regout ))))

	.dataa(\ctrl|estado [1]),
	.datab(\ctrl|WideOr2~0_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\ctrl|estado [0]),
	.cin(gnd),
	.combout(\ctrl|Wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Wr~0 .lut_mask = 16'hA8F0;
defparam \ctrl|Wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y13_N9
cycloneii_lcell_ff \ctrl|Wr (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Wr~0_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|Wr~regout ));

// Location: LCCOMB_X87_Y13_N18
cycloneii_lcell_comb \bancoRegistradores|registers[3][5]~15 (
// Equation(s):
// \bancoRegistradores|registers[3][5]~15_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~3_combout )) # (!\rst~combout )

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\rst~combout ),
	.datad(\SaidaOutPut|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[3][5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[3][5]~15 .lut_mask = 16'hCF0F;
defparam \bancoRegistradores|registers[3][5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N21
cycloneii_lcell_ff \bancoRegistradores|registers[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][1]~regout ));

// Location: LCCOMB_X88_Y11_N18
cycloneii_lcell_comb \muxAddRegWr|out[2]~2 (
// Equation(s):
// \muxAddRegWr|out[2]~2_combout  = (\ctrl|SelRegWr~regout  & (\rom|altsyncram_component|auto_generated|q_a [11])) # (!\ctrl|SelRegWr~regout  & ((\rom|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\ctrl|SelRegWr~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(vcc),
	.datad(\rom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\muxAddRegWr|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxAddRegWr|out[2]~2 .lut_mask = 16'hDD88;
defparam \muxAddRegWr|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N2
cycloneii_lcell_comb \SaidaOutPut|Decoder0~0 (
// Equation(s):
// \SaidaOutPut|Decoder0~0_combout  = (!\muxAddRegWr|out[1]~1_combout  & (!\muxAddRegWr|out[0]~0_combout  & !\muxAddRegWr|out[2]~2_combout ))

	.dataa(\muxAddRegWr|out[1]~1_combout ),
	.datab(\muxAddRegWr|out[0]~0_combout ),
	.datac(vcc),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~0 .lut_mask = 16'h0011;
defparam \SaidaOutPut|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N30
cycloneii_lcell_comb \bancoRegistradores|registers~22 (
// Equation(s):
// \bancoRegistradores|registers~22_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~0_combout  & \muxDtWr|out [1]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~0_combout ),
	.datac(\muxDtWr|out [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~22_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~22 .lut_mask = 16'h8080;
defparam \bancoRegistradores|registers~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N20
cycloneii_lcell_comb \bancoRegistradores|registers[0][7]~13 (
// Equation(s):
// \bancoRegistradores|registers[0][7]~13_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~0_combout )) # (!\rst~combout )

	.dataa(\ctrl|Wr~regout ),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\SaidaOutPut|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[0][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[0][7]~13 .lut_mask = 16'hBB33;
defparam \bancoRegistradores|registers[0][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N31
cycloneii_lcell_ff \bancoRegistradores|registers[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][1]~regout ));

// Location: LCCOMB_X87_Y14_N22
cycloneii_lcell_comb \bancoRegistradores|Mux14~2 (
// Equation(s):
// \bancoRegistradores|Mux14~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// (\bancoRegistradores|registers[1][1]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|registers[0][1]~regout )))))

	.dataa(\bancoRegistradores|registers[1][1]~regout ),
	.datab(\bancoRegistradores|registers[0][1]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~2 .lut_mask = 16'hFA0C;
defparam \bancoRegistradores|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N14
cycloneii_lcell_comb \bancoRegistradores|Mux14~3 (
// Equation(s):
// \bancoRegistradores|Mux14~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux14~2_combout  & ((\bancoRegistradores|registers[3][1]~regout ))) # (!\bancoRegistradores|Mux14~2_combout  & 
// (\bancoRegistradores|registers[2][1]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux14~2_combout ))))

	.dataa(\bancoRegistradores|registers[2][1]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|registers[3][1]~regout ),
	.datad(\bancoRegistradores|Mux14~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~3 .lut_mask = 16'hF388;
defparam \bancoRegistradores|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N0
cycloneii_lcell_comb \SaidaOutPut|Decoder0~5 (
// Equation(s):
// \SaidaOutPut|Decoder0~5_combout  = (!\muxAddRegWr|out[1]~1_combout  & (\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[2]~2_combout ))

	.dataa(\muxAddRegWr|out[1]~1_combout ),
	.datab(vcc),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~5 .lut_mask = 16'h5000;
defparam \SaidaOutPut|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N0
cycloneii_lcell_comb \bancoRegistradores|registers~16 (
// Equation(s):
// \bancoRegistradores|registers~16_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [1] & \SaidaOutPut|Decoder0~5_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [1]),
	.datad(\SaidaOutPut|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~16_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~16 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N22
cycloneii_lcell_comb \bancoRegistradores|registers[5][1]~1 (
// Equation(s):
// \bancoRegistradores|registers[5][1]~1_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~5_combout )) # (!\rst~combout )

	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\SaidaOutPut|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[5][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[5][1]~1 .lut_mask = 16'hF333;
defparam \bancoRegistradores|registers[5][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N1
cycloneii_lcell_ff \bancoRegistradores|registers[5][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][1]~regout ));

// Location: LCCOMB_X88_Y11_N22
cycloneii_lcell_comb \SaidaOutPut|Decoder0~6 (
// Equation(s):
// \SaidaOutPut|Decoder0~6_combout  = (\muxAddRegWr|out[2]~2_combout  & (!\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[1]~1_combout ))

	.dataa(vcc),
	.datab(\muxAddRegWr|out[2]~2_combout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~6 .lut_mask = 16'h0C00;
defparam \SaidaOutPut|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N30
cycloneii_lcell_comb \bancoRegistradores|registers~17 (
// Equation(s):
// \bancoRegistradores|registers~17_combout  = (\muxDtWr|out [1] & (\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~6_combout ))

	.dataa(vcc),
	.datab(\muxDtWr|out [1]),
	.datac(\ctrl|Wr~regout ),
	.datad(\SaidaOutPut|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~17_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~17 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N8
cycloneii_lcell_comb \bancoRegistradores|registers[6][1]~3 (
// Equation(s):
// \bancoRegistradores|registers[6][1]~3_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~6_combout )) # (!\rst~combout )

	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\SaidaOutPut|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[6][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[6][1]~3 .lut_mask = 16'hF333;
defparam \bancoRegistradores|registers[6][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y13_N31
cycloneii_lcell_ff \bancoRegistradores|registers[6][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][1]~regout ));

// Location: LCCOMB_X85_Y13_N2
cycloneii_lcell_comb \bancoRegistradores|Mux14~0 (
// Equation(s):
// \bancoRegistradores|Mux14~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [7] & 
// ((\bancoRegistradores|registers[6][1]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (\bancoRegistradores|registers[4][1]~regout ))))

	.dataa(\bancoRegistradores|registers[4][1]~regout ),
	.datab(\bancoRegistradores|registers[6][1]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~0 .lut_mask = 16'hFC0A;
defparam \bancoRegistradores|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N28
cycloneii_lcell_comb \bancoRegistradores|Mux14~1 (
// Equation(s):
// \bancoRegistradores|Mux14~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux14~0_combout  & (\bancoRegistradores|registers[7][1]~regout )) # (!\bancoRegistradores|Mux14~0_combout  & 
// ((\bancoRegistradores|registers[5][1]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux14~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][1]~regout ),
	.datab(\bancoRegistradores|registers[5][1]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|Mux14~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~1 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N16
cycloneii_lcell_comb \bancoRegistradores|Mux14~4 (
// Equation(s):
// \bancoRegistradores|Mux14~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux14~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux14~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datac(\bancoRegistradores|Mux14~3_combout ),
	.datad(\bancoRegistradores|Mux14~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux14~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y14_N17
cycloneii_lcell_ff \bancoRegistradores|dadoR2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux14~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [1]));

// Location: LCCOMB_X91_Y12_N14
cycloneii_lcell_comb \ula|Mux2~1 (
// Equation(s):
// \ula|Mux2~1_combout  = (\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|CmdULA [2]),
	.datad(\ctrl|CmdULA [1]),
	.cin(gnd),
	.combout(\ula|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~1 .lut_mask = 16'hF0FF;
defparam \ula|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N28
cycloneii_lcell_comb \ula|Mux2~0 (
// Equation(s):
// \ula|Mux2~0_combout  = (\ctrl|CmdULA [1] & ((\ctrl|CmdULA [0]) # (\ctrl|CmdULA [2])))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [2]),
	.datad(\ctrl|CmdULA [1]),
	.cin(gnd),
	.combout(\ula|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux2~0 .lut_mask = 16'hFC00;
defparam \ula|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N22
cycloneii_lcell_comb \ula|Add0~12 (
// Equation(s):
// \ula|Add0~12_combout  = (\bancoRegistradores|dadoR1 [1] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [1]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [1] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [1]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR1 [1]),
	.datab(\bancoRegistradores|dadoR2 [1]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~12 .lut_mask = 16'h5EA8;
defparam \ula|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N28
cycloneii_lcell_comb \SaidaOutPut|Decoder0~4 (
// Equation(s):
// \SaidaOutPut|Decoder0~4_combout  = (!\muxAddRegWr|out[0]~0_combout  & (\muxAddRegWr|out[2]~2_combout  & !\muxAddRegWr|out[1]~1_combout ))

	.dataa(\muxAddRegWr|out[0]~0_combout ),
	.datab(\muxAddRegWr|out[2]~2_combout ),
	.datac(vcc),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~4 .lut_mask = 16'h0044;
defparam \SaidaOutPut|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N6
cycloneii_lcell_comb \bancoRegistradores|registers~18 (
// Equation(s):
// \bancoRegistradores|registers~18_combout  = (\SaidaOutPut|Decoder0~4_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [1]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~4_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [1]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~18_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~18 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N8
cycloneii_lcell_comb \bancoRegistradores|registers[4][0]~5 (
// Equation(s):
// \bancoRegistradores|registers[4][0]~5_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~4_combout )) # (!\rst~combout )

	.dataa(\ctrl|Wr~regout ),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\SaidaOutPut|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[4][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[4][0]~5 .lut_mask = 16'hBB33;
defparam \bancoRegistradores|registers[4][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N7
cycloneii_lcell_ff \bancoRegistradores|registers[4][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][1]~regout ));

// Location: LCCOMB_X85_Y13_N0
cycloneii_lcell_comb \bancoRegistradores|Mux6~0 (
// Equation(s):
// \bancoRegistradores|Mux6~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9]) # ((\bancoRegistradores|registers[6][1]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (!\rom|altsyncram_component|auto_generated|q_a [9] & (\bancoRegistradores|registers[4][1]~regout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|registers[4][1]~regout ),
	.datad(\bancoRegistradores|registers[6][1]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~0 .lut_mask = 16'hBA98;
defparam \bancoRegistradores|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N4
cycloneii_lcell_comb \bancoRegistradores|Mux6~1 (
// Equation(s):
// \bancoRegistradores|Mux6~1_combout  = (\bancoRegistradores|Mux6~0_combout  & ((\bancoRegistradores|registers[7][1]~regout ) # ((!\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\bancoRegistradores|Mux6~0_combout  & 
// (((\bancoRegistradores|registers[5][1]~regout  & \rom|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\bancoRegistradores|registers[7][1]~regout ),
	.datab(\bancoRegistradores|registers[5][1]~regout ),
	.datac(\bancoRegistradores|Mux6~0_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~1 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N24
cycloneii_lcell_comb \bancoRegistradores|Mux6~4 (
// Equation(s):
// \bancoRegistradores|Mux6~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux6~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux6~3_combout ))

	.dataa(\bancoRegistradores|Mux6~3_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux6~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux6~4 .lut_mask = 16'hE2E2;
defparam \bancoRegistradores|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y14_N25
cycloneii_lcell_ff \bancoRegistradores|dadoR1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux6~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [1]));

// Location: LCCOMB_X90_Y12_N4
cycloneii_lcell_comb \ula|Add0~8 (
// Equation(s):
// \ula|Add0~8_combout  = \bancoRegistradores|dadoR1 [1] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(\ctrl|CmdULA [0]),
	.datab(\ctrl|CmdULA [2]),
	.datac(\bancoRegistradores|dadoR1 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~8 .lut_mask = 16'h8787;
defparam \ula|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N0
cycloneii_lcell_comb \ula|Add0~0 (
// Equation(s):
// \ula|Add0~0_combout  = \bancoRegistradores|dadoR1 [0] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(\bancoRegistradores|dadoR1 [0]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~0 .lut_mask = 16'hA555;
defparam \ula|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N6
cycloneii_lcell_comb \ula|Add0~3 (
// Equation(s):
// \ula|Add0~3_cout  = CARRY(!\ctrl|CmdULA [0])

	.dataa(\ctrl|CmdULA [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ula|Add0~3_cout ));
// synopsys translate_off
defparam \ula|Add0~3 .lut_mask = 16'h0055;
defparam \ula|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N8
cycloneii_lcell_comb \ula|Add0~4 (
// Equation(s):
// \ula|Add0~4_combout  = (\ula|Add0~1_combout  & ((\ula|Add0~0_combout  & (!\ula|Add0~3_cout )) # (!\ula|Add0~0_combout  & (\ula|Add0~3_cout  & VCC)))) # (!\ula|Add0~1_combout  & ((\ula|Add0~0_combout  & ((\ula|Add0~3_cout ) # (GND))) # 
// (!\ula|Add0~0_combout  & (!\ula|Add0~3_cout ))))
// \ula|Add0~5  = CARRY((\ula|Add0~1_combout  & (\ula|Add0~0_combout  & !\ula|Add0~3_cout )) # (!\ula|Add0~1_combout  & ((\ula|Add0~0_combout ) # (!\ula|Add0~3_cout ))))

	.dataa(\ula|Add0~1_combout ),
	.datab(\ula|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~3_cout ),
	.combout(\ula|Add0~4_combout ),
	.cout(\ula|Add0~5 ));
// synopsys translate_off
defparam \ula|Add0~4 .lut_mask = 16'h694D;
defparam \ula|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N10
cycloneii_lcell_comb \ula|Add0~10 (
// Equation(s):
// \ula|Add0~10_combout  = ((\ula|Add0~9_combout  $ (\ula|Add0~8_combout  $ (\ula|Add0~5 )))) # (GND)
// \ula|Add0~11  = CARRY((\ula|Add0~9_combout  & ((!\ula|Add0~5 ) # (!\ula|Add0~8_combout ))) # (!\ula|Add0~9_combout  & (!\ula|Add0~8_combout  & !\ula|Add0~5 )))

	.dataa(\ula|Add0~9_combout ),
	.datab(\ula|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~5 ),
	.combout(\ula|Add0~10_combout ),
	.cout(\ula|Add0~11 ));
// synopsys translate_off
defparam \ula|Add0~10 .lut_mask = 16'h962B;
defparam \ula|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N20
cycloneii_lcell_comb \ula|Add0~13 (
// Equation(s):
// \ula|Add0~13_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~10_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~12_combout ))

	.dataa(vcc),
	.datab(\ula|Mux2~2_combout ),
	.datac(\ula|Add0~12_combout ),
	.datad(\ula|Add0~10_combout ),
	.cin(gnd),
	.combout(\ula|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~13 .lut_mask = 16'hFC30;
defparam \ula|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y12_N12
cycloneii_lcell_comb \ula|Mux8~0 (
// Equation(s):
// \ula|Mux8~0_combout  = (\ctrl|CmdULA [0] & (\ctrl|CmdULA [1] & \ctrl|CmdULA [2]))

	.dataa(vcc),
	.datab(\ctrl|CmdULA [0]),
	.datac(\ctrl|CmdULA [1]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Mux8~0 .lut_mask = 16'hC000;
defparam \ula|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \ula|Mux8~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ula|Mux8~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ula|Mux8~0clkctrl_outclk ));
// synopsys translate_off
defparam \ula|Mux8~0clkctrl .clock_type = "global clock";
defparam \ula|Mux8~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N4
cycloneii_lcell_comb \ula|resultado[1] (
// Equation(s):
// \ula|resultado [1] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [1])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~13_combout )))

	.dataa(vcc),
	.datab(\ula|resultado [1]),
	.datac(\ula|Add0~13_combout ),
	.datad(\ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ula|resultado [1]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[1] .lut_mask = 16'hCCF0;
defparam \ula|resultado[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N20
cycloneii_lcell_comb \ula|Add0~14 (
// Equation(s):
// \ula|Add0~14_combout  = \bancoRegistradores|dadoR1 [2] $ (((!\ctrl|CmdULA [0]) # (!\ctrl|CmdULA [2])))

	.dataa(\bancoRegistradores|dadoR1 [2]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [2]),
	.datad(\ctrl|CmdULA [0]),
	.cin(gnd),
	.combout(\ula|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~14 .lut_mask = 16'hA555;
defparam \ula|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N12
cycloneii_lcell_comb \ula|Add0~16 (
// Equation(s):
// \ula|Add0~16_combout  = (\ula|Add0~15_combout  & ((\ula|Add0~14_combout  & (!\ula|Add0~11 )) # (!\ula|Add0~14_combout  & (\ula|Add0~11  & VCC)))) # (!\ula|Add0~15_combout  & ((\ula|Add0~14_combout  & ((\ula|Add0~11 ) # (GND))) # (!\ula|Add0~14_combout  & 
// (!\ula|Add0~11 ))))
// \ula|Add0~17  = CARRY((\ula|Add0~15_combout  & (\ula|Add0~14_combout  & !\ula|Add0~11 )) # (!\ula|Add0~15_combout  & ((\ula|Add0~14_combout ) # (!\ula|Add0~11 ))))

	.dataa(\ula|Add0~15_combout ),
	.datab(\ula|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~11 ),
	.combout(\ula|Add0~16_combout ),
	.cout(\ula|Add0~17 ));
// synopsys translate_off
defparam \ula|Add0~16 .lut_mask = 16'h694D;
defparam \ula|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N4
cycloneii_lcell_comb \ula|Add0~19 (
// Equation(s):
// \ula|Add0~19_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~16_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~18_combout ))

	.dataa(\ula|Add0~18_combout ),
	.datab(\ula|Mux2~2_combout ),
	.datac(vcc),
	.datad(\ula|Add0~16_combout ),
	.cin(gnd),
	.combout(\ula|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~19 .lut_mask = 16'hEE22;
defparam \ula|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N16
cycloneii_lcell_comb \ula|resultado[2] (
// Equation(s):
// \ula|resultado [2] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [2])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~19_combout )))

	.dataa(\ula|resultado [2]),
	.datab(vcc),
	.datac(\ula|Add0~19_combout ),
	.datad(\ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ula|resultado [2]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[2] .lut_mask = 16'hAAF0;
defparam \ula|resultado[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[3]));
// synopsys translate_off
defparam \pINPUT[3]~I .input_async_reset = "none";
defparam \pINPUT[3]~I .input_power_up = "low";
defparam \pINPUT[3]~I .input_register_mode = "none";
defparam \pINPUT[3]~I .input_sync_reset = "none";
defparam \pINPUT[3]~I .oe_async_reset = "none";
defparam \pINPUT[3]~I .oe_power_up = "low";
defparam \pINPUT[3]~I .oe_register_mode = "none";
defparam \pINPUT[3]~I .oe_sync_reset = "none";
defparam \pINPUT[3]~I .operation_mode = "input";
defparam \pINPUT[3]~I .output_async_reset = "none";
defparam \pINPUT[3]~I .output_power_up = "low";
defparam \pINPUT[3]~I .output_register_mode = "none";
defparam \pINPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N28
cycloneii_lcell_comb \muxDtWr|Mux3~0 (
// Equation(s):
// \muxDtWr|Mux3~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [3])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [3])))))

	.dataa(\ctrl|selDtWr [0]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\ula|resultado [3]),
	.datad(\ctrl|selDtWr [1]),
	.cin(gnd),
	.combout(\muxDtWr|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux3~0 .lut_mask = 16'h00D8;
defparam \muxDtWr|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N18
cycloneii_lcell_comb \muxDtWr|Mux3~1 (
// Equation(s):
// \muxDtWr|Mux3~1_combout  = (\muxDtWr|Mux3~0_combout ) # ((\pINPUT~combout [3] & \ctrl|selDtWr [1]))

	.dataa(vcc),
	.datab(\pINPUT~combout [3]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux3~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux3~1 .lut_mask = 16'hFFC0;
defparam \muxDtWr|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N0
cycloneii_lcell_comb \muxDtWr|out[3] (
// Equation(s):
// \muxDtWr|out [3] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux3~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [3]))

	.dataa(vcc),
	.datab(\muxDtWr|out [3]),
	.datac(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datad(\muxDtWr|Mux3~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [3]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[3] .lut_mask = 16'hFC0C;
defparam \muxDtWr|out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N16
cycloneii_lcell_comb \bancoRegistradores|registers~36 (
// Equation(s):
// \bancoRegistradores|registers~36_combout  = (\SaidaOutPut|Decoder0~2_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [3]))

	.dataa(\SaidaOutPut|Decoder0~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~36_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~36 .lut_mask = 16'h8080;
defparam \bancoRegistradores|registers~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N6
cycloneii_lcell_comb \SaidaOutPut|Decoder0~2 (
// Equation(s):
// \SaidaOutPut|Decoder0~2_combout  = (!\muxAddRegWr|out[2]~2_combout  & (!\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[1]~1_combout ))

	.dataa(vcc),
	.datab(\muxAddRegWr|out[2]~2_combout ),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~2 .lut_mask = 16'h0300;
defparam \SaidaOutPut|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N26
cycloneii_lcell_comb \bancoRegistradores|registers[2][0]~9 (
// Equation(s):
// \bancoRegistradores|registers[2][0]~9_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~2_combout )) # (!\rst~combout )

	.dataa(\rst~combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\SaidaOutPut|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[2][0]~9 .lut_mask = 16'hDD55;
defparam \bancoRegistradores|registers[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N17
cycloneii_lcell_ff \bancoRegistradores|registers[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][3]~regout ));

// Location: LCCOMB_X87_Y13_N16
cycloneii_lcell_comb \bancoRegistradores|registers~39 (
// Equation(s):
// \bancoRegistradores|registers~39_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~3_combout  & \muxDtWr|out [3]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~3_combout ),
	.datad(\muxDtWr|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~39_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~39 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N17
cycloneii_lcell_ff \bancoRegistradores|registers[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][3]~regout ));

// Location: LCCOMB_X89_Y11_N26
cycloneii_lcell_comb \bancoRegistradores|registers~38 (
// Equation(s):
// \bancoRegistradores|registers~38_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [3] & \SaidaOutPut|Decoder0~0_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [3]),
	.datad(\SaidaOutPut|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~38_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~38 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N27
cycloneii_lcell_ff \bancoRegistradores|registers[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][3]~regout ));

// Location: LCCOMB_X88_Y11_N24
cycloneii_lcell_comb \SaidaOutPut|Decoder0~1 (
// Equation(s):
// \SaidaOutPut|Decoder0~1_combout  = (!\muxAddRegWr|out[1]~1_combout  & (\muxAddRegWr|out[0]~0_combout  & !\muxAddRegWr|out[2]~2_combout ))

	.dataa(\muxAddRegWr|out[1]~1_combout ),
	.datab(vcc),
	.datac(\muxAddRegWr|out[0]~0_combout ),
	.datad(\muxAddRegWr|out[2]~2_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~1 .lut_mask = 16'h0050;
defparam \SaidaOutPut|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N28
cycloneii_lcell_comb \bancoRegistradores|registers~37 (
// Equation(s):
// \bancoRegistradores|registers~37_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [3] & \SaidaOutPut|Decoder0~1_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\muxDtWr|out [3]),
	.datad(\SaidaOutPut|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~37_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~37 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N8
cycloneii_lcell_comb \bancoRegistradores|registers[1][3]~11 (
// Equation(s):
// \bancoRegistradores|registers[1][3]~11_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~1_combout )) # (!\rst~combout )

	.dataa(\ctrl|Wr~regout ),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\SaidaOutPut|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[1][3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[1][3]~11 .lut_mask = 16'hBB33;
defparam \bancoRegistradores|registers[1][3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N29
cycloneii_lcell_ff \bancoRegistradores|registers[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][3]~regout ));

// Location: LCCOMB_X89_Y11_N24
cycloneii_lcell_comb \bancoRegistradores|Mux12~2 (
// Equation(s):
// \bancoRegistradores|Mux12~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\bancoRegistradores|registers[1][3]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|registers[0][3]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[0][3]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|registers[1][3]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~2 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N24
cycloneii_lcell_comb \bancoRegistradores|Mux12~3 (
// Equation(s):
// \bancoRegistradores|Mux12~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux12~2_combout  & ((\bancoRegistradores|registers[3][3]~regout ))) # (!\bancoRegistradores|Mux12~2_combout  & 
// (\bancoRegistradores|registers[2][3]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux12~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[2][3]~regout ),
	.datac(\bancoRegistradores|registers[3][3]~regout ),
	.datad(\bancoRegistradores|Mux12~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~3 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N4
cycloneii_lcell_comb \bancoRegistradores|registers~34 (
// Equation(s):
// \bancoRegistradores|registers~34_combout  = (\SaidaOutPut|Decoder0~4_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [3]))

	.dataa(\SaidaOutPut|Decoder0~4_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~34_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~34 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N5
cycloneii_lcell_ff \bancoRegistradores|registers[4][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][3]~regout ));

// Location: LCCOMB_X87_Y11_N10
cycloneii_lcell_comb \bancoRegistradores|registers~33 (
// Equation(s):
// \bancoRegistradores|registers~33_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~6_combout  & \muxDtWr|out [3]))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\SaidaOutPut|Decoder0~6_combout ),
	.datad(\muxDtWr|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~33 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N11
cycloneii_lcell_ff \bancoRegistradores|registers[6][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][3]~regout ));

// Location: LCCOMB_X90_Y11_N28
cycloneii_lcell_comb \bancoRegistradores|Mux12~0 (
// Equation(s):
// \bancoRegistradores|Mux12~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|registers[6][3]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (\bancoRegistradores|registers[4][3]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[4][3]~regout ),
	.datac(\bancoRegistradores|registers[6][3]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~0 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N30
cycloneii_lcell_comb \SaidaOutPut|Decoder0~7 (
// Equation(s):
// \SaidaOutPut|Decoder0~7_combout  = (\muxAddRegWr|out[2]~2_combout  & (\muxAddRegWr|out[0]~0_combout  & \muxAddRegWr|out[1]~1_combout ))

	.dataa(\muxAddRegWr|out[2]~2_combout ),
	.datab(\muxAddRegWr|out[0]~0_combout ),
	.datac(vcc),
	.datad(\muxAddRegWr|out[1]~1_combout ),
	.cin(gnd),
	.combout(\SaidaOutPut|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|Decoder0~7 .lut_mask = 16'h8800;
defparam \SaidaOutPut|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N20
cycloneii_lcell_comb \bancoRegistradores|registers~35 (
// Equation(s):
// \bancoRegistradores|registers~35_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [3] & \SaidaOutPut|Decoder0~7_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(\muxDtWr|out [3]),
	.datac(vcc),
	.datad(\SaidaOutPut|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~35_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~35 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N2
cycloneii_lcell_comb \bancoRegistradores|registers[7][0]~7 (
// Equation(s):
// \bancoRegistradores|registers[7][0]~7_combout  = ((\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~7_combout )) # (!\rst~combout )

	.dataa(vcc),
	.datab(\rst~combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\SaidaOutPut|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers[7][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers[7][0]~7 .lut_mask = 16'hF333;
defparam \bancoRegistradores|registers[7][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N21
cycloneii_lcell_ff \bancoRegistradores|registers[7][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][3]~regout ));

// Location: LCCOMB_X90_Y11_N2
cycloneii_lcell_comb \bancoRegistradores|Mux12~1 (
// Equation(s):
// \bancoRegistradores|Mux12~1_combout  = (\bancoRegistradores|Mux12~0_combout  & (((\bancoRegistradores|registers[7][3]~regout ) # (!\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\bancoRegistradores|Mux12~0_combout  & 
// (\bancoRegistradores|registers[5][3]~regout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|registers[5][3]~regout ),
	.datab(\bancoRegistradores|Mux12~0_combout ),
	.datac(\bancoRegistradores|registers[7][3]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~1 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N30
cycloneii_lcell_comb \bancoRegistradores|Mux12~4 (
// Equation(s):
// \bancoRegistradores|Mux12~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux12~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux12~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datac(\bancoRegistradores|Mux12~3_combout ),
	.datad(\bancoRegistradores|Mux12~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux12~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y11_N31
cycloneii_lcell_ff \bancoRegistradores|dadoR2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux12~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [3]));

// Location: LCCOMB_X91_Y12_N18
cycloneii_lcell_comb \ula|Add0~24 (
// Equation(s):
// \ula|Add0~24_combout  = (\bancoRegistradores|dadoR1 [3] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [3]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [3] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [3]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR1 [3]),
	.datab(\bancoRegistradores|dadoR2 [3]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~24 .lut_mask = 16'h5EA8;
defparam \ula|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N10
cycloneii_lcell_comb \bancoRegistradores|Mux4~2 (
// Equation(s):
// \bancoRegistradores|Mux4~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// ((\bancoRegistradores|registers[1][3]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (\bancoRegistradores|registers[0][3]~regout ))))

	.dataa(\bancoRegistradores|registers[0][3]~regout ),
	.datab(\bancoRegistradores|registers[1][3]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~2 .lut_mask = 16'hFC0A;
defparam \bancoRegistradores|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N16
cycloneii_lcell_comb \bancoRegistradores|Mux4~3 (
// Equation(s):
// \bancoRegistradores|Mux4~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux4~2_combout  & (\bancoRegistradores|registers[3][3]~regout )) # (!\bancoRegistradores|Mux4~2_combout  & 
// ((\bancoRegistradores|registers[2][3]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux4~2_combout ))))

	.dataa(\bancoRegistradores|registers[3][3]~regout ),
	.datab(\bancoRegistradores|registers[2][3]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux4~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~3 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N2
cycloneii_lcell_comb \bancoRegistradores|registers~32 (
// Equation(s):
// \bancoRegistradores|registers~32_combout  = (\SaidaOutPut|Decoder0~5_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [3]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~5_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [3]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~32_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~32 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N3
cycloneii_lcell_ff \bancoRegistradores|registers[5][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][3]~regout ));

// Location: LCCOMB_X88_Y11_N26
cycloneii_lcell_comb \bancoRegistradores|Mux4~0 (
// Equation(s):
// \bancoRegistradores|Mux4~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|registers[6][3]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [9] & \bancoRegistradores|registers[4][3]~regout ))))

	.dataa(\bancoRegistradores|registers[6][3]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|registers[4][3]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~0 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N2
cycloneii_lcell_comb \bancoRegistradores|Mux4~1 (
// Equation(s):
// \bancoRegistradores|Mux4~1_combout  = (\bancoRegistradores|Mux4~0_combout  & ((\bancoRegistradores|registers[7][3]~regout ) # ((!\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\bancoRegistradores|Mux4~0_combout  & 
// (((\bancoRegistradores|registers[5][3]~regout  & \rom|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\bancoRegistradores|registers[7][3]~regout ),
	.datab(\bancoRegistradores|registers[5][3]~regout ),
	.datac(\bancoRegistradores|Mux4~0_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~1 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N0
cycloneii_lcell_comb \bancoRegistradores|Mux4~4 (
// Equation(s):
// \bancoRegistradores|Mux4~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux4~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux4~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux4~3_combout ),
	.datad(\bancoRegistradores|Mux4~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux4~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N1
cycloneii_lcell_ff \bancoRegistradores|dadoR1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux4~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [3]));

// Location: LCCOMB_X90_Y12_N30
cycloneii_lcell_comb \ula|Add0~20 (
// Equation(s):
// \ula|Add0~20_combout  = \bancoRegistradores|dadoR1 [3] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(\ctrl|CmdULA [0]),
	.datab(\bancoRegistradores|dadoR1 [3]),
	.datac(\ctrl|CmdULA [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ula|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~20 .lut_mask = 16'h9393;
defparam \ula|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N14
cycloneii_lcell_comb \ula|Add0~22 (
// Equation(s):
// \ula|Add0~22_combout  = ((\ula|Add0~21_combout  $ (\ula|Add0~20_combout  $ (\ula|Add0~17 )))) # (GND)
// \ula|Add0~23  = CARRY((\ula|Add0~21_combout  & ((!\ula|Add0~17 ) # (!\ula|Add0~20_combout ))) # (!\ula|Add0~21_combout  & (!\ula|Add0~20_combout  & !\ula|Add0~17 )))

	.dataa(\ula|Add0~21_combout ),
	.datab(\ula|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~17 ),
	.combout(\ula|Add0~22_combout ),
	.cout(\ula|Add0~23 ));
// synopsys translate_off
defparam \ula|Add0~22 .lut_mask = 16'h962B;
defparam \ula|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N8
cycloneii_lcell_comb \ula|Add0~25 (
// Equation(s):
// \ula|Add0~25_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~22_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~24_combout ))

	.dataa(vcc),
	.datab(\ula|Mux2~2_combout ),
	.datac(\ula|Add0~24_combout ),
	.datad(\ula|Add0~22_combout ),
	.cin(gnd),
	.combout(\ula|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~25 .lut_mask = 16'hFC30;
defparam \ula|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N20
cycloneii_lcell_comb \ula|resultado[3] (
// Equation(s):
// \ula|resultado [3] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [3])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~25_combout )))

	.dataa(\ula|resultado [3]),
	.datab(vcc),
	.datac(\ula|Add0~25_combout ),
	.datad(\ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ula|resultado [3]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[3] .lut_mask = 16'hAAF0;
defparam \ula|resultado[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N30
cycloneii_lcell_comb \ctrl|Equal0~0 (
// Equation(s):
// \ctrl|Equal0~0_combout  = (!\ula|resultado [0] & (!\ula|resultado [1] & (!\ula|resultado [2] & !\ula|resultado [3])))

	.dataa(\ula|resultado [0]),
	.datab(\ula|resultado [1]),
	.datac(\ula|resultado [2]),
	.datad(\ula|resultado [3]),
	.cin(gnd),
	.combout(\ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Equal0~0 .lut_mask = 16'h0001;
defparam \ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N28
cycloneii_lcell_comb \muxDtWr|Mux4~0 (
// Equation(s):
// \muxDtWr|Mux4~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [4])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [4])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\ctrl|selDtWr [0]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\ula|resultado [4]),
	.cin(gnd),
	.combout(\muxDtWr|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux4~0 .lut_mask = 16'h0B08;
defparam \muxDtWr|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N2
cycloneii_lcell_comb \muxDtWr|Mux4~1 (
// Equation(s):
// \muxDtWr|Mux4~1_combout  = (\muxDtWr|Mux4~0_combout ) # ((\pINPUT~combout [4] & \ctrl|selDtWr [1]))

	.dataa(\pINPUT~combout [4]),
	.datab(vcc),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux4~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux4~1 .lut_mask = 16'hFFA0;
defparam \muxDtWr|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N18
cycloneii_lcell_comb \muxDtWr|out[4] (
// Equation(s):
// \muxDtWr|out [4] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux4~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [4]))

	.dataa(vcc),
	.datab(\muxDtWr|out [4]),
	.datac(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datad(\muxDtWr|Mux4~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [4]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[4] .lut_mask = 16'hFC0C;
defparam \muxDtWr|out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N24
cycloneii_lcell_comb \bancoRegistradores|registers~47 (
// Equation(s):
// \bancoRegistradores|registers~47_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [4] & \SaidaOutPut|Decoder0~3_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [4]),
	.datad(\SaidaOutPut|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~47_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~47 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N25
cycloneii_lcell_ff \bancoRegistradores|registers[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][4]~regout ));

// Location: LCCOMB_X87_Y14_N30
cycloneii_lcell_comb \bancoRegistradores|registers~45 (
// Equation(s):
// \bancoRegistradores|registers~45_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [4] & \SaidaOutPut|Decoder0~1_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\muxDtWr|out [4]),
	.datad(\SaidaOutPut|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~45_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~45 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N31
cycloneii_lcell_ff \bancoRegistradores|registers[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][4]~regout ));

// Location: LCCOMB_X86_Y14_N0
cycloneii_lcell_comb \bancoRegistradores|Mux3~2 (
// Equation(s):
// \bancoRegistradores|Mux3~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10]) # (\bancoRegistradores|registers[1][4]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|registers[0][4]~regout  & (!\rom|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\bancoRegistradores|registers[0][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|registers[1][4]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~2 .lut_mask = 16'hCEC2;
defparam \bancoRegistradores|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N2
cycloneii_lcell_comb \bancoRegistradores|Mux3~3 (
// Equation(s):
// \bancoRegistradores|Mux3~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux3~2_combout  & ((\bancoRegistradores|registers[3][4]~regout ))) # (!\bancoRegistradores|Mux3~2_combout  & 
// (\bancoRegistradores|registers[2][4]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux3~2_combout ))))

	.dataa(\bancoRegistradores|registers[2][4]~regout ),
	.datab(\bancoRegistradores|registers[3][4]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux3~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~3 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N20
cycloneii_lcell_comb \bancoRegistradores|registers~42 (
// Equation(s):
// \bancoRegistradores|registers~42_combout  = (\muxDtWr|out [4] & (\ctrl|Wr~regout  & \SaidaOutPut|Decoder0~4_combout ))

	.dataa(vcc),
	.datab(\muxDtWr|out [4]),
	.datac(\ctrl|Wr~regout ),
	.datad(\SaidaOutPut|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~42_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~42 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y10_N21
cycloneii_lcell_ff \bancoRegistradores|registers[4][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][4]~regout ));

// Location: LCCOMB_X86_Y14_N20
cycloneii_lcell_comb \bancoRegistradores|Mux3~0 (
// Equation(s):
// \bancoRegistradores|Mux3~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|registers[6][4]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [9] & \bancoRegistradores|registers[4][4]~regout ))))

	.dataa(\bancoRegistradores|registers[6][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|registers[4][4]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~0 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N12
cycloneii_lcell_comb \bancoRegistradores|registers~40 (
// Equation(s):
// \bancoRegistradores|registers~40_combout  = (\SaidaOutPut|Decoder0~5_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [4]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~5_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~40_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~40 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N13
cycloneii_lcell_ff \bancoRegistradores|registers[5][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][4]~regout ));

// Location: LCCOMB_X86_Y14_N22
cycloneii_lcell_comb \bancoRegistradores|Mux3~1 (
// Equation(s):
// \bancoRegistradores|Mux3~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux3~0_combout  & (\bancoRegistradores|registers[7][4]~regout )) # (!\bancoRegistradores|Mux3~0_combout  & 
// ((\bancoRegistradores|registers[5][4]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux3~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|Mux3~0_combout ),
	.datad(\bancoRegistradores|registers[5][4]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~1 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N26
cycloneii_lcell_comb \bancoRegistradores|Mux3~4 (
// Equation(s):
// \bancoRegistradores|Mux3~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux3~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux3~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux3~3_combout ),
	.datad(\bancoRegistradores|Mux3~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux3~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y14_N27
cycloneii_lcell_ff \bancoRegistradores|dadoR1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux3~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [4]));

// Location: LCCOMB_X91_Y12_N8
cycloneii_lcell_comb \ula|Add0~30 (
// Equation(s):
// \ula|Add0~30_combout  = (\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR1 [4] $ (\ula|Mux2~0_combout )))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [4] & ((\bancoRegistradores|dadoR1 [4]) # (\ula|Mux2~0_combout ))) # 
// (!\bancoRegistradores|dadoR2 [4] & (\bancoRegistradores|dadoR1 [4] & \ula|Mux2~0_combout ))))

	.dataa(\bancoRegistradores|dadoR2 [4]),
	.datab(\ula|Mux2~1_combout ),
	.datac(\bancoRegistradores|dadoR1 [4]),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~30 .lut_mask = 16'h3EE0;
defparam \ula|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N26
cycloneii_lcell_comb \ula|Add0~27 (
// Equation(s):
// \ula|Add0~27_combout  = (\bancoRegistradores|dadoR2 [4] & ((!\ctrl|CmdULA [2]))) # (!\bancoRegistradores|dadoR2 [4] & (!\ctrl|CmdULA [0] & \ctrl|CmdULA [2]))

	.dataa(\bancoRegistradores|dadoR2 [4]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~27 .lut_mask = 16'h05AA;
defparam \ula|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N16
cycloneii_lcell_comb \ula|Add0~28 (
// Equation(s):
// \ula|Add0~28_combout  = (\ula|Add0~26_combout  & ((\ula|Add0~27_combout  & (!\ula|Add0~23 )) # (!\ula|Add0~27_combout  & ((\ula|Add0~23 ) # (GND))))) # (!\ula|Add0~26_combout  & ((\ula|Add0~27_combout  & (\ula|Add0~23  & VCC)) # (!\ula|Add0~27_combout  & 
// (!\ula|Add0~23 ))))
// \ula|Add0~29  = CARRY((\ula|Add0~26_combout  & ((!\ula|Add0~23 ) # (!\ula|Add0~27_combout ))) # (!\ula|Add0~26_combout  & (!\ula|Add0~27_combout  & !\ula|Add0~23 )))

	.dataa(\ula|Add0~26_combout ),
	.datab(\ula|Add0~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~23 ),
	.combout(\ula|Add0~28_combout ),
	.cout(\ula|Add0~29 ));
// synopsys translate_off
defparam \ula|Add0~28 .lut_mask = 16'h692B;
defparam \ula|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N22
cycloneii_lcell_comb \ula|Add0~31 (
// Equation(s):
// \ula|Add0~31_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~28_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~30_combout ))

	.dataa(vcc),
	.datab(\ula|Mux2~2_combout ),
	.datac(\ula|Add0~30_combout ),
	.datad(\ula|Add0~28_combout ),
	.cin(gnd),
	.combout(\ula|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~31 .lut_mask = 16'hFC30;
defparam \ula|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N6
cycloneii_lcell_comb \ula|resultado[4] (
// Equation(s):
// \ula|resultado [4] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [4])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~31_combout )))

	.dataa(\ula|resultado [4]),
	.datab(vcc),
	.datac(\ula|Mux8~0clkctrl_outclk ),
	.datad(\ula|Add0~31_combout ),
	.cin(gnd),
	.combout(\ula|resultado [4]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[4] .lut_mask = 16'hAFA0;
defparam \ula|resultado[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[7]));
// synopsys translate_off
defparam \pINPUT[7]~I .input_async_reset = "none";
defparam \pINPUT[7]~I .input_power_up = "low";
defparam \pINPUT[7]~I .input_register_mode = "none";
defparam \pINPUT[7]~I .input_sync_reset = "none";
defparam \pINPUT[7]~I .oe_async_reset = "none";
defparam \pINPUT[7]~I .oe_power_up = "low";
defparam \pINPUT[7]~I .oe_register_mode = "none";
defparam \pINPUT[7]~I .oe_sync_reset = "none";
defparam \pINPUT[7]~I .operation_mode = "input";
defparam \pINPUT[7]~I .output_async_reset = "none";
defparam \pINPUT[7]~I .output_power_up = "low";
defparam \pINPUT[7]~I .output_register_mode = "none";
defparam \pINPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N30
cycloneii_lcell_comb \muxDtWr|Mux7~0 (
// Equation(s):
// \muxDtWr|Mux7~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [7])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [7])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\ctrl|selDtWr [0]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\muxDtWr|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux7~0 .lut_mask = 16'h0B08;
defparam \muxDtWr|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N28
cycloneii_lcell_comb \muxDtWr|Mux7~1 (
// Equation(s):
// \muxDtWr|Mux7~1_combout  = (\muxDtWr|Mux7~0_combout ) # ((\pINPUT~combout [7] & \ctrl|selDtWr [1]))

	.dataa(vcc),
	.datab(\pINPUT~combout [7]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux7~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux7~1 .lut_mask = 16'hFFC0;
defparam \muxDtWr|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N8
cycloneii_lcell_comb \muxDtWr|out[7] (
// Equation(s):
// \muxDtWr|out [7] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux7~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [7]))

	.dataa(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datab(\muxDtWr|out [7]),
	.datac(vcc),
	.datad(\muxDtWr|Mux7~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [7]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[7] .lut_mask = 16'hEE44;
defparam \muxDtWr|out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N16
cycloneii_lcell_comb \bancoRegistradores|registers~66 (
// Equation(s):
// \bancoRegistradores|registers~66_combout  = (\SaidaOutPut|Decoder0~4_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [7]))

	.dataa(\SaidaOutPut|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~66_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~66 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N17
cycloneii_lcell_ff \bancoRegistradores|registers[4][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][7]~regout ));

// Location: LCCOMB_X87_Y11_N24
cycloneii_lcell_comb \bancoRegistradores|registers~65 (
// Equation(s):
// \bancoRegistradores|registers~65_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~6_combout  & \muxDtWr|out [7]))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\SaidaOutPut|Decoder0~6_combout ),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~65_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~65 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N25
cycloneii_lcell_ff \bancoRegistradores|registers[6][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][7]~regout ));

// Location: LCCOMB_X90_Y11_N22
cycloneii_lcell_comb \bancoRegistradores|Mux8~0 (
// Equation(s):
// \bancoRegistradores|Mux8~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [7] & 
// ((\bancoRegistradores|registers[6][7]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (\bancoRegistradores|registers[4][7]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|registers[4][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\bancoRegistradores|registers[6][7]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~0 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N14
cycloneii_lcell_comb \bancoRegistradores|registers~67 (
// Equation(s):
// \bancoRegistradores|registers~67_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~7_combout  & \muxDtWr|out [7]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~7_combout ),
	.datac(vcc),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~67_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~67 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N15
cycloneii_lcell_ff \bancoRegistradores|registers[7][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][7]~regout ));

// Location: LCCOMB_X90_Y11_N12
cycloneii_lcell_comb \bancoRegistradores|Mux8~1 (
// Equation(s):
// \bancoRegistradores|Mux8~1_combout  = (\bancoRegistradores|Mux8~0_combout  & (((\bancoRegistradores|registers[7][7]~regout ) # (!\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\bancoRegistradores|Mux8~0_combout  & 
// (\bancoRegistradores|registers[5][7]~regout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|registers[5][7]~regout ),
	.datab(\bancoRegistradores|Mux8~0_combout ),
	.datac(\bancoRegistradores|registers[7][7]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~1 .lut_mask = 16'hE2CC;
defparam \bancoRegistradores|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N4
cycloneii_lcell_comb \bancoRegistradores|registers~68 (
// Equation(s):
// \bancoRegistradores|registers~68_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~2_combout  & \muxDtWr|out [7]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~2_combout ),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~68_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~68 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N5
cycloneii_lcell_ff \bancoRegistradores|registers[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][7]~regout ));

// Location: LCCOMB_X87_Y13_N14
cycloneii_lcell_comb \bancoRegistradores|registers~71 (
// Equation(s):
// \bancoRegistradores|registers~71_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~3_combout  & \muxDtWr|out [7]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~3_combout ),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~71_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~71 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N15
cycloneii_lcell_ff \bancoRegistradores|registers[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][7]~regout ));

// Location: LCCOMB_X89_Y11_N30
cycloneii_lcell_comb \bancoRegistradores|registers~70 (
// Equation(s):
// \bancoRegistradores|registers~70_combout  = (\SaidaOutPut|Decoder0~0_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [7]))

	.dataa(\SaidaOutPut|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~70_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~70 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N31
cycloneii_lcell_ff \bancoRegistradores|registers[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][7]~regout ));

// Location: LCCOMB_X87_Y14_N4
cycloneii_lcell_comb \bancoRegistradores|registers~69 (
// Equation(s):
// \bancoRegistradores|registers~69_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [7] & \SaidaOutPut|Decoder0~1_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\muxDtWr|out [7]),
	.datad(\SaidaOutPut|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~69_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~69 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N5
cycloneii_lcell_ff \bancoRegistradores|registers[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][7]~regout ));

// Location: LCCOMB_X89_Y11_N2
cycloneii_lcell_comb \bancoRegistradores|Mux8~2 (
// Equation(s):
// \bancoRegistradores|Mux8~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\bancoRegistradores|registers[1][7]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|registers[0][7]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[0][7]~regout ),
	.datac(\bancoRegistradores|registers[1][7]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~2 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N6
cycloneii_lcell_comb \bancoRegistradores|Mux8~3 (
// Equation(s):
// \bancoRegistradores|Mux8~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux8~2_combout  & ((\bancoRegistradores|registers[3][7]~regout ))) # (!\bancoRegistradores|Mux8~2_combout  & 
// (\bancoRegistradores|registers[2][7]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux8~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[2][7]~regout ),
	.datac(\bancoRegistradores|registers[3][7]~regout ),
	.datad(\bancoRegistradores|Mux8~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~3 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N14
cycloneii_lcell_comb \bancoRegistradores|Mux8~4 (
// Equation(s):
// \bancoRegistradores|Mux8~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux8~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux8~3_combout )))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datac(\bancoRegistradores|Mux8~1_combout ),
	.datad(\bancoRegistradores|Mux8~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux8~4 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y12_N15
cycloneii_lcell_ff \bancoRegistradores|dadoR2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux8~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [7]));

// Location: LCCOMB_X91_Y12_N10
cycloneii_lcell_comb \ula|Add0~48 (
// Equation(s):
// \ula|Add0~48_combout  = (\bancoRegistradores|dadoR1 [7] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [7]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [7] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [7]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR1 [7]),
	.datab(\bancoRegistradores|dadoR2 [7]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~48 .lut_mask = 16'h5EA8;
defparam \ula|Add0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N22
cycloneii_lcell_comb \ula|Add0~45 (
// Equation(s):
// \ula|Add0~45_combout  = (\bancoRegistradores|dadoR2 [7] & ((!\ctrl|CmdULA [2]))) # (!\bancoRegistradores|dadoR2 [7] & (!\ctrl|CmdULA [0] & \ctrl|CmdULA [2]))

	.dataa(vcc),
	.datab(\bancoRegistradores|dadoR2 [7]),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~45_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~45 .lut_mask = 16'h03CC;
defparam \ula|Add0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N12
cycloneii_lcell_comb \bancoRegistradores|registers~63 (
// Equation(s):
// \bancoRegistradores|registers~63_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~3_combout  & \muxDtWr|out [6]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~3_combout ),
	.datad(\muxDtWr|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~63_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~63 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N13
cycloneii_lcell_ff \bancoRegistradores|registers[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][6]~regout ));

// Location: LCCOMB_X89_Y11_N14
cycloneii_lcell_comb \bancoRegistradores|registers~62 (
// Equation(s):
// \bancoRegistradores|registers~62_combout  = (\SaidaOutPut|Decoder0~0_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [6]))

	.dataa(\SaidaOutPut|Decoder0~0_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~62_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~62 .lut_mask = 16'h8080;
defparam \bancoRegistradores|registers~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N15
cycloneii_lcell_ff \bancoRegistradores|registers[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][6]~regout ));

// Location: LCCOMB_X87_Y14_N14
cycloneii_lcell_comb \bancoRegistradores|registers~61 (
// Equation(s):
// \bancoRegistradores|registers~61_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [6] & \SaidaOutPut|Decoder0~1_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\muxDtWr|out [6]),
	.datad(\SaidaOutPut|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~61_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~61 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N15
cycloneii_lcell_ff \bancoRegistradores|registers[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][6]~regout ));

// Location: LCCOMB_X89_Y11_N18
cycloneii_lcell_comb \bancoRegistradores|Mux9~2 (
// Equation(s):
// \bancoRegistradores|Mux9~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\bancoRegistradores|registers[1][6]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|registers[0][6]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[0][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|registers[1][6]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~2 .lut_mask = 16'hF4A4;
defparam \bancoRegistradores|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N20
cycloneii_lcell_comb \bancoRegistradores|Mux9~3 (
// Equation(s):
// \bancoRegistradores|Mux9~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux9~2_combout  & ((\bancoRegistradores|registers[3][6]~regout ))) # (!\bancoRegistradores|Mux9~2_combout  & 
// (\bancoRegistradores|registers[2][6]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux9~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[2][6]~regout ),
	.datac(\bancoRegistradores|registers[3][6]~regout ),
	.datad(\bancoRegistradores|Mux9~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~3 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N8
cycloneii_lcell_comb \bancoRegistradores|registers~56 (
// Equation(s):
// \bancoRegistradores|registers~56_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [6] & \SaidaOutPut|Decoder0~5_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [6]),
	.datad(\SaidaOutPut|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~56_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~56 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N9
cycloneii_lcell_ff \bancoRegistradores|registers[5][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][6]~regout ));

// Location: LCCOMB_X88_Y14_N18
cycloneii_lcell_comb \bancoRegistradores|registers~59 (
// Equation(s):
// \bancoRegistradores|registers~59_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~7_combout  & \muxDtWr|out [6]))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\SaidaOutPut|Decoder0~7_combout ),
	.datad(\muxDtWr|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~59_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~59 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y14_N19
cycloneii_lcell_ff \bancoRegistradores|registers[7][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][6]~regout ));

// Location: LCCOMB_X87_Y11_N30
cycloneii_lcell_comb \bancoRegistradores|registers~57 (
// Equation(s):
// \bancoRegistradores|registers~57_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~6_combout  & \muxDtWr|out [6]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~6_combout ),
	.datac(vcc),
	.datad(\muxDtWr|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~57_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~57 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N31
cycloneii_lcell_ff \bancoRegistradores|registers[6][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][6]~regout ));

// Location: LCCOMB_X88_Y13_N30
cycloneii_lcell_comb \bancoRegistradores|Mux9~0 (
// Equation(s):
// \bancoRegistradores|Mux9~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|registers[6][6]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (\bancoRegistradores|registers[4][6]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\bancoRegistradores|registers[4][6]~regout ),
	.datab(\bancoRegistradores|registers[6][6]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~0 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N24
cycloneii_lcell_comb \bancoRegistradores|Mux9~1 (
// Equation(s):
// \bancoRegistradores|Mux9~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux9~0_combout  & ((\bancoRegistradores|registers[7][6]~regout ))) # (!\bancoRegistradores|Mux9~0_combout  & 
// (\bancoRegistradores|registers[5][6]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux9~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|registers[5][6]~regout ),
	.datac(\bancoRegistradores|registers[7][6]~regout ),
	.datad(\bancoRegistradores|Mux9~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~1 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N18
cycloneii_lcell_comb \bancoRegistradores|Mux9~4 (
// Equation(s):
// \bancoRegistradores|Mux9~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux9~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux9~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datac(\bancoRegistradores|Mux9~3_combout ),
	.datad(\bancoRegistradores|Mux9~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux9~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y13_N19
cycloneii_lcell_ff \bancoRegistradores|dadoR2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux9~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [6]));

// Location: LCCOMB_X91_Y12_N24
cycloneii_lcell_comb \ula|Add0~42 (
// Equation(s):
// \ula|Add0~42_combout  = (\bancoRegistradores|dadoR1 [6] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [6]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [6] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [6]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR1 [6]),
	.datab(\bancoRegistradores|dadoR2 [6]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~42 .lut_mask = 16'h5EA8;
defparam \ula|Add0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N24
cycloneii_lcell_comb \ula|Add0~33 (
// Equation(s):
// \ula|Add0~33_combout  = (\bancoRegistradores|dadoR2 [5] & ((!\ctrl|CmdULA [2]))) # (!\bancoRegistradores|dadoR2 [5] & (!\ctrl|CmdULA [0] & \ctrl|CmdULA [2]))

	.dataa(\bancoRegistradores|dadoR2 [5]),
	.datab(vcc),
	.datac(\ctrl|CmdULA [0]),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~33 .lut_mask = 16'h05AA;
defparam \ula|Add0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N18
cycloneii_lcell_comb \ula|Add0~34 (
// Equation(s):
// \ula|Add0~34_combout  = ((\ula|Add0~32_combout  $ (\ula|Add0~33_combout  $ (\ula|Add0~29 )))) # (GND)
// \ula|Add0~35  = CARRY((\ula|Add0~32_combout  & (\ula|Add0~33_combout  & !\ula|Add0~29 )) # (!\ula|Add0~32_combout  & ((\ula|Add0~33_combout ) # (!\ula|Add0~29 ))))

	.dataa(\ula|Add0~32_combout ),
	.datab(\ula|Add0~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~29 ),
	.combout(\ula|Add0~34_combout ),
	.cout(\ula|Add0~35 ));
// synopsys translate_off
defparam \ula|Add0~34 .lut_mask = 16'h964D;
defparam \ula|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N20
cycloneii_lcell_comb \ula|Add0~40 (
// Equation(s):
// \ula|Add0~40_combout  = (\ula|Add0~39_combout  & ((\ula|Add0~38_combout  & (!\ula|Add0~35 )) # (!\ula|Add0~38_combout  & (\ula|Add0~35  & VCC)))) # (!\ula|Add0~39_combout  & ((\ula|Add0~38_combout  & ((\ula|Add0~35 ) # (GND))) # (!\ula|Add0~38_combout  & 
// (!\ula|Add0~35 ))))
// \ula|Add0~41  = CARRY((\ula|Add0~39_combout  & (\ula|Add0~38_combout  & !\ula|Add0~35 )) # (!\ula|Add0~39_combout  & ((\ula|Add0~38_combout ) # (!\ula|Add0~35 ))))

	.dataa(\ula|Add0~39_combout ),
	.datab(\ula|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ula|Add0~35 ),
	.combout(\ula|Add0~40_combout ),
	.cout(\ula|Add0~41 ));
// synopsys translate_off
defparam \ula|Add0~40 .lut_mask = 16'h694D;
defparam \ula|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N0
cycloneii_lcell_comb \ula|Add0~43 (
// Equation(s):
// \ula|Add0~43_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~40_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~42_combout ))

	.dataa(vcc),
	.datab(\ula|Mux2~2_combout ),
	.datac(\ula|Add0~42_combout ),
	.datad(\ula|Add0~40_combout ),
	.cin(gnd),
	.combout(\ula|Add0~43_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~43 .lut_mask = 16'hFC30;
defparam \ula|Add0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N18
cycloneii_lcell_comb \ula|resultado[6] (
// Equation(s):
// \ula|resultado [6] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [6])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~43_combout )))

	.dataa(vcc),
	.datab(\ula|resultado [6]),
	.datac(\ula|Mux8~0clkctrl_outclk ),
	.datad(\ula|Add0~43_combout ),
	.cin(gnd),
	.combout(\ula|resultado [6]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[6] .lut_mask = 16'hCFC0;
defparam \ula|resultado[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N22
cycloneii_lcell_comb \muxDtWr|Mux6~0 (
// Equation(s):
// \muxDtWr|Mux6~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [6])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\ctrl|selDtWr [0]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\ula|resultado [6]),
	.cin(gnd),
	.combout(\muxDtWr|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux6~0 .lut_mask = 16'h0B08;
defparam \muxDtWr|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N12
cycloneii_lcell_comb \muxDtWr|Mux6~1 (
// Equation(s):
// \muxDtWr|Mux6~1_combout  = (\muxDtWr|Mux6~0_combout ) # ((\pINPUT~combout [6] & \ctrl|selDtWr [1]))

	.dataa(\pINPUT~combout [6]),
	.datab(vcc),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux6~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux6~1 .lut_mask = 16'hFFA0;
defparam \muxDtWr|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N26
cycloneii_lcell_comb \muxDtWr|out[6] (
// Equation(s):
// \muxDtWr|out [6] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux6~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [6]))

	.dataa(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datab(\muxDtWr|out [6]),
	.datac(vcc),
	.datad(\muxDtWr|Mux6~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [6]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[6] .lut_mask = 16'hEE44;
defparam \muxDtWr|out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N10
cycloneii_lcell_comb \bancoRegistradores|registers~60 (
// Equation(s):
// \bancoRegistradores|registers~60_combout  = (\SaidaOutPut|Decoder0~2_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [6]))

	.dataa(\SaidaOutPut|Decoder0~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [6]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~60_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~60 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N11
cycloneii_lcell_ff \bancoRegistradores|registers[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][6]~regout ));

// Location: LCCOMB_X89_Y11_N28
cycloneii_lcell_comb \bancoRegistradores|Mux1~2 (
// Equation(s):
// \bancoRegistradores|Mux1~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (\rom|altsyncram_component|auto_generated|q_a [9])) # (!\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9] & 
// ((\bancoRegistradores|registers[1][6]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (\bancoRegistradores|registers[0][6]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|registers[0][6]~regout ),
	.datad(\bancoRegistradores|registers[1][6]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~2 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N10
cycloneii_lcell_comb \bancoRegistradores|Mux1~3 (
// Equation(s):
// \bancoRegistradores|Mux1~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux1~2_combout  & ((\bancoRegistradores|registers[3][6]~regout ))) # (!\bancoRegistradores|Mux1~2_combout  & 
// (\bancoRegistradores|registers[2][6]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux1~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|registers[2][6]~regout ),
	.datac(\bancoRegistradores|registers[3][6]~regout ),
	.datad(\bancoRegistradores|Mux1~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~3 .lut_mask = 16'hF588;
defparam \bancoRegistradores|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N0
cycloneii_lcell_comb \bancoRegistradores|Mux1~4 (
// Equation(s):
// \bancoRegistradores|Mux1~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux1~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux1~3_combout )))

	.dataa(\bancoRegistradores|Mux1~1_combout ),
	.datab(vcc),
	.datac(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\bancoRegistradores|Mux1~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux1~4 .lut_mask = 16'hAFA0;
defparam \bancoRegistradores|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y13_N1
cycloneii_lcell_ff \bancoRegistradores|dadoR1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [6]));

// Location: LCCOMB_X89_Y12_N18
cycloneii_lcell_comb \ula|Add0~38 (
// Equation(s):
// \ula|Add0~38_combout  = \bancoRegistradores|dadoR1 [6] $ (((!\ctrl|CmdULA [2]) # (!\ctrl|CmdULA [0])))

	.dataa(\ctrl|CmdULA [0]),
	.datab(\bancoRegistradores|dadoR1 [6]),
	.datac(vcc),
	.datad(\ctrl|CmdULA [2]),
	.cin(gnd),
	.combout(\ula|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~38 .lut_mask = 16'h9933;
defparam \ula|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N22
cycloneii_lcell_comb \ula|Add0~46 (
// Equation(s):
// \ula|Add0~46_combout  = \ula|Add0~44_combout  $ (\ula|Add0~41  $ (\ula|Add0~45_combout ))

	.dataa(\ula|Add0~44_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|Add0~45_combout ),
	.cin(\ula|Add0~41 ),
	.combout(\ula|Add0~46_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~46 .lut_mask = 16'hA55A;
defparam \ula|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N2
cycloneii_lcell_comb \ula|Add0~49 (
// Equation(s):
// \ula|Add0~49_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~46_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~48_combout ))

	.dataa(vcc),
	.datab(\ula|Mux2~2_combout ),
	.datac(\ula|Add0~48_combout ),
	.datad(\ula|Add0~46_combout ),
	.cin(gnd),
	.combout(\ula|Add0~49_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~49 .lut_mask = 16'hFC30;
defparam \ula|Add0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N14
cycloneii_lcell_comb \ula|resultado[7] (
// Equation(s):
// \ula|resultado [7] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [7])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~49_combout )))

	.dataa(vcc),
	.datab(\ula|resultado [7]),
	.datac(\ula|Mux8~0clkctrl_outclk ),
	.datad(\ula|Add0~49_combout ),
	.cin(gnd),
	.combout(\ula|resultado [7]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[7] .lut_mask = 16'hCFC0;
defparam \ula|resultado[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N22
cycloneii_lcell_comb \ctrl|Equal0~1 (
// Equation(s):
// \ctrl|Equal0~1_combout  = (!\ula|resultado [5] & (!\ula|resultado [4] & (!\ula|resultado [7] & !\ula|resultado [6])))

	.dataa(\ula|resultado [5]),
	.datab(\ula|resultado [4]),
	.datac(\ula|resultado [7]),
	.datad(\ula|resultado [6]),
	.cin(gnd),
	.combout(\ctrl|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Equal0~1 .lut_mask = 16'h0001;
defparam \ctrl|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N28
cycloneii_lcell_comb \ctrl|Mux5~8 (
// Equation(s):
// \ctrl|Mux5~8_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (!\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|Equal0~0_combout  & \ctrl|Equal0~1_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\ctrl|Equal0~0_combout ),
	.datad(\ctrl|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~8 .lut_mask = 16'h2000;
defparam \ctrl|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N4
cycloneii_lcell_comb \ctrl|Mux11~1 (
// Equation(s):
// \ctrl|Mux11~1_combout  = (\ctrl|Mux11~0_combout ) # ((\ctrl|estado [1] & (\ctrl|LdOUTPUT~0_combout  & \ctrl|Mux5~8_combout )))

	.dataa(\ctrl|estado [1]),
	.datab(\ctrl|Mux11~0_combout ),
	.datac(\ctrl|LdOUTPUT~0_combout ),
	.datad(\ctrl|Mux5~8_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux11~1 .lut_mask = 16'hECCC;
defparam \ctrl|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N16
cycloneii_lcell_comb \ctrl|Mux5~0 (
// Equation(s):
// \ctrl|Mux5~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [14] $ (((!\rom|altsyncram_component|auto_generated|q_a [13] & !\rom|altsyncram_component|auto_generated|q_a [12])))) # (!\rom|altsyncram_component|auto_generated|q_a [15])

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\ctrl|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~0 .lut_mask = 16'hEF1F;
defparam \ctrl|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N26
cycloneii_lcell_comb \ctrl|Mux5~1 (
// Equation(s):
// \ctrl|Mux5~1_combout  = (\ctrl|SelDesv~regout  & \ctrl|Mux5~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ctrl|SelDesv~regout ),
	.datad(\ctrl|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~1 .lut_mask = 16'hF000;
defparam \ctrl|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N16
cycloneii_lcell_comb \ctrl|Mux5~5 (
// Equation(s):
// \ctrl|Mux5~5_combout  = (\ula|resultado [7] & (\rom|altsyncram_component|auto_generated|q_a [14] & ((!\rom|altsyncram_component|auto_generated|q_a [13])))) # (!\ula|resultado [7] & (!\rom|altsyncram_component|auto_generated|q_a [12] & 
// (\rom|altsyncram_component|auto_generated|q_a [14] $ (\rom|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\ctrl|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~5 .lut_mask = 16'h0A12;
defparam \ctrl|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N14
cycloneii_lcell_comb \ctrl|Mux5~6 (
// Equation(s):
// \ctrl|Mux5~6_combout  = (\ctrl|Mux5~5_combout  & ((\rom|altsyncram_component|auto_generated|q_a [13]) # ((!\ctrl|Equal0~1_combout ) # (!\ctrl|Equal0~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\ctrl|Equal0~0_combout ),
	.datac(\ctrl|Mux5~5_combout ),
	.datad(\ctrl|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~6 .lut_mask = 16'hB0F0;
defparam \ctrl|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N10
cycloneii_lcell_comb \ula|Add0~37 (
// Equation(s):
// \ula|Add0~37_combout  = (\ula|Mux2~2_combout  & ((\ula|Add0~34_combout ))) # (!\ula|Mux2~2_combout  & (\ula|Add0~36_combout ))

	.dataa(\ula|Add0~36_combout ),
	.datab(\ula|Mux2~2_combout ),
	.datac(vcc),
	.datad(\ula|Add0~34_combout ),
	.cin(gnd),
	.combout(\ula|Add0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~37 .lut_mask = 16'hEE22;
defparam \ula|Add0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N24
cycloneii_lcell_comb \ula|resultado[5] (
// Equation(s):
// \ula|resultado [5] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [5])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~37_combout )))

	.dataa(\ula|resultado [5]),
	.datab(vcc),
	.datac(\ula|Mux8~0clkctrl_outclk ),
	.datad(\ula|Add0~37_combout ),
	.cin(gnd),
	.combout(\ula|resultado [5]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[5] .lut_mask = 16'hAFA0;
defparam \ula|resultado[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N12
cycloneii_lcell_comb \ctrl|Mux5~2 (
// Equation(s):
// \ctrl|Mux5~2_combout  = (\ula|resultado [5]) # ((\ula|resultado [6]) # (\ula|resultado [4]))

	.dataa(vcc),
	.datab(\ula|resultado [5]),
	.datac(\ula|resultado [6]),
	.datad(\ula|resultado [4]),
	.cin(gnd),
	.combout(\ctrl|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~2 .lut_mask = 16'hFFFC;
defparam \ctrl|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N10
cycloneii_lcell_comb \ctrl|Mux5~3 (
// Equation(s):
// \ctrl|Mux5~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (\ctrl|Equal0~0_combout  & (!\rom|altsyncram_component|auto_generated|q_a [14] & !\ctrl|Mux5~2_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [13] & 
// (((\rom|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\ctrl|Equal0~0_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datad(\ctrl|Mux5~2_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~3 .lut_mask = 16'h5058;
defparam \ctrl|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N18
cycloneii_lcell_comb \ctrl|Mux5~4 (
// Equation(s):
// \ctrl|Mux5~4_combout  = (\ctrl|LdOUTPUT~0_combout  & ((\ula|resultado [7] & (!\rom|altsyncram_component|auto_generated|q_a [13])) # (!\ula|resultado [7] & ((\ctrl|Mux5~3_combout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\ctrl|LdOUTPUT~0_combout ),
	.datac(\ula|resultado [7]),
	.datad(\ctrl|Mux5~3_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~4 .lut_mask = 16'h4C40;
defparam \ctrl|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N2
cycloneii_lcell_comb \ctrl|Mux5~7 (
// Equation(s):
// \ctrl|Mux5~7_combout  = (\ctrl|Mux5~1_combout ) # ((\ctrl|Mux5~4_combout ) # ((\rom|altsyncram_component|auto_generated|q_a [15] & \ctrl|Mux5~6_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ctrl|Mux5~1_combout ),
	.datac(\ctrl|Mux5~6_combout ),
	.datad(\ctrl|Mux5~4_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux5~7 .lut_mask = 16'hFFEC;
defparam \ctrl|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N20
cycloneii_lcell_comb \ctrl|Mux11~2 (
// Equation(s):
// \ctrl|Mux11~2_combout  = (\ctrl|estado [0] & (\ctrl|estado [1] & ((\ctrl|Mux5~7_combout )))) # (!\ctrl|estado [0] & (((\ctrl|Mux11~1_combout ))))

	.dataa(\ctrl|estado [0]),
	.datab(\ctrl|estado [1]),
	.datac(\ctrl|Mux11~1_combout ),
	.datad(\ctrl|Mux5~7_combout ),
	.cin(gnd),
	.combout(\ctrl|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|Mux11~2 .lut_mask = 16'hD850;
defparam \ctrl|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y10_N21
cycloneii_lcell_ff \ctrl|SelDesv (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|Mux11~2_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|SelDesv~regout ));

// Location: LCCOMB_X83_Y11_N4
cycloneii_lcell_comb \regPC|dadoOut[0]~0 (
// Equation(s):
// \regPC|dadoOut[0]~0_combout  = (\ctrl|SelDesv~regout  & ((\somador2|result[0]~0_combout ))) # (!\ctrl|SelDesv~regout  & (\somador1|result[0]~0_combout ))

	.dataa(\somador1|result[0]~0_combout ),
	.datab(\ctrl|SelDesv~regout ),
	.datac(vcc),
	.datad(\somador2|result[0]~0_combout ),
	.cin(gnd),
	.combout(\regPC|dadoOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regPC|dadoOut[0]~0 .lut_mask = 16'hEE22;
defparam \regPC|dadoOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X83_Y11_N5
cycloneii_lcell_ff \regPC|dadoOut[0] (
	.clk(\ctrl|LdPC~clkctrl_outclk ),
	.datain(\regPC|dadoOut[0]~0_combout ),
	.sdata(\rom|altsyncram_component|auto_generated|q_a [0]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\ctrl|SelJMP~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regPC|dadoOut [0]));

// Location: LCCOMB_X87_Y13_N28
cycloneii_lcell_comb \ctrl|LdOUTPUT~2 (
// Equation(s):
// \ctrl|LdOUTPUT~2_combout  = (\rst~combout  & (\ctrl|estado [0] $ (\ctrl|estado [1])))

	.dataa(\ctrl|estado [0]),
	.datab(\rst~combout ),
	.datac(vcc),
	.datad(\ctrl|estado [1]),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~2_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~2 .lut_mask = 16'h4488;
defparam \ctrl|LdOUTPUT~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N8
cycloneii_lcell_comb \ctrl|LdOUTPUT~1 (
// Equation(s):
// \ctrl|LdOUTPUT~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [13] & (\rom|altsyncram_component|auto_generated|q_a [14] & (\ctrl|estado [1] & \ctrl|LdOUTPUT~0_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\ctrl|estado [1]),
	.datad(\ctrl|LdOUTPUT~0_combout ),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~1_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~1 .lut_mask = 16'h8000;
defparam \ctrl|LdOUTPUT~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N24
cycloneii_lcell_comb \ctrl|LdOUTPUT~3 (
// Equation(s):
// \ctrl|LdOUTPUT~3_combout  = (\ctrl|LdOUTPUT~2_combout  & ((\ctrl|LdOUTPUT~1_combout ) # ((\ctrl|estado [1] & \ctrl|LdOUTPUT~regout )))) # (!\ctrl|LdOUTPUT~2_combout  & (((\ctrl|LdOUTPUT~regout ))))

	.dataa(\ctrl|estado [1]),
	.datab(\ctrl|LdOUTPUT~2_combout ),
	.datac(\ctrl|LdOUTPUT~regout ),
	.datad(\ctrl|LdOUTPUT~1_combout ),
	.cin(gnd),
	.combout(\ctrl|LdOUTPUT~3_combout ),
	.cout());
// synopsys translate_off
defparam \ctrl|LdOUTPUT~3 .lut_mask = 16'hFCB0;
defparam \ctrl|LdOUTPUT~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y13_N25
cycloneii_lcell_ff \ctrl|LdOUTPUT (
	.clk(\clk~clkctrl_outclk ),
	.datain(\ctrl|LdOUTPUT~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ctrl|LdOUTPUT~regout ));

// Location: CLKCTRL_G5
cycloneii_clkctrl \ctrl|LdOUTPUT~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ctrl|LdOUTPUT~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ctrl|LdOUTPUT~clkctrl_outclk ));
// synopsys translate_off
defparam \ctrl|LdOUTPUT~clkctrl .clock_type = "global clock";
defparam \ctrl|LdOUTPUT~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[0]));
// synopsys translate_off
defparam \pINPUT[0]~I .input_async_reset = "none";
defparam \pINPUT[0]~I .input_power_up = "low";
defparam \pINPUT[0]~I .input_register_mode = "none";
defparam \pINPUT[0]~I .input_sync_reset = "none";
defparam \pINPUT[0]~I .oe_async_reset = "none";
defparam \pINPUT[0]~I .oe_power_up = "low";
defparam \pINPUT[0]~I .oe_register_mode = "none";
defparam \pINPUT[0]~I .oe_sync_reset = "none";
defparam \pINPUT[0]~I .operation_mode = "input";
defparam \pINPUT[0]~I .output_async_reset = "none";
defparam \pINPUT[0]~I .output_power_up = "low";
defparam \pINPUT[0]~I .output_register_mode = "none";
defparam \pINPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N12
cycloneii_lcell_comb \muxDtWr|Mux0~0 (
// Equation(s):
// \muxDtWr|Mux0~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [0])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [0])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\ctrl|selDtWr [0]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\muxDtWr|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux0~0 .lut_mask = 16'h0B08;
defparam \muxDtWr|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N26
cycloneii_lcell_comb \muxDtWr|Mux0~1 (
// Equation(s):
// \muxDtWr|Mux0~1_combout  = (\muxDtWr|Mux0~0_combout ) # ((\pINPUT~combout [0] & \ctrl|selDtWr [1]))

	.dataa(vcc),
	.datab(\pINPUT~combout [0]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux0~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux0~1 .lut_mask = 16'hFFC0;
defparam \muxDtWr|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N4
cycloneii_lcell_comb \muxDtWr|out[0] (
// Equation(s):
// \muxDtWr|out [0] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux0~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [0]))

	.dataa(vcc),
	.datab(\muxDtWr|out [0]),
	.datac(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datad(\muxDtWr|Mux0~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [0]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[0] .lut_mask = 16'hFC0C;
defparam \muxDtWr|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N30
cycloneii_lcell_comb \bancoRegistradores|registers~6 (
// Equation(s):
// \bancoRegistradores|registers~6_combout  = (\muxDtWr|out [0] & (\SaidaOutPut|Decoder0~7_combout  & \ctrl|Wr~regout ))

	.dataa(vcc),
	.datab(\muxDtWr|out [0]),
	.datac(\SaidaOutPut|Decoder0~7_combout ),
	.datad(\ctrl|Wr~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~6_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~6 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y10_N31
cycloneii_lcell_ff \bancoRegistradores|registers[7][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][0]~regout ));

// Location: LCCOMB_X86_Y11_N24
cycloneii_lcell_comb \bancoRegistradores|registers~2 (
// Equation(s):
// \bancoRegistradores|registers~2_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~6_combout  & \muxDtWr|out [0]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~6_combout ),
	.datad(\muxDtWr|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~2 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N25
cycloneii_lcell_ff \bancoRegistradores|registers[6][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][0]~regout ));

// Location: LCCOMB_X87_Y10_N16
cycloneii_lcell_comb \bancoRegistradores|registers~4 (
// Equation(s):
// \bancoRegistradores|registers~4_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [0] & \SaidaOutPut|Decoder0~4_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [0]),
	.datad(\SaidaOutPut|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~4 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y10_N17
cycloneii_lcell_ff \bancoRegistradores|registers[4][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][0]~regout ));

// Location: LCCOMB_X86_Y11_N18
cycloneii_lcell_comb \bancoRegistradores|Mux7~0 (
// Equation(s):
// \bancoRegistradores|Mux7~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\rom|altsyncram_component|auto_generated|q_a [9]) # ((\bancoRegistradores|registers[6][0]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (!\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|registers[4][0]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|registers[6][0]~regout ),
	.datad(\bancoRegistradores|registers[4][0]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~0 .lut_mask = 16'hB9A8;
defparam \bancoRegistradores|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N0
cycloneii_lcell_comb \bancoRegistradores|Mux7~1 (
// Equation(s):
// \bancoRegistradores|Mux7~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux7~0_combout  & ((\bancoRegistradores|registers[7][0]~regout ))) # (!\bancoRegistradores|Mux7~0_combout  & 
// (\bancoRegistradores|registers[5][0]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux7~0_combout ))))

	.dataa(\bancoRegistradores|registers[5][0]~regout ),
	.datab(\bancoRegistradores|registers[7][0]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\bancoRegistradores|Mux7~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~1 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N4
cycloneii_lcell_comb \bancoRegistradores|registers~14 (
// Equation(s):
// \bancoRegistradores|registers~14_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~3_combout  & \muxDtWr|out [0]))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\SaidaOutPut|Decoder0~3_combout ),
	.datad(\muxDtWr|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~14_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~14 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N5
cycloneii_lcell_ff \bancoRegistradores|registers[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][0]~regout ));

// Location: LCCOMB_X87_Y14_N26
cycloneii_lcell_comb \bancoRegistradores|registers~10 (
// Equation(s):
// \bancoRegistradores|registers~10_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~1_combout  & \muxDtWr|out [0]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\muxDtWr|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~10_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~10 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N27
cycloneii_lcell_ff \bancoRegistradores|registers[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][0]~regout ));

// Location: LCCOMB_X86_Y12_N2
cycloneii_lcell_comb \bancoRegistradores|Mux7~2 (
// Equation(s):
// \bancoRegistradores|Mux7~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\rom|altsyncram_component|auto_generated|q_a [10]) # (\bancoRegistradores|registers[1][0]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|registers[0][0]~regout  & (!\rom|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\bancoRegistradores|registers[0][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|registers[1][0]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~2 .lut_mask = 16'hCEC2;
defparam \bancoRegistradores|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N28
cycloneii_lcell_comb \bancoRegistradores|Mux7~3 (
// Equation(s):
// \bancoRegistradores|Mux7~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux7~2_combout  & ((\bancoRegistradores|registers[3][0]~regout ))) # (!\bancoRegistradores|Mux7~2_combout  & 
// (\bancoRegistradores|registers[2][0]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux7~2_combout ))))

	.dataa(\bancoRegistradores|registers[2][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|registers[3][0]~regout ),
	.datad(\bancoRegistradores|Mux7~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~3 .lut_mask = 16'hF388;
defparam \bancoRegistradores|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N4
cycloneii_lcell_comb \bancoRegistradores|Mux7~4 (
// Equation(s):
// \bancoRegistradores|Mux7~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux7~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux7~3_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datab(\bancoRegistradores|Mux7~1_combout ),
	.datac(vcc),
	.datad(\bancoRegistradores|Mux7~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux7~4 .lut_mask = 16'hDD88;
defparam \bancoRegistradores|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y12_N5
cycloneii_lcell_ff \bancoRegistradores|dadoR1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux7~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [0]));

// Location: LCCOMB_X91_Y12_N0
cycloneii_lcell_comb \ula|Add0~6 (
// Equation(s):
// \ula|Add0~6_combout  = (\bancoRegistradores|dadoR1 [0] & ((\ula|Mux2~1_combout  & ((!\ula|Mux2~0_combout ))) # (!\ula|Mux2~1_combout  & ((\bancoRegistradores|dadoR2 [0]) # (\ula|Mux2~0_combout ))))) # (!\bancoRegistradores|dadoR1 [0] & 
// (\ula|Mux2~0_combout  & ((\bancoRegistradores|dadoR2 [0]) # (\ula|Mux2~1_combout ))))

	.dataa(\bancoRegistradores|dadoR2 [0]),
	.datab(\bancoRegistradores|dadoR1 [0]),
	.datac(\ula|Mux2~1_combout ),
	.datad(\ula|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~6 .lut_mask = 16'h3EC8;
defparam \ula|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N12
cycloneii_lcell_comb \ula|Add0~7 (
// Equation(s):
// \ula|Add0~7_combout  = (\ula|Mux2~2_combout  & (\ula|Add0~4_combout )) # (!\ula|Mux2~2_combout  & ((\ula|Add0~6_combout )))

	.dataa(vcc),
	.datab(\ula|Add0~4_combout ),
	.datac(\ula|Add0~6_combout ),
	.datad(\ula|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ula|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|Add0~7 .lut_mask = 16'hCCF0;
defparam \ula|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N22
cycloneii_lcell_comb \ula|resultado[0] (
// Equation(s):
// \ula|resultado [0] = (GLOBAL(\ula|Mux8~0clkctrl_outclk ) & (\ula|resultado [0])) # (!GLOBAL(\ula|Mux8~0clkctrl_outclk ) & ((\ula|Add0~7_combout )))

	.dataa(vcc),
	.datab(\ula|resultado [0]),
	.datac(\ula|Add0~7_combout ),
	.datad(\ula|Mux8~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ula|resultado [0]),
	.cout());
// synopsys translate_off
defparam \ula|resultado[0] .lut_mask = 16'hCCF0;
defparam \ula|resultado[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y10_N8
cycloneii_lcell_comb \regOUTPUT|dadoOut[0]~feeder (
// Equation(s):
// \regOUTPUT|dadoOut[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\regOUTPUT|dadoOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regOUTPUT|dadoOut[0]~feeder .lut_mask = 16'hFF00;
defparam \regOUTPUT|dadoOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y10_N9
cycloneii_lcell_ff \regOUTPUT|dadoOut[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\regOUTPUT|dadoOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [0]));

// Location: LCCOMB_X94_Y10_N6
cycloneii_lcell_comb \regOUTPUT|dadoOut[1]~feeder (
// Equation(s):
// \regOUTPUT|dadoOut[1]~feeder_combout  = \ula|resultado [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [1]),
	.cin(gnd),
	.combout(\regOUTPUT|dadoOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regOUTPUT|dadoOut[1]~feeder .lut_mask = 16'hFF00;
defparam \regOUTPUT|dadoOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X94_Y10_N7
cycloneii_lcell_ff \regOUTPUT|dadoOut[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\regOUTPUT|dadoOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [1]));

// Location: LCFF_X87_Y12_N5
cycloneii_lcell_ff \regOUTPUT|dadoOut[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [2]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [2]));

// Location: LCCOMB_X86_Y8_N4
cycloneii_lcell_comb \regOUTPUT|dadoOut[3]~feeder (
// Equation(s):
// \regOUTPUT|dadoOut[3]~feeder_combout  = \ula|resultado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [3]),
	.cin(gnd),
	.combout(\regOUTPUT|dadoOut[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regOUTPUT|dadoOut[3]~feeder .lut_mask = 16'hFF00;
defparam \regOUTPUT|dadoOut[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y8_N5
cycloneii_lcell_ff \regOUTPUT|dadoOut[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\regOUTPUT|dadoOut[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [3]));

// Location: LCFF_X88_Y12_N21
cycloneii_lcell_ff \regOUTPUT|dadoOut[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [4]));

// Location: LCFF_X87_Y12_N11
cycloneii_lcell_ff \regOUTPUT|dadoOut[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [5]));

// Location: LCFF_X88_Y12_N27
cycloneii_lcell_ff \regOUTPUT|dadoOut[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [6]));

// Location: LCFF_X88_Y12_N9
cycloneii_lcell_ff \regOUTPUT|dadoOut[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [7]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regOUTPUT|dadoOut [7]));

// Location: LCCOMB_X88_Y12_N6
cycloneii_lcell_comb \muxDtWr|Mux2~0 (
// Equation(s):
// \muxDtWr|Mux2~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [2])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [2])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\ula|resultado [2]),
	.datac(\ctrl|selDtWr [0]),
	.datad(\ctrl|selDtWr [1]),
	.cin(gnd),
	.combout(\muxDtWr|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux2~0 .lut_mask = 16'h00AC;
defparam \muxDtWr|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N0
cycloneii_lcell_comb \muxDtWr|Mux2~1 (
// Equation(s):
// \muxDtWr|Mux2~1_combout  = (\muxDtWr|Mux2~0_combout ) # ((\pINPUT~combout [2] & \ctrl|selDtWr [1]))

	.dataa(\pINPUT~combout [2]),
	.datab(vcc),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux2~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux2~1 .lut_mask = 16'hFFA0;
defparam \muxDtWr|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N20
cycloneii_lcell_comb \muxDtWr|out[2] (
// Equation(s):
// \muxDtWr|out [2] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux2~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [2]))

	.dataa(\muxDtWr|out [2]),
	.datab(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datac(vcc),
	.datad(\muxDtWr|Mux2~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [2]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[2] .lut_mask = 16'hEE22;
defparam \muxDtWr|out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \pINPUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\pINPUT~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pINPUT[5]));
// synopsys translate_off
defparam \pINPUT[5]~I .input_async_reset = "none";
defparam \pINPUT[5]~I .input_power_up = "low";
defparam \pINPUT[5]~I .input_register_mode = "none";
defparam \pINPUT[5]~I .input_sync_reset = "none";
defparam \pINPUT[5]~I .oe_async_reset = "none";
defparam \pINPUT[5]~I .oe_power_up = "low";
defparam \pINPUT[5]~I .oe_register_mode = "none";
defparam \pINPUT[5]~I .oe_sync_reset = "none";
defparam \pINPUT[5]~I .operation_mode = "input";
defparam \pINPUT[5]~I .output_async_reset = "none";
defparam \pINPUT[5]~I .output_power_up = "low";
defparam \pINPUT[5]~I .output_register_mode = "none";
defparam \pINPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N12
cycloneii_lcell_comb \muxDtWr|Mux5~0 (
// Equation(s):
// \muxDtWr|Mux5~0_combout  = (!\ctrl|selDtWr [1] & ((\ctrl|selDtWr [0] & (\rom|altsyncram_component|auto_generated|q_a [5])) # (!\ctrl|selDtWr [0] & ((\ula|resultado [5])))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\ctrl|selDtWr [0]),
	.datac(\ula|resultado [5]),
	.datad(\ctrl|selDtWr [1]),
	.cin(gnd),
	.combout(\muxDtWr|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux5~0 .lut_mask = 16'h00B8;
defparam \muxDtWr|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N22
cycloneii_lcell_comb \muxDtWr|Mux5~1 (
// Equation(s):
// \muxDtWr|Mux5~1_combout  = (\muxDtWr|Mux5~0_combout ) # ((\pINPUT~combout [5] & \ctrl|selDtWr [1]))

	.dataa(vcc),
	.datab(\pINPUT~combout [5]),
	.datac(\ctrl|selDtWr [1]),
	.datad(\muxDtWr|Mux5~0_combout ),
	.cin(gnd),
	.combout(\muxDtWr|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxDtWr|Mux5~1 .lut_mask = 16'hFFC0;
defparam \muxDtWr|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N6
cycloneii_lcell_comb \muxDtWr|out[5] (
// Equation(s):
// \muxDtWr|out [5] = (GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & ((\muxDtWr|Mux5~1_combout ))) # (!GLOBAL(\muxDtWr|Mux8~0clkctrl_outclk ) & (\muxDtWr|out [5]))

	.dataa(\muxDtWr|out [5]),
	.datab(vcc),
	.datac(\muxDtWr|Mux8~0clkctrl_outclk ),
	.datad(\muxDtWr|Mux5~1_combout ),
	.cin(gnd),
	.combout(\muxDtWr|out [5]),
	.cout());
// synopsys translate_off
defparam \muxDtWr|out[5] .lut_mask = 16'hFA0A;
defparam \muxDtWr|out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N2
cycloneii_lcell_comb \bancoRegistradores|registers~28 (
// Equation(s):
// \bancoRegistradores|registers~28_combout  = (\SaidaOutPut|Decoder0~2_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [2]))

	.dataa(\SaidaOutPut|Decoder0~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~28_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~28 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N3
cycloneii_lcell_ff \bancoRegistradores|registers[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][2]~regout ));

// Location: LCCOMB_X89_Y11_N6
cycloneii_lcell_comb \bancoRegistradores|registers~30 (
// Equation(s):
// \bancoRegistradores|registers~30_combout  = (\SaidaOutPut|Decoder0~0_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [2]))

	.dataa(\SaidaOutPut|Decoder0~0_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~30_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~30 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N7
cycloneii_lcell_ff \bancoRegistradores|registers[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][2]~regout ));

// Location: LCCOMB_X87_Y14_N20
cycloneii_lcell_comb \bancoRegistradores|registers~29 (
// Equation(s):
// \bancoRegistradores|registers~29_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~1_combout  & \muxDtWr|out [2]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\muxDtWr|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~29_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~29 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N21
cycloneii_lcell_ff \bancoRegistradores|registers[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][2]~regout ));

// Location: LCCOMB_X85_Y12_N4
cycloneii_lcell_comb \bancoRegistradores|Mux5~2 (
// Equation(s):
// \bancoRegistradores|Mux5~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|registers[1][2]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (\bancoRegistradores|registers[0][2]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|registers[0][2]~regout ),
	.datac(\bancoRegistradores|registers[1][2]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~2 .lut_mask = 16'hAAE4;
defparam \bancoRegistradores|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N26
cycloneii_lcell_comb \bancoRegistradores|registers~31 (
// Equation(s):
// \bancoRegistradores|registers~31_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [2] & \SaidaOutPut|Decoder0~3_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [2]),
	.datad(\SaidaOutPut|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~31_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~31 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N27
cycloneii_lcell_ff \bancoRegistradores|registers[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][2]~regout ));

// Location: LCCOMB_X85_Y12_N22
cycloneii_lcell_comb \bancoRegistradores|Mux5~3 (
// Equation(s):
// \bancoRegistradores|Mux5~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux5~2_combout  & ((\bancoRegistradores|registers[3][2]~regout ))) # (!\bancoRegistradores|Mux5~2_combout  & 
// (\bancoRegistradores|registers[2][2]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux5~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\bancoRegistradores|registers[2][2]~regout ),
	.datac(\bancoRegistradores|Mux5~2_combout ),
	.datad(\bancoRegistradores|registers[3][2]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~3 .lut_mask = 16'hF858;
defparam \bancoRegistradores|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N30
cycloneii_lcell_comb \bancoRegistradores|registers~27 (
// Equation(s):
// \bancoRegistradores|registers~27_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [2] & \SaidaOutPut|Decoder0~7_combout ))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\muxDtWr|out [2]),
	.datad(\SaidaOutPut|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~27_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~27 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y12_N31
cycloneii_lcell_ff \bancoRegistradores|registers[7][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[7][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[7][2]~regout ));

// Location: LCCOMB_X88_Y13_N20
cycloneii_lcell_comb \bancoRegistradores|registers~24 (
// Equation(s):
// \bancoRegistradores|registers~24_combout  = (\SaidaOutPut|Decoder0~5_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [2]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~5_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~24_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~24 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N21
cycloneii_lcell_ff \bancoRegistradores|registers[5][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][2]~regout ));

// Location: LCCOMB_X87_Y11_N4
cycloneii_lcell_comb \bancoRegistradores|registers~25 (
// Equation(s):
// \bancoRegistradores|registers~25_combout  = (\ctrl|Wr~regout  & (\muxDtWr|out [2] & \SaidaOutPut|Decoder0~6_combout ))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\muxDtWr|out [2]),
	.datad(\SaidaOutPut|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~25_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~25 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N5
cycloneii_lcell_ff \bancoRegistradores|registers[6][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][2]~regout ));

// Location: LCCOMB_X85_Y12_N12
cycloneii_lcell_comb \bancoRegistradores|Mux5~0 (
// Equation(s):
// \bancoRegistradores|Mux5~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|registers[6][2]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (\bancoRegistradores|registers[4][2]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\bancoRegistradores|registers[4][2]~regout ),
	.datab(\bancoRegistradores|registers[6][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~0 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N14
cycloneii_lcell_comb \bancoRegistradores|Mux5~1 (
// Equation(s):
// \bancoRegistradores|Mux5~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux5~0_combout  & (\bancoRegistradores|registers[7][2]~regout )) # (!\bancoRegistradores|Mux5~0_combout  & 
// ((\bancoRegistradores|registers[5][2]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux5~0_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datab(\bancoRegistradores|registers[7][2]~regout ),
	.datac(\bancoRegistradores|registers[5][2]~regout ),
	.datad(\bancoRegistradores|Mux5~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~1 .lut_mask = 16'hDDA0;
defparam \bancoRegistradores|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N10
cycloneii_lcell_comb \bancoRegistradores|Mux5~4 (
// Equation(s):
// \bancoRegistradores|Mux5~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux5~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux5~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datab(\bancoRegistradores|Mux5~3_combout ),
	.datac(vcc),
	.datad(\bancoRegistradores|Mux5~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux5~4 .lut_mask = 16'hEE44;
defparam \bancoRegistradores|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y12_N11
cycloneii_lcell_ff \bancoRegistradores|dadoR1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux5~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [2]));

// Location: LCCOMB_X86_Y11_N20
cycloneii_lcell_comb \bancoRegistradores|registers~52 (
// Equation(s):
// \bancoRegistradores|registers~52_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~2_combout  & \muxDtWr|out [5]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~2_combout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~52_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~52 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N21
cycloneii_lcell_ff \bancoRegistradores|registers[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][5]~regout ));

// Location: LCCOMB_X87_Y13_N10
cycloneii_lcell_comb \bancoRegistradores|registers~55 (
// Equation(s):
// \bancoRegistradores|registers~55_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~3_combout  & \muxDtWr|out [5]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~3_combout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~55_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~55 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N11
cycloneii_lcell_ff \bancoRegistradores|registers[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[3][5]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[3][5]~regout ));

// Location: LCCOMB_X86_Y12_N14
cycloneii_lcell_comb \bancoRegistradores|Mux2~3 (
// Equation(s):
// \bancoRegistradores|Mux2~3_combout  = (\bancoRegistradores|Mux2~2_combout  & (((\bancoRegistradores|registers[3][5]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [10]))) # (!\bancoRegistradores|Mux2~2_combout  & 
// (\rom|altsyncram_component|auto_generated|q_a [10] & (\bancoRegistradores|registers[2][5]~regout )))

	.dataa(\bancoRegistradores|Mux2~2_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\bancoRegistradores|registers[2][5]~regout ),
	.datad(\bancoRegistradores|registers[3][5]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~3 .lut_mask = 16'hEA62;
defparam \bancoRegistradores|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N24
cycloneii_lcell_comb \bancoRegistradores|Mux2~4 (
// Equation(s):
// \bancoRegistradores|Mux2~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux2~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux2~3_combout )))

	.dataa(\bancoRegistradores|Mux2~1_combout ),
	.datab(\bancoRegistradores|Mux2~3_combout ),
	.datac(vcc),
	.datad(\rom|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux2~4 .lut_mask = 16'hAACC;
defparam \bancoRegistradores|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y12_N25
cycloneii_lcell_ff \bancoRegistradores|dadoR1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [5]));

// Location: LCCOMB_X88_Y11_N16
cycloneii_lcell_comb \bancoRegistradores|Mux0~2 (
// Equation(s):
// \bancoRegistradores|Mux0~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|registers[1][7]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [10])))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [10] & \bancoRegistradores|registers[0][7]~regout ))))

	.dataa(\bancoRegistradores|registers[1][7]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|registers[0][7]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~2 .lut_mask = 16'hCBC8;
defparam \bancoRegistradores|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N4
cycloneii_lcell_comb \bancoRegistradores|Mux0~3 (
// Equation(s):
// \bancoRegistradores|Mux0~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & ((\bancoRegistradores|Mux0~2_combout  & (\bancoRegistradores|registers[3][7]~regout )) # (!\bancoRegistradores|Mux0~2_combout  & 
// ((\bancoRegistradores|registers[2][7]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|Mux0~2_combout ))))

	.dataa(\bancoRegistradores|registers[3][7]~regout ),
	.datab(\bancoRegistradores|registers[2][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\bancoRegistradores|Mux0~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~3 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N16
cycloneii_lcell_comb \bancoRegistradores|registers~64 (
// Equation(s):
// \bancoRegistradores|registers~64_combout  = (\SaidaOutPut|Decoder0~5_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [7]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~5_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~64_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~64 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N17
cycloneii_lcell_ff \bancoRegistradores|registers[5][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][7]~regout ));

// Location: LCCOMB_X86_Y12_N0
cycloneii_lcell_comb \bancoRegistradores|Mux0~0 (
// Equation(s):
// \bancoRegistradores|Mux0~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [10] & (((\bancoRegistradores|registers[6][7]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [9])))) # (!\rom|altsyncram_component|auto_generated|q_a [10] & 
// (\bancoRegistradores|registers[4][7]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\bancoRegistradores|registers[4][7]~regout ),
	.datab(\bancoRegistradores|registers[6][7]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~0 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N26
cycloneii_lcell_comb \bancoRegistradores|Mux0~1 (
// Equation(s):
// \bancoRegistradores|Mux0~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [9] & ((\bancoRegistradores|Mux0~0_combout  & (\bancoRegistradores|registers[7][7]~regout )) # (!\bancoRegistradores|Mux0~0_combout  & 
// ((\bancoRegistradores|registers[5][7]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [9] & (((\bancoRegistradores|Mux0~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][7]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\bancoRegistradores|registers[5][7]~regout ),
	.datad(\bancoRegistradores|Mux0~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~1 .lut_mask = 16'hBBC0;
defparam \bancoRegistradores|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N28
cycloneii_lcell_comb \bancoRegistradores|Mux0~4 (
// Equation(s):
// \bancoRegistradores|Mux0~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [11] & ((\bancoRegistradores|Mux0~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [11] & (\bancoRegistradores|Mux0~3_combout ))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\bancoRegistradores|Mux0~3_combout ),
	.datad(\bancoRegistradores|Mux0~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux0~4 .lut_mask = 16'hFC30;
defparam \bancoRegistradores|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y12_N29
cycloneii_lcell_ff \bancoRegistradores|dadoR1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR1 [7]));

// Location: LCCOMB_X88_Y13_N26
cycloneii_lcell_comb \bancoRegistradores|registers~0 (
// Equation(s):
// \bancoRegistradores|registers~0_combout  = (\SaidaOutPut|Decoder0~5_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [0]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~5_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~0 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N27
cycloneii_lcell_ff \bancoRegistradores|registers[5][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][0]~regout ));

// Location: LCCOMB_X86_Y11_N12
cycloneii_lcell_comb \bancoRegistradores|Mux15~1 (
// Equation(s):
// \bancoRegistradores|Mux15~1_combout  = (\bancoRegistradores|Mux15~0_combout  & (((\bancoRegistradores|registers[7][0]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [6]))) # (!\bancoRegistradores|Mux15~0_combout  & 
// (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|registers[5][0]~regout ))))

	.dataa(\bancoRegistradores|Mux15~0_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\bancoRegistradores|registers[7][0]~regout ),
	.datad(\bancoRegistradores|registers[5][0]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~1 .lut_mask = 16'hE6A2;
defparam \bancoRegistradores|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N22
cycloneii_lcell_comb \bancoRegistradores|registers~8 (
// Equation(s):
// \bancoRegistradores|registers~8_combout  = (\SaidaOutPut|Decoder0~2_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [0]))

	.dataa(\SaidaOutPut|Decoder0~2_combout ),
	.datab(\ctrl|Wr~regout ),
	.datac(vcc),
	.datad(\muxDtWr|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~8_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~8 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y11_N23
cycloneii_lcell_ff \bancoRegistradores|registers[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[2][0]~regout ));

// Location: LCCOMB_X87_Y13_N22
cycloneii_lcell_comb \bancoRegistradores|registers~12 (
// Equation(s):
// \bancoRegistradores|registers~12_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~0_combout  & \muxDtWr|out [0]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~0_combout ),
	.datad(\muxDtWr|out [0]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~12_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~12 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y13_N23
cycloneii_lcell_ff \bancoRegistradores|registers[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][0]~regout ));

// Location: LCCOMB_X86_Y11_N14
cycloneii_lcell_comb \bancoRegistradores|Mux15~2 (
// Equation(s):
// \bancoRegistradores|Mux15~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|registers[1][0]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (((\bancoRegistradores|registers[0][0]~regout  & !\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\bancoRegistradores|registers[1][0]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\bancoRegistradores|registers[0][0]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~2 .lut_mask = 16'hCCB8;
defparam \bancoRegistradores|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N28
cycloneii_lcell_comb \bancoRegistradores|Mux15~3 (
// Equation(s):
// \bancoRegistradores|Mux15~3_combout  = (\bancoRegistradores|Mux15~2_combout  & ((\bancoRegistradores|registers[3][0]~regout ) # ((!\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\bancoRegistradores|Mux15~2_combout  & 
// (((\bancoRegistradores|registers[2][0]~regout  & \rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\bancoRegistradores|registers[3][0]~regout ),
	.datab(\bancoRegistradores|registers[2][0]~regout ),
	.datac(\bancoRegistradores|Mux15~2_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~3 .lut_mask = 16'hACF0;
defparam \bancoRegistradores|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N0
cycloneii_lcell_comb \bancoRegistradores|Mux15~4 (
// Equation(s):
// \bancoRegistradores|Mux15~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux15~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux15~3_combout )))

	.dataa(vcc),
	.datab(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datac(\bancoRegistradores|Mux15~1_combout ),
	.datad(\bancoRegistradores|Mux15~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux15~4 .lut_mask = 16'hF3C0;
defparam \bancoRegistradores|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y11_N1
cycloneii_lcell_ff \bancoRegistradores|dadoR2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux15~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [0]));

// Location: LCCOMB_X85_Y12_N28
cycloneii_lcell_comb \bancoRegistradores|Mux13~2 (
// Equation(s):
// \bancoRegistradores|Mux13~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// (\bancoRegistradores|registers[1][2]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|registers[0][2]~regout )))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\bancoRegistradores|registers[1][2]~regout ),
	.datad(\bancoRegistradores|registers[0][2]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~2 .lut_mask = 16'hD9C8;
defparam \bancoRegistradores|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N30
cycloneii_lcell_comb \bancoRegistradores|Mux13~3 (
// Equation(s):
// \bancoRegistradores|Mux13~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux13~2_combout  & ((\bancoRegistradores|registers[3][2]~regout ))) # (!\bancoRegistradores|Mux13~2_combout  & 
// (\bancoRegistradores|registers[2][2]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (\bancoRegistradores|Mux13~2_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|Mux13~2_combout ),
	.datac(\bancoRegistradores|registers[2][2]~regout ),
	.datad(\bancoRegistradores|registers[3][2]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~3 .lut_mask = 16'hEC64;
defparam \bancoRegistradores|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N8
cycloneii_lcell_comb \bancoRegistradores|registers~26 (
// Equation(s):
// \bancoRegistradores|registers~26_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~4_combout  & \muxDtWr|out [2]))

	.dataa(vcc),
	.datab(\ctrl|Wr~regout ),
	.datac(\SaidaOutPut|Decoder0~4_combout ),
	.datad(\muxDtWr|out [2]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~26_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~26 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N9
cycloneii_lcell_ff \bancoRegistradores|registers[4][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][2]~regout ));

// Location: LCCOMB_X85_Y12_N0
cycloneii_lcell_comb \bancoRegistradores|Mux13~0 (
// Equation(s):
// \bancoRegistradores|Mux13~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|registers[6][2]~regout ) # ((\rom|altsyncram_component|auto_generated|q_a [6])))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & 
// (((!\rom|altsyncram_component|auto_generated|q_a [6] & \bancoRegistradores|registers[4][2]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[6][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|registers[4][2]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~0 .lut_mask = 16'hADA8;
defparam \bancoRegistradores|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N26
cycloneii_lcell_comb \bancoRegistradores|Mux13~1 (
// Equation(s):
// \bancoRegistradores|Mux13~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux13~0_combout  & ((\bancoRegistradores|registers[7][2]~regout ))) # (!\bancoRegistradores|Mux13~0_combout  & 
// (\bancoRegistradores|registers[5][2]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux13~0_combout ))))

	.dataa(\bancoRegistradores|registers[5][2]~regout ),
	.datab(\bancoRegistradores|registers[7][2]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|Mux13~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~1 .lut_mask = 16'hCFA0;
defparam \bancoRegistradores|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N6
cycloneii_lcell_comb \bancoRegistradores|Mux13~4 (
// Equation(s):
// \bancoRegistradores|Mux13~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux13~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux13~3_combout ))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux13~3_combout ),
	.datad(\bancoRegistradores|Mux13~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux13~4 .lut_mask = 16'hFA50;
defparam \bancoRegistradores|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y12_N7
cycloneii_lcell_ff \bancoRegistradores|dadoR2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux13~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [2]));

// Location: LCCOMB_X86_Y14_N12
cycloneii_lcell_comb \bancoRegistradores|Mux11~2 (
// Equation(s):
// \bancoRegistradores|Mux11~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|registers[1][4]~regout ) # (\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & 
// (\bancoRegistradores|registers[0][4]~regout  & ((!\rom|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\bancoRegistradores|registers[0][4]~regout ),
	.datab(\bancoRegistradores|registers[1][4]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~2 .lut_mask = 16'hF0CA;
defparam \bancoRegistradores|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N30
cycloneii_lcell_comb \bancoRegistradores|Mux11~3 (
// Equation(s):
// \bancoRegistradores|Mux11~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux11~2_combout  & ((\bancoRegistradores|registers[3][4]~regout ))) # (!\bancoRegistradores|Mux11~2_combout  & 
// (\bancoRegistradores|registers[2][4]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux11~2_combout ))))

	.dataa(\bancoRegistradores|registers[2][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\bancoRegistradores|registers[3][4]~regout ),
	.datad(\bancoRegistradores|Mux11~2_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~3 .lut_mask = 16'hF388;
defparam \bancoRegistradores|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N26
cycloneii_lcell_comb \bancoRegistradores|registers~41 (
// Equation(s):
// \bancoRegistradores|registers~41_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~6_combout  & \muxDtWr|out [4]))

	.dataa(\ctrl|Wr~regout ),
	.datab(vcc),
	.datac(\SaidaOutPut|Decoder0~6_combout ),
	.datad(\muxDtWr|out [4]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~41_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~41 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y11_N27
cycloneii_lcell_ff \bancoRegistradores|registers[6][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[6][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[6][4]~regout ));

// Location: LCCOMB_X86_Y14_N8
cycloneii_lcell_comb \bancoRegistradores|Mux11~0 (
// Equation(s):
// \bancoRegistradores|Mux11~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [7] & 
// ((\bancoRegistradores|registers[6][4]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (\bancoRegistradores|registers[4][4]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\bancoRegistradores|registers[4][4]~regout ),
	.datac(\bancoRegistradores|registers[6][4]~regout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~0 .lut_mask = 16'hFA44;
defparam \bancoRegistradores|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N10
cycloneii_lcell_comb \bancoRegistradores|Mux11~1 (
// Equation(s):
// \bancoRegistradores|Mux11~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux11~0_combout  & (\bancoRegistradores|registers[7][4]~regout )) # (!\bancoRegistradores|Mux11~0_combout  & 
// ((\bancoRegistradores|registers[5][4]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux11~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][4]~regout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\bancoRegistradores|Mux11~0_combout ),
	.datad(\bancoRegistradores|registers[5][4]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~1 .lut_mask = 16'hBCB0;
defparam \bancoRegistradores|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N18
cycloneii_lcell_comb \bancoRegistradores|Mux11~4 (
// Equation(s):
// \bancoRegistradores|Mux11~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux11~1_combout ))) # (!\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux11~3_combout ))

	.dataa(vcc),
	.datab(\bancoRegistradores|Mux11~3_combout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datad(\bancoRegistradores|Mux11~1_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux11~4 .lut_mask = 16'hFC0C;
defparam \bancoRegistradores|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y14_N19
cycloneii_lcell_ff \bancoRegistradores|dadoR2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux11~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [4]));

// Location: LCCOMB_X88_Y13_N18
cycloneii_lcell_comb \bancoRegistradores|registers~48 (
// Equation(s):
// \bancoRegistradores|registers~48_combout  = (\SaidaOutPut|Decoder0~5_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [5]))

	.dataa(vcc),
	.datab(\SaidaOutPut|Decoder0~5_combout ),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~48_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~48 .lut_mask = 16'hC000;
defparam \bancoRegistradores|registers~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y13_N19
cycloneii_lcell_ff \bancoRegistradores|registers[5][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[5][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[5][5]~regout ));

// Location: LCCOMB_X87_Y10_N8
cycloneii_lcell_comb \bancoRegistradores|registers~50 (
// Equation(s):
// \bancoRegistradores|registers~50_combout  = (\SaidaOutPut|Decoder0~4_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [5]))

	.dataa(\SaidaOutPut|Decoder0~4_combout ),
	.datab(vcc),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~50_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~50 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y10_N9
cycloneii_lcell_ff \bancoRegistradores|registers[4][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[4][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[4][5]~regout ));

// Location: LCCOMB_X87_Y10_N0
cycloneii_lcell_comb \bancoRegistradores|Mux10~0 (
// Equation(s):
// \bancoRegistradores|Mux10~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & (((\rom|altsyncram_component|auto_generated|q_a [7])))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & ((\rom|altsyncram_component|auto_generated|q_a [7] & 
// (\bancoRegistradores|registers[6][5]~regout )) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|registers[4][5]~regout )))))

	.dataa(\bancoRegistradores|registers[6][5]~regout ),
	.datab(\bancoRegistradores|registers[4][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\rom|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~0 .lut_mask = 16'hFA0C;
defparam \bancoRegistradores|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N6
cycloneii_lcell_comb \bancoRegistradores|Mux10~1 (
// Equation(s):
// \bancoRegistradores|Mux10~1_combout  = (\rom|altsyncram_component|auto_generated|q_a [6] & ((\bancoRegistradores|Mux10~0_combout  & (\bancoRegistradores|registers[7][5]~regout )) # (!\bancoRegistradores|Mux10~0_combout  & 
// ((\bancoRegistradores|registers[5][5]~regout ))))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (((\bancoRegistradores|Mux10~0_combout ))))

	.dataa(\bancoRegistradores|registers[7][5]~regout ),
	.datab(\bancoRegistradores|registers[5][5]~regout ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\bancoRegistradores|Mux10~0_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~1 .lut_mask = 16'hAFC0;
defparam \bancoRegistradores|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N0
cycloneii_lcell_comb \bancoRegistradores|registers~54 (
// Equation(s):
// \bancoRegistradores|registers~54_combout  = (\SaidaOutPut|Decoder0~0_combout  & (\ctrl|Wr~regout  & \muxDtWr|out [5]))

	.dataa(\SaidaOutPut|Decoder0~0_combout ),
	.datab(vcc),
	.datac(\ctrl|Wr~regout ),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~54_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~54 .lut_mask = 16'hA000;
defparam \bancoRegistradores|registers~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y11_N1
cycloneii_lcell_ff \bancoRegistradores|registers[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[0][7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[0][5]~regout ));

// Location: LCCOMB_X87_Y14_N12
cycloneii_lcell_comb \bancoRegistradores|registers~53 (
// Equation(s):
// \bancoRegistradores|registers~53_combout  = (\ctrl|Wr~regout  & (\SaidaOutPut|Decoder0~1_combout  & \muxDtWr|out [5]))

	.dataa(\ctrl|Wr~regout ),
	.datab(\SaidaOutPut|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\muxDtWr|out [5]),
	.cin(gnd),
	.combout(\bancoRegistradores|registers~53_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|registers~53 .lut_mask = 16'h8800;
defparam \bancoRegistradores|registers~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y14_N13
cycloneii_lcell_ff \bancoRegistradores|registers[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|registers~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bancoRegistradores|registers[1][3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|registers[1][5]~regout ));

// Location: LCCOMB_X86_Y12_N16
cycloneii_lcell_comb \bancoRegistradores|Mux10~2 (
// Equation(s):
// \bancoRegistradores|Mux10~2_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & (\rom|altsyncram_component|auto_generated|q_a [6])) # (!\rom|altsyncram_component|auto_generated|q_a [7] & ((\rom|altsyncram_component|auto_generated|q_a [6] & 
// ((\bancoRegistradores|registers[1][5]~regout ))) # (!\rom|altsyncram_component|auto_generated|q_a [6] & (\bancoRegistradores|registers[0][5]~regout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\bancoRegistradores|registers[0][5]~regout ),
	.datad(\bancoRegistradores|registers[1][5]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~2 .lut_mask = 16'hDC98;
defparam \bancoRegistradores|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N18
cycloneii_lcell_comb \bancoRegistradores|Mux10~3 (
// Equation(s):
// \bancoRegistradores|Mux10~3_combout  = (\rom|altsyncram_component|auto_generated|q_a [7] & ((\bancoRegistradores|Mux10~2_combout  & ((\bancoRegistradores|registers[3][5]~regout ))) # (!\bancoRegistradores|Mux10~2_combout  & 
// (\bancoRegistradores|registers[2][5]~regout )))) # (!\rom|altsyncram_component|auto_generated|q_a [7] & (((\bancoRegistradores|Mux10~2_combout ))))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\bancoRegistradores|registers[2][5]~regout ),
	.datac(\bancoRegistradores|Mux10~2_combout ),
	.datad(\bancoRegistradores|registers[3][5]~regout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~3 .lut_mask = 16'hF858;
defparam \bancoRegistradores|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N20
cycloneii_lcell_comb \bancoRegistradores|Mux10~4 (
// Equation(s):
// \bancoRegistradores|Mux10~4_combout  = (\rom|altsyncram_component|auto_generated|q_a [8] & (\bancoRegistradores|Mux10~1_combout )) # (!\rom|altsyncram_component|auto_generated|q_a [8] & ((\bancoRegistradores|Mux10~3_combout )))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [8]),
	.datab(vcc),
	.datac(\bancoRegistradores|Mux10~1_combout ),
	.datad(\bancoRegistradores|Mux10~3_combout ),
	.cin(gnd),
	.combout(\bancoRegistradores|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \bancoRegistradores|Mux10~4 .lut_mask = 16'hF5A0;
defparam \bancoRegistradores|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X86_Y12_N21
cycloneii_lcell_ff \bancoRegistradores|dadoR2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bancoRegistradores|Mux10~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\ctrl|Wr~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bancoRegistradores|dadoR2 [5]));

// Location: LCCOMB_X90_Y11_N4
cycloneii_lcell_comb \SaidaOutPut|out0[0]~feeder (
// Equation(s):
// \SaidaOutPut|out0[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out0[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y11_N5
cycloneii_lcell_ff \SaidaOutPut|out0[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [0]));

// Location: LCCOMB_X90_Y11_N26
cycloneii_lcell_comb \SaidaOutPut|out0[1]~feeder (
// Equation(s):
// \SaidaOutPut|out0[1]~feeder_combout  = \ula|resultado [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [1]),
	.cin(gnd),
	.combout(\SaidaOutPut|out0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out0[1]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X90_Y11_N27
cycloneii_lcell_ff \SaidaOutPut|out0[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [1]));

// Location: LCCOMB_X88_Y12_N14
cycloneii_lcell_comb \SaidaOutPut|out0[2]~feeder (
// Equation(s):
// \SaidaOutPut|out0[2]~feeder_combout  = \ula|resultado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [2]),
	.cin(gnd),
	.combout(\SaidaOutPut|out0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out0[2]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y12_N15
cycloneii_lcell_ff \SaidaOutPut|out0[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [2]));

// Location: LCFF_X88_Y12_N5
cycloneii_lcell_ff \SaidaOutPut|out0[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [3]));

// Location: LCFF_X88_Y12_N11
cycloneii_lcell_ff \SaidaOutPut|out0[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [4]));

// Location: LCCOMB_X88_Y12_N24
cycloneii_lcell_comb \SaidaOutPut|out0[5]~feeder (
// Equation(s):
// \SaidaOutPut|out0[5]~feeder_combout  = \ula|resultado [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [5]),
	.cin(gnd),
	.combout(\SaidaOutPut|out0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out0[5]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y12_N25
cycloneii_lcell_ff \SaidaOutPut|out0[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out0[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [5]));

// Location: LCFF_X88_Y12_N3
cycloneii_lcell_ff \SaidaOutPut|out0[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [6]));

// Location: LCCOMB_X88_Y12_N16
cycloneii_lcell_comb \SaidaOutPut|out0[7]~feeder (
// Equation(s):
// \SaidaOutPut|out0[7]~feeder_combout  = \ula|resultado [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\SaidaOutPut|out0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out0[7]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y12_N17
cycloneii_lcell_ff \SaidaOutPut|out0[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out0[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out0 [7]));

// Location: LCCOMB_X88_Y8_N0
cycloneii_lcell_comb \SaidaOutPut|out1[0]~feeder (
// Equation(s):
// \SaidaOutPut|out1[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out1[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N1
cycloneii_lcell_ff \SaidaOutPut|out1[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [0]));

// Location: LCCOMB_X88_Y8_N2
cycloneii_lcell_comb \SaidaOutPut|out1[1]~feeder (
// Equation(s):
// \SaidaOutPut|out1[1]~feeder_combout  = \ula|resultado [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [1]),
	.cin(gnd),
	.combout(\SaidaOutPut|out1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out1[1]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N3
cycloneii_lcell_ff \SaidaOutPut|out1[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [1]));

// Location: LCCOMB_X88_Y8_N16
cycloneii_lcell_comb \SaidaOutPut|out1[2]~feeder (
// Equation(s):
// \SaidaOutPut|out1[2]~feeder_combout  = \ula|resultado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [2]),
	.cin(gnd),
	.combout(\SaidaOutPut|out1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out1[2]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N17
cycloneii_lcell_ff \SaidaOutPut|out1[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [2]));

// Location: LCCOMB_X88_Y8_N14
cycloneii_lcell_comb \SaidaOutPut|out1[3]~feeder (
// Equation(s):
// \SaidaOutPut|out1[3]~feeder_combout  = \ula|resultado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [3]),
	.cin(gnd),
	.combout(\SaidaOutPut|out1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out1[3]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N15
cycloneii_lcell_ff \SaidaOutPut|out1[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [3]));

// Location: LCFF_X88_Y8_N21
cycloneii_lcell_ff \SaidaOutPut|out1[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [4]));

// Location: LCCOMB_X88_Y8_N6
cycloneii_lcell_comb \SaidaOutPut|out1[5]~feeder (
// Equation(s):
// \SaidaOutPut|out1[5]~feeder_combout  = \ula|resultado [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [5]),
	.cin(gnd),
	.combout(\SaidaOutPut|out1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out1[5]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N7
cycloneii_lcell_ff \SaidaOutPut|out1[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [5]));

// Location: LCFF_X88_Y8_N25
cycloneii_lcell_ff \SaidaOutPut|out1[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [6]));

// Location: LCCOMB_X88_Y8_N30
cycloneii_lcell_comb \SaidaOutPut|out1[7]~feeder (
// Equation(s):
// \SaidaOutPut|out1[7]~feeder_combout  = \ula|resultado [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\SaidaOutPut|out1[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out1[7]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out1[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N31
cycloneii_lcell_ff \SaidaOutPut|out1[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out1[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out1 [7]));

// Location: LCCOMB_X88_Y10_N22
cycloneii_lcell_comb \SaidaOutPut|out2[0]~feeder (
// Equation(s):
// \SaidaOutPut|out2[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out2[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N23
cycloneii_lcell_ff \SaidaOutPut|out2[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [0]));

// Location: LCFF_X88_Y10_N29
cycloneii_lcell_ff \SaidaOutPut|out2[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [1]));

// Location: LCCOMB_X88_Y10_N24
cycloneii_lcell_comb \SaidaOutPut|out2[2]~feeder (
// Equation(s):
// \SaidaOutPut|out2[2]~feeder_combout  = \ula|resultado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [2]),
	.cin(gnd),
	.combout(\SaidaOutPut|out2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out2[2]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N25
cycloneii_lcell_ff \SaidaOutPut|out2[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out2[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [2]));

// Location: LCCOMB_X88_Y10_N16
cycloneii_lcell_comb \SaidaOutPut|out2[3]~feeder (
// Equation(s):
// \SaidaOutPut|out2[3]~feeder_combout  = \ula|resultado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [3]),
	.cin(gnd),
	.combout(\SaidaOutPut|out2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out2[3]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N17
cycloneii_lcell_ff \SaidaOutPut|out2[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [3]));

// Location: LCCOMB_X88_Y10_N26
cycloneii_lcell_comb \SaidaOutPut|out2[4]~feeder (
// Equation(s):
// \SaidaOutPut|out2[4]~feeder_combout  = \ula|resultado [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [4]),
	.cin(gnd),
	.combout(\SaidaOutPut|out2[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out2[4]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out2[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N27
cycloneii_lcell_ff \SaidaOutPut|out2[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out2[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [4]));

// Location: LCFF_X88_Y10_N19
cycloneii_lcell_ff \SaidaOutPut|out2[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [5]));

// Location: LCCOMB_X88_Y10_N14
cycloneii_lcell_comb \SaidaOutPut|out2[6]~feeder (
// Equation(s):
// \SaidaOutPut|out2[6]~feeder_combout  = \ula|resultado [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [6]),
	.cin(gnd),
	.combout(\SaidaOutPut|out2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out2[6]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N15
cycloneii_lcell_ff \SaidaOutPut|out2[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out2[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [6]));

// Location: LCCOMB_X88_Y10_N30
cycloneii_lcell_comb \SaidaOutPut|out2[7]~feeder (
// Equation(s):
// \SaidaOutPut|out2[7]~feeder_combout  = \ula|resultado [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\SaidaOutPut|out2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out2[7]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y10_N31
cycloneii_lcell_ff \SaidaOutPut|out2[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out2[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out2 [7]));

// Location: LCCOMB_X89_Y10_N28
cycloneii_lcell_comb \SaidaOutPut|out3[0]~feeder (
// Equation(s):
// \SaidaOutPut|out3[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out3[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y10_N29
cycloneii_lcell_ff \SaidaOutPut|out3[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [0]));

// Location: LCFF_X89_Y10_N19
cycloneii_lcell_ff \SaidaOutPut|out3[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [1]));

// Location: LCCOMB_X87_Y8_N20
cycloneii_lcell_comb \SaidaOutPut|out3[2]~feeder (
// Equation(s):
// \SaidaOutPut|out3[2]~feeder_combout  = \ula|resultado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [2]),
	.cin(gnd),
	.combout(\SaidaOutPut|out3[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out3[2]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out3[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y8_N21
cycloneii_lcell_ff \SaidaOutPut|out3[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out3[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [2]));

// Location: LCFF_X87_Y8_N7
cycloneii_lcell_ff \SaidaOutPut|out3[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [3]));

// Location: LCCOMB_X87_Y8_N28
cycloneii_lcell_comb \SaidaOutPut|out3[4]~feeder (
// Equation(s):
// \SaidaOutPut|out3[4]~feeder_combout  = \ula|resultado [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [4]),
	.cin(gnd),
	.combout(\SaidaOutPut|out3[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out3[4]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out3[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y8_N29
cycloneii_lcell_ff \SaidaOutPut|out3[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out3[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [4]));

// Location: LCCOMB_X87_Y8_N26
cycloneii_lcell_comb \SaidaOutPut|out3[5]~feeder (
// Equation(s):
// \SaidaOutPut|out3[5]~feeder_combout  = \ula|resultado [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [5]),
	.cin(gnd),
	.combout(\SaidaOutPut|out3[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out3[5]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out3[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y8_N27
cycloneii_lcell_ff \SaidaOutPut|out3[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out3[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [5]));

// Location: LCCOMB_X87_Y8_N12
cycloneii_lcell_comb \SaidaOutPut|out3[6]~feeder (
// Equation(s):
// \SaidaOutPut|out3[6]~feeder_combout  = \ula|resultado [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [6]),
	.cin(gnd),
	.combout(\SaidaOutPut|out3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out3[6]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y8_N13
cycloneii_lcell_ff \SaidaOutPut|out3[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out3[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [6]));

// Location: LCFF_X87_Y8_N23
cycloneii_lcell_ff \SaidaOutPut|out3[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [7]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out3 [7]));

// Location: LCFF_X88_Y11_N29
cycloneii_lcell_ff \SaidaOutPut|out4[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [0]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [0]));

// Location: LCFF_X88_Y11_N13
cycloneii_lcell_ff \SaidaOutPut|out4[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [1]));

// Location: LCFF_X88_Y11_N19
cycloneii_lcell_ff \SaidaOutPut|out4[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [2]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [2]));

// Location: LCFF_X88_Y11_N11
cycloneii_lcell_ff \SaidaOutPut|out4[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [3]));

// Location: LCFF_X88_Y11_N9
cycloneii_lcell_ff \SaidaOutPut|out4[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [4]));

// Location: LCFF_X88_Y11_N31
cycloneii_lcell_ff \SaidaOutPut|out4[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [5]));

// Location: LCFF_X88_Y11_N15
cycloneii_lcell_ff \SaidaOutPut|out4[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [6]));

// Location: LCFF_X88_Y11_N21
cycloneii_lcell_ff \SaidaOutPut|out4[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [7]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out4 [7]));

// Location: LCCOMB_X88_Y8_N28
cycloneii_lcell_comb \SaidaOutPut|out5[0]~feeder (
// Equation(s):
// \SaidaOutPut|out5[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out5[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N29
cycloneii_lcell_ff \SaidaOutPut|out5[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out5[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [0]));

// Location: LCCOMB_X88_Y8_N18
cycloneii_lcell_comb \SaidaOutPut|out5[1]~feeder (
// Equation(s):
// \SaidaOutPut|out5[1]~feeder_combout  = \ula|resultado [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [1]),
	.cin(gnd),
	.combout(\SaidaOutPut|out5[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out5[1]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out5[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N19
cycloneii_lcell_ff \SaidaOutPut|out5[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out5[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [1]));

// Location: LCCOMB_X88_Y8_N8
cycloneii_lcell_comb \SaidaOutPut|out5[2]~feeder (
// Equation(s):
// \SaidaOutPut|out5[2]~feeder_combout  = \ula|resultado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [2]),
	.cin(gnd),
	.combout(\SaidaOutPut|out5[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out5[2]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out5[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N9
cycloneii_lcell_ff \SaidaOutPut|out5[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out5[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [2]));

// Location: LCCOMB_X88_Y8_N22
cycloneii_lcell_comb \SaidaOutPut|out5[3]~feeder (
// Equation(s):
// \SaidaOutPut|out5[3]~feeder_combout  = \ula|resultado [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [3]),
	.cin(gnd),
	.combout(\SaidaOutPut|out5[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out5[3]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out5[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N23
cycloneii_lcell_ff \SaidaOutPut|out5[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out5[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [3]));

// Location: LCFF_X88_Y8_N13
cycloneii_lcell_ff \SaidaOutPut|out5[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [4]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [4]));

// Location: LCCOMB_X88_Y8_N10
cycloneii_lcell_comb \SaidaOutPut|out5[5]~feeder (
// Equation(s):
// \SaidaOutPut|out5[5]~feeder_combout  = \ula|resultado [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [5]),
	.cin(gnd),
	.combout(\SaidaOutPut|out5[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out5[5]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out5[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N11
cycloneii_lcell_ff \SaidaOutPut|out5[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out5[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [5]));

// Location: LCFF_X88_Y8_N5
cycloneii_lcell_ff \SaidaOutPut|out5[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [6]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [6]));

// Location: LCCOMB_X88_Y8_N26
cycloneii_lcell_comb \SaidaOutPut|out5[7]~feeder (
// Equation(s):
// \SaidaOutPut|out5[7]~feeder_combout  = \ula|resultado [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\SaidaOutPut|out5[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out5[7]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out5[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X88_Y8_N27
cycloneii_lcell_ff \SaidaOutPut|out5[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out5[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out5 [7]));

// Location: LCCOMB_X89_Y9_N12
cycloneii_lcell_comb \SaidaOutPut|out6[0]~feeder (
// Equation(s):
// \SaidaOutPut|out6[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out6[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out6[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out6[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y9_N13
cycloneii_lcell_ff \SaidaOutPut|out6[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out6[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [0]));

// Location: LCFF_X89_Y9_N3
cycloneii_lcell_ff \SaidaOutPut|out6[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [1]));

// Location: LCFF_X87_Y12_N17
cycloneii_lcell_ff \SaidaOutPut|out6[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|resultado [2]),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [2]));

// Location: LCFF_X87_Y12_N31
cycloneii_lcell_ff \SaidaOutPut|out6[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [3]));

// Location: LCCOMB_X87_Y12_N12
cycloneii_lcell_comb \SaidaOutPut|out6[4]~feeder (
// Equation(s):
// \SaidaOutPut|out6[4]~feeder_combout  = \ula|resultado [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [4]),
	.cin(gnd),
	.combout(\SaidaOutPut|out6[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out6[4]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out6[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y12_N13
cycloneii_lcell_ff \SaidaOutPut|out6[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out6[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [4]));

// Location: LCFF_X87_Y12_N27
cycloneii_lcell_ff \SaidaOutPut|out6[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [5]));

// Location: LCCOMB_X87_Y12_N28
cycloneii_lcell_comb \SaidaOutPut|out6[6]~feeder (
// Equation(s):
// \SaidaOutPut|out6[6]~feeder_combout  = \ula|resultado [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [6]),
	.cin(gnd),
	.combout(\SaidaOutPut|out6[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out6[6]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out6[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X87_Y12_N29
cycloneii_lcell_ff \SaidaOutPut|out6[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out6[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [6]));

// Location: LCFF_X87_Y12_N15
cycloneii_lcell_ff \SaidaOutPut|out6[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\ula|resultado [7]),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out6 [7]));

// Location: LCCOMB_X89_Y10_N24
cycloneii_lcell_comb \SaidaOutPut|out7[0]~feeder (
// Equation(s):
// \SaidaOutPut|out7[0]~feeder_combout  = \ula|resultado [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [0]),
	.cin(gnd),
	.combout(\SaidaOutPut|out7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out7[0]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y10_N25
cycloneii_lcell_ff \SaidaOutPut|out7[0] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out7[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [0]));

// Location: LCFF_X89_Y10_N31
cycloneii_lcell_ff \SaidaOutPut|out7[1] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [1]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [1]));

// Location: LCCOMB_X89_Y12_N12
cycloneii_lcell_comb \SaidaOutPut|out7[2]~feeder (
// Equation(s):
// \SaidaOutPut|out7[2]~feeder_combout  = \ula|resultado [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [2]),
	.cin(gnd),
	.combout(\SaidaOutPut|out7[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out7[2]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out7[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y12_N13
cycloneii_lcell_ff \SaidaOutPut|out7[2] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out7[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [2]));

// Location: LCFF_X89_Y12_N27
cycloneii_lcell_ff \SaidaOutPut|out7[3] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [3]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [3]));

// Location: LCCOMB_X89_Y12_N16
cycloneii_lcell_comb \SaidaOutPut|out7[4]~feeder (
// Equation(s):
// \SaidaOutPut|out7[4]~feeder_combout  = \ula|resultado [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [4]),
	.cin(gnd),
	.combout(\SaidaOutPut|out7[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out7[4]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out7[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y12_N17
cycloneii_lcell_ff \SaidaOutPut|out7[4] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out7[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [4]));

// Location: LCFF_X89_Y12_N19
cycloneii_lcell_ff \SaidaOutPut|out7[5] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ula|resultado [5]),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [5]));

// Location: LCCOMB_X89_Y12_N0
cycloneii_lcell_comb \SaidaOutPut|out7[6]~feeder (
// Equation(s):
// \SaidaOutPut|out7[6]~feeder_combout  = \ula|resultado [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [6]),
	.cin(gnd),
	.combout(\SaidaOutPut|out7[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out7[6]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out7[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y12_N1
cycloneii_lcell_ff \SaidaOutPut|out7[6] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out7[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [6]));

// Location: LCCOMB_X89_Y12_N10
cycloneii_lcell_comb \SaidaOutPut|out7[7]~feeder (
// Equation(s):
// \SaidaOutPut|out7[7]~feeder_combout  = \ula|resultado [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ula|resultado [7]),
	.cin(gnd),
	.combout(\SaidaOutPut|out7[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SaidaOutPut|out7[7]~feeder .lut_mask = 16'hFF00;
defparam \SaidaOutPut|out7[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X89_Y12_N11
cycloneii_lcell_ff \SaidaOutPut|out7[7] (
	.clk(\ctrl|LdOUTPUT~clkctrl_outclk ),
	.datain(\SaidaOutPut|out7[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\rst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SaidaOutPut|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\SaidaOutPut|out7 [7]));

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[0]));
// synopsys translate_off
defparam \dadoMemoria[0]~I .input_async_reset = "none";
defparam \dadoMemoria[0]~I .input_power_up = "low";
defparam \dadoMemoria[0]~I .input_register_mode = "none";
defparam \dadoMemoria[0]~I .input_sync_reset = "none";
defparam \dadoMemoria[0]~I .oe_async_reset = "none";
defparam \dadoMemoria[0]~I .oe_power_up = "low";
defparam \dadoMemoria[0]~I .oe_register_mode = "none";
defparam \dadoMemoria[0]~I .oe_sync_reset = "none";
defparam \dadoMemoria[0]~I .operation_mode = "output";
defparam \dadoMemoria[0]~I .output_async_reset = "none";
defparam \dadoMemoria[0]~I .output_power_up = "low";
defparam \dadoMemoria[0]~I .output_register_mode = "none";
defparam \dadoMemoria[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[1]));
// synopsys translate_off
defparam \dadoMemoria[1]~I .input_async_reset = "none";
defparam \dadoMemoria[1]~I .input_power_up = "low";
defparam \dadoMemoria[1]~I .input_register_mode = "none";
defparam \dadoMemoria[1]~I .input_sync_reset = "none";
defparam \dadoMemoria[1]~I .oe_async_reset = "none";
defparam \dadoMemoria[1]~I .oe_power_up = "low";
defparam \dadoMemoria[1]~I .oe_register_mode = "none";
defparam \dadoMemoria[1]~I .oe_sync_reset = "none";
defparam \dadoMemoria[1]~I .operation_mode = "output";
defparam \dadoMemoria[1]~I .output_async_reset = "none";
defparam \dadoMemoria[1]~I .output_power_up = "low";
defparam \dadoMemoria[1]~I .output_register_mode = "none";
defparam \dadoMemoria[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[2]));
// synopsys translate_off
defparam \dadoMemoria[2]~I .input_async_reset = "none";
defparam \dadoMemoria[2]~I .input_power_up = "low";
defparam \dadoMemoria[2]~I .input_register_mode = "none";
defparam \dadoMemoria[2]~I .input_sync_reset = "none";
defparam \dadoMemoria[2]~I .oe_async_reset = "none";
defparam \dadoMemoria[2]~I .oe_power_up = "low";
defparam \dadoMemoria[2]~I .oe_register_mode = "none";
defparam \dadoMemoria[2]~I .oe_sync_reset = "none";
defparam \dadoMemoria[2]~I .operation_mode = "output";
defparam \dadoMemoria[2]~I .output_async_reset = "none";
defparam \dadoMemoria[2]~I .output_power_up = "low";
defparam \dadoMemoria[2]~I .output_register_mode = "none";
defparam \dadoMemoria[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[3]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[3]));
// synopsys translate_off
defparam \dadoMemoria[3]~I .input_async_reset = "none";
defparam \dadoMemoria[3]~I .input_power_up = "low";
defparam \dadoMemoria[3]~I .input_register_mode = "none";
defparam \dadoMemoria[3]~I .input_sync_reset = "none";
defparam \dadoMemoria[3]~I .oe_async_reset = "none";
defparam \dadoMemoria[3]~I .oe_power_up = "low";
defparam \dadoMemoria[3]~I .oe_register_mode = "none";
defparam \dadoMemoria[3]~I .oe_sync_reset = "none";
defparam \dadoMemoria[3]~I .operation_mode = "output";
defparam \dadoMemoria[3]~I .output_async_reset = "none";
defparam \dadoMemoria[3]~I .output_power_up = "low";
defparam \dadoMemoria[3]~I .output_register_mode = "none";
defparam \dadoMemoria[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[4]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[4]));
// synopsys translate_off
defparam \dadoMemoria[4]~I .input_async_reset = "none";
defparam \dadoMemoria[4]~I .input_power_up = "low";
defparam \dadoMemoria[4]~I .input_register_mode = "none";
defparam \dadoMemoria[4]~I .input_sync_reset = "none";
defparam \dadoMemoria[4]~I .oe_async_reset = "none";
defparam \dadoMemoria[4]~I .oe_power_up = "low";
defparam \dadoMemoria[4]~I .oe_register_mode = "none";
defparam \dadoMemoria[4]~I .oe_sync_reset = "none";
defparam \dadoMemoria[4]~I .operation_mode = "output";
defparam \dadoMemoria[4]~I .output_async_reset = "none";
defparam \dadoMemoria[4]~I .output_power_up = "low";
defparam \dadoMemoria[4]~I .output_register_mode = "none";
defparam \dadoMemoria[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[5]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[5]));
// synopsys translate_off
defparam \dadoMemoria[5]~I .input_async_reset = "none";
defparam \dadoMemoria[5]~I .input_power_up = "low";
defparam \dadoMemoria[5]~I .input_register_mode = "none";
defparam \dadoMemoria[5]~I .input_sync_reset = "none";
defparam \dadoMemoria[5]~I .oe_async_reset = "none";
defparam \dadoMemoria[5]~I .oe_power_up = "low";
defparam \dadoMemoria[5]~I .oe_register_mode = "none";
defparam \dadoMemoria[5]~I .oe_sync_reset = "none";
defparam \dadoMemoria[5]~I .operation_mode = "output";
defparam \dadoMemoria[5]~I .output_async_reset = "none";
defparam \dadoMemoria[5]~I .output_power_up = "low";
defparam \dadoMemoria[5]~I .output_register_mode = "none";
defparam \dadoMemoria[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[6]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[6]));
// synopsys translate_off
defparam \dadoMemoria[6]~I .input_async_reset = "none";
defparam \dadoMemoria[6]~I .input_power_up = "low";
defparam \dadoMemoria[6]~I .input_register_mode = "none";
defparam \dadoMemoria[6]~I .input_sync_reset = "none";
defparam \dadoMemoria[6]~I .oe_async_reset = "none";
defparam \dadoMemoria[6]~I .oe_power_up = "low";
defparam \dadoMemoria[6]~I .oe_register_mode = "none";
defparam \dadoMemoria[6]~I .oe_sync_reset = "none";
defparam \dadoMemoria[6]~I .operation_mode = "output";
defparam \dadoMemoria[6]~I .output_async_reset = "none";
defparam \dadoMemoria[6]~I .output_power_up = "low";
defparam \dadoMemoria[6]~I .output_register_mode = "none";
defparam \dadoMemoria[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[7]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[7]));
// synopsys translate_off
defparam \dadoMemoria[7]~I .input_async_reset = "none";
defparam \dadoMemoria[7]~I .input_power_up = "low";
defparam \dadoMemoria[7]~I .input_register_mode = "none";
defparam \dadoMemoria[7]~I .input_sync_reset = "none";
defparam \dadoMemoria[7]~I .oe_async_reset = "none";
defparam \dadoMemoria[7]~I .oe_power_up = "low";
defparam \dadoMemoria[7]~I .oe_register_mode = "none";
defparam \dadoMemoria[7]~I .oe_sync_reset = "none";
defparam \dadoMemoria[7]~I .operation_mode = "output";
defparam \dadoMemoria[7]~I .output_async_reset = "none";
defparam \dadoMemoria[7]~I .output_power_up = "low";
defparam \dadoMemoria[7]~I .output_register_mode = "none";
defparam \dadoMemoria[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[8]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[8]));
// synopsys translate_off
defparam \dadoMemoria[8]~I .input_async_reset = "none";
defparam \dadoMemoria[8]~I .input_power_up = "low";
defparam \dadoMemoria[8]~I .input_register_mode = "none";
defparam \dadoMemoria[8]~I .input_sync_reset = "none";
defparam \dadoMemoria[8]~I .oe_async_reset = "none";
defparam \dadoMemoria[8]~I .oe_power_up = "low";
defparam \dadoMemoria[8]~I .oe_register_mode = "none";
defparam \dadoMemoria[8]~I .oe_sync_reset = "none";
defparam \dadoMemoria[8]~I .operation_mode = "output";
defparam \dadoMemoria[8]~I .output_async_reset = "none";
defparam \dadoMemoria[8]~I .output_power_up = "low";
defparam \dadoMemoria[8]~I .output_register_mode = "none";
defparam \dadoMemoria[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[9]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[9]));
// synopsys translate_off
defparam \dadoMemoria[9]~I .input_async_reset = "none";
defparam \dadoMemoria[9]~I .input_power_up = "low";
defparam \dadoMemoria[9]~I .input_register_mode = "none";
defparam \dadoMemoria[9]~I .input_sync_reset = "none";
defparam \dadoMemoria[9]~I .oe_async_reset = "none";
defparam \dadoMemoria[9]~I .oe_power_up = "low";
defparam \dadoMemoria[9]~I .oe_register_mode = "none";
defparam \dadoMemoria[9]~I .oe_sync_reset = "none";
defparam \dadoMemoria[9]~I .operation_mode = "output";
defparam \dadoMemoria[9]~I .output_async_reset = "none";
defparam \dadoMemoria[9]~I .output_power_up = "low";
defparam \dadoMemoria[9]~I .output_register_mode = "none";
defparam \dadoMemoria[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[10]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[10]));
// synopsys translate_off
defparam \dadoMemoria[10]~I .input_async_reset = "none";
defparam \dadoMemoria[10]~I .input_power_up = "low";
defparam \dadoMemoria[10]~I .input_register_mode = "none";
defparam \dadoMemoria[10]~I .input_sync_reset = "none";
defparam \dadoMemoria[10]~I .oe_async_reset = "none";
defparam \dadoMemoria[10]~I .oe_power_up = "low";
defparam \dadoMemoria[10]~I .oe_register_mode = "none";
defparam \dadoMemoria[10]~I .oe_sync_reset = "none";
defparam \dadoMemoria[10]~I .operation_mode = "output";
defparam \dadoMemoria[10]~I .output_async_reset = "none";
defparam \dadoMemoria[10]~I .output_power_up = "low";
defparam \dadoMemoria[10]~I .output_register_mode = "none";
defparam \dadoMemoria[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[11]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[11]));
// synopsys translate_off
defparam \dadoMemoria[11]~I .input_async_reset = "none";
defparam \dadoMemoria[11]~I .input_power_up = "low";
defparam \dadoMemoria[11]~I .input_register_mode = "none";
defparam \dadoMemoria[11]~I .input_sync_reset = "none";
defparam \dadoMemoria[11]~I .oe_async_reset = "none";
defparam \dadoMemoria[11]~I .oe_power_up = "low";
defparam \dadoMemoria[11]~I .oe_register_mode = "none";
defparam \dadoMemoria[11]~I .oe_sync_reset = "none";
defparam \dadoMemoria[11]~I .operation_mode = "output";
defparam \dadoMemoria[11]~I .output_async_reset = "none";
defparam \dadoMemoria[11]~I .output_power_up = "low";
defparam \dadoMemoria[11]~I .output_register_mode = "none";
defparam \dadoMemoria[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[12]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[12]));
// synopsys translate_off
defparam \dadoMemoria[12]~I .input_async_reset = "none";
defparam \dadoMemoria[12]~I .input_power_up = "low";
defparam \dadoMemoria[12]~I .input_register_mode = "none";
defparam \dadoMemoria[12]~I .input_sync_reset = "none";
defparam \dadoMemoria[12]~I .oe_async_reset = "none";
defparam \dadoMemoria[12]~I .oe_power_up = "low";
defparam \dadoMemoria[12]~I .oe_register_mode = "none";
defparam \dadoMemoria[12]~I .oe_sync_reset = "none";
defparam \dadoMemoria[12]~I .operation_mode = "output";
defparam \dadoMemoria[12]~I .output_async_reset = "none";
defparam \dadoMemoria[12]~I .output_power_up = "low";
defparam \dadoMemoria[12]~I .output_register_mode = "none";
defparam \dadoMemoria[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[13]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[13]));
// synopsys translate_off
defparam \dadoMemoria[13]~I .input_async_reset = "none";
defparam \dadoMemoria[13]~I .input_power_up = "low";
defparam \dadoMemoria[13]~I .input_register_mode = "none";
defparam \dadoMemoria[13]~I .input_sync_reset = "none";
defparam \dadoMemoria[13]~I .oe_async_reset = "none";
defparam \dadoMemoria[13]~I .oe_power_up = "low";
defparam \dadoMemoria[13]~I .oe_register_mode = "none";
defparam \dadoMemoria[13]~I .oe_sync_reset = "none";
defparam \dadoMemoria[13]~I .operation_mode = "output";
defparam \dadoMemoria[13]~I .output_async_reset = "none";
defparam \dadoMemoria[13]~I .output_power_up = "low";
defparam \dadoMemoria[13]~I .output_register_mode = "none";
defparam \dadoMemoria[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[14]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[14]));
// synopsys translate_off
defparam \dadoMemoria[14]~I .input_async_reset = "none";
defparam \dadoMemoria[14]~I .input_power_up = "low";
defparam \dadoMemoria[14]~I .input_register_mode = "none";
defparam \dadoMemoria[14]~I .input_sync_reset = "none";
defparam \dadoMemoria[14]~I .oe_async_reset = "none";
defparam \dadoMemoria[14]~I .oe_power_up = "low";
defparam \dadoMemoria[14]~I .oe_register_mode = "none";
defparam \dadoMemoria[14]~I .oe_sync_reset = "none";
defparam \dadoMemoria[14]~I .operation_mode = "output";
defparam \dadoMemoria[14]~I .output_async_reset = "none";
defparam \dadoMemoria[14]~I .output_power_up = "low";
defparam \dadoMemoria[14]~I .output_register_mode = "none";
defparam \dadoMemoria[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoMemoria[15]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoMemoria[15]));
// synopsys translate_off
defparam \dadoMemoria[15]~I .input_async_reset = "none";
defparam \dadoMemoria[15]~I .input_power_up = "low";
defparam \dadoMemoria[15]~I .input_register_mode = "none";
defparam \dadoMemoria[15]~I .input_sync_reset = "none";
defparam \dadoMemoria[15]~I .oe_async_reset = "none";
defparam \dadoMemoria[15]~I .oe_power_up = "low";
defparam \dadoMemoria[15]~I .oe_register_mode = "none";
defparam \dadoMemoria[15]~I .oe_sync_reset = "none";
defparam \dadoMemoria[15]~I .operation_mode = "output";
defparam \dadoMemoria[15]~I .output_async_reset = "none";
defparam \dadoMemoria[15]~I .output_power_up = "low";
defparam \dadoMemoria[15]~I .output_register_mode = "none";
defparam \dadoMemoria[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[0]~I (
	.datain(\regPC|dadoOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[0]));
// synopsys translate_off
defparam \enderecoMemoria[0]~I .input_async_reset = "none";
defparam \enderecoMemoria[0]~I .input_power_up = "low";
defparam \enderecoMemoria[0]~I .input_register_mode = "none";
defparam \enderecoMemoria[0]~I .input_sync_reset = "none";
defparam \enderecoMemoria[0]~I .oe_async_reset = "none";
defparam \enderecoMemoria[0]~I .oe_power_up = "low";
defparam \enderecoMemoria[0]~I .oe_register_mode = "none";
defparam \enderecoMemoria[0]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[0]~I .operation_mode = "output";
defparam \enderecoMemoria[0]~I .output_async_reset = "none";
defparam \enderecoMemoria[0]~I .output_power_up = "low";
defparam \enderecoMemoria[0]~I .output_register_mode = "none";
defparam \enderecoMemoria[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[1]~I (
	.datain(\regPC|dadoOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[1]));
// synopsys translate_off
defparam \enderecoMemoria[1]~I .input_async_reset = "none";
defparam \enderecoMemoria[1]~I .input_power_up = "low";
defparam \enderecoMemoria[1]~I .input_register_mode = "none";
defparam \enderecoMemoria[1]~I .input_sync_reset = "none";
defparam \enderecoMemoria[1]~I .oe_async_reset = "none";
defparam \enderecoMemoria[1]~I .oe_power_up = "low";
defparam \enderecoMemoria[1]~I .oe_register_mode = "none";
defparam \enderecoMemoria[1]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[1]~I .operation_mode = "output";
defparam \enderecoMemoria[1]~I .output_async_reset = "none";
defparam \enderecoMemoria[1]~I .output_power_up = "low";
defparam \enderecoMemoria[1]~I .output_register_mode = "none";
defparam \enderecoMemoria[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[2]~I (
	.datain(\regPC|dadoOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[2]));
// synopsys translate_off
defparam \enderecoMemoria[2]~I .input_async_reset = "none";
defparam \enderecoMemoria[2]~I .input_power_up = "low";
defparam \enderecoMemoria[2]~I .input_register_mode = "none";
defparam \enderecoMemoria[2]~I .input_sync_reset = "none";
defparam \enderecoMemoria[2]~I .oe_async_reset = "none";
defparam \enderecoMemoria[2]~I .oe_power_up = "low";
defparam \enderecoMemoria[2]~I .oe_register_mode = "none";
defparam \enderecoMemoria[2]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[2]~I .operation_mode = "output";
defparam \enderecoMemoria[2]~I .output_async_reset = "none";
defparam \enderecoMemoria[2]~I .output_power_up = "low";
defparam \enderecoMemoria[2]~I .output_register_mode = "none";
defparam \enderecoMemoria[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[3]~I (
	.datain(\regPC|dadoOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[3]));
// synopsys translate_off
defparam \enderecoMemoria[3]~I .input_async_reset = "none";
defparam \enderecoMemoria[3]~I .input_power_up = "low";
defparam \enderecoMemoria[3]~I .input_register_mode = "none";
defparam \enderecoMemoria[3]~I .input_sync_reset = "none";
defparam \enderecoMemoria[3]~I .oe_async_reset = "none";
defparam \enderecoMemoria[3]~I .oe_power_up = "low";
defparam \enderecoMemoria[3]~I .oe_register_mode = "none";
defparam \enderecoMemoria[3]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[3]~I .operation_mode = "output";
defparam \enderecoMemoria[3]~I .output_async_reset = "none";
defparam \enderecoMemoria[3]~I .output_power_up = "low";
defparam \enderecoMemoria[3]~I .output_register_mode = "none";
defparam \enderecoMemoria[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[4]~I (
	.datain(\regPC|dadoOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[4]));
// synopsys translate_off
defparam \enderecoMemoria[4]~I .input_async_reset = "none";
defparam \enderecoMemoria[4]~I .input_power_up = "low";
defparam \enderecoMemoria[4]~I .input_register_mode = "none";
defparam \enderecoMemoria[4]~I .input_sync_reset = "none";
defparam \enderecoMemoria[4]~I .oe_async_reset = "none";
defparam \enderecoMemoria[4]~I .oe_power_up = "low";
defparam \enderecoMemoria[4]~I .oe_register_mode = "none";
defparam \enderecoMemoria[4]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[4]~I .operation_mode = "output";
defparam \enderecoMemoria[4]~I .output_async_reset = "none";
defparam \enderecoMemoria[4]~I .output_power_up = "low";
defparam \enderecoMemoria[4]~I .output_register_mode = "none";
defparam \enderecoMemoria[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[5]~I (
	.datain(\regPC|dadoOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[5]));
// synopsys translate_off
defparam \enderecoMemoria[5]~I .input_async_reset = "none";
defparam \enderecoMemoria[5]~I .input_power_up = "low";
defparam \enderecoMemoria[5]~I .input_register_mode = "none";
defparam \enderecoMemoria[5]~I .input_sync_reset = "none";
defparam \enderecoMemoria[5]~I .oe_async_reset = "none";
defparam \enderecoMemoria[5]~I .oe_power_up = "low";
defparam \enderecoMemoria[5]~I .oe_register_mode = "none";
defparam \enderecoMemoria[5]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[5]~I .operation_mode = "output";
defparam \enderecoMemoria[5]~I .output_async_reset = "none";
defparam \enderecoMemoria[5]~I .output_power_up = "low";
defparam \enderecoMemoria[5]~I .output_register_mode = "none";
defparam \enderecoMemoria[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[6]~I (
	.datain(\regPC|dadoOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[6]));
// synopsys translate_off
defparam \enderecoMemoria[6]~I .input_async_reset = "none";
defparam \enderecoMemoria[6]~I .input_power_up = "low";
defparam \enderecoMemoria[6]~I .input_register_mode = "none";
defparam \enderecoMemoria[6]~I .input_sync_reset = "none";
defparam \enderecoMemoria[6]~I .oe_async_reset = "none";
defparam \enderecoMemoria[6]~I .oe_power_up = "low";
defparam \enderecoMemoria[6]~I .oe_register_mode = "none";
defparam \enderecoMemoria[6]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[6]~I .operation_mode = "output";
defparam \enderecoMemoria[6]~I .output_async_reset = "none";
defparam \enderecoMemoria[6]~I .output_power_up = "low";
defparam \enderecoMemoria[6]~I .output_register_mode = "none";
defparam \enderecoMemoria[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \enderecoMemoria[7]~I (
	.datain(\regPC|dadoOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enderecoMemoria[7]));
// synopsys translate_off
defparam \enderecoMemoria[7]~I .input_async_reset = "none";
defparam \enderecoMemoria[7]~I .input_power_up = "low";
defparam \enderecoMemoria[7]~I .input_register_mode = "none";
defparam \enderecoMemoria[7]~I .input_sync_reset = "none";
defparam \enderecoMemoria[7]~I .oe_async_reset = "none";
defparam \enderecoMemoria[7]~I .oe_power_up = "low";
defparam \enderecoMemoria[7]~I .oe_register_mode = "none";
defparam \enderecoMemoria[7]~I .oe_sync_reset = "none";
defparam \enderecoMemoria[7]~I .operation_mode = "output";
defparam \enderecoMemoria[7]~I .output_async_reset = "none";
defparam \enderecoMemoria[7]~I .output_power_up = "low";
defparam \enderecoMemoria[7]~I .output_register_mode = "none";
defparam \enderecoMemoria[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[0]~I (
	.datain(\regOUTPUT|dadoOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[0]));
// synopsys translate_off
defparam \pOUTPUT[0]~I .input_async_reset = "none";
defparam \pOUTPUT[0]~I .input_power_up = "low";
defparam \pOUTPUT[0]~I .input_register_mode = "none";
defparam \pOUTPUT[0]~I .input_sync_reset = "none";
defparam \pOUTPUT[0]~I .oe_async_reset = "none";
defparam \pOUTPUT[0]~I .oe_power_up = "low";
defparam \pOUTPUT[0]~I .oe_register_mode = "none";
defparam \pOUTPUT[0]~I .oe_sync_reset = "none";
defparam \pOUTPUT[0]~I .operation_mode = "output";
defparam \pOUTPUT[0]~I .output_async_reset = "none";
defparam \pOUTPUT[0]~I .output_power_up = "low";
defparam \pOUTPUT[0]~I .output_register_mode = "none";
defparam \pOUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[1]~I (
	.datain(\regOUTPUT|dadoOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[1]));
// synopsys translate_off
defparam \pOUTPUT[1]~I .input_async_reset = "none";
defparam \pOUTPUT[1]~I .input_power_up = "low";
defparam \pOUTPUT[1]~I .input_register_mode = "none";
defparam \pOUTPUT[1]~I .input_sync_reset = "none";
defparam \pOUTPUT[1]~I .oe_async_reset = "none";
defparam \pOUTPUT[1]~I .oe_power_up = "low";
defparam \pOUTPUT[1]~I .oe_register_mode = "none";
defparam \pOUTPUT[1]~I .oe_sync_reset = "none";
defparam \pOUTPUT[1]~I .operation_mode = "output";
defparam \pOUTPUT[1]~I .output_async_reset = "none";
defparam \pOUTPUT[1]~I .output_power_up = "low";
defparam \pOUTPUT[1]~I .output_register_mode = "none";
defparam \pOUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[2]~I (
	.datain(\regOUTPUT|dadoOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[2]));
// synopsys translate_off
defparam \pOUTPUT[2]~I .input_async_reset = "none";
defparam \pOUTPUT[2]~I .input_power_up = "low";
defparam \pOUTPUT[2]~I .input_register_mode = "none";
defparam \pOUTPUT[2]~I .input_sync_reset = "none";
defparam \pOUTPUT[2]~I .oe_async_reset = "none";
defparam \pOUTPUT[2]~I .oe_power_up = "low";
defparam \pOUTPUT[2]~I .oe_register_mode = "none";
defparam \pOUTPUT[2]~I .oe_sync_reset = "none";
defparam \pOUTPUT[2]~I .operation_mode = "output";
defparam \pOUTPUT[2]~I .output_async_reset = "none";
defparam \pOUTPUT[2]~I .output_power_up = "low";
defparam \pOUTPUT[2]~I .output_register_mode = "none";
defparam \pOUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[3]~I (
	.datain(\regOUTPUT|dadoOut [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[3]));
// synopsys translate_off
defparam \pOUTPUT[3]~I .input_async_reset = "none";
defparam \pOUTPUT[3]~I .input_power_up = "low";
defparam \pOUTPUT[3]~I .input_register_mode = "none";
defparam \pOUTPUT[3]~I .input_sync_reset = "none";
defparam \pOUTPUT[3]~I .oe_async_reset = "none";
defparam \pOUTPUT[3]~I .oe_power_up = "low";
defparam \pOUTPUT[3]~I .oe_register_mode = "none";
defparam \pOUTPUT[3]~I .oe_sync_reset = "none";
defparam \pOUTPUT[3]~I .operation_mode = "output";
defparam \pOUTPUT[3]~I .output_async_reset = "none";
defparam \pOUTPUT[3]~I .output_power_up = "low";
defparam \pOUTPUT[3]~I .output_register_mode = "none";
defparam \pOUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[4]~I (
	.datain(\regOUTPUT|dadoOut [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[4]));
// synopsys translate_off
defparam \pOUTPUT[4]~I .input_async_reset = "none";
defparam \pOUTPUT[4]~I .input_power_up = "low";
defparam \pOUTPUT[4]~I .input_register_mode = "none";
defparam \pOUTPUT[4]~I .input_sync_reset = "none";
defparam \pOUTPUT[4]~I .oe_async_reset = "none";
defparam \pOUTPUT[4]~I .oe_power_up = "low";
defparam \pOUTPUT[4]~I .oe_register_mode = "none";
defparam \pOUTPUT[4]~I .oe_sync_reset = "none";
defparam \pOUTPUT[4]~I .operation_mode = "output";
defparam \pOUTPUT[4]~I .output_async_reset = "none";
defparam \pOUTPUT[4]~I .output_power_up = "low";
defparam \pOUTPUT[4]~I .output_register_mode = "none";
defparam \pOUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[5]~I (
	.datain(\regOUTPUT|dadoOut [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[5]));
// synopsys translate_off
defparam \pOUTPUT[5]~I .input_async_reset = "none";
defparam \pOUTPUT[5]~I .input_power_up = "low";
defparam \pOUTPUT[5]~I .input_register_mode = "none";
defparam \pOUTPUT[5]~I .input_sync_reset = "none";
defparam \pOUTPUT[5]~I .oe_async_reset = "none";
defparam \pOUTPUT[5]~I .oe_power_up = "low";
defparam \pOUTPUT[5]~I .oe_register_mode = "none";
defparam \pOUTPUT[5]~I .oe_sync_reset = "none";
defparam \pOUTPUT[5]~I .operation_mode = "output";
defparam \pOUTPUT[5]~I .output_async_reset = "none";
defparam \pOUTPUT[5]~I .output_power_up = "low";
defparam \pOUTPUT[5]~I .output_register_mode = "none";
defparam \pOUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[6]~I (
	.datain(\regOUTPUT|dadoOut [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[6]));
// synopsys translate_off
defparam \pOUTPUT[6]~I .input_async_reset = "none";
defparam \pOUTPUT[6]~I .input_power_up = "low";
defparam \pOUTPUT[6]~I .input_register_mode = "none";
defparam \pOUTPUT[6]~I .input_sync_reset = "none";
defparam \pOUTPUT[6]~I .oe_async_reset = "none";
defparam \pOUTPUT[6]~I .oe_power_up = "low";
defparam \pOUTPUT[6]~I .oe_register_mode = "none";
defparam \pOUTPUT[6]~I .oe_sync_reset = "none";
defparam \pOUTPUT[6]~I .operation_mode = "output";
defparam \pOUTPUT[6]~I .output_async_reset = "none";
defparam \pOUTPUT[6]~I .output_power_up = "low";
defparam \pOUTPUT[6]~I .output_register_mode = "none";
defparam \pOUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pOUTPUT[7]~I (
	.datain(\regOUTPUT|dadoOut [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pOUTPUT[7]));
// synopsys translate_off
defparam \pOUTPUT[7]~I .input_async_reset = "none";
defparam \pOUTPUT[7]~I .input_power_up = "low";
defparam \pOUTPUT[7]~I .input_register_mode = "none";
defparam \pOUTPUT[7]~I .input_sync_reset = "none";
defparam \pOUTPUT[7]~I .oe_async_reset = "none";
defparam \pOUTPUT[7]~I .oe_power_up = "low";
defparam \pOUTPUT[7]~I .oe_register_mode = "none";
defparam \pOUTPUT[7]~I .oe_sync_reset = "none";
defparam \pOUTPUT[7]~I .operation_mode = "output";
defparam \pOUTPUT[7]~I .output_async_reset = "none";
defparam \pOUTPUT[7]~I .output_power_up = "low";
defparam \pOUTPUT[7]~I .output_register_mode = "none";
defparam \pOUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SelJMP~I (
	.datain(\ctrl|SelJMP~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SelJMP));
// synopsys translate_off
defparam \SelJMP~I .input_async_reset = "none";
defparam \SelJMP~I .input_power_up = "low";
defparam \SelJMP~I .input_register_mode = "none";
defparam \SelJMP~I .input_sync_reset = "none";
defparam \SelJMP~I .oe_async_reset = "none";
defparam \SelJMP~I .oe_power_up = "low";
defparam \SelJMP~I .oe_register_mode = "none";
defparam \SelJMP~I .oe_sync_reset = "none";
defparam \SelJMP~I .operation_mode = "output";
defparam \SelJMP~I .output_async_reset = "none";
defparam \SelJMP~I .output_power_up = "low";
defparam \SelJMP~I .output_register_mode = "none";
defparam \SelJMP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SelDesv~I (
	.datain(\ctrl|SelDesv~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SelDesv));
// synopsys translate_off
defparam \SelDesv~I .input_async_reset = "none";
defparam \SelDesv~I .input_power_up = "low";
defparam \SelDesv~I .input_register_mode = "none";
defparam \SelDesv~I .input_sync_reset = "none";
defparam \SelDesv~I .oe_async_reset = "none";
defparam \SelDesv~I .oe_power_up = "low";
defparam \SelDesv~I .oe_register_mode = "none";
defparam \SelDesv~I .oe_sync_reset = "none";
defparam \SelDesv~I .operation_mode = "output";
defparam \SelDesv~I .output_async_reset = "none";
defparam \SelDesv~I .output_power_up = "low";
defparam \SelDesv~I .output_register_mode = "none";
defparam \SelDesv~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Wr~I (
	.datain(\ctrl|Wr~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Wr));
// synopsys translate_off
defparam \Wr~I .input_async_reset = "none";
defparam \Wr~I .input_power_up = "low";
defparam \Wr~I .input_register_mode = "none";
defparam \Wr~I .input_sync_reset = "none";
defparam \Wr~I .oe_async_reset = "none";
defparam \Wr~I .oe_power_up = "low";
defparam \Wr~I .oe_register_mode = "none";
defparam \Wr~I .oe_sync_reset = "none";
defparam \Wr~I .operation_mode = "output";
defparam \Wr~I .output_async_reset = "none";
defparam \Wr~I .output_power_up = "low";
defparam \Wr~I .output_register_mode = "none";
defparam \Wr~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selDtWr[0]~I (
	.datain(\ctrl|selDtWr [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selDtWr[0]));
// synopsys translate_off
defparam \selDtWr[0]~I .input_async_reset = "none";
defparam \selDtWr[0]~I .input_power_up = "low";
defparam \selDtWr[0]~I .input_register_mode = "none";
defparam \selDtWr[0]~I .input_sync_reset = "none";
defparam \selDtWr[0]~I .oe_async_reset = "none";
defparam \selDtWr[0]~I .oe_power_up = "low";
defparam \selDtWr[0]~I .oe_register_mode = "none";
defparam \selDtWr[0]~I .oe_sync_reset = "none";
defparam \selDtWr[0]~I .operation_mode = "output";
defparam \selDtWr[0]~I .output_async_reset = "none";
defparam \selDtWr[0]~I .output_power_up = "low";
defparam \selDtWr[0]~I .output_register_mode = "none";
defparam \selDtWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \selDtWr[1]~I (
	.datain(\ctrl|selDtWr [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(selDtWr[1]));
// synopsys translate_off
defparam \selDtWr[1]~I .input_async_reset = "none";
defparam \selDtWr[1]~I .input_power_up = "low";
defparam \selDtWr[1]~I .input_register_mode = "none";
defparam \selDtWr[1]~I .input_sync_reset = "none";
defparam \selDtWr[1]~I .oe_async_reset = "none";
defparam \selDtWr[1]~I .oe_power_up = "low";
defparam \selDtWr[1]~I .oe_register_mode = "none";
defparam \selDtWr[1]~I .oe_sync_reset = "none";
defparam \selDtWr[1]~I .operation_mode = "output";
defparam \selDtWr[1]~I .output_async_reset = "none";
defparam \selDtWr[1]~I .output_power_up = "low";
defparam \selDtWr[1]~I .output_register_mode = "none";
defparam \selDtWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[0]~I (
	.datain(\muxDtWr|out [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[0]));
// synopsys translate_off
defparam \dadoWr[0]~I .input_async_reset = "none";
defparam \dadoWr[0]~I .input_power_up = "low";
defparam \dadoWr[0]~I .input_register_mode = "none";
defparam \dadoWr[0]~I .input_sync_reset = "none";
defparam \dadoWr[0]~I .oe_async_reset = "none";
defparam \dadoWr[0]~I .oe_power_up = "low";
defparam \dadoWr[0]~I .oe_register_mode = "none";
defparam \dadoWr[0]~I .oe_sync_reset = "none";
defparam \dadoWr[0]~I .operation_mode = "output";
defparam \dadoWr[0]~I .output_async_reset = "none";
defparam \dadoWr[0]~I .output_power_up = "low";
defparam \dadoWr[0]~I .output_register_mode = "none";
defparam \dadoWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[1]~I (
	.datain(\muxDtWr|out [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[1]));
// synopsys translate_off
defparam \dadoWr[1]~I .input_async_reset = "none";
defparam \dadoWr[1]~I .input_power_up = "low";
defparam \dadoWr[1]~I .input_register_mode = "none";
defparam \dadoWr[1]~I .input_sync_reset = "none";
defparam \dadoWr[1]~I .oe_async_reset = "none";
defparam \dadoWr[1]~I .oe_power_up = "low";
defparam \dadoWr[1]~I .oe_register_mode = "none";
defparam \dadoWr[1]~I .oe_sync_reset = "none";
defparam \dadoWr[1]~I .operation_mode = "output";
defparam \dadoWr[1]~I .output_async_reset = "none";
defparam \dadoWr[1]~I .output_power_up = "low";
defparam \dadoWr[1]~I .output_register_mode = "none";
defparam \dadoWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[2]~I (
	.datain(\muxDtWr|out [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[2]));
// synopsys translate_off
defparam \dadoWr[2]~I .input_async_reset = "none";
defparam \dadoWr[2]~I .input_power_up = "low";
defparam \dadoWr[2]~I .input_register_mode = "none";
defparam \dadoWr[2]~I .input_sync_reset = "none";
defparam \dadoWr[2]~I .oe_async_reset = "none";
defparam \dadoWr[2]~I .oe_power_up = "low";
defparam \dadoWr[2]~I .oe_register_mode = "none";
defparam \dadoWr[2]~I .oe_sync_reset = "none";
defparam \dadoWr[2]~I .operation_mode = "output";
defparam \dadoWr[2]~I .output_async_reset = "none";
defparam \dadoWr[2]~I .output_power_up = "low";
defparam \dadoWr[2]~I .output_register_mode = "none";
defparam \dadoWr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[3]~I (
	.datain(\muxDtWr|out [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[3]));
// synopsys translate_off
defparam \dadoWr[3]~I .input_async_reset = "none";
defparam \dadoWr[3]~I .input_power_up = "low";
defparam \dadoWr[3]~I .input_register_mode = "none";
defparam \dadoWr[3]~I .input_sync_reset = "none";
defparam \dadoWr[3]~I .oe_async_reset = "none";
defparam \dadoWr[3]~I .oe_power_up = "low";
defparam \dadoWr[3]~I .oe_register_mode = "none";
defparam \dadoWr[3]~I .oe_sync_reset = "none";
defparam \dadoWr[3]~I .operation_mode = "output";
defparam \dadoWr[3]~I .output_async_reset = "none";
defparam \dadoWr[3]~I .output_power_up = "low";
defparam \dadoWr[3]~I .output_register_mode = "none";
defparam \dadoWr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[4]~I (
	.datain(\muxDtWr|out [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[4]));
// synopsys translate_off
defparam \dadoWr[4]~I .input_async_reset = "none";
defparam \dadoWr[4]~I .input_power_up = "low";
defparam \dadoWr[4]~I .input_register_mode = "none";
defparam \dadoWr[4]~I .input_sync_reset = "none";
defparam \dadoWr[4]~I .oe_async_reset = "none";
defparam \dadoWr[4]~I .oe_power_up = "low";
defparam \dadoWr[4]~I .oe_register_mode = "none";
defparam \dadoWr[4]~I .oe_sync_reset = "none";
defparam \dadoWr[4]~I .operation_mode = "output";
defparam \dadoWr[4]~I .output_async_reset = "none";
defparam \dadoWr[4]~I .output_power_up = "low";
defparam \dadoWr[4]~I .output_register_mode = "none";
defparam \dadoWr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[5]~I (
	.datain(\muxDtWr|out [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[5]));
// synopsys translate_off
defparam \dadoWr[5]~I .input_async_reset = "none";
defparam \dadoWr[5]~I .input_power_up = "low";
defparam \dadoWr[5]~I .input_register_mode = "none";
defparam \dadoWr[5]~I .input_sync_reset = "none";
defparam \dadoWr[5]~I .oe_async_reset = "none";
defparam \dadoWr[5]~I .oe_power_up = "low";
defparam \dadoWr[5]~I .oe_register_mode = "none";
defparam \dadoWr[5]~I .oe_sync_reset = "none";
defparam \dadoWr[5]~I .operation_mode = "output";
defparam \dadoWr[5]~I .output_async_reset = "none";
defparam \dadoWr[5]~I .output_power_up = "low";
defparam \dadoWr[5]~I .output_register_mode = "none";
defparam \dadoWr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[6]~I (
	.datain(\muxDtWr|out [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[6]));
// synopsys translate_off
defparam \dadoWr[6]~I .input_async_reset = "none";
defparam \dadoWr[6]~I .input_power_up = "low";
defparam \dadoWr[6]~I .input_register_mode = "none";
defparam \dadoWr[6]~I .input_sync_reset = "none";
defparam \dadoWr[6]~I .oe_async_reset = "none";
defparam \dadoWr[6]~I .oe_power_up = "low";
defparam \dadoWr[6]~I .oe_register_mode = "none";
defparam \dadoWr[6]~I .oe_sync_reset = "none";
defparam \dadoWr[6]~I .operation_mode = "output";
defparam \dadoWr[6]~I .output_async_reset = "none";
defparam \dadoWr[6]~I .output_power_up = "low";
defparam \dadoWr[6]~I .output_register_mode = "none";
defparam \dadoWr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dadoWr[7]~I (
	.datain(\muxDtWr|out [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dadoWr[7]));
// synopsys translate_off
defparam \dadoWr[7]~I .input_async_reset = "none";
defparam \dadoWr[7]~I .input_power_up = "low";
defparam \dadoWr[7]~I .input_register_mode = "none";
defparam \dadoWr[7]~I .input_sync_reset = "none";
defparam \dadoWr[7]~I .oe_async_reset = "none";
defparam \dadoWr[7]~I .oe_power_up = "low";
defparam \dadoWr[7]~I .oe_register_mode = "none";
defparam \dadoWr[7]~I .oe_sync_reset = "none";
defparam \dadoWr[7]~I .operation_mode = "output";
defparam \dadoWr[7]~I .output_async_reset = "none";
defparam \dadoWr[7]~I .output_power_up = "low";
defparam \dadoWr[7]~I .output_register_mode = "none";
defparam \dadoWr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[0]~I (
	.datain(\muxAddRegWr|out[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[0]));
// synopsys translate_off
defparam \addRegWr[0]~I .input_async_reset = "none";
defparam \addRegWr[0]~I .input_power_up = "low";
defparam \addRegWr[0]~I .input_register_mode = "none";
defparam \addRegWr[0]~I .input_sync_reset = "none";
defparam \addRegWr[0]~I .oe_async_reset = "none";
defparam \addRegWr[0]~I .oe_power_up = "low";
defparam \addRegWr[0]~I .oe_register_mode = "none";
defparam \addRegWr[0]~I .oe_sync_reset = "none";
defparam \addRegWr[0]~I .operation_mode = "output";
defparam \addRegWr[0]~I .output_async_reset = "none";
defparam \addRegWr[0]~I .output_power_up = "low";
defparam \addRegWr[0]~I .output_register_mode = "none";
defparam \addRegWr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[1]~I (
	.datain(\muxAddRegWr|out[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[1]));
// synopsys translate_off
defparam \addRegWr[1]~I .input_async_reset = "none";
defparam \addRegWr[1]~I .input_power_up = "low";
defparam \addRegWr[1]~I .input_register_mode = "none";
defparam \addRegWr[1]~I .input_sync_reset = "none";
defparam \addRegWr[1]~I .oe_async_reset = "none";
defparam \addRegWr[1]~I .oe_power_up = "low";
defparam \addRegWr[1]~I .oe_register_mode = "none";
defparam \addRegWr[1]~I .oe_sync_reset = "none";
defparam \addRegWr[1]~I .operation_mode = "output";
defparam \addRegWr[1]~I .output_async_reset = "none";
defparam \addRegWr[1]~I .output_power_up = "low";
defparam \addRegWr[1]~I .output_register_mode = "none";
defparam \addRegWr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addRegWr[2]~I (
	.datain(\muxAddRegWr|out[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addRegWr[2]));
// synopsys translate_off
defparam \addRegWr[2]~I .input_async_reset = "none";
defparam \addRegWr[2]~I .input_power_up = "low";
defparam \addRegWr[2]~I .input_register_mode = "none";
defparam \addRegWr[2]~I .input_sync_reset = "none";
defparam \addRegWr[2]~I .oe_async_reset = "none";
defparam \addRegWr[2]~I .oe_power_up = "low";
defparam \addRegWr[2]~I .oe_register_mode = "none";
defparam \addRegWr[2]~I .oe_sync_reset = "none";
defparam \addRegWr[2]~I .operation_mode = "output";
defparam \addRegWr[2]~I .output_async_reset = "none";
defparam \addRegWr[2]~I .output_power_up = "low";
defparam \addRegWr[2]~I .output_register_mode = "none";
defparam \addRegWr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[0]));
// synopsys translate_off
defparam \addR1[0]~I .input_async_reset = "none";
defparam \addR1[0]~I .input_power_up = "low";
defparam \addR1[0]~I .input_register_mode = "none";
defparam \addR1[0]~I .input_sync_reset = "none";
defparam \addR1[0]~I .oe_async_reset = "none";
defparam \addR1[0]~I .oe_power_up = "low";
defparam \addR1[0]~I .oe_register_mode = "none";
defparam \addR1[0]~I .oe_sync_reset = "none";
defparam \addR1[0]~I .operation_mode = "output";
defparam \addR1[0]~I .output_async_reset = "none";
defparam \addR1[0]~I .output_power_up = "low";
defparam \addR1[0]~I .output_register_mode = "none";
defparam \addR1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[1]));
// synopsys translate_off
defparam \addR1[1]~I .input_async_reset = "none";
defparam \addR1[1]~I .input_power_up = "low";
defparam \addR1[1]~I .input_register_mode = "none";
defparam \addR1[1]~I .input_sync_reset = "none";
defparam \addR1[1]~I .oe_async_reset = "none";
defparam \addR1[1]~I .oe_power_up = "low";
defparam \addR1[1]~I .oe_register_mode = "none";
defparam \addR1[1]~I .oe_sync_reset = "none";
defparam \addR1[1]~I .operation_mode = "output";
defparam \addR1[1]~I .output_async_reset = "none";
defparam \addR1[1]~I .output_power_up = "low";
defparam \addR1[1]~I .output_register_mode = "none";
defparam \addR1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR1[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR1[2]));
// synopsys translate_off
defparam \addR1[2]~I .input_async_reset = "none";
defparam \addR1[2]~I .input_power_up = "low";
defparam \addR1[2]~I .input_register_mode = "none";
defparam \addR1[2]~I .input_sync_reset = "none";
defparam \addR1[2]~I .oe_async_reset = "none";
defparam \addR1[2]~I .oe_power_up = "low";
defparam \addR1[2]~I .oe_register_mode = "none";
defparam \addR1[2]~I .oe_sync_reset = "none";
defparam \addR1[2]~I .operation_mode = "output";
defparam \addR1[2]~I .output_async_reset = "none";
defparam \addR1[2]~I .output_power_up = "low";
defparam \addR1[2]~I .output_register_mode = "none";
defparam \addR1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[0]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[0]));
// synopsys translate_off
defparam \addR2[0]~I .input_async_reset = "none";
defparam \addR2[0]~I .input_power_up = "low";
defparam \addR2[0]~I .input_register_mode = "none";
defparam \addR2[0]~I .input_sync_reset = "none";
defparam \addR2[0]~I .oe_async_reset = "none";
defparam \addR2[0]~I .oe_power_up = "low";
defparam \addR2[0]~I .oe_register_mode = "none";
defparam \addR2[0]~I .oe_sync_reset = "none";
defparam \addR2[0]~I .operation_mode = "output";
defparam \addR2[0]~I .output_async_reset = "none";
defparam \addR2[0]~I .output_power_up = "low";
defparam \addR2[0]~I .output_register_mode = "none";
defparam \addR2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[1]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[1]));
// synopsys translate_off
defparam \addR2[1]~I .input_async_reset = "none";
defparam \addR2[1]~I .input_power_up = "low";
defparam \addR2[1]~I .input_register_mode = "none";
defparam \addR2[1]~I .input_sync_reset = "none";
defparam \addR2[1]~I .oe_async_reset = "none";
defparam \addR2[1]~I .oe_power_up = "low";
defparam \addR2[1]~I .oe_register_mode = "none";
defparam \addR2[1]~I .oe_sync_reset = "none";
defparam \addR2[1]~I .operation_mode = "output";
defparam \addR2[1]~I .output_async_reset = "none";
defparam \addR2[1]~I .output_power_up = "low";
defparam \addR2[1]~I .output_register_mode = "none";
defparam \addR2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \addR2[2]~I (
	.datain(\rom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addR2[2]));
// synopsys translate_off
defparam \addR2[2]~I .input_async_reset = "none";
defparam \addR2[2]~I .input_power_up = "low";
defparam \addR2[2]~I .input_register_mode = "none";
defparam \addR2[2]~I .input_sync_reset = "none";
defparam \addR2[2]~I .oe_async_reset = "none";
defparam \addR2[2]~I .oe_power_up = "low";
defparam \addR2[2]~I .oe_register_mode = "none";
defparam \addR2[2]~I .oe_sync_reset = "none";
defparam \addR2[2]~I .operation_mode = "output";
defparam \addR2[2]~I .output_async_reset = "none";
defparam \addR2[2]~I .output_power_up = "low";
defparam \addR2[2]~I .output_register_mode = "none";
defparam \addR2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[0]~I (
	.datain(\bancoRegistradores|dadoR1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[0]));
// synopsys translate_off
defparam \R1[0]~I .input_async_reset = "none";
defparam \R1[0]~I .input_power_up = "low";
defparam \R1[0]~I .input_register_mode = "none";
defparam \R1[0]~I .input_sync_reset = "none";
defparam \R1[0]~I .oe_async_reset = "none";
defparam \R1[0]~I .oe_power_up = "low";
defparam \R1[0]~I .oe_register_mode = "none";
defparam \R1[0]~I .oe_sync_reset = "none";
defparam \R1[0]~I .operation_mode = "output";
defparam \R1[0]~I .output_async_reset = "none";
defparam \R1[0]~I .output_power_up = "low";
defparam \R1[0]~I .output_register_mode = "none";
defparam \R1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[1]~I (
	.datain(\bancoRegistradores|dadoR1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[1]));
// synopsys translate_off
defparam \R1[1]~I .input_async_reset = "none";
defparam \R1[1]~I .input_power_up = "low";
defparam \R1[1]~I .input_register_mode = "none";
defparam \R1[1]~I .input_sync_reset = "none";
defparam \R1[1]~I .oe_async_reset = "none";
defparam \R1[1]~I .oe_power_up = "low";
defparam \R1[1]~I .oe_register_mode = "none";
defparam \R1[1]~I .oe_sync_reset = "none";
defparam \R1[1]~I .operation_mode = "output";
defparam \R1[1]~I .output_async_reset = "none";
defparam \R1[1]~I .output_power_up = "low";
defparam \R1[1]~I .output_register_mode = "none";
defparam \R1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[2]~I (
	.datain(\bancoRegistradores|dadoR1 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[2]));
// synopsys translate_off
defparam \R1[2]~I .input_async_reset = "none";
defparam \R1[2]~I .input_power_up = "low";
defparam \R1[2]~I .input_register_mode = "none";
defparam \R1[2]~I .input_sync_reset = "none";
defparam \R1[2]~I .oe_async_reset = "none";
defparam \R1[2]~I .oe_power_up = "low";
defparam \R1[2]~I .oe_register_mode = "none";
defparam \R1[2]~I .oe_sync_reset = "none";
defparam \R1[2]~I .operation_mode = "output";
defparam \R1[2]~I .output_async_reset = "none";
defparam \R1[2]~I .output_power_up = "low";
defparam \R1[2]~I .output_register_mode = "none";
defparam \R1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[3]~I (
	.datain(\bancoRegistradores|dadoR1 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[3]));
// synopsys translate_off
defparam \R1[3]~I .input_async_reset = "none";
defparam \R1[3]~I .input_power_up = "low";
defparam \R1[3]~I .input_register_mode = "none";
defparam \R1[3]~I .input_sync_reset = "none";
defparam \R1[3]~I .oe_async_reset = "none";
defparam \R1[3]~I .oe_power_up = "low";
defparam \R1[3]~I .oe_register_mode = "none";
defparam \R1[3]~I .oe_sync_reset = "none";
defparam \R1[3]~I .operation_mode = "output";
defparam \R1[3]~I .output_async_reset = "none";
defparam \R1[3]~I .output_power_up = "low";
defparam \R1[3]~I .output_register_mode = "none";
defparam \R1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[4]~I (
	.datain(\bancoRegistradores|dadoR1 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[4]));
// synopsys translate_off
defparam \R1[4]~I .input_async_reset = "none";
defparam \R1[4]~I .input_power_up = "low";
defparam \R1[4]~I .input_register_mode = "none";
defparam \R1[4]~I .input_sync_reset = "none";
defparam \R1[4]~I .oe_async_reset = "none";
defparam \R1[4]~I .oe_power_up = "low";
defparam \R1[4]~I .oe_register_mode = "none";
defparam \R1[4]~I .oe_sync_reset = "none";
defparam \R1[4]~I .operation_mode = "output";
defparam \R1[4]~I .output_async_reset = "none";
defparam \R1[4]~I .output_power_up = "low";
defparam \R1[4]~I .output_register_mode = "none";
defparam \R1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[5]~I (
	.datain(\bancoRegistradores|dadoR1 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[5]));
// synopsys translate_off
defparam \R1[5]~I .input_async_reset = "none";
defparam \R1[5]~I .input_power_up = "low";
defparam \R1[5]~I .input_register_mode = "none";
defparam \R1[5]~I .input_sync_reset = "none";
defparam \R1[5]~I .oe_async_reset = "none";
defparam \R1[5]~I .oe_power_up = "low";
defparam \R1[5]~I .oe_register_mode = "none";
defparam \R1[5]~I .oe_sync_reset = "none";
defparam \R1[5]~I .operation_mode = "output";
defparam \R1[5]~I .output_async_reset = "none";
defparam \R1[5]~I .output_power_up = "low";
defparam \R1[5]~I .output_register_mode = "none";
defparam \R1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[6]~I (
	.datain(\bancoRegistradores|dadoR1 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[6]));
// synopsys translate_off
defparam \R1[6]~I .input_async_reset = "none";
defparam \R1[6]~I .input_power_up = "low";
defparam \R1[6]~I .input_register_mode = "none";
defparam \R1[6]~I .input_sync_reset = "none";
defparam \R1[6]~I .oe_async_reset = "none";
defparam \R1[6]~I .oe_power_up = "low";
defparam \R1[6]~I .oe_register_mode = "none";
defparam \R1[6]~I .oe_sync_reset = "none";
defparam \R1[6]~I .operation_mode = "output";
defparam \R1[6]~I .output_async_reset = "none";
defparam \R1[6]~I .output_power_up = "low";
defparam \R1[6]~I .output_register_mode = "none";
defparam \R1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R1[7]~I (
	.datain(\bancoRegistradores|dadoR1 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R1[7]));
// synopsys translate_off
defparam \R1[7]~I .input_async_reset = "none";
defparam \R1[7]~I .input_power_up = "low";
defparam \R1[7]~I .input_register_mode = "none";
defparam \R1[7]~I .input_sync_reset = "none";
defparam \R1[7]~I .oe_async_reset = "none";
defparam \R1[7]~I .oe_power_up = "low";
defparam \R1[7]~I .oe_register_mode = "none";
defparam \R1[7]~I .oe_sync_reset = "none";
defparam \R1[7]~I .operation_mode = "output";
defparam \R1[7]~I .output_async_reset = "none";
defparam \R1[7]~I .output_power_up = "low";
defparam \R1[7]~I .output_register_mode = "none";
defparam \R1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[0]~I (
	.datain(\bancoRegistradores|dadoR2 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[0]));
// synopsys translate_off
defparam \R2[0]~I .input_async_reset = "none";
defparam \R2[0]~I .input_power_up = "low";
defparam \R2[0]~I .input_register_mode = "none";
defparam \R2[0]~I .input_sync_reset = "none";
defparam \R2[0]~I .oe_async_reset = "none";
defparam \R2[0]~I .oe_power_up = "low";
defparam \R2[0]~I .oe_register_mode = "none";
defparam \R2[0]~I .oe_sync_reset = "none";
defparam \R2[0]~I .operation_mode = "output";
defparam \R2[0]~I .output_async_reset = "none";
defparam \R2[0]~I .output_power_up = "low";
defparam \R2[0]~I .output_register_mode = "none";
defparam \R2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[1]~I (
	.datain(\bancoRegistradores|dadoR2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[1]));
// synopsys translate_off
defparam \R2[1]~I .input_async_reset = "none";
defparam \R2[1]~I .input_power_up = "low";
defparam \R2[1]~I .input_register_mode = "none";
defparam \R2[1]~I .input_sync_reset = "none";
defparam \R2[1]~I .oe_async_reset = "none";
defparam \R2[1]~I .oe_power_up = "low";
defparam \R2[1]~I .oe_register_mode = "none";
defparam \R2[1]~I .oe_sync_reset = "none";
defparam \R2[1]~I .operation_mode = "output";
defparam \R2[1]~I .output_async_reset = "none";
defparam \R2[1]~I .output_power_up = "low";
defparam \R2[1]~I .output_register_mode = "none";
defparam \R2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[2]~I (
	.datain(\bancoRegistradores|dadoR2 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[2]));
// synopsys translate_off
defparam \R2[2]~I .input_async_reset = "none";
defparam \R2[2]~I .input_power_up = "low";
defparam \R2[2]~I .input_register_mode = "none";
defparam \R2[2]~I .input_sync_reset = "none";
defparam \R2[2]~I .oe_async_reset = "none";
defparam \R2[2]~I .oe_power_up = "low";
defparam \R2[2]~I .oe_register_mode = "none";
defparam \R2[2]~I .oe_sync_reset = "none";
defparam \R2[2]~I .operation_mode = "output";
defparam \R2[2]~I .output_async_reset = "none";
defparam \R2[2]~I .output_power_up = "low";
defparam \R2[2]~I .output_register_mode = "none";
defparam \R2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[3]~I (
	.datain(\bancoRegistradores|dadoR2 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[3]));
// synopsys translate_off
defparam \R2[3]~I .input_async_reset = "none";
defparam \R2[3]~I .input_power_up = "low";
defparam \R2[3]~I .input_register_mode = "none";
defparam \R2[3]~I .input_sync_reset = "none";
defparam \R2[3]~I .oe_async_reset = "none";
defparam \R2[3]~I .oe_power_up = "low";
defparam \R2[3]~I .oe_register_mode = "none";
defparam \R2[3]~I .oe_sync_reset = "none";
defparam \R2[3]~I .operation_mode = "output";
defparam \R2[3]~I .output_async_reset = "none";
defparam \R2[3]~I .output_power_up = "low";
defparam \R2[3]~I .output_register_mode = "none";
defparam \R2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[4]~I (
	.datain(\bancoRegistradores|dadoR2 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[4]));
// synopsys translate_off
defparam \R2[4]~I .input_async_reset = "none";
defparam \R2[4]~I .input_power_up = "low";
defparam \R2[4]~I .input_register_mode = "none";
defparam \R2[4]~I .input_sync_reset = "none";
defparam \R2[4]~I .oe_async_reset = "none";
defparam \R2[4]~I .oe_power_up = "low";
defparam \R2[4]~I .oe_register_mode = "none";
defparam \R2[4]~I .oe_sync_reset = "none";
defparam \R2[4]~I .operation_mode = "output";
defparam \R2[4]~I .output_async_reset = "none";
defparam \R2[4]~I .output_power_up = "low";
defparam \R2[4]~I .output_register_mode = "none";
defparam \R2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[5]~I (
	.datain(\bancoRegistradores|dadoR2 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[5]));
// synopsys translate_off
defparam \R2[5]~I .input_async_reset = "none";
defparam \R2[5]~I .input_power_up = "low";
defparam \R2[5]~I .input_register_mode = "none";
defparam \R2[5]~I .input_sync_reset = "none";
defparam \R2[5]~I .oe_async_reset = "none";
defparam \R2[5]~I .oe_power_up = "low";
defparam \R2[5]~I .oe_register_mode = "none";
defparam \R2[5]~I .oe_sync_reset = "none";
defparam \R2[5]~I .operation_mode = "output";
defparam \R2[5]~I .output_async_reset = "none";
defparam \R2[5]~I .output_power_up = "low";
defparam \R2[5]~I .output_register_mode = "none";
defparam \R2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[6]~I (
	.datain(\bancoRegistradores|dadoR2 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[6]));
// synopsys translate_off
defparam \R2[6]~I .input_async_reset = "none";
defparam \R2[6]~I .input_power_up = "low";
defparam \R2[6]~I .input_register_mode = "none";
defparam \R2[6]~I .input_sync_reset = "none";
defparam \R2[6]~I .oe_async_reset = "none";
defparam \R2[6]~I .oe_power_up = "low";
defparam \R2[6]~I .oe_register_mode = "none";
defparam \R2[6]~I .oe_sync_reset = "none";
defparam \R2[6]~I .operation_mode = "output";
defparam \R2[6]~I .output_async_reset = "none";
defparam \R2[6]~I .output_power_up = "low";
defparam \R2[6]~I .output_register_mode = "none";
defparam \R2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R2[7]~I (
	.datain(\bancoRegistradores|dadoR2 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R2[7]));
// synopsys translate_off
defparam \R2[7]~I .input_async_reset = "none";
defparam \R2[7]~I .input_power_up = "low";
defparam \R2[7]~I .input_register_mode = "none";
defparam \R2[7]~I .input_sync_reset = "none";
defparam \R2[7]~I .oe_async_reset = "none";
defparam \R2[7]~I .oe_power_up = "low";
defparam \R2[7]~I .oe_register_mode = "none";
defparam \R2[7]~I .oe_sync_reset = "none";
defparam \R2[7]~I .operation_mode = "output";
defparam \R2[7]~I .output_async_reset = "none";
defparam \R2[7]~I .output_power_up = "low";
defparam \R2[7]~I .output_register_mode = "none";
defparam \R2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LdOUTPUT~I (
	.datain(\ctrl|LdOUTPUT~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LdOUTPUT));
// synopsys translate_off
defparam \LdOUTPUT~I .input_async_reset = "none";
defparam \LdOUTPUT~I .input_power_up = "low";
defparam \LdOUTPUT~I .input_register_mode = "none";
defparam \LdOUTPUT~I .input_sync_reset = "none";
defparam \LdOUTPUT~I .oe_async_reset = "none";
defparam \LdOUTPUT~I .oe_power_up = "low";
defparam \LdOUTPUT~I .oe_register_mode = "none";
defparam \LdOUTPUT~I .oe_sync_reset = "none";
defparam \LdOUTPUT~I .operation_mode = "output";
defparam \LdOUTPUT~I .output_async_reset = "none";
defparam \LdOUTPUT~I .output_power_up = "low";
defparam \LdOUTPUT~I .output_register_mode = "none";
defparam \LdOUTPUT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[0]~I (
	.datain(\ula|resultado [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[0]));
// synopsys translate_off
defparam \ResultULA[0]~I .input_async_reset = "none";
defparam \ResultULA[0]~I .input_power_up = "low";
defparam \ResultULA[0]~I .input_register_mode = "none";
defparam \ResultULA[0]~I .input_sync_reset = "none";
defparam \ResultULA[0]~I .oe_async_reset = "none";
defparam \ResultULA[0]~I .oe_power_up = "low";
defparam \ResultULA[0]~I .oe_register_mode = "none";
defparam \ResultULA[0]~I .oe_sync_reset = "none";
defparam \ResultULA[0]~I .operation_mode = "output";
defparam \ResultULA[0]~I .output_async_reset = "none";
defparam \ResultULA[0]~I .output_power_up = "low";
defparam \ResultULA[0]~I .output_register_mode = "none";
defparam \ResultULA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[1]~I (
	.datain(\ula|resultado [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[1]));
// synopsys translate_off
defparam \ResultULA[1]~I .input_async_reset = "none";
defparam \ResultULA[1]~I .input_power_up = "low";
defparam \ResultULA[1]~I .input_register_mode = "none";
defparam \ResultULA[1]~I .input_sync_reset = "none";
defparam \ResultULA[1]~I .oe_async_reset = "none";
defparam \ResultULA[1]~I .oe_power_up = "low";
defparam \ResultULA[1]~I .oe_register_mode = "none";
defparam \ResultULA[1]~I .oe_sync_reset = "none";
defparam \ResultULA[1]~I .operation_mode = "output";
defparam \ResultULA[1]~I .output_async_reset = "none";
defparam \ResultULA[1]~I .output_power_up = "low";
defparam \ResultULA[1]~I .output_register_mode = "none";
defparam \ResultULA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[2]~I (
	.datain(\ula|resultado [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[2]));
// synopsys translate_off
defparam \ResultULA[2]~I .input_async_reset = "none";
defparam \ResultULA[2]~I .input_power_up = "low";
defparam \ResultULA[2]~I .input_register_mode = "none";
defparam \ResultULA[2]~I .input_sync_reset = "none";
defparam \ResultULA[2]~I .oe_async_reset = "none";
defparam \ResultULA[2]~I .oe_power_up = "low";
defparam \ResultULA[2]~I .oe_register_mode = "none";
defparam \ResultULA[2]~I .oe_sync_reset = "none";
defparam \ResultULA[2]~I .operation_mode = "output";
defparam \ResultULA[2]~I .output_async_reset = "none";
defparam \ResultULA[2]~I .output_power_up = "low";
defparam \ResultULA[2]~I .output_register_mode = "none";
defparam \ResultULA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[3]~I (
	.datain(\ula|resultado [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[3]));
// synopsys translate_off
defparam \ResultULA[3]~I .input_async_reset = "none";
defparam \ResultULA[3]~I .input_power_up = "low";
defparam \ResultULA[3]~I .input_register_mode = "none";
defparam \ResultULA[3]~I .input_sync_reset = "none";
defparam \ResultULA[3]~I .oe_async_reset = "none";
defparam \ResultULA[3]~I .oe_power_up = "low";
defparam \ResultULA[3]~I .oe_register_mode = "none";
defparam \ResultULA[3]~I .oe_sync_reset = "none";
defparam \ResultULA[3]~I .operation_mode = "output";
defparam \ResultULA[3]~I .output_async_reset = "none";
defparam \ResultULA[3]~I .output_power_up = "low";
defparam \ResultULA[3]~I .output_register_mode = "none";
defparam \ResultULA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[4]~I (
	.datain(\ula|resultado [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[4]));
// synopsys translate_off
defparam \ResultULA[4]~I .input_async_reset = "none";
defparam \ResultULA[4]~I .input_power_up = "low";
defparam \ResultULA[4]~I .input_register_mode = "none";
defparam \ResultULA[4]~I .input_sync_reset = "none";
defparam \ResultULA[4]~I .oe_async_reset = "none";
defparam \ResultULA[4]~I .oe_power_up = "low";
defparam \ResultULA[4]~I .oe_register_mode = "none";
defparam \ResultULA[4]~I .oe_sync_reset = "none";
defparam \ResultULA[4]~I .operation_mode = "output";
defparam \ResultULA[4]~I .output_async_reset = "none";
defparam \ResultULA[4]~I .output_power_up = "low";
defparam \ResultULA[4]~I .output_register_mode = "none";
defparam \ResultULA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[5]~I (
	.datain(\ula|resultado [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[5]));
// synopsys translate_off
defparam \ResultULA[5]~I .input_async_reset = "none";
defparam \ResultULA[5]~I .input_power_up = "low";
defparam \ResultULA[5]~I .input_register_mode = "none";
defparam \ResultULA[5]~I .input_sync_reset = "none";
defparam \ResultULA[5]~I .oe_async_reset = "none";
defparam \ResultULA[5]~I .oe_power_up = "low";
defparam \ResultULA[5]~I .oe_register_mode = "none";
defparam \ResultULA[5]~I .oe_sync_reset = "none";
defparam \ResultULA[5]~I .operation_mode = "output";
defparam \ResultULA[5]~I .output_async_reset = "none";
defparam \ResultULA[5]~I .output_power_up = "low";
defparam \ResultULA[5]~I .output_register_mode = "none";
defparam \ResultULA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[6]~I (
	.datain(\ula|resultado [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[6]));
// synopsys translate_off
defparam \ResultULA[6]~I .input_async_reset = "none";
defparam \ResultULA[6]~I .input_power_up = "low";
defparam \ResultULA[6]~I .input_register_mode = "none";
defparam \ResultULA[6]~I .input_sync_reset = "none";
defparam \ResultULA[6]~I .oe_async_reset = "none";
defparam \ResultULA[6]~I .oe_power_up = "low";
defparam \ResultULA[6]~I .oe_register_mode = "none";
defparam \ResultULA[6]~I .oe_sync_reset = "none";
defparam \ResultULA[6]~I .operation_mode = "output";
defparam \ResultULA[6]~I .output_async_reset = "none";
defparam \ResultULA[6]~I .output_power_up = "low";
defparam \ResultULA[6]~I .output_register_mode = "none";
defparam \ResultULA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ResultULA[7]~I (
	.datain(\ula|resultado [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ResultULA[7]));
// synopsys translate_off
defparam \ResultULA[7]~I .input_async_reset = "none";
defparam \ResultULA[7]~I .input_power_up = "low";
defparam \ResultULA[7]~I .input_register_mode = "none";
defparam \ResultULA[7]~I .input_sync_reset = "none";
defparam \ResultULA[7]~I .oe_async_reset = "none";
defparam \ResultULA[7]~I .oe_power_up = "low";
defparam \ResultULA[7]~I .oe_register_mode = "none";
defparam \ResultULA[7]~I .oe_sync_reset = "none";
defparam \ResultULA[7]~I .operation_mode = "output";
defparam \ResultULA[7]~I .output_async_reset = "none";
defparam \ResultULA[7]~I .output_power_up = "low";
defparam \ResultULA[7]~I .output_register_mode = "none";
defparam \ResultULA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[0]~I (
	.datain(!\ctrl|estado [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[0]));
// synopsys translate_off
defparam \estado[0]~I .input_async_reset = "none";
defparam \estado[0]~I .input_power_up = "low";
defparam \estado[0]~I .input_register_mode = "none";
defparam \estado[0]~I .input_sync_reset = "none";
defparam \estado[0]~I .oe_async_reset = "none";
defparam \estado[0]~I .oe_power_up = "low";
defparam \estado[0]~I .oe_register_mode = "none";
defparam \estado[0]~I .oe_sync_reset = "none";
defparam \estado[0]~I .operation_mode = "output";
defparam \estado[0]~I .output_async_reset = "none";
defparam \estado[0]~I .output_power_up = "low";
defparam \estado[0]~I .output_register_mode = "none";
defparam \estado[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[1]~I (
	.datain(\ctrl|estado [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[1]));
// synopsys translate_off
defparam \estado[1]~I .input_async_reset = "none";
defparam \estado[1]~I .input_power_up = "low";
defparam \estado[1]~I .input_register_mode = "none";
defparam \estado[1]~I .input_sync_reset = "none";
defparam \estado[1]~I .oe_async_reset = "none";
defparam \estado[1]~I .oe_power_up = "low";
defparam \estado[1]~I .oe_register_mode = "none";
defparam \estado[1]~I .oe_sync_reset = "none";
defparam \estado[1]~I .operation_mode = "output";
defparam \estado[1]~I .output_async_reset = "none";
defparam \estado[1]~I .output_power_up = "low";
defparam \estado[1]~I .output_register_mode = "none";
defparam \estado[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \estado[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(estado[2]));
// synopsys translate_off
defparam \estado[2]~I .input_async_reset = "none";
defparam \estado[2]~I .input_power_up = "low";
defparam \estado[2]~I .input_register_mode = "none";
defparam \estado[2]~I .input_sync_reset = "none";
defparam \estado[2]~I .oe_async_reset = "none";
defparam \estado[2]~I .oe_power_up = "low";
defparam \estado[2]~I .oe_register_mode = "none";
defparam \estado[2]~I .oe_sync_reset = "none";
defparam \estado[2]~I .operation_mode = "output";
defparam \estado[2]~I .output_async_reset = "none";
defparam \estado[2]~I .output_power_up = "low";
defparam \estado[2]~I .output_register_mode = "none";
defparam \estado[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[0]~I (
	.datain(\SaidaOutPut|out0 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[0]));
// synopsys translate_off
defparam \OUT0[0]~I .input_async_reset = "none";
defparam \OUT0[0]~I .input_power_up = "low";
defparam \OUT0[0]~I .input_register_mode = "none";
defparam \OUT0[0]~I .input_sync_reset = "none";
defparam \OUT0[0]~I .oe_async_reset = "none";
defparam \OUT0[0]~I .oe_power_up = "low";
defparam \OUT0[0]~I .oe_register_mode = "none";
defparam \OUT0[0]~I .oe_sync_reset = "none";
defparam \OUT0[0]~I .operation_mode = "output";
defparam \OUT0[0]~I .output_async_reset = "none";
defparam \OUT0[0]~I .output_power_up = "low";
defparam \OUT0[0]~I .output_register_mode = "none";
defparam \OUT0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[1]~I (
	.datain(\SaidaOutPut|out0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[1]));
// synopsys translate_off
defparam \OUT0[1]~I .input_async_reset = "none";
defparam \OUT0[1]~I .input_power_up = "low";
defparam \OUT0[1]~I .input_register_mode = "none";
defparam \OUT0[1]~I .input_sync_reset = "none";
defparam \OUT0[1]~I .oe_async_reset = "none";
defparam \OUT0[1]~I .oe_power_up = "low";
defparam \OUT0[1]~I .oe_register_mode = "none";
defparam \OUT0[1]~I .oe_sync_reset = "none";
defparam \OUT0[1]~I .operation_mode = "output";
defparam \OUT0[1]~I .output_async_reset = "none";
defparam \OUT0[1]~I .output_power_up = "low";
defparam \OUT0[1]~I .output_register_mode = "none";
defparam \OUT0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[2]~I (
	.datain(\SaidaOutPut|out0 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[2]));
// synopsys translate_off
defparam \OUT0[2]~I .input_async_reset = "none";
defparam \OUT0[2]~I .input_power_up = "low";
defparam \OUT0[2]~I .input_register_mode = "none";
defparam \OUT0[2]~I .input_sync_reset = "none";
defparam \OUT0[2]~I .oe_async_reset = "none";
defparam \OUT0[2]~I .oe_power_up = "low";
defparam \OUT0[2]~I .oe_register_mode = "none";
defparam \OUT0[2]~I .oe_sync_reset = "none";
defparam \OUT0[2]~I .operation_mode = "output";
defparam \OUT0[2]~I .output_async_reset = "none";
defparam \OUT0[2]~I .output_power_up = "low";
defparam \OUT0[2]~I .output_register_mode = "none";
defparam \OUT0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[3]~I (
	.datain(\SaidaOutPut|out0 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[3]));
// synopsys translate_off
defparam \OUT0[3]~I .input_async_reset = "none";
defparam \OUT0[3]~I .input_power_up = "low";
defparam \OUT0[3]~I .input_register_mode = "none";
defparam \OUT0[3]~I .input_sync_reset = "none";
defparam \OUT0[3]~I .oe_async_reset = "none";
defparam \OUT0[3]~I .oe_power_up = "low";
defparam \OUT0[3]~I .oe_register_mode = "none";
defparam \OUT0[3]~I .oe_sync_reset = "none";
defparam \OUT0[3]~I .operation_mode = "output";
defparam \OUT0[3]~I .output_async_reset = "none";
defparam \OUT0[3]~I .output_power_up = "low";
defparam \OUT0[3]~I .output_register_mode = "none";
defparam \OUT0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[4]~I (
	.datain(\SaidaOutPut|out0 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[4]));
// synopsys translate_off
defparam \OUT0[4]~I .input_async_reset = "none";
defparam \OUT0[4]~I .input_power_up = "low";
defparam \OUT0[4]~I .input_register_mode = "none";
defparam \OUT0[4]~I .input_sync_reset = "none";
defparam \OUT0[4]~I .oe_async_reset = "none";
defparam \OUT0[4]~I .oe_power_up = "low";
defparam \OUT0[4]~I .oe_register_mode = "none";
defparam \OUT0[4]~I .oe_sync_reset = "none";
defparam \OUT0[4]~I .operation_mode = "output";
defparam \OUT0[4]~I .output_async_reset = "none";
defparam \OUT0[4]~I .output_power_up = "low";
defparam \OUT0[4]~I .output_register_mode = "none";
defparam \OUT0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[5]~I (
	.datain(\SaidaOutPut|out0 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[5]));
// synopsys translate_off
defparam \OUT0[5]~I .input_async_reset = "none";
defparam \OUT0[5]~I .input_power_up = "low";
defparam \OUT0[5]~I .input_register_mode = "none";
defparam \OUT0[5]~I .input_sync_reset = "none";
defparam \OUT0[5]~I .oe_async_reset = "none";
defparam \OUT0[5]~I .oe_power_up = "low";
defparam \OUT0[5]~I .oe_register_mode = "none";
defparam \OUT0[5]~I .oe_sync_reset = "none";
defparam \OUT0[5]~I .operation_mode = "output";
defparam \OUT0[5]~I .output_async_reset = "none";
defparam \OUT0[5]~I .output_power_up = "low";
defparam \OUT0[5]~I .output_register_mode = "none";
defparam \OUT0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[6]~I (
	.datain(\SaidaOutPut|out0 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[6]));
// synopsys translate_off
defparam \OUT0[6]~I .input_async_reset = "none";
defparam \OUT0[6]~I .input_power_up = "low";
defparam \OUT0[6]~I .input_register_mode = "none";
defparam \OUT0[6]~I .input_sync_reset = "none";
defparam \OUT0[6]~I .oe_async_reset = "none";
defparam \OUT0[6]~I .oe_power_up = "low";
defparam \OUT0[6]~I .oe_register_mode = "none";
defparam \OUT0[6]~I .oe_sync_reset = "none";
defparam \OUT0[6]~I .operation_mode = "output";
defparam \OUT0[6]~I .output_async_reset = "none";
defparam \OUT0[6]~I .output_power_up = "low";
defparam \OUT0[6]~I .output_register_mode = "none";
defparam \OUT0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT0[7]~I (
	.datain(\SaidaOutPut|out0 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT0[7]));
// synopsys translate_off
defparam \OUT0[7]~I .input_async_reset = "none";
defparam \OUT0[7]~I .input_power_up = "low";
defparam \OUT0[7]~I .input_register_mode = "none";
defparam \OUT0[7]~I .input_sync_reset = "none";
defparam \OUT0[7]~I .oe_async_reset = "none";
defparam \OUT0[7]~I .oe_power_up = "low";
defparam \OUT0[7]~I .oe_register_mode = "none";
defparam \OUT0[7]~I .oe_sync_reset = "none";
defparam \OUT0[7]~I .operation_mode = "output";
defparam \OUT0[7]~I .output_async_reset = "none";
defparam \OUT0[7]~I .output_power_up = "low";
defparam \OUT0[7]~I .output_register_mode = "none";
defparam \OUT0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[0]~I (
	.datain(\SaidaOutPut|out1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[0]));
// synopsys translate_off
defparam \OUT1[0]~I .input_async_reset = "none";
defparam \OUT1[0]~I .input_power_up = "low";
defparam \OUT1[0]~I .input_register_mode = "none";
defparam \OUT1[0]~I .input_sync_reset = "none";
defparam \OUT1[0]~I .oe_async_reset = "none";
defparam \OUT1[0]~I .oe_power_up = "low";
defparam \OUT1[0]~I .oe_register_mode = "none";
defparam \OUT1[0]~I .oe_sync_reset = "none";
defparam \OUT1[0]~I .operation_mode = "output";
defparam \OUT1[0]~I .output_async_reset = "none";
defparam \OUT1[0]~I .output_power_up = "low";
defparam \OUT1[0]~I .output_register_mode = "none";
defparam \OUT1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[1]~I (
	.datain(\SaidaOutPut|out1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[1]));
// synopsys translate_off
defparam \OUT1[1]~I .input_async_reset = "none";
defparam \OUT1[1]~I .input_power_up = "low";
defparam \OUT1[1]~I .input_register_mode = "none";
defparam \OUT1[1]~I .input_sync_reset = "none";
defparam \OUT1[1]~I .oe_async_reset = "none";
defparam \OUT1[1]~I .oe_power_up = "low";
defparam \OUT1[1]~I .oe_register_mode = "none";
defparam \OUT1[1]~I .oe_sync_reset = "none";
defparam \OUT1[1]~I .operation_mode = "output";
defparam \OUT1[1]~I .output_async_reset = "none";
defparam \OUT1[1]~I .output_power_up = "low";
defparam \OUT1[1]~I .output_register_mode = "none";
defparam \OUT1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[2]~I (
	.datain(\SaidaOutPut|out1 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[2]));
// synopsys translate_off
defparam \OUT1[2]~I .input_async_reset = "none";
defparam \OUT1[2]~I .input_power_up = "low";
defparam \OUT1[2]~I .input_register_mode = "none";
defparam \OUT1[2]~I .input_sync_reset = "none";
defparam \OUT1[2]~I .oe_async_reset = "none";
defparam \OUT1[2]~I .oe_power_up = "low";
defparam \OUT1[2]~I .oe_register_mode = "none";
defparam \OUT1[2]~I .oe_sync_reset = "none";
defparam \OUT1[2]~I .operation_mode = "output";
defparam \OUT1[2]~I .output_async_reset = "none";
defparam \OUT1[2]~I .output_power_up = "low";
defparam \OUT1[2]~I .output_register_mode = "none";
defparam \OUT1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[3]~I (
	.datain(\SaidaOutPut|out1 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[3]));
// synopsys translate_off
defparam \OUT1[3]~I .input_async_reset = "none";
defparam \OUT1[3]~I .input_power_up = "low";
defparam \OUT1[3]~I .input_register_mode = "none";
defparam \OUT1[3]~I .input_sync_reset = "none";
defparam \OUT1[3]~I .oe_async_reset = "none";
defparam \OUT1[3]~I .oe_power_up = "low";
defparam \OUT1[3]~I .oe_register_mode = "none";
defparam \OUT1[3]~I .oe_sync_reset = "none";
defparam \OUT1[3]~I .operation_mode = "output";
defparam \OUT1[3]~I .output_async_reset = "none";
defparam \OUT1[3]~I .output_power_up = "low";
defparam \OUT1[3]~I .output_register_mode = "none";
defparam \OUT1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[4]~I (
	.datain(\SaidaOutPut|out1 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[4]));
// synopsys translate_off
defparam \OUT1[4]~I .input_async_reset = "none";
defparam \OUT1[4]~I .input_power_up = "low";
defparam \OUT1[4]~I .input_register_mode = "none";
defparam \OUT1[4]~I .input_sync_reset = "none";
defparam \OUT1[4]~I .oe_async_reset = "none";
defparam \OUT1[4]~I .oe_power_up = "low";
defparam \OUT1[4]~I .oe_register_mode = "none";
defparam \OUT1[4]~I .oe_sync_reset = "none";
defparam \OUT1[4]~I .operation_mode = "output";
defparam \OUT1[4]~I .output_async_reset = "none";
defparam \OUT1[4]~I .output_power_up = "low";
defparam \OUT1[4]~I .output_register_mode = "none";
defparam \OUT1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[5]~I (
	.datain(\SaidaOutPut|out1 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[5]));
// synopsys translate_off
defparam \OUT1[5]~I .input_async_reset = "none";
defparam \OUT1[5]~I .input_power_up = "low";
defparam \OUT1[5]~I .input_register_mode = "none";
defparam \OUT1[5]~I .input_sync_reset = "none";
defparam \OUT1[5]~I .oe_async_reset = "none";
defparam \OUT1[5]~I .oe_power_up = "low";
defparam \OUT1[5]~I .oe_register_mode = "none";
defparam \OUT1[5]~I .oe_sync_reset = "none";
defparam \OUT1[5]~I .operation_mode = "output";
defparam \OUT1[5]~I .output_async_reset = "none";
defparam \OUT1[5]~I .output_power_up = "low";
defparam \OUT1[5]~I .output_register_mode = "none";
defparam \OUT1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[6]~I (
	.datain(\SaidaOutPut|out1 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[6]));
// synopsys translate_off
defparam \OUT1[6]~I .input_async_reset = "none";
defparam \OUT1[6]~I .input_power_up = "low";
defparam \OUT1[6]~I .input_register_mode = "none";
defparam \OUT1[6]~I .input_sync_reset = "none";
defparam \OUT1[6]~I .oe_async_reset = "none";
defparam \OUT1[6]~I .oe_power_up = "low";
defparam \OUT1[6]~I .oe_register_mode = "none";
defparam \OUT1[6]~I .oe_sync_reset = "none";
defparam \OUT1[6]~I .operation_mode = "output";
defparam \OUT1[6]~I .output_async_reset = "none";
defparam \OUT1[6]~I .output_power_up = "low";
defparam \OUT1[6]~I .output_register_mode = "none";
defparam \OUT1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT1[7]~I (
	.datain(\SaidaOutPut|out1 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT1[7]));
// synopsys translate_off
defparam \OUT1[7]~I .input_async_reset = "none";
defparam \OUT1[7]~I .input_power_up = "low";
defparam \OUT1[7]~I .input_register_mode = "none";
defparam \OUT1[7]~I .input_sync_reset = "none";
defparam \OUT1[7]~I .oe_async_reset = "none";
defparam \OUT1[7]~I .oe_power_up = "low";
defparam \OUT1[7]~I .oe_register_mode = "none";
defparam \OUT1[7]~I .oe_sync_reset = "none";
defparam \OUT1[7]~I .operation_mode = "output";
defparam \OUT1[7]~I .output_async_reset = "none";
defparam \OUT1[7]~I .output_power_up = "low";
defparam \OUT1[7]~I .output_register_mode = "none";
defparam \OUT1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[0]~I (
	.datain(\SaidaOutPut|out2 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[0]));
// synopsys translate_off
defparam \OUT2[0]~I .input_async_reset = "none";
defparam \OUT2[0]~I .input_power_up = "low";
defparam \OUT2[0]~I .input_register_mode = "none";
defparam \OUT2[0]~I .input_sync_reset = "none";
defparam \OUT2[0]~I .oe_async_reset = "none";
defparam \OUT2[0]~I .oe_power_up = "low";
defparam \OUT2[0]~I .oe_register_mode = "none";
defparam \OUT2[0]~I .oe_sync_reset = "none";
defparam \OUT2[0]~I .operation_mode = "output";
defparam \OUT2[0]~I .output_async_reset = "none";
defparam \OUT2[0]~I .output_power_up = "low";
defparam \OUT2[0]~I .output_register_mode = "none";
defparam \OUT2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[1]~I (
	.datain(\SaidaOutPut|out2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[1]));
// synopsys translate_off
defparam \OUT2[1]~I .input_async_reset = "none";
defparam \OUT2[1]~I .input_power_up = "low";
defparam \OUT2[1]~I .input_register_mode = "none";
defparam \OUT2[1]~I .input_sync_reset = "none";
defparam \OUT2[1]~I .oe_async_reset = "none";
defparam \OUT2[1]~I .oe_power_up = "low";
defparam \OUT2[1]~I .oe_register_mode = "none";
defparam \OUT2[1]~I .oe_sync_reset = "none";
defparam \OUT2[1]~I .operation_mode = "output";
defparam \OUT2[1]~I .output_async_reset = "none";
defparam \OUT2[1]~I .output_power_up = "low";
defparam \OUT2[1]~I .output_register_mode = "none";
defparam \OUT2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[2]~I (
	.datain(\SaidaOutPut|out2 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[2]));
// synopsys translate_off
defparam \OUT2[2]~I .input_async_reset = "none";
defparam \OUT2[2]~I .input_power_up = "low";
defparam \OUT2[2]~I .input_register_mode = "none";
defparam \OUT2[2]~I .input_sync_reset = "none";
defparam \OUT2[2]~I .oe_async_reset = "none";
defparam \OUT2[2]~I .oe_power_up = "low";
defparam \OUT2[2]~I .oe_register_mode = "none";
defparam \OUT2[2]~I .oe_sync_reset = "none";
defparam \OUT2[2]~I .operation_mode = "output";
defparam \OUT2[2]~I .output_async_reset = "none";
defparam \OUT2[2]~I .output_power_up = "low";
defparam \OUT2[2]~I .output_register_mode = "none";
defparam \OUT2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[3]~I (
	.datain(\SaidaOutPut|out2 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[3]));
// synopsys translate_off
defparam \OUT2[3]~I .input_async_reset = "none";
defparam \OUT2[3]~I .input_power_up = "low";
defparam \OUT2[3]~I .input_register_mode = "none";
defparam \OUT2[3]~I .input_sync_reset = "none";
defparam \OUT2[3]~I .oe_async_reset = "none";
defparam \OUT2[3]~I .oe_power_up = "low";
defparam \OUT2[3]~I .oe_register_mode = "none";
defparam \OUT2[3]~I .oe_sync_reset = "none";
defparam \OUT2[3]~I .operation_mode = "output";
defparam \OUT2[3]~I .output_async_reset = "none";
defparam \OUT2[3]~I .output_power_up = "low";
defparam \OUT2[3]~I .output_register_mode = "none";
defparam \OUT2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[4]~I (
	.datain(\SaidaOutPut|out2 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[4]));
// synopsys translate_off
defparam \OUT2[4]~I .input_async_reset = "none";
defparam \OUT2[4]~I .input_power_up = "low";
defparam \OUT2[4]~I .input_register_mode = "none";
defparam \OUT2[4]~I .input_sync_reset = "none";
defparam \OUT2[4]~I .oe_async_reset = "none";
defparam \OUT2[4]~I .oe_power_up = "low";
defparam \OUT2[4]~I .oe_register_mode = "none";
defparam \OUT2[4]~I .oe_sync_reset = "none";
defparam \OUT2[4]~I .operation_mode = "output";
defparam \OUT2[4]~I .output_async_reset = "none";
defparam \OUT2[4]~I .output_power_up = "low";
defparam \OUT2[4]~I .output_register_mode = "none";
defparam \OUT2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[5]~I (
	.datain(\SaidaOutPut|out2 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[5]));
// synopsys translate_off
defparam \OUT2[5]~I .input_async_reset = "none";
defparam \OUT2[5]~I .input_power_up = "low";
defparam \OUT2[5]~I .input_register_mode = "none";
defparam \OUT2[5]~I .input_sync_reset = "none";
defparam \OUT2[5]~I .oe_async_reset = "none";
defparam \OUT2[5]~I .oe_power_up = "low";
defparam \OUT2[5]~I .oe_register_mode = "none";
defparam \OUT2[5]~I .oe_sync_reset = "none";
defparam \OUT2[5]~I .operation_mode = "output";
defparam \OUT2[5]~I .output_async_reset = "none";
defparam \OUT2[5]~I .output_power_up = "low";
defparam \OUT2[5]~I .output_register_mode = "none";
defparam \OUT2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[6]~I (
	.datain(\SaidaOutPut|out2 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[6]));
// synopsys translate_off
defparam \OUT2[6]~I .input_async_reset = "none";
defparam \OUT2[6]~I .input_power_up = "low";
defparam \OUT2[6]~I .input_register_mode = "none";
defparam \OUT2[6]~I .input_sync_reset = "none";
defparam \OUT2[6]~I .oe_async_reset = "none";
defparam \OUT2[6]~I .oe_power_up = "low";
defparam \OUT2[6]~I .oe_register_mode = "none";
defparam \OUT2[6]~I .oe_sync_reset = "none";
defparam \OUT2[6]~I .operation_mode = "output";
defparam \OUT2[6]~I .output_async_reset = "none";
defparam \OUT2[6]~I .output_power_up = "low";
defparam \OUT2[6]~I .output_register_mode = "none";
defparam \OUT2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT2[7]~I (
	.datain(\SaidaOutPut|out2 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT2[7]));
// synopsys translate_off
defparam \OUT2[7]~I .input_async_reset = "none";
defparam \OUT2[7]~I .input_power_up = "low";
defparam \OUT2[7]~I .input_register_mode = "none";
defparam \OUT2[7]~I .input_sync_reset = "none";
defparam \OUT2[7]~I .oe_async_reset = "none";
defparam \OUT2[7]~I .oe_power_up = "low";
defparam \OUT2[7]~I .oe_register_mode = "none";
defparam \OUT2[7]~I .oe_sync_reset = "none";
defparam \OUT2[7]~I .operation_mode = "output";
defparam \OUT2[7]~I .output_async_reset = "none";
defparam \OUT2[7]~I .output_power_up = "low";
defparam \OUT2[7]~I .output_register_mode = "none";
defparam \OUT2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[0]~I (
	.datain(\SaidaOutPut|out3 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[0]));
// synopsys translate_off
defparam \OUT3[0]~I .input_async_reset = "none";
defparam \OUT3[0]~I .input_power_up = "low";
defparam \OUT3[0]~I .input_register_mode = "none";
defparam \OUT3[0]~I .input_sync_reset = "none";
defparam \OUT3[0]~I .oe_async_reset = "none";
defparam \OUT3[0]~I .oe_power_up = "low";
defparam \OUT3[0]~I .oe_register_mode = "none";
defparam \OUT3[0]~I .oe_sync_reset = "none";
defparam \OUT3[0]~I .operation_mode = "output";
defparam \OUT3[0]~I .output_async_reset = "none";
defparam \OUT3[0]~I .output_power_up = "low";
defparam \OUT3[0]~I .output_register_mode = "none";
defparam \OUT3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[1]~I (
	.datain(\SaidaOutPut|out3 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[1]));
// synopsys translate_off
defparam \OUT3[1]~I .input_async_reset = "none";
defparam \OUT3[1]~I .input_power_up = "low";
defparam \OUT3[1]~I .input_register_mode = "none";
defparam \OUT3[1]~I .input_sync_reset = "none";
defparam \OUT3[1]~I .oe_async_reset = "none";
defparam \OUT3[1]~I .oe_power_up = "low";
defparam \OUT3[1]~I .oe_register_mode = "none";
defparam \OUT3[1]~I .oe_sync_reset = "none";
defparam \OUT3[1]~I .operation_mode = "output";
defparam \OUT3[1]~I .output_async_reset = "none";
defparam \OUT3[1]~I .output_power_up = "low";
defparam \OUT3[1]~I .output_register_mode = "none";
defparam \OUT3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[2]~I (
	.datain(\SaidaOutPut|out3 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[2]));
// synopsys translate_off
defparam \OUT3[2]~I .input_async_reset = "none";
defparam \OUT3[2]~I .input_power_up = "low";
defparam \OUT3[2]~I .input_register_mode = "none";
defparam \OUT3[2]~I .input_sync_reset = "none";
defparam \OUT3[2]~I .oe_async_reset = "none";
defparam \OUT3[2]~I .oe_power_up = "low";
defparam \OUT3[2]~I .oe_register_mode = "none";
defparam \OUT3[2]~I .oe_sync_reset = "none";
defparam \OUT3[2]~I .operation_mode = "output";
defparam \OUT3[2]~I .output_async_reset = "none";
defparam \OUT3[2]~I .output_power_up = "low";
defparam \OUT3[2]~I .output_register_mode = "none";
defparam \OUT3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[3]~I (
	.datain(\SaidaOutPut|out3 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[3]));
// synopsys translate_off
defparam \OUT3[3]~I .input_async_reset = "none";
defparam \OUT3[3]~I .input_power_up = "low";
defparam \OUT3[3]~I .input_register_mode = "none";
defparam \OUT3[3]~I .input_sync_reset = "none";
defparam \OUT3[3]~I .oe_async_reset = "none";
defparam \OUT3[3]~I .oe_power_up = "low";
defparam \OUT3[3]~I .oe_register_mode = "none";
defparam \OUT3[3]~I .oe_sync_reset = "none";
defparam \OUT3[3]~I .operation_mode = "output";
defparam \OUT3[3]~I .output_async_reset = "none";
defparam \OUT3[3]~I .output_power_up = "low";
defparam \OUT3[3]~I .output_register_mode = "none";
defparam \OUT3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[4]~I (
	.datain(\SaidaOutPut|out3 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[4]));
// synopsys translate_off
defparam \OUT3[4]~I .input_async_reset = "none";
defparam \OUT3[4]~I .input_power_up = "low";
defparam \OUT3[4]~I .input_register_mode = "none";
defparam \OUT3[4]~I .input_sync_reset = "none";
defparam \OUT3[4]~I .oe_async_reset = "none";
defparam \OUT3[4]~I .oe_power_up = "low";
defparam \OUT3[4]~I .oe_register_mode = "none";
defparam \OUT3[4]~I .oe_sync_reset = "none";
defparam \OUT3[4]~I .operation_mode = "output";
defparam \OUT3[4]~I .output_async_reset = "none";
defparam \OUT3[4]~I .output_power_up = "low";
defparam \OUT3[4]~I .output_register_mode = "none";
defparam \OUT3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[5]~I (
	.datain(\SaidaOutPut|out3 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[5]));
// synopsys translate_off
defparam \OUT3[5]~I .input_async_reset = "none";
defparam \OUT3[5]~I .input_power_up = "low";
defparam \OUT3[5]~I .input_register_mode = "none";
defparam \OUT3[5]~I .input_sync_reset = "none";
defparam \OUT3[5]~I .oe_async_reset = "none";
defparam \OUT3[5]~I .oe_power_up = "low";
defparam \OUT3[5]~I .oe_register_mode = "none";
defparam \OUT3[5]~I .oe_sync_reset = "none";
defparam \OUT3[5]~I .operation_mode = "output";
defparam \OUT3[5]~I .output_async_reset = "none";
defparam \OUT3[5]~I .output_power_up = "low";
defparam \OUT3[5]~I .output_register_mode = "none";
defparam \OUT3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[6]~I (
	.datain(\SaidaOutPut|out3 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[6]));
// synopsys translate_off
defparam \OUT3[6]~I .input_async_reset = "none";
defparam \OUT3[6]~I .input_power_up = "low";
defparam \OUT3[6]~I .input_register_mode = "none";
defparam \OUT3[6]~I .input_sync_reset = "none";
defparam \OUT3[6]~I .oe_async_reset = "none";
defparam \OUT3[6]~I .oe_power_up = "low";
defparam \OUT3[6]~I .oe_register_mode = "none";
defparam \OUT3[6]~I .oe_sync_reset = "none";
defparam \OUT3[6]~I .operation_mode = "output";
defparam \OUT3[6]~I .output_async_reset = "none";
defparam \OUT3[6]~I .output_power_up = "low";
defparam \OUT3[6]~I .output_register_mode = "none";
defparam \OUT3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT3[7]~I (
	.datain(\SaidaOutPut|out3 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT3[7]));
// synopsys translate_off
defparam \OUT3[7]~I .input_async_reset = "none";
defparam \OUT3[7]~I .input_power_up = "low";
defparam \OUT3[7]~I .input_register_mode = "none";
defparam \OUT3[7]~I .input_sync_reset = "none";
defparam \OUT3[7]~I .oe_async_reset = "none";
defparam \OUT3[7]~I .oe_power_up = "low";
defparam \OUT3[7]~I .oe_register_mode = "none";
defparam \OUT3[7]~I .oe_sync_reset = "none";
defparam \OUT3[7]~I .operation_mode = "output";
defparam \OUT3[7]~I .output_async_reset = "none";
defparam \OUT3[7]~I .output_power_up = "low";
defparam \OUT3[7]~I .output_register_mode = "none";
defparam \OUT3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[0]~I (
	.datain(\SaidaOutPut|out4 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[0]));
// synopsys translate_off
defparam \OUT4[0]~I .input_async_reset = "none";
defparam \OUT4[0]~I .input_power_up = "low";
defparam \OUT4[0]~I .input_register_mode = "none";
defparam \OUT4[0]~I .input_sync_reset = "none";
defparam \OUT4[0]~I .oe_async_reset = "none";
defparam \OUT4[0]~I .oe_power_up = "low";
defparam \OUT4[0]~I .oe_register_mode = "none";
defparam \OUT4[0]~I .oe_sync_reset = "none";
defparam \OUT4[0]~I .operation_mode = "output";
defparam \OUT4[0]~I .output_async_reset = "none";
defparam \OUT4[0]~I .output_power_up = "low";
defparam \OUT4[0]~I .output_register_mode = "none";
defparam \OUT4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[1]~I (
	.datain(\SaidaOutPut|out4 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[1]));
// synopsys translate_off
defparam \OUT4[1]~I .input_async_reset = "none";
defparam \OUT4[1]~I .input_power_up = "low";
defparam \OUT4[1]~I .input_register_mode = "none";
defparam \OUT4[1]~I .input_sync_reset = "none";
defparam \OUT4[1]~I .oe_async_reset = "none";
defparam \OUT4[1]~I .oe_power_up = "low";
defparam \OUT4[1]~I .oe_register_mode = "none";
defparam \OUT4[1]~I .oe_sync_reset = "none";
defparam \OUT4[1]~I .operation_mode = "output";
defparam \OUT4[1]~I .output_async_reset = "none";
defparam \OUT4[1]~I .output_power_up = "low";
defparam \OUT4[1]~I .output_register_mode = "none";
defparam \OUT4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[2]~I (
	.datain(\SaidaOutPut|out4 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[2]));
// synopsys translate_off
defparam \OUT4[2]~I .input_async_reset = "none";
defparam \OUT4[2]~I .input_power_up = "low";
defparam \OUT4[2]~I .input_register_mode = "none";
defparam \OUT4[2]~I .input_sync_reset = "none";
defparam \OUT4[2]~I .oe_async_reset = "none";
defparam \OUT4[2]~I .oe_power_up = "low";
defparam \OUT4[2]~I .oe_register_mode = "none";
defparam \OUT4[2]~I .oe_sync_reset = "none";
defparam \OUT4[2]~I .operation_mode = "output";
defparam \OUT4[2]~I .output_async_reset = "none";
defparam \OUT4[2]~I .output_power_up = "low";
defparam \OUT4[2]~I .output_register_mode = "none";
defparam \OUT4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[3]~I (
	.datain(\SaidaOutPut|out4 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[3]));
// synopsys translate_off
defparam \OUT4[3]~I .input_async_reset = "none";
defparam \OUT4[3]~I .input_power_up = "low";
defparam \OUT4[3]~I .input_register_mode = "none";
defparam \OUT4[3]~I .input_sync_reset = "none";
defparam \OUT4[3]~I .oe_async_reset = "none";
defparam \OUT4[3]~I .oe_power_up = "low";
defparam \OUT4[3]~I .oe_register_mode = "none";
defparam \OUT4[3]~I .oe_sync_reset = "none";
defparam \OUT4[3]~I .operation_mode = "output";
defparam \OUT4[3]~I .output_async_reset = "none";
defparam \OUT4[3]~I .output_power_up = "low";
defparam \OUT4[3]~I .output_register_mode = "none";
defparam \OUT4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[4]~I (
	.datain(\SaidaOutPut|out4 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[4]));
// synopsys translate_off
defparam \OUT4[4]~I .input_async_reset = "none";
defparam \OUT4[4]~I .input_power_up = "low";
defparam \OUT4[4]~I .input_register_mode = "none";
defparam \OUT4[4]~I .input_sync_reset = "none";
defparam \OUT4[4]~I .oe_async_reset = "none";
defparam \OUT4[4]~I .oe_power_up = "low";
defparam \OUT4[4]~I .oe_register_mode = "none";
defparam \OUT4[4]~I .oe_sync_reset = "none";
defparam \OUT4[4]~I .operation_mode = "output";
defparam \OUT4[4]~I .output_async_reset = "none";
defparam \OUT4[4]~I .output_power_up = "low";
defparam \OUT4[4]~I .output_register_mode = "none";
defparam \OUT4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[5]~I (
	.datain(\SaidaOutPut|out4 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[5]));
// synopsys translate_off
defparam \OUT4[5]~I .input_async_reset = "none";
defparam \OUT4[5]~I .input_power_up = "low";
defparam \OUT4[5]~I .input_register_mode = "none";
defparam \OUT4[5]~I .input_sync_reset = "none";
defparam \OUT4[5]~I .oe_async_reset = "none";
defparam \OUT4[5]~I .oe_power_up = "low";
defparam \OUT4[5]~I .oe_register_mode = "none";
defparam \OUT4[5]~I .oe_sync_reset = "none";
defparam \OUT4[5]~I .operation_mode = "output";
defparam \OUT4[5]~I .output_async_reset = "none";
defparam \OUT4[5]~I .output_power_up = "low";
defparam \OUT4[5]~I .output_register_mode = "none";
defparam \OUT4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[6]~I (
	.datain(\SaidaOutPut|out4 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[6]));
// synopsys translate_off
defparam \OUT4[6]~I .input_async_reset = "none";
defparam \OUT4[6]~I .input_power_up = "low";
defparam \OUT4[6]~I .input_register_mode = "none";
defparam \OUT4[6]~I .input_sync_reset = "none";
defparam \OUT4[6]~I .oe_async_reset = "none";
defparam \OUT4[6]~I .oe_power_up = "low";
defparam \OUT4[6]~I .oe_register_mode = "none";
defparam \OUT4[6]~I .oe_sync_reset = "none";
defparam \OUT4[6]~I .operation_mode = "output";
defparam \OUT4[6]~I .output_async_reset = "none";
defparam \OUT4[6]~I .output_power_up = "low";
defparam \OUT4[6]~I .output_register_mode = "none";
defparam \OUT4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT4[7]~I (
	.datain(\SaidaOutPut|out4 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT4[7]));
// synopsys translate_off
defparam \OUT4[7]~I .input_async_reset = "none";
defparam \OUT4[7]~I .input_power_up = "low";
defparam \OUT4[7]~I .input_register_mode = "none";
defparam \OUT4[7]~I .input_sync_reset = "none";
defparam \OUT4[7]~I .oe_async_reset = "none";
defparam \OUT4[7]~I .oe_power_up = "low";
defparam \OUT4[7]~I .oe_register_mode = "none";
defparam \OUT4[7]~I .oe_sync_reset = "none";
defparam \OUT4[7]~I .operation_mode = "output";
defparam \OUT4[7]~I .output_async_reset = "none";
defparam \OUT4[7]~I .output_power_up = "low";
defparam \OUT4[7]~I .output_register_mode = "none";
defparam \OUT4[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[0]~I (
	.datain(\SaidaOutPut|out5 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[0]));
// synopsys translate_off
defparam \OUT5[0]~I .input_async_reset = "none";
defparam \OUT5[0]~I .input_power_up = "low";
defparam \OUT5[0]~I .input_register_mode = "none";
defparam \OUT5[0]~I .input_sync_reset = "none";
defparam \OUT5[0]~I .oe_async_reset = "none";
defparam \OUT5[0]~I .oe_power_up = "low";
defparam \OUT5[0]~I .oe_register_mode = "none";
defparam \OUT5[0]~I .oe_sync_reset = "none";
defparam \OUT5[0]~I .operation_mode = "output";
defparam \OUT5[0]~I .output_async_reset = "none";
defparam \OUT5[0]~I .output_power_up = "low";
defparam \OUT5[0]~I .output_register_mode = "none";
defparam \OUT5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[1]~I (
	.datain(\SaidaOutPut|out5 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[1]));
// synopsys translate_off
defparam \OUT5[1]~I .input_async_reset = "none";
defparam \OUT5[1]~I .input_power_up = "low";
defparam \OUT5[1]~I .input_register_mode = "none";
defparam \OUT5[1]~I .input_sync_reset = "none";
defparam \OUT5[1]~I .oe_async_reset = "none";
defparam \OUT5[1]~I .oe_power_up = "low";
defparam \OUT5[1]~I .oe_register_mode = "none";
defparam \OUT5[1]~I .oe_sync_reset = "none";
defparam \OUT5[1]~I .operation_mode = "output";
defparam \OUT5[1]~I .output_async_reset = "none";
defparam \OUT5[1]~I .output_power_up = "low";
defparam \OUT5[1]~I .output_register_mode = "none";
defparam \OUT5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[2]~I (
	.datain(\SaidaOutPut|out5 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[2]));
// synopsys translate_off
defparam \OUT5[2]~I .input_async_reset = "none";
defparam \OUT5[2]~I .input_power_up = "low";
defparam \OUT5[2]~I .input_register_mode = "none";
defparam \OUT5[2]~I .input_sync_reset = "none";
defparam \OUT5[2]~I .oe_async_reset = "none";
defparam \OUT5[2]~I .oe_power_up = "low";
defparam \OUT5[2]~I .oe_register_mode = "none";
defparam \OUT5[2]~I .oe_sync_reset = "none";
defparam \OUT5[2]~I .operation_mode = "output";
defparam \OUT5[2]~I .output_async_reset = "none";
defparam \OUT5[2]~I .output_power_up = "low";
defparam \OUT5[2]~I .output_register_mode = "none";
defparam \OUT5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[3]~I (
	.datain(\SaidaOutPut|out5 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[3]));
// synopsys translate_off
defparam \OUT5[3]~I .input_async_reset = "none";
defparam \OUT5[3]~I .input_power_up = "low";
defparam \OUT5[3]~I .input_register_mode = "none";
defparam \OUT5[3]~I .input_sync_reset = "none";
defparam \OUT5[3]~I .oe_async_reset = "none";
defparam \OUT5[3]~I .oe_power_up = "low";
defparam \OUT5[3]~I .oe_register_mode = "none";
defparam \OUT5[3]~I .oe_sync_reset = "none";
defparam \OUT5[3]~I .operation_mode = "output";
defparam \OUT5[3]~I .output_async_reset = "none";
defparam \OUT5[3]~I .output_power_up = "low";
defparam \OUT5[3]~I .output_register_mode = "none";
defparam \OUT5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[4]~I (
	.datain(\SaidaOutPut|out5 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[4]));
// synopsys translate_off
defparam \OUT5[4]~I .input_async_reset = "none";
defparam \OUT5[4]~I .input_power_up = "low";
defparam \OUT5[4]~I .input_register_mode = "none";
defparam \OUT5[4]~I .input_sync_reset = "none";
defparam \OUT5[4]~I .oe_async_reset = "none";
defparam \OUT5[4]~I .oe_power_up = "low";
defparam \OUT5[4]~I .oe_register_mode = "none";
defparam \OUT5[4]~I .oe_sync_reset = "none";
defparam \OUT5[4]~I .operation_mode = "output";
defparam \OUT5[4]~I .output_async_reset = "none";
defparam \OUT5[4]~I .output_power_up = "low";
defparam \OUT5[4]~I .output_register_mode = "none";
defparam \OUT5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[5]~I (
	.datain(\SaidaOutPut|out5 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[5]));
// synopsys translate_off
defparam \OUT5[5]~I .input_async_reset = "none";
defparam \OUT5[5]~I .input_power_up = "low";
defparam \OUT5[5]~I .input_register_mode = "none";
defparam \OUT5[5]~I .input_sync_reset = "none";
defparam \OUT5[5]~I .oe_async_reset = "none";
defparam \OUT5[5]~I .oe_power_up = "low";
defparam \OUT5[5]~I .oe_register_mode = "none";
defparam \OUT5[5]~I .oe_sync_reset = "none";
defparam \OUT5[5]~I .operation_mode = "output";
defparam \OUT5[5]~I .output_async_reset = "none";
defparam \OUT5[5]~I .output_power_up = "low";
defparam \OUT5[5]~I .output_register_mode = "none";
defparam \OUT5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[6]~I (
	.datain(\SaidaOutPut|out5 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[6]));
// synopsys translate_off
defparam \OUT5[6]~I .input_async_reset = "none";
defparam \OUT5[6]~I .input_power_up = "low";
defparam \OUT5[6]~I .input_register_mode = "none";
defparam \OUT5[6]~I .input_sync_reset = "none";
defparam \OUT5[6]~I .oe_async_reset = "none";
defparam \OUT5[6]~I .oe_power_up = "low";
defparam \OUT5[6]~I .oe_register_mode = "none";
defparam \OUT5[6]~I .oe_sync_reset = "none";
defparam \OUT5[6]~I .operation_mode = "output";
defparam \OUT5[6]~I .output_async_reset = "none";
defparam \OUT5[6]~I .output_power_up = "low";
defparam \OUT5[6]~I .output_register_mode = "none";
defparam \OUT5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT5[7]~I (
	.datain(\SaidaOutPut|out5 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT5[7]));
// synopsys translate_off
defparam \OUT5[7]~I .input_async_reset = "none";
defparam \OUT5[7]~I .input_power_up = "low";
defparam \OUT5[7]~I .input_register_mode = "none";
defparam \OUT5[7]~I .input_sync_reset = "none";
defparam \OUT5[7]~I .oe_async_reset = "none";
defparam \OUT5[7]~I .oe_power_up = "low";
defparam \OUT5[7]~I .oe_register_mode = "none";
defparam \OUT5[7]~I .oe_sync_reset = "none";
defparam \OUT5[7]~I .operation_mode = "output";
defparam \OUT5[7]~I .output_async_reset = "none";
defparam \OUT5[7]~I .output_power_up = "low";
defparam \OUT5[7]~I .output_register_mode = "none";
defparam \OUT5[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[0]~I (
	.datain(\SaidaOutPut|out6 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[0]));
// synopsys translate_off
defparam \OUT6[0]~I .input_async_reset = "none";
defparam \OUT6[0]~I .input_power_up = "low";
defparam \OUT6[0]~I .input_register_mode = "none";
defparam \OUT6[0]~I .input_sync_reset = "none";
defparam \OUT6[0]~I .oe_async_reset = "none";
defparam \OUT6[0]~I .oe_power_up = "low";
defparam \OUT6[0]~I .oe_register_mode = "none";
defparam \OUT6[0]~I .oe_sync_reset = "none";
defparam \OUT6[0]~I .operation_mode = "output";
defparam \OUT6[0]~I .output_async_reset = "none";
defparam \OUT6[0]~I .output_power_up = "low";
defparam \OUT6[0]~I .output_register_mode = "none";
defparam \OUT6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[1]~I (
	.datain(\SaidaOutPut|out6 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[1]));
// synopsys translate_off
defparam \OUT6[1]~I .input_async_reset = "none";
defparam \OUT6[1]~I .input_power_up = "low";
defparam \OUT6[1]~I .input_register_mode = "none";
defparam \OUT6[1]~I .input_sync_reset = "none";
defparam \OUT6[1]~I .oe_async_reset = "none";
defparam \OUT6[1]~I .oe_power_up = "low";
defparam \OUT6[1]~I .oe_register_mode = "none";
defparam \OUT6[1]~I .oe_sync_reset = "none";
defparam \OUT6[1]~I .operation_mode = "output";
defparam \OUT6[1]~I .output_async_reset = "none";
defparam \OUT6[1]~I .output_power_up = "low";
defparam \OUT6[1]~I .output_register_mode = "none";
defparam \OUT6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[2]~I (
	.datain(\SaidaOutPut|out6 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[2]));
// synopsys translate_off
defparam \OUT6[2]~I .input_async_reset = "none";
defparam \OUT6[2]~I .input_power_up = "low";
defparam \OUT6[2]~I .input_register_mode = "none";
defparam \OUT6[2]~I .input_sync_reset = "none";
defparam \OUT6[2]~I .oe_async_reset = "none";
defparam \OUT6[2]~I .oe_power_up = "low";
defparam \OUT6[2]~I .oe_register_mode = "none";
defparam \OUT6[2]~I .oe_sync_reset = "none";
defparam \OUT6[2]~I .operation_mode = "output";
defparam \OUT6[2]~I .output_async_reset = "none";
defparam \OUT6[2]~I .output_power_up = "low";
defparam \OUT6[2]~I .output_register_mode = "none";
defparam \OUT6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[3]~I (
	.datain(\SaidaOutPut|out6 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[3]));
// synopsys translate_off
defparam \OUT6[3]~I .input_async_reset = "none";
defparam \OUT6[3]~I .input_power_up = "low";
defparam \OUT6[3]~I .input_register_mode = "none";
defparam \OUT6[3]~I .input_sync_reset = "none";
defparam \OUT6[3]~I .oe_async_reset = "none";
defparam \OUT6[3]~I .oe_power_up = "low";
defparam \OUT6[3]~I .oe_register_mode = "none";
defparam \OUT6[3]~I .oe_sync_reset = "none";
defparam \OUT6[3]~I .operation_mode = "output";
defparam \OUT6[3]~I .output_async_reset = "none";
defparam \OUT6[3]~I .output_power_up = "low";
defparam \OUT6[3]~I .output_register_mode = "none";
defparam \OUT6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[4]~I (
	.datain(\SaidaOutPut|out6 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[4]));
// synopsys translate_off
defparam \OUT6[4]~I .input_async_reset = "none";
defparam \OUT6[4]~I .input_power_up = "low";
defparam \OUT6[4]~I .input_register_mode = "none";
defparam \OUT6[4]~I .input_sync_reset = "none";
defparam \OUT6[4]~I .oe_async_reset = "none";
defparam \OUT6[4]~I .oe_power_up = "low";
defparam \OUT6[4]~I .oe_register_mode = "none";
defparam \OUT6[4]~I .oe_sync_reset = "none";
defparam \OUT6[4]~I .operation_mode = "output";
defparam \OUT6[4]~I .output_async_reset = "none";
defparam \OUT6[4]~I .output_power_up = "low";
defparam \OUT6[4]~I .output_register_mode = "none";
defparam \OUT6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[5]~I (
	.datain(\SaidaOutPut|out6 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[5]));
// synopsys translate_off
defparam \OUT6[5]~I .input_async_reset = "none";
defparam \OUT6[5]~I .input_power_up = "low";
defparam \OUT6[5]~I .input_register_mode = "none";
defparam \OUT6[5]~I .input_sync_reset = "none";
defparam \OUT6[5]~I .oe_async_reset = "none";
defparam \OUT6[5]~I .oe_power_up = "low";
defparam \OUT6[5]~I .oe_register_mode = "none";
defparam \OUT6[5]~I .oe_sync_reset = "none";
defparam \OUT6[5]~I .operation_mode = "output";
defparam \OUT6[5]~I .output_async_reset = "none";
defparam \OUT6[5]~I .output_power_up = "low";
defparam \OUT6[5]~I .output_register_mode = "none";
defparam \OUT6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[6]~I (
	.datain(\SaidaOutPut|out6 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[6]));
// synopsys translate_off
defparam \OUT6[6]~I .input_async_reset = "none";
defparam \OUT6[6]~I .input_power_up = "low";
defparam \OUT6[6]~I .input_register_mode = "none";
defparam \OUT6[6]~I .input_sync_reset = "none";
defparam \OUT6[6]~I .oe_async_reset = "none";
defparam \OUT6[6]~I .oe_power_up = "low";
defparam \OUT6[6]~I .oe_register_mode = "none";
defparam \OUT6[6]~I .oe_sync_reset = "none";
defparam \OUT6[6]~I .operation_mode = "output";
defparam \OUT6[6]~I .output_async_reset = "none";
defparam \OUT6[6]~I .output_power_up = "low";
defparam \OUT6[6]~I .output_register_mode = "none";
defparam \OUT6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT6[7]~I (
	.datain(\SaidaOutPut|out6 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT6[7]));
// synopsys translate_off
defparam \OUT6[7]~I .input_async_reset = "none";
defparam \OUT6[7]~I .input_power_up = "low";
defparam \OUT6[7]~I .input_register_mode = "none";
defparam \OUT6[7]~I .input_sync_reset = "none";
defparam \OUT6[7]~I .oe_async_reset = "none";
defparam \OUT6[7]~I .oe_power_up = "low";
defparam \OUT6[7]~I .oe_register_mode = "none";
defparam \OUT6[7]~I .oe_sync_reset = "none";
defparam \OUT6[7]~I .operation_mode = "output";
defparam \OUT6[7]~I .output_async_reset = "none";
defparam \OUT6[7]~I .output_power_up = "low";
defparam \OUT6[7]~I .output_register_mode = "none";
defparam \OUT6[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[0]~I (
	.datain(\SaidaOutPut|out7 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[0]));
// synopsys translate_off
defparam \OUT7[0]~I .input_async_reset = "none";
defparam \OUT7[0]~I .input_power_up = "low";
defparam \OUT7[0]~I .input_register_mode = "none";
defparam \OUT7[0]~I .input_sync_reset = "none";
defparam \OUT7[0]~I .oe_async_reset = "none";
defparam \OUT7[0]~I .oe_power_up = "low";
defparam \OUT7[0]~I .oe_register_mode = "none";
defparam \OUT7[0]~I .oe_sync_reset = "none";
defparam \OUT7[0]~I .operation_mode = "output";
defparam \OUT7[0]~I .output_async_reset = "none";
defparam \OUT7[0]~I .output_power_up = "low";
defparam \OUT7[0]~I .output_register_mode = "none";
defparam \OUT7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[1]~I (
	.datain(\SaidaOutPut|out7 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[1]));
// synopsys translate_off
defparam \OUT7[1]~I .input_async_reset = "none";
defparam \OUT7[1]~I .input_power_up = "low";
defparam \OUT7[1]~I .input_register_mode = "none";
defparam \OUT7[1]~I .input_sync_reset = "none";
defparam \OUT7[1]~I .oe_async_reset = "none";
defparam \OUT7[1]~I .oe_power_up = "low";
defparam \OUT7[1]~I .oe_register_mode = "none";
defparam \OUT7[1]~I .oe_sync_reset = "none";
defparam \OUT7[1]~I .operation_mode = "output";
defparam \OUT7[1]~I .output_async_reset = "none";
defparam \OUT7[1]~I .output_power_up = "low";
defparam \OUT7[1]~I .output_register_mode = "none";
defparam \OUT7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[2]~I (
	.datain(\SaidaOutPut|out7 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[2]));
// synopsys translate_off
defparam \OUT7[2]~I .input_async_reset = "none";
defparam \OUT7[2]~I .input_power_up = "low";
defparam \OUT7[2]~I .input_register_mode = "none";
defparam \OUT7[2]~I .input_sync_reset = "none";
defparam \OUT7[2]~I .oe_async_reset = "none";
defparam \OUT7[2]~I .oe_power_up = "low";
defparam \OUT7[2]~I .oe_register_mode = "none";
defparam \OUT7[2]~I .oe_sync_reset = "none";
defparam \OUT7[2]~I .operation_mode = "output";
defparam \OUT7[2]~I .output_async_reset = "none";
defparam \OUT7[2]~I .output_power_up = "low";
defparam \OUT7[2]~I .output_register_mode = "none";
defparam \OUT7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[3]~I (
	.datain(\SaidaOutPut|out7 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[3]));
// synopsys translate_off
defparam \OUT7[3]~I .input_async_reset = "none";
defparam \OUT7[3]~I .input_power_up = "low";
defparam \OUT7[3]~I .input_register_mode = "none";
defparam \OUT7[3]~I .input_sync_reset = "none";
defparam \OUT7[3]~I .oe_async_reset = "none";
defparam \OUT7[3]~I .oe_power_up = "low";
defparam \OUT7[3]~I .oe_register_mode = "none";
defparam \OUT7[3]~I .oe_sync_reset = "none";
defparam \OUT7[3]~I .operation_mode = "output";
defparam \OUT7[3]~I .output_async_reset = "none";
defparam \OUT7[3]~I .output_power_up = "low";
defparam \OUT7[3]~I .output_register_mode = "none";
defparam \OUT7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[4]~I (
	.datain(\SaidaOutPut|out7 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[4]));
// synopsys translate_off
defparam \OUT7[4]~I .input_async_reset = "none";
defparam \OUT7[4]~I .input_power_up = "low";
defparam \OUT7[4]~I .input_register_mode = "none";
defparam \OUT7[4]~I .input_sync_reset = "none";
defparam \OUT7[4]~I .oe_async_reset = "none";
defparam \OUT7[4]~I .oe_power_up = "low";
defparam \OUT7[4]~I .oe_register_mode = "none";
defparam \OUT7[4]~I .oe_sync_reset = "none";
defparam \OUT7[4]~I .operation_mode = "output";
defparam \OUT7[4]~I .output_async_reset = "none";
defparam \OUT7[4]~I .output_power_up = "low";
defparam \OUT7[4]~I .output_register_mode = "none";
defparam \OUT7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[5]~I (
	.datain(\SaidaOutPut|out7 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[5]));
// synopsys translate_off
defparam \OUT7[5]~I .input_async_reset = "none";
defparam \OUT7[5]~I .input_power_up = "low";
defparam \OUT7[5]~I .input_register_mode = "none";
defparam \OUT7[5]~I .input_sync_reset = "none";
defparam \OUT7[5]~I .oe_async_reset = "none";
defparam \OUT7[5]~I .oe_power_up = "low";
defparam \OUT7[5]~I .oe_register_mode = "none";
defparam \OUT7[5]~I .oe_sync_reset = "none";
defparam \OUT7[5]~I .operation_mode = "output";
defparam \OUT7[5]~I .output_async_reset = "none";
defparam \OUT7[5]~I .output_power_up = "low";
defparam \OUT7[5]~I .output_register_mode = "none";
defparam \OUT7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[6]~I (
	.datain(\SaidaOutPut|out7 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[6]));
// synopsys translate_off
defparam \OUT7[6]~I .input_async_reset = "none";
defparam \OUT7[6]~I .input_power_up = "low";
defparam \OUT7[6]~I .input_register_mode = "none";
defparam \OUT7[6]~I .input_sync_reset = "none";
defparam \OUT7[6]~I .oe_async_reset = "none";
defparam \OUT7[6]~I .oe_power_up = "low";
defparam \OUT7[6]~I .oe_register_mode = "none";
defparam \OUT7[6]~I .oe_sync_reset = "none";
defparam \OUT7[6]~I .operation_mode = "output";
defparam \OUT7[6]~I .output_async_reset = "none";
defparam \OUT7[6]~I .output_power_up = "low";
defparam \OUT7[6]~I .output_register_mode = "none";
defparam \OUT7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT7[7]~I (
	.datain(\SaidaOutPut|out7 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT7[7]));
// synopsys translate_off
defparam \OUT7[7]~I .input_async_reset = "none";
defparam \OUT7[7]~I .input_power_up = "low";
defparam \OUT7[7]~I .input_register_mode = "none";
defparam \OUT7[7]~I .input_sync_reset = "none";
defparam \OUT7[7]~I .oe_async_reset = "none";
defparam \OUT7[7]~I .oe_power_up = "low";
defparam \OUT7[7]~I .oe_register_mode = "none";
defparam \OUT7[7]~I .oe_sync_reset = "none";
defparam \OUT7[7]~I .operation_mode = "output";
defparam \OUT7[7]~I .output_async_reset = "none";
defparam \OUT7[7]~I .output_power_up = "low";
defparam \OUT7[7]~I .output_register_mode = "none";
defparam \OUT7[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
