Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 27 23:17:55 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TopSPI_control_sets_placed.rpt
| Design       : TopSPI
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              39 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+---------------------------+------------------+----------------+--------------+
|  Clock Signal  |       Enable Signal      |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------+---------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | master/selOut[0]_i_1_n_0 | master/SR[0]              |                1 |              1 |         1.00 |
|  master/clkOut |                          |                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG |                          |                           |                1 |              2 |         2.00 |
|  master/clkOut | slave1/state_reg_0       | master/selOut_reg[0]_0[0] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | master/state_reg_n_0     | master/count[3]_i_1_n_0   |                1 |              4 |         4.00 |
|  master/clkOut | slave1/data[7]_i_2_n_0   | master/SR[0]              |                3 |             15 |         5.00 |
|  clk_IBUF_BUFG | master/data[7]_i_1_n_0   | master/SR[0]              |                5 |             15 |         3.00 |
+----------------+--------------------------+---------------------------+------------------+----------------+--------------+


