clock_25MHz_clk_wiz.v,verilog,xil_defaultlib,../../../../VGA.srcs/sources_1/ip/clock_25MHz/clock_25MHz_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
clock_25MHz.v,verilog,xil_defaultlib,../../../../VGA.srcs/sources_1/ip/clock_25MHz/clock_25MHz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
