[INFO :CM0023] Creating log file ../../build/tests/TfCalls/slpp_unit/surelog.log.

[INFO :CM0020] Separate compilation-unit mode is on.

[WARNI:PA0205] top.v:1: No timescale set for "m1".

[INFO :CP0300] Compilation...

[INFO :CP0303] top.v:1: Compile module "work@m1".

[NOTE :CP0309] top.v:1: Implicit port type (wire) for "out".

[INFO :EL0526] Design Elaboration...

[NOTE :EL0503] top.v:1: Top level module "work@m1".

[NOTE :EL0508] Nb Top level modules: 1.

[NOTE :EL0509] Max instance depth: 1.

[NOTE :EL0510] Nb instances: 1.

[NOTE :EL0511] Nb leaf instances: 0.

====== UHDM =======
design: (work@m1)
|vpiName:work@m1
|uhdmallModules:
\_module: work@m1, file:top.v, line:1, parent:work@m1
  |vpiDefName:work@m1
  |vpiParent:
  \_design: (work@m1)
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_sys_func_call: ($display)
        |vpiName:$display
        |vpiArgument:
        \_constant: 
          |vpiConstType:8
          |STRING:"%d"
        |vpiArgument:
        \_ref_obj: (clk)
          |vpiName:clk
  |vpiPort:
  \_port: (clk), line:1
    |vpiName:clk
    |vpiDirection:1
    |vpiParent:
    \_module: work@m1, file:top.v, line:1, parent:work@m1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:1
        |vpiName:clk
        |vpiParent:
        \_module: work@m1, file:top.v, line:1, parent:work@m1
  |vpiPort:
  \_port: (out), line:1
    |vpiName:out
    |vpiDirection:2
    |vpiParent:
    \_module: work@m1, file:top.v, line:1, parent:work@m1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (out), line:1
        |vpiName:out
        |vpiParent:
        \_module: work@m1, file:top.v, line:1, parent:work@m1
  |vpiNet:
  \_logic_net: (clk), line:1
  |vpiNet:
  \_logic_net: (out), line:1
|uhdmtopModules:
\_module: work@m1 (work@m1), file:top.v, line:1
  |vpiDefName:work@m1
  |vpiName:work@m1
  |vpiFullName:work@m1
  |vpiProcess:
  \_initial: 
    |vpiStmt:
    \_begin: 
  |vpiPort:
  \_port: (clk), line:1
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (clk), line:1
        |vpiName:clk
  |vpiPort:
  \_port: (out), line:1
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (out), line:1
        |vpiName:out
  |vpiNet:
  \_logic_net: (clk), line:1
  |vpiNet:
  \_logic_net: (out), line:1
|uhdmallPackages:
\_package: builtin, parent:work@m1
  |vpiDefName:builtin
  |vpiParent:
  \_design: (work@m1)
|uhdmallClasses:
\_class_defn: (builtin::array)
  |vpiName:builtin::array
  |vpiParent:
  \_package: builtin, parent:work@m1
|uhdmallClasses:
\_class_defn: (builtin::queue)
  |vpiName:builtin::queue
  |vpiParent:
  \_package: builtin, parent:work@m1
|uhdmallClasses:
\_class_defn: (builtin::string)
  |vpiName:builtin::string
  |vpiParent:
  \_package: builtin, parent:work@m1
|uhdmallClasses:
\_class_defn: (builtin::system)
  |vpiName:builtin::system
  |vpiParent:
  \_package: builtin, parent:work@m1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6

