INFO: [HLS 200-10] Running '/scrap/users/Xilinx2022.2/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rerecich' on host 'diskless' (Linux_x86_64 version 5.15.0-60-generic) on Thu Mar 13 17:53:47 CET 2025
INFO: [HLS 200-10] On os Ubuntu 22.04 LTS
INFO: [HLS 200-10] In directory '/home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle'
Sourcing Tcl script '/home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle/Exercise01_HLS/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle/Exercise01_HLS/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project Exercise01_HLS 
INFO: [HLS 200-10] Opening project '/home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle/Exercise01_HLS'.
INFO: [HLS 200-1510] Running: set_top Adder 
INFO: [HLS 200-1510] Running: add_files HLS/adder.h 
INFO: [HLS 200-10] Adding design file 'HLS/adder.h' to the project
INFO: [HLS 200-1510] Running: add_files HLS/adder.cpp 
INFO: [HLS 200-10] Adding design file 'HLS/adder.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb HLS/main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'HLS/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/rerecich/EE-390a/Week02/Exer01_CombinationalAdder_Moodle/Exercise01_HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -display_name=SimpleAdder
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=./IP-catalog/HLS_SimpleAdder.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=EPFL
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_latency 0 
INFO: [HLS 200-1510] Running: config_export -display_name SimpleAdder -format ip_catalog -output ./IP-catalog/HLS_SimpleAdder.zip -rtl vhdl -vendor EPFL -vivado_clock 10 
INFO: [HLS 200-1510] Running: export_design -rtl vhdl -format ip_catalog -output ./IP-catalog/HLS_SimpleAdder.zip 
Running Dispatch Server on port: 33503
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1362.070 ; gain = 0.023 ; free physical = 8458 ; free virtual = 28338
INFO: [Common 17-206] Exiting Vivado at Thu Mar 13 17:54:14 2025...
INFO: [HLS 200-802] Generated output file IP-catalog/HLS_SimpleAdder.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.6 seconds. CPU system time: 0.89 seconds. Elapsed time: 25.21 seconds; current allocated memory: 7.047 MB.
INFO: [HLS 200-112] Total CPU user time: 15.1 seconds. Total CPU system time: 1.13 seconds. Total elapsed time: 37.31 seconds; peak allocated memory: 209.570 MB.
