#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan 13 16:33:35 2025
# Process ID: 3896
# Current directory: C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1
# Command line: vivado.exe -log zusys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace
# Log file: C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper.vdi
# Journal file: C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1\vivado.jou
# Running On: IONQ-D603, OS: Windows, CPU Frequency: 3072 MHz, CPU Physical cores: 16, Host memory: 68129 MB
#-----------------------------------------------------------
source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/john.meisner/Workspace/ultra96_bex/ip_lib'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top zusys_wrapper -part xczu3eg-sbva484-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_bram_ctrl_6_1/zusys_axi_bram_ctrl_6_1.dcp' for cell 'zusys_i/axi_bram_ctrl_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_bram_ctrl_7_0/zusys_axi_bram_ctrl_7_0.dcp' for cell 'zusys_i/axi_bram_ctrl_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_bram_ctrl_4_1/zusys_axi_bram_ctrl_4_1.dcp' for cell 'zusys_i/axi_bram_ctrl_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_bram_ctrl_5_1/zusys_axi_bram_ctrl_5_1.dcp' for cell 'zusys_i/axi_bram_ctrl_9'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.dcp' for cell 'zusys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_timer_0_0/zusys_axi_timer_0_0.dcp' for cell 'zusys_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_blk_mem_gen_0_7/zusys_blk_mem_gen_0_7.dcp' for cell 'zusys_i/blk_mem_gen_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_blk_mem_gen_1_0/zusys_blk_mem_gen_1_0.dcp' for cell 'zusys_i/blk_mem_gen_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_blk_mem_gen_2_1/zusys_blk_mem_gen_2_1.dcp' for cell 'zusys_i/blk_mem_gen_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_blk_mem_gen_3_0/zusys_blk_mem_gen_3_0.dcp' for cell 'zusys_i/blk_mem_gen_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_1/zusys_proc_sys_reset_0_1.dcp' for cell 'zusys_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_rst_ps8_0_100M_0/zusys_rst_ps8_0_100M_0.dcp' for cell 'zusys_i/rst_ps8_0_250M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/zusys_smartconnect_0_0.dcp' for cell 'zusys_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_2_0/zusys_smartconnect_2_0.dcp' for cell 'zusys_i/smartconnect_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_1/zusys_zynq_ultra_ps_e_0_1.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.602 . Memory (MB): peak = 1471.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_timer_0_0/zusys_axi_timer_0_0.xdc] for cell 'zusys_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_timer_0_0/zusys_axi_timer_0_0.xdc] for cell 'zusys_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0_board.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0_board.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_1/zusys_proc_sys_reset_0_1_board.xdc] for cell 'zusys_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_1/zusys_proc_sys_reset_0_1_board.xdc] for cell 'zusys_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_1/zusys_proc_sys_reset_0_1.xdc] for cell 'zusys_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_proc_sys_reset_0_1/zusys_proc_sys_reset_0_1.xdc] for cell 'zusys_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_rst_ps8_0_100M_0/zusys_rst_ps8_0_100M_0_board.xdc] for cell 'zusys_i/rst_ps8_0_250M/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_rst_ps8_0_100M_0/zusys_rst_ps8_0_100M_0_board.xdc] for cell 'zusys_i/rst_ps8_0_250M/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_rst_ps8_0_100M_0/zusys_rst_ps8_0_100M_0.xdc] for cell 'zusys_i/rst_ps8_0_250M/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_rst_ps8_0_100M_0/zusys_rst_ps8_0_100M_0.xdc] for cell 'zusys_i/rst_ps8_0_250M/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0_board.xdc] for cell 'zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0_board.xdc] for cell 'zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0.xdc] for cell 'zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_0_0/bd_0/ip/ip_1/bd_2abc_psr_aclk_0.xdc] for cell 'zusys_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_2_0/bd_0/ip/ip_1/bd_ea1d_psr_aclk_0_board.xdc] for cell 'zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_2_0/bd_0/ip/ip_1/bd_ea1d_psr_aclk_0_board.xdc] for cell 'zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_2_0/bd_0/ip/ip_1/bd_ea1d_psr_aclk_0.xdc] for cell 'zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_smartconnect_2_0/bd_0/ip/ip_1/bd_ea1d_psr_aclk_0.xdc] for cell 'zusys_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_1/zusys_zynq_ultra_ps_e_0_1.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.gen/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_1/zusys_zynq_ultra_ps_e_0_1.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/_i_bitgen.xdc]
Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/_i_io.xdc]
Finished Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/_i_io.xdc]
Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/vivado_target.xdc]
Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/_i_io_pmod_j5.xdc]
Finished Parsing XDC File [C:/Users/john.meisner/Workspace/ultra96_bex/vivado/constraints/_i_io_pmod_j5.xdc]
INFO: [Project 1-1714] 130 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_5/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_6/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_7/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/blk_mem_gen_7/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1723.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 192 instances

33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1723.707 ; gain = 1242.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.645 ; gain = 33.938

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: b8894b48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2043.039 ; gain = 285.395

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance zusys_i/axi_bram_ctrl_10/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance zusys_i/axi_bram_ctrl_11/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance zusys_i/axi_bram_ctrl_8/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/save_init_bram_addr_ld[12]_i_1 into driver instance zusys_i/axi_bram_ctrl_9/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_AWREADY.axi_awready_int_i_2, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/s_axi_awready_INST_0 into driver instance zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/s_axi_awready_INST_0_i_1, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0 into driver instance zusys_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rlast_INST_0_i_1, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq[7]_i_1__3 into driver instance zusys_i/smartconnect_2/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[2]_i_3__1, which resulted in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 160 inverter(s) to 1298 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17c391196

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.957 . Memory (MB): peak = 2395.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 44 cells and removed 476 cells
INFO: [Opt 31-1021] In phase Retarget, 135 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 44 load pin(s).
Phase 2 Constant propagation | Checksum: 13c92d0fe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2395.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 176 cells and removed 284 cells
INFO: [Opt 31-1021] In phase Constant propagation, 180 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bbfa35de

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2395.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 3434 cells
INFO: [Opt 31-1021] In phase Sweep, 226 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1bbfa35de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.699 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bbfa35de

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a5e0bd7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.699 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 150 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              44  |             476  |                                            135  |
|  Constant propagation         |             176  |             284  |                                            180  |
|  Sweep                        |              16  |            3434  |                                            226  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            150  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2395.699 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14d72db50

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2395.699 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 14d72db50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2966.664 ; gain = 0.000
Ending Power Optimization Task | Checksum: 14d72db50

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2966.664 ; gain = 570.965

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14d72db50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2966.664 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2966.664 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14d72db50

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2966.664 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 2966.664 ; gain = 1242.957
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2966.664 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2966.664 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 119222948

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2966.664 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2966.664 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1331ce8a8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 173f0a28c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 173f0a28c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 1 Placer Initialization | Checksum: 173f0a28c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1c659e6a6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1eaf85fd5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1eaf85fd5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 21cf79d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 21cf79d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 2.1.1 Partition Driven Placement | Checksum: 21cf79d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 2.1 Floorplanning | Checksum: 21cf79d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21cf79d13

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 21cf79d13

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 5f0abb8d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 659 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 272 nets or LUTs. Breaked 0 LUT, combined 272 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3867.059 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            272  |                   272  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            272  |                   273  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 525f1e21

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 2.4 Global Placement Core | Checksum: ca4c8d9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 2 Global Placement | Checksum: ca4c8d9c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:37 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 3de53136

Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c567d945

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10dad2f88

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 116572f8e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 61979e88

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 3.3.3 Slice Area Swap | Checksum: 61979e88

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 3.3 Small Shape DP | Checksum: 10b5f8ff6

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 112c552f4

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 17c524d83

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 3 Detail Placement | Checksum: 17c524d83

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 249949253

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.811 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23cf102d9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.331 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 245c785db

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.443 . Memory (MB): peak = 3867.059 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 249949253

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.811. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ea4a3a4f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3867.059 ; gain = 900.395

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 4.1 Post Commit Optimization | Checksum: 1ea4a3a4f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:52 . Memory (MB): peak = 3867.059 ; gain = 900.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d02761c4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                8x8|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d02761c4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 4.3 Placer Reporting | Checksum: 2d02761c4

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3867.059 ; gain = 900.395

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3867.059 ; gain = 0.000

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3867.059 ; gain = 900.395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2879f013b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3867.059 ; gain = 900.395
Ending Placer Task | Checksum: 224141709

Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3867.059 ; gain = 900.395
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 3867.059 ; gain = 900.395
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3867.059 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cbabc538 ConstDB: 0 ShapeSum: 728b2a5c RouteDB: e5dd2775
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 3867.059 ; gain = 0.000
Post Restoration Checksum: NetGraph: fe7825da NumContArr: 6c4fbff2 Constraints: 905acdec Timing: 0
Phase 1 Build RT Design | Checksum: 1fb22b3b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1fb22b3b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1fb22b3b8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: f5af3d64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1433745a1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.115  | TNS=0.000  | WHS=-0.072 | THS=-27.176|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19749
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16393
  Number of Partially Routed Nets     = 3356
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18456fce4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18456fce4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3867.059 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 13db2126e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4149
 Number of Nodes with overlaps = 211
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=-0.039 | THS=-1.284 |

Phase 4.1 Global Iteration 0 | Checksum: 26b8732b4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c704c7b7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3867.059 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1c704c7b7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2989411b0

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1b5e9aa3d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1b5e9aa3d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b5e9aa3d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3867.059 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b5e9aa3d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 243de2d2b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.617  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c285895f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3867.059 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1c285895f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.28656 %
  Global Horizontal Routing Utilization  = 4.18161 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28c06adbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28c06adbb

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28c06adbb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 28c06adbb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 3867.059 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.617  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 28c06adbb

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:53 ; elapsed = 00:00:36 . Memory (MB): peak = 3867.059 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/john.meisner/Workspace/ultra96_bex/vivado/test_board.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3867.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the zusys_i/smartconnect_2/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force zusys_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 15 net(s) have no routable loads. The problem bus(es) and/or net(s) are zusys_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, zusys_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, and zusys_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 23109472 bits.
Writing bitstream ./zusys_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3884.426 ; gain = 17.367
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 16:36:59 2025...
