#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 11 21:08:48 2024
# Process ID: 33328
# Current directory: D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10836 D:\Vivado_program\pynq_lenet5\vivado_t1\lenet3\lenet3\lenet2.xpr
# Log file: D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/vivado.log
# Journal file: D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3\vivado.jou
# Running On: WIN-05S5ST9THAA, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 33685 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Learning_Software/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/Learning_Software/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Learning_Software/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Learning_Software/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/Learning_Software/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/Learning_Software/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/Conv_short/Conv_Tile129/solution9/impl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/resize_ip_test2/resize2/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_program/pynq_lenet5/hls_t1/int2fp/int2fp/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Learning_Software/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 1710.012 ; gain = 473.590
update_compile_order -fileset sources_1
open_bd_design {D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_3
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_4
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_5
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_6
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_7
Adding component instance block -- xilinx.com:hls:resize_accel:3.0 - resize_accel_0
Adding component instance block -- xilinx.com:hls:int8_fp16:1.2 - int8_fp16_0
Adding component instance block -- xilinx.com:hls:Dense:1.35 - Dense_0
Adding component instance block -- xilinx.com:hls:My_Conv:10.120 - My_Conv_0
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP1/HPC1_LPS_OCM from address space /resize_accel_0/Data_m_axi_gmem1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP1/HPC1_LPS_OCM from address space /resize_accel_0/Data_m_axi_gmem2.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP1/HPC1_LPS_OCM from address space /int8_fp16_0/Data_m_axi_IN1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP1/HPC1_LPS_OCM from address space /int8_fp16_0/Data_m_axi_OUT1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_IN1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_W1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_W2.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_W3.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_W4.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_B1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP0/HPC0_LPS_OCM from address space /Dense_0/Data_m_axi_OUT1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP2/HP0_LPS_OCM from address space /My_Conv_0/Data_m_axi_IN1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP3/HP1_LPS_OCM from address space /My_Conv_0/Data_m_axi_IN2.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP5/HP3_LPS_OCM from address space /My_Conv_0/Data_m_axi_IN3.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM from address space /My_Conv_0/Data_m_axi_IN4.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP2/HP0_LPS_OCM from address space /My_Conv_0/Data_m_axi_W1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP3/HP1_LPS_OCM from address space /My_Conv_0/Data_m_axi_W2.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP5/HP3_LPS_OCM from address space /My_Conv_0/Data_m_axi_W3.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM from address space /My_Conv_0/Data_m_axi_W4.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM from address space /My_Conv_0/Data_m_axi_B1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP2/HP0_LPS_OCM from address space /My_Conv_0/Data_m_axi_OUT1.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP3/HP1_LPS_OCM from address space /My_Conv_0/Data_m_axi_OUT2.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP5/HP3_LPS_OCM from address space /My_Conv_0/Data_m_axi_OUT3.
Excluding slave segment /zynq_ultra_ps_e_1/SAXIGP4/HP2_LPS_OCM from address space /My_Conv_0/Data_m_axi_OUT4.
Successfully read diagram <design_1> from block design file <D:/Vivado_program/pynq_lenet5/vivado_t1/lenet3/lenet3/lenet2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1966.441 ; gain = 218.625
