#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55c27ace84a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c27adb5840 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa6a0574018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c27adb1e90_0 .net "clk", 0 0, o0x7fa6a0574018;  0 drivers
o0x7fa6a0574048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c27adb65c0_0 .net "data_address", 31 0, o0x7fa6a0574048;  0 drivers
o0x7fa6a0574078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c27adbb880_0 .net "data_read", 0 0, o0x7fa6a0574078;  0 drivers
v0x55c27adbbab0_0 .var "data_readdata", 31 0;
o0x7fa6a05740d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c27adbca30_0 .net "data_write", 0 0, o0x7fa6a05740d8;  0 drivers
o0x7fa6a0574108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c27adbe1b0_0 .net "data_writedata", 31 0, o0x7fa6a0574108;  0 drivers
S_0x55c27ad90000 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa6a0574258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c27add4310_0 .net "instr_address", 31 0, o0x7fa6a0574258;  0 drivers
v0x55c27add4410_0 .var "instr_readdata", 31 0;
S_0x55c27ada28f0 .scope module, "jal_tb" "jal_tb" 5 1;
 .timescale 0 0;
v0x55c27ade25b0_0 .net "active", 0 0, L_0x55c27adfc910;  1 drivers
v0x55c27ade2670_0 .var "clk", 0 0;
v0x55c27ade2710_0 .var "clk_enable", 0 0;
v0x55c27ade2800_0 .net "data_address", 31 0, L_0x55c27adfa4e0;  1 drivers
v0x55c27ade28a0_0 .net "data_read", 0 0, L_0x55c27adf8060;  1 drivers
v0x55c27ade2990_0 .var "data_readdata", 31 0;
v0x55c27ade2a60_0 .net "data_write", 0 0, L_0x55c27adf7e80;  1 drivers
v0x55c27ade2b30_0 .net "data_writedata", 31 0, L_0x55c27adfa1d0;  1 drivers
v0x55c27ade2c00_0 .net "instr_address", 31 0, L_0x55c27adfb840;  1 drivers
v0x55c27ade2d60_0 .var "instr_readdata", 31 0;
v0x55c27ade2e00_0 .net "register_v0", 31 0, L_0x55c27adfa160;  1 drivers
v0x55c27ade2ef0_0 .var "reset", 0 0;
S_0x55c27ada2cc0 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55c27ada28f0;
 .timescale 0 0;
v0x55c27add45e0_0 .var "curr_addr", 31 0;
v0x55c27add46e0_0 .var "imm", 15 0;
v0x55c27add47c0_0 .var "imm_instr", 31 0;
v0x55c27add4880_0 .var "j_addr", 25 0;
v0x55c27add4960_0 .var "link_addr", 31 0;
v0x55c27add4a90_0 .var "opcode", 5 0;
v0x55c27add4b70_0 .var "rs", 4 0;
v0x55c27add4c50_0 .var "rt", 4 0;
v0x55c27add4d30_0 .var "tmp", 31 0;
E_0x55c27ad31e50 .event posedge, v0x55c27add6c60_0;
S_0x55c27ada30f0 .scope module, "dut" "mips_cpu_harvard" 5 112, 6 1 0, S_0x55c27ada28f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55c27adb1d70 .functor OR 1, L_0x55c27adf3860, L_0x55c27adf3ae0, C4<0>, C4<0>;
L_0x55c27ad77fa0 .functor BUFZ 1, L_0x55c27adf32c0, C4<0>, C4<0>, C4<0>;
L_0x55c27adbb990 .functor BUFZ 1, L_0x55c27adf3460, C4<0>, C4<0>, C4<0>;
L_0x55c27adbc910 .functor BUFZ 1, L_0x55c27adf3460, C4<0>, C4<0>, C4<0>;
L_0x55c27adf4020 .functor AND 1, L_0x55c27adf32c0, L_0x55c27adf4320, C4<1>, C4<1>;
L_0x55c27adbd5d0 .functor OR 1, L_0x55c27adf4020, L_0x55c27adf3f00, C4<0>, C4<0>;
L_0x55c27ad5fe00 .functor OR 1, L_0x55c27adbd5d0, L_0x55c27adf4130, C4<0>, C4<0>;
L_0x55c27adf45c0 .functor OR 1, L_0x55c27ad5fe00, L_0x55c27adf5c20, C4<0>, C4<0>;
L_0x55c27adf46d0 .functor OR 1, L_0x55c27adf45c0, L_0x55c27adf5380, C4<0>, C4<0>;
L_0x55c27adf4790 .functor BUFZ 1, L_0x55c27adf3580, C4<0>, C4<0>, C4<0>;
L_0x55c27adf5270 .functor AND 1, L_0x55c27adf4ce0, L_0x55c27adf5040, C4<1>, C4<1>;
L_0x55c27adf5380 .functor OR 1, L_0x55c27adf49e0, L_0x55c27adf5270, C4<0>, C4<0>;
L_0x55c27adf5c20 .functor AND 1, L_0x55c27adf5750, L_0x55c27adf5a00, C4<1>, C4<1>;
L_0x55c27adf63d0 .functor OR 1, L_0x55c27adf5e70, L_0x55c27adf6190, C4<0>, C4<0>;
L_0x55c27adf54e0 .functor OR 1, L_0x55c27adf6940, L_0x55c27adf6c40, C4<0>, C4<0>;
L_0x55c27adf6b20 .functor AND 1, L_0x55c27adf6650, L_0x55c27adf54e0, C4<1>, C4<1>;
L_0x55c27adf7440 .functor OR 1, L_0x55c27adf70d0, L_0x55c27adf7350, C4<0>, C4<0>;
L_0x55c27adf7740 .functor OR 1, L_0x55c27adf7440, L_0x55c27adf7550, C4<0>, C4<0>;
L_0x55c27adf78f0 .functor AND 1, L_0x55c27adf32c0, L_0x55c27adf7740, C4<1>, C4<1>;
L_0x55c27adf7aa0 .functor AND 1, L_0x55c27adf32c0, L_0x55c27adf79b0, C4<1>, C4<1>;
L_0x55c27adf7dc0 .functor AND 1, L_0x55c27adf32c0, L_0x55c27adf7850, C4<1>, C4<1>;
L_0x55c27adf8060 .functor BUFZ 1, L_0x55c27adbb990, C4<0>, C4<0>, C4<0>;
L_0x55c27adf8cf0 .functor AND 1, L_0x55c27adfc910, L_0x55c27adf46d0, C4<1>, C4<1>;
L_0x55c27adf8e00 .functor OR 1, L_0x55c27adf5380, L_0x55c27adf5c20, C4<0>, C4<0>;
L_0x55c27adfa1d0 .functor BUFZ 32, L_0x55c27adfa050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c27adfa290 .functor BUFZ 32, L_0x55c27adf8fe0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c27adfa3e0 .functor BUFZ 32, L_0x55c27adfa050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c27adfa4e0 .functor BUFZ 32, v0x55c27add5cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c27adfb4e0 .functor AND 1, v0x55c27ade2710_0, L_0x55c27adf78f0, C4<1>, C4<1>;
L_0x55c27adfb550 .functor AND 1, L_0x55c27adfb4e0, v0x55c27addf740_0, C4<1>, C4<1>;
L_0x55c27adfb840 .functor BUFZ 32, v0x55c27add6d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c27adfc910 .functor BUFZ 1, v0x55c27addf740_0, C4<0>, C4<0>, C4<0>;
L_0x55c27adfca90 .functor AND 1, v0x55c27ade2710_0, v0x55c27addf740_0, C4<1>, C4<1>;
v0x55c27add9a40_0 .net *"_ivl_100", 31 0, L_0x55c27adf5550;  1 drivers
L_0x7fa6a052b498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27add9b40_0 .net *"_ivl_103", 25 0, L_0x7fa6a052b498;  1 drivers
L_0x7fa6a052b4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27add9c20_0 .net/2u *"_ivl_104", 31 0, L_0x7fa6a052b4e0;  1 drivers
v0x55c27add9ce0_0 .net *"_ivl_106", 0 0, L_0x55c27adf5750;  1 drivers
v0x55c27add9da0_0 .net *"_ivl_109", 5 0, L_0x55c27adf5960;  1 drivers
L_0x7fa6a052b528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c27add9e80_0 .net/2u *"_ivl_110", 5 0, L_0x7fa6a052b528;  1 drivers
v0x55c27add9f60_0 .net *"_ivl_112", 0 0, L_0x55c27adf5a00;  1 drivers
v0x55c27adda020_0 .net *"_ivl_116", 31 0, L_0x55c27adf5d80;  1 drivers
L_0x7fa6a052b570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adda100_0 .net *"_ivl_119", 25 0, L_0x7fa6a052b570;  1 drivers
L_0x7fa6a052b0a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55c27adda1e0_0 .net/2u *"_ivl_12", 5 0, L_0x7fa6a052b0a8;  1 drivers
L_0x7fa6a052b5b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c27adda2c0_0 .net/2u *"_ivl_120", 31 0, L_0x7fa6a052b5b8;  1 drivers
v0x55c27adda3a0_0 .net *"_ivl_122", 0 0, L_0x55c27adf5e70;  1 drivers
v0x55c27adda460_0 .net *"_ivl_124", 31 0, L_0x55c27adf60a0;  1 drivers
L_0x7fa6a052b600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adda540_0 .net *"_ivl_127", 25 0, L_0x7fa6a052b600;  1 drivers
L_0x7fa6a052b648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c27adda620_0 .net/2u *"_ivl_128", 31 0, L_0x7fa6a052b648;  1 drivers
v0x55c27adda700_0 .net *"_ivl_130", 0 0, L_0x55c27adf6190;  1 drivers
v0x55c27adda7c0_0 .net *"_ivl_134", 31 0, L_0x55c27adf6560;  1 drivers
L_0x7fa6a052b690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adda9b0_0 .net *"_ivl_137", 25 0, L_0x7fa6a052b690;  1 drivers
L_0x7fa6a052b6d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27addaa90_0 .net/2u *"_ivl_138", 31 0, L_0x7fa6a052b6d8;  1 drivers
v0x55c27addab70_0 .net *"_ivl_140", 0 0, L_0x55c27adf6650;  1 drivers
v0x55c27addac30_0 .net *"_ivl_143", 5 0, L_0x55c27adf68a0;  1 drivers
L_0x7fa6a052b720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55c27addad10_0 .net/2u *"_ivl_144", 5 0, L_0x7fa6a052b720;  1 drivers
v0x55c27addadf0_0 .net *"_ivl_146", 0 0, L_0x55c27adf6940;  1 drivers
v0x55c27addaeb0_0 .net *"_ivl_149", 5 0, L_0x55c27adf6ba0;  1 drivers
L_0x7fa6a052b768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55c27addaf90_0 .net/2u *"_ivl_150", 5 0, L_0x7fa6a052b768;  1 drivers
v0x55c27addb070_0 .net *"_ivl_152", 0 0, L_0x55c27adf6c40;  1 drivers
v0x55c27addb130_0 .net *"_ivl_155", 0 0, L_0x55c27adf54e0;  1 drivers
v0x55c27addb1f0_0 .net *"_ivl_159", 1 0, L_0x55c27adf6fe0;  1 drivers
L_0x7fa6a052b0f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55c27addb2d0_0 .net/2u *"_ivl_16", 5 0, L_0x7fa6a052b0f0;  1 drivers
L_0x7fa6a052b7b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c27addb3b0_0 .net/2u *"_ivl_160", 1 0, L_0x7fa6a052b7b0;  1 drivers
v0x55c27addb490_0 .net *"_ivl_162", 0 0, L_0x55c27adf70d0;  1 drivers
L_0x7fa6a052b7f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55c27addb550_0 .net/2u *"_ivl_164", 5 0, L_0x7fa6a052b7f8;  1 drivers
v0x55c27addb630_0 .net *"_ivl_166", 0 0, L_0x55c27adf7350;  1 drivers
v0x55c27addb6f0_0 .net *"_ivl_169", 0 0, L_0x55c27adf7440;  1 drivers
L_0x7fa6a052b840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55c27addb7b0_0 .net/2u *"_ivl_170", 5 0, L_0x7fa6a052b840;  1 drivers
v0x55c27addb890_0 .net *"_ivl_172", 0 0, L_0x55c27adf7550;  1 drivers
v0x55c27addb950_0 .net *"_ivl_175", 0 0, L_0x55c27adf7740;  1 drivers
L_0x7fa6a052b888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55c27addba10_0 .net/2u *"_ivl_178", 5 0, L_0x7fa6a052b888;  1 drivers
v0x55c27addbaf0_0 .net *"_ivl_180", 0 0, L_0x55c27adf79b0;  1 drivers
L_0x7fa6a052b8d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55c27addbbb0_0 .net/2u *"_ivl_184", 5 0, L_0x7fa6a052b8d0;  1 drivers
v0x55c27addbc90_0 .net *"_ivl_186", 0 0, L_0x55c27adf7850;  1 drivers
L_0x7fa6a052b918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c27addbd50_0 .net/2u *"_ivl_190", 0 0, L_0x7fa6a052b918;  1 drivers
v0x55c27addbe30_0 .net *"_ivl_20", 31 0, L_0x55c27adf3720;  1 drivers
L_0x7fa6a052b960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55c27addbf10_0 .net/2u *"_ivl_200", 4 0, L_0x7fa6a052b960;  1 drivers
v0x55c27addbff0_0 .net *"_ivl_203", 4 0, L_0x55c27adf8580;  1 drivers
v0x55c27addc0d0_0 .net *"_ivl_205", 4 0, L_0x55c27adf87a0;  1 drivers
v0x55c27addc1b0_0 .net *"_ivl_206", 4 0, L_0x55c27adf8840;  1 drivers
v0x55c27addc290_0 .net *"_ivl_213", 0 0, L_0x55c27adf8e00;  1 drivers
L_0x7fa6a052b9a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c27addc350_0 .net/2u *"_ivl_214", 31 0, L_0x7fa6a052b9a8;  1 drivers
v0x55c27addc430_0 .net *"_ivl_216", 31 0, L_0x55c27adf8f40;  1 drivers
v0x55c27addc510_0 .net *"_ivl_218", 31 0, L_0x55c27adf91f0;  1 drivers
v0x55c27addc5f0_0 .net *"_ivl_220", 31 0, L_0x55c27adf9380;  1 drivers
v0x55c27addc6d0_0 .net *"_ivl_222", 31 0, L_0x55c27adf96c0;  1 drivers
L_0x7fa6a052b138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27addc7b0_0 .net *"_ivl_23", 25 0, L_0x7fa6a052b138;  1 drivers
v0x55c27addc890_0 .net *"_ivl_235", 0 0, L_0x55c27adfb4e0;  1 drivers
L_0x7fa6a052bac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c27addc950_0 .net/2u *"_ivl_238", 31 0, L_0x7fa6a052bac8;  1 drivers
L_0x7fa6a052b180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c27addca30_0 .net/2u *"_ivl_24", 31 0, L_0x7fa6a052b180;  1 drivers
v0x55c27addcb10_0 .net *"_ivl_243", 15 0, L_0x55c27adfb9a0;  1 drivers
v0x55c27addcbf0_0 .net *"_ivl_244", 17 0, L_0x55c27adfbc10;  1 drivers
L_0x7fa6a052bb10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c27addccd0_0 .net *"_ivl_247", 1 0, L_0x7fa6a052bb10;  1 drivers
v0x55c27addcdb0_0 .net *"_ivl_250", 15 0, L_0x55c27adfbd50;  1 drivers
L_0x7fa6a052bb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c27addce90_0 .net *"_ivl_252", 1 0, L_0x7fa6a052bb58;  1 drivers
v0x55c27addcf70_0 .net *"_ivl_255", 0 0, L_0x55c27adfc160;  1 drivers
L_0x7fa6a052bba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55c27addd050_0 .net/2u *"_ivl_256", 13 0, L_0x7fa6a052bba0;  1 drivers
L_0x7fa6a052bbe8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27addd130_0 .net/2u *"_ivl_258", 13 0, L_0x7fa6a052bbe8;  1 drivers
v0x55c27addd620_0 .net *"_ivl_26", 0 0, L_0x55c27adf3860;  1 drivers
v0x55c27addd6e0_0 .net *"_ivl_260", 13 0, L_0x55c27adfc440;  1 drivers
v0x55c27addd7c0_0 .net *"_ivl_28", 31 0, L_0x55c27adf39f0;  1 drivers
L_0x7fa6a052b1c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27addd8a0_0 .net *"_ivl_31", 25 0, L_0x7fa6a052b1c8;  1 drivers
L_0x7fa6a052b210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c27addd980_0 .net/2u *"_ivl_32", 31 0, L_0x7fa6a052b210;  1 drivers
v0x55c27addda60_0 .net *"_ivl_34", 0 0, L_0x55c27adf3ae0;  1 drivers
v0x55c27adddb20_0 .net *"_ivl_4", 31 0, L_0x55c27ade3160;  1 drivers
v0x55c27adddc00_0 .net *"_ivl_45", 2 0, L_0x55c27adf3dd0;  1 drivers
L_0x7fa6a052b258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c27adddce0_0 .net/2u *"_ivl_46", 2 0, L_0x7fa6a052b258;  1 drivers
v0x55c27addddc0_0 .net *"_ivl_51", 2 0, L_0x55c27adf4090;  1 drivers
L_0x7fa6a052b2a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55c27adddea0_0 .net/2u *"_ivl_52", 2 0, L_0x7fa6a052b2a0;  1 drivers
v0x55c27adddf80_0 .net *"_ivl_57", 0 0, L_0x55c27adf4320;  1 drivers
v0x55c27adde040_0 .net *"_ivl_59", 0 0, L_0x55c27adf4020;  1 drivers
v0x55c27adde100_0 .net *"_ivl_61", 0 0, L_0x55c27adbd5d0;  1 drivers
v0x55c27adde1c0_0 .net *"_ivl_63", 0 0, L_0x55c27ad5fe00;  1 drivers
v0x55c27adde280_0 .net *"_ivl_65", 0 0, L_0x55c27adf45c0;  1 drivers
L_0x7fa6a052b018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adde340_0 .net *"_ivl_7", 25 0, L_0x7fa6a052b018;  1 drivers
v0x55c27adde420_0 .net *"_ivl_70", 31 0, L_0x55c27adf48b0;  1 drivers
L_0x7fa6a052b2e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adde500_0 .net *"_ivl_73", 25 0, L_0x7fa6a052b2e8;  1 drivers
L_0x7fa6a052b330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c27adde5e0_0 .net/2u *"_ivl_74", 31 0, L_0x7fa6a052b330;  1 drivers
v0x55c27adde6c0_0 .net *"_ivl_76", 0 0, L_0x55c27adf49e0;  1 drivers
v0x55c27adde780_0 .net *"_ivl_78", 31 0, L_0x55c27adf4b50;  1 drivers
L_0x7fa6a052b060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adde860_0 .net/2u *"_ivl_8", 31 0, L_0x7fa6a052b060;  1 drivers
L_0x7fa6a052b378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27adde940_0 .net *"_ivl_81", 25 0, L_0x7fa6a052b378;  1 drivers
L_0x7fa6a052b3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c27addea20_0 .net/2u *"_ivl_82", 31 0, L_0x7fa6a052b3c0;  1 drivers
v0x55c27addeb00_0 .net *"_ivl_84", 0 0, L_0x55c27adf4ce0;  1 drivers
v0x55c27addebc0_0 .net *"_ivl_87", 0 0, L_0x55c27adf4e50;  1 drivers
v0x55c27addeca0_0 .net *"_ivl_88", 31 0, L_0x55c27adf4bf0;  1 drivers
L_0x7fa6a052b408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27added80_0 .net *"_ivl_91", 30 0, L_0x7fa6a052b408;  1 drivers
L_0x7fa6a052b450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c27addee60_0 .net/2u *"_ivl_92", 31 0, L_0x7fa6a052b450;  1 drivers
v0x55c27addef40_0 .net *"_ivl_94", 0 0, L_0x55c27adf5040;  1 drivers
v0x55c27addf000_0 .net *"_ivl_97", 0 0, L_0x55c27adf5270;  1 drivers
v0x55c27addf0c0_0 .net "active", 0 0, L_0x55c27adfc910;  alias, 1 drivers
v0x55c27addf180_0 .net "alu_op1", 31 0, L_0x55c27adfa290;  1 drivers
v0x55c27addf240_0 .net "alu_op2", 31 0, L_0x55c27adfa3e0;  1 drivers
v0x55c27addf300_0 .net "alui_instr", 0 0, L_0x55c27adf3f00;  1 drivers
v0x55c27addf3c0_0 .net "b_flag", 0 0, v0x55c27add5820_0;  1 drivers
v0x55c27addf460_0 .net "b_imm", 17 0, L_0x55c27adfc020;  1 drivers
v0x55c27addf520_0 .net "b_offset", 31 0, L_0x55c27adfc5d0;  1 drivers
v0x55c27addf600_0 .net "clk", 0 0, v0x55c27ade2670_0;  1 drivers
v0x55c27addf6a0_0 .net "clk_enable", 0 0, v0x55c27ade2710_0;  1 drivers
v0x55c27addf740_0 .var "cpu_active", 0 0;
v0x55c27addf7e0_0 .net "curr_addr", 31 0, v0x55c27add6d20_0;  1 drivers
v0x55c27addf8d0_0 .net "curr_addr_p4", 31 0, L_0x55c27adfb7a0;  1 drivers
v0x55c27addf990_0 .net "data_address", 31 0, L_0x55c27adfa4e0;  alias, 1 drivers
v0x55c27addfa70_0 .net "data_read", 0 0, L_0x55c27adf8060;  alias, 1 drivers
v0x55c27addfb30_0 .net "data_readdata", 31 0, v0x55c27ade2990_0;  1 drivers
v0x55c27addfc10_0 .net "data_write", 0 0, L_0x55c27adf7e80;  alias, 1 drivers
v0x55c27addfcd0_0 .net "data_writedata", 31 0, L_0x55c27adfa1d0;  alias, 1 drivers
v0x55c27addfdb0_0 .net "funct_code", 5 0, L_0x55c27ade3030;  1 drivers
v0x55c27addfe90_0 .net "hi_out", 31 0, v0x55c27add73e0_0;  1 drivers
v0x55c27addff80_0 .net "hl_reg_enable", 0 0, L_0x55c27adfb550;  1 drivers
v0x55c27ade0020_0 .net "instr_address", 31 0, L_0x55c27adfb840;  alias, 1 drivers
v0x55c27ade00e0_0 .net "instr_opcode", 5 0, L_0x55c27ade2f90;  1 drivers
v0x55c27ade01c0_0 .net "instr_readdata", 31 0, v0x55c27ade2d60_0;  1 drivers
v0x55c27ade0280_0 .net "j_imm", 0 0, L_0x55c27adf63d0;  1 drivers
v0x55c27ade0320_0 .net "j_reg", 0 0, L_0x55c27adf6b20;  1 drivers
v0x55c27ade03e0_0 .net "l_type", 0 0, L_0x55c27adf4130;  1 drivers
v0x55c27ade04a0_0 .net "link_const", 0 0, L_0x55c27adf5380;  1 drivers
v0x55c27ade0560_0 .net "link_reg", 0 0, L_0x55c27adf5c20;  1 drivers
v0x55c27ade0620_0 .net "lo_out", 31 0, v0x55c27add7c30_0;  1 drivers
v0x55c27ade0710_0 .net "lw", 0 0, L_0x55c27adf3460;  1 drivers
v0x55c27ade07b0_0 .net "mem_read", 0 0, L_0x55c27adbb990;  1 drivers
v0x55c27ade0870_0 .net "mem_to_reg", 0 0, L_0x55c27adbc910;  1 drivers
v0x55c27ade1140_0 .net "mem_write", 0 0, L_0x55c27adf4790;  1 drivers
v0x55c27ade1200_0 .net "memaddroffset", 31 0, v0x55c27add5cf0_0;  1 drivers
v0x55c27ade12f0_0 .net "mfhi", 0 0, L_0x55c27adf7aa0;  1 drivers
v0x55c27ade1390_0 .net "mflo", 0 0, L_0x55c27adf7dc0;  1 drivers
v0x55c27ade1450_0 .net "movefrom", 0 0, L_0x55c27adb1d70;  1 drivers
v0x55c27ade1510_0 .net "muldiv", 0 0, L_0x55c27adf78f0;  1 drivers
v0x55c27ade15d0_0 .var "next_instr_addr", 31 0;
v0x55c27ade16c0_0 .net "pc_enable", 0 0, L_0x55c27adfca90;  1 drivers
v0x55c27ade1790_0 .net "r_format", 0 0, L_0x55c27adf32c0;  1 drivers
v0x55c27ade1830_0 .net "reg_a_read_data", 31 0, L_0x55c27adf8fe0;  1 drivers
v0x55c27ade1900_0 .net "reg_a_read_index", 4 0, L_0x55c27adf8230;  1 drivers
v0x55c27ade19d0_0 .net "reg_b_read_data", 31 0, L_0x55c27adfa050;  1 drivers
v0x55c27ade1aa0_0 .net "reg_b_read_index", 4 0, L_0x55c27adf8490;  1 drivers
v0x55c27ade1b70_0 .net "reg_dst", 0 0, L_0x55c27ad77fa0;  1 drivers
v0x55c27ade1c10_0 .net "reg_write", 0 0, L_0x55c27adf46d0;  1 drivers
v0x55c27ade1cd0_0 .net "reg_write_data", 31 0, L_0x55c27adf9850;  1 drivers
v0x55c27ade1dc0_0 .net "reg_write_enable", 0 0, L_0x55c27adf8cf0;  1 drivers
v0x55c27ade1e90_0 .net "reg_write_index", 4 0, L_0x55c27adf8b60;  1 drivers
v0x55c27ade1f60_0 .net "register_v0", 31 0, L_0x55c27adfa160;  alias, 1 drivers
v0x55c27ade2030_0 .net "reset", 0 0, v0x55c27ade2ef0_0;  1 drivers
v0x55c27ade2160_0 .net "result", 31 0, v0x55c27add6150_0;  1 drivers
v0x55c27ade2230_0 .net "result_hi", 31 0, v0x55c27add5a50_0;  1 drivers
v0x55c27ade22d0_0 .net "result_lo", 31 0, v0x55c27add5c10_0;  1 drivers
v0x55c27ade2370_0 .net "sw", 0 0, L_0x55c27adf3580;  1 drivers
E_0x55c27ad0a7f0/0 .event anyedge, v0x55c27add5820_0, v0x55c27addf8d0_0, v0x55c27addf520_0, v0x55c27ade0280_0;
E_0x55c27ad0a7f0/1 .event anyedge, v0x55c27add5b30_0, v0x55c27ade0320_0, v0x55c27add8a20_0;
E_0x55c27ad0a7f0 .event/or E_0x55c27ad0a7f0/0, E_0x55c27ad0a7f0/1;
L_0x55c27ade2f90 .part v0x55c27ade2d60_0, 26, 6;
L_0x55c27ade3030 .part v0x55c27ade2d60_0, 0, 6;
L_0x55c27ade3160 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b018;
L_0x55c27adf32c0 .cmp/eq 32, L_0x55c27ade3160, L_0x7fa6a052b060;
L_0x55c27adf3460 .cmp/eq 6, L_0x55c27ade2f90, L_0x7fa6a052b0a8;
L_0x55c27adf3580 .cmp/eq 6, L_0x55c27ade2f90, L_0x7fa6a052b0f0;
L_0x55c27adf3720 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b138;
L_0x55c27adf3860 .cmp/eq 32, L_0x55c27adf3720, L_0x7fa6a052b180;
L_0x55c27adf39f0 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b1c8;
L_0x55c27adf3ae0 .cmp/eq 32, L_0x55c27adf39f0, L_0x7fa6a052b210;
L_0x55c27adf3dd0 .part L_0x55c27ade2f90, 3, 3;
L_0x55c27adf3f00 .cmp/eq 3, L_0x55c27adf3dd0, L_0x7fa6a052b258;
L_0x55c27adf4090 .part L_0x55c27ade2f90, 3, 3;
L_0x55c27adf4130 .cmp/eq 3, L_0x55c27adf4090, L_0x7fa6a052b2a0;
L_0x55c27adf4320 .reduce/nor L_0x55c27adf78f0;
L_0x55c27adf48b0 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b2e8;
L_0x55c27adf49e0 .cmp/eq 32, L_0x55c27adf48b0, L_0x7fa6a052b330;
L_0x55c27adf4b50 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b378;
L_0x55c27adf4ce0 .cmp/eq 32, L_0x55c27adf4b50, L_0x7fa6a052b3c0;
L_0x55c27adf4e50 .part v0x55c27ade2d60_0, 20, 1;
L_0x55c27adf4bf0 .concat [ 1 31 0 0], L_0x55c27adf4e50, L_0x7fa6a052b408;
L_0x55c27adf5040 .cmp/eq 32, L_0x55c27adf4bf0, L_0x7fa6a052b450;
L_0x55c27adf5550 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b498;
L_0x55c27adf5750 .cmp/eq 32, L_0x55c27adf5550, L_0x7fa6a052b4e0;
L_0x55c27adf5960 .part v0x55c27ade2d60_0, 0, 6;
L_0x55c27adf5a00 .cmp/eq 6, L_0x55c27adf5960, L_0x7fa6a052b528;
L_0x55c27adf5d80 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b570;
L_0x55c27adf5e70 .cmp/eq 32, L_0x55c27adf5d80, L_0x7fa6a052b5b8;
L_0x55c27adf60a0 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b600;
L_0x55c27adf6190 .cmp/eq 32, L_0x55c27adf60a0, L_0x7fa6a052b648;
L_0x55c27adf6560 .concat [ 6 26 0 0], L_0x55c27ade2f90, L_0x7fa6a052b690;
L_0x55c27adf6650 .cmp/eq 32, L_0x55c27adf6560, L_0x7fa6a052b6d8;
L_0x55c27adf68a0 .part v0x55c27ade2d60_0, 0, 6;
L_0x55c27adf6940 .cmp/eq 6, L_0x55c27adf68a0, L_0x7fa6a052b720;
L_0x55c27adf6ba0 .part v0x55c27ade2d60_0, 0, 6;
L_0x55c27adf6c40 .cmp/eq 6, L_0x55c27adf6ba0, L_0x7fa6a052b768;
L_0x55c27adf6fe0 .part L_0x55c27ade3030, 3, 2;
L_0x55c27adf70d0 .cmp/eq 2, L_0x55c27adf6fe0, L_0x7fa6a052b7b0;
L_0x55c27adf7350 .cmp/eq 6, L_0x55c27ade3030, L_0x7fa6a052b7f8;
L_0x55c27adf7550 .cmp/eq 6, L_0x55c27ade3030, L_0x7fa6a052b840;
L_0x55c27adf79b0 .cmp/eq 6, L_0x55c27ade3030, L_0x7fa6a052b888;
L_0x55c27adf7850 .cmp/eq 6, L_0x55c27ade3030, L_0x7fa6a052b8d0;
L_0x55c27adf7e80 .functor MUXZ 1, L_0x7fa6a052b918, L_0x55c27adf4790, L_0x55c27adfc910, C4<>;
L_0x55c27adf8230 .part v0x55c27ade2d60_0, 21, 5;
L_0x55c27adf8490 .part v0x55c27ade2d60_0, 16, 5;
L_0x55c27adf8580 .part v0x55c27ade2d60_0, 11, 5;
L_0x55c27adf87a0 .part v0x55c27ade2d60_0, 16, 5;
L_0x55c27adf8840 .functor MUXZ 5, L_0x55c27adf87a0, L_0x55c27adf8580, L_0x55c27ad77fa0, C4<>;
L_0x55c27adf8b60 .functor MUXZ 5, L_0x55c27adf8840, L_0x7fa6a052b960, L_0x55c27adf5380, C4<>;
L_0x55c27adf8f40 .arith/sum 32, L_0x55c27adfb7a0, L_0x7fa6a052b9a8;
L_0x55c27adf91f0 .functor MUXZ 32, v0x55c27add6150_0, v0x55c27ade2990_0, L_0x55c27adbc910, C4<>;
L_0x55c27adf9380 .functor MUXZ 32, L_0x55c27adf91f0, v0x55c27add7c30_0, L_0x55c27adf7dc0, C4<>;
L_0x55c27adf96c0 .functor MUXZ 32, L_0x55c27adf9380, v0x55c27add73e0_0, L_0x55c27adf7aa0, C4<>;
L_0x55c27adf9850 .functor MUXZ 32, L_0x55c27adf96c0, L_0x55c27adf8f40, L_0x55c27adf8e00, C4<>;
L_0x55c27adfb7a0 .arith/sum 32, v0x55c27add6d20_0, L_0x7fa6a052bac8;
L_0x55c27adfb9a0 .part v0x55c27ade2d60_0, 0, 16;
L_0x55c27adfbc10 .concat [ 16 2 0 0], L_0x55c27adfb9a0, L_0x7fa6a052bb10;
L_0x55c27adfbd50 .part L_0x55c27adfbc10, 0, 16;
L_0x55c27adfc020 .concat [ 2 16 0 0], L_0x7fa6a052bb58, L_0x55c27adfbd50;
L_0x55c27adfc160 .part L_0x55c27adfc020, 17, 1;
L_0x55c27adfc440 .functor MUXZ 14, L_0x7fa6a052bbe8, L_0x7fa6a052bba0, L_0x55c27adfc160, C4<>;
L_0x55c27adfc5d0 .concat [ 18 14 0 0], L_0x55c27adfc020, L_0x55c27adfc440;
S_0x55c27adb5470 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55c27ada30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55c27add51b0_0 .net *"_ivl_10", 15 0, L_0x55c27adfaea0;  1 drivers
L_0x7fa6a052ba80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c27add52b0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa6a052ba80;  1 drivers
v0x55c27add5390_0 .net *"_ivl_17", 15 0, L_0x55c27adfb110;  1 drivers
v0x55c27add5450_0 .net *"_ivl_5", 0 0, L_0x55c27adfa780;  1 drivers
v0x55c27add5530_0 .net *"_ivl_6", 15 0, L_0x55c27adfa820;  1 drivers
v0x55c27add5660_0 .net *"_ivl_9", 15 0, L_0x55c27adfabf0;  1 drivers
v0x55c27add5740_0 .net "addr_rt", 4 0, L_0x55c27adfb440;  1 drivers
v0x55c27add5820_0 .var "b_flag", 0 0;
v0x55c27add58e0_0 .net "funct", 5 0, L_0x55c27adfa6e0;  1 drivers
v0x55c27add5a50_0 .var "hi", 31 0;
v0x55c27add5b30_0 .net "instructionword", 31 0, v0x55c27ade2d60_0;  alias, 1 drivers
v0x55c27add5c10_0 .var "lo", 31 0;
v0x55c27add5cf0_0 .var "memaddroffset", 31 0;
v0x55c27add5dd0_0 .var "multresult", 63 0;
v0x55c27add5eb0_0 .net "op1", 31 0, L_0x55c27adfa290;  alias, 1 drivers
v0x55c27add5f90_0 .net "op2", 31 0, L_0x55c27adfa3e0;  alias, 1 drivers
v0x55c27add6070_0 .net "opcode", 5 0, L_0x55c27adfa640;  1 drivers
v0x55c27add6150_0 .var "result", 31 0;
v0x55c27add6230_0 .net "shamt", 4 0, L_0x55c27adfb340;  1 drivers
v0x55c27add6310_0 .net/s "sign_op1", 31 0, L_0x55c27adfa290;  alias, 1 drivers
v0x55c27add63d0_0 .net/s "sign_op2", 31 0, L_0x55c27adfa3e0;  alias, 1 drivers
v0x55c27add6470_0 .net "simmediatedata", 31 0, L_0x55c27adfaf80;  1 drivers
v0x55c27add6530_0 .net "simmediatedatas", 31 0, L_0x55c27adfaf80;  alias, 1 drivers
v0x55c27add65f0_0 .net "uimmediatedata", 31 0, L_0x55c27adfb200;  1 drivers
v0x55c27add66b0_0 .net "unsign_op1", 31 0, L_0x55c27adfa290;  alias, 1 drivers
v0x55c27add6770_0 .net "unsign_op2", 31 0, L_0x55c27adfa3e0;  alias, 1 drivers
v0x55c27add6880_0 .var "unsigned_result", 31 0;
E_0x55c27adbfc90/0 .event anyedge, v0x55c27add6070_0, v0x55c27add58e0_0, v0x55c27add5f90_0, v0x55c27add6230_0;
E_0x55c27adbfc90/1 .event anyedge, v0x55c27add5eb0_0, v0x55c27add5dd0_0, v0x55c27add5740_0, v0x55c27add6470_0;
E_0x55c27adbfc90/2 .event anyedge, v0x55c27add65f0_0, v0x55c27add6880_0;
E_0x55c27adbfc90 .event/or E_0x55c27adbfc90/0, E_0x55c27adbfc90/1, E_0x55c27adbfc90/2;
L_0x55c27adfa640 .part v0x55c27ade2d60_0, 26, 6;
L_0x55c27adfa6e0 .part v0x55c27ade2d60_0, 0, 6;
L_0x55c27adfa780 .part v0x55c27ade2d60_0, 15, 1;
LS_0x55c27adfa820_0_0 .concat [ 1 1 1 1], L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780;
LS_0x55c27adfa820_0_4 .concat [ 1 1 1 1], L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780;
LS_0x55c27adfa820_0_8 .concat [ 1 1 1 1], L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780;
LS_0x55c27adfa820_0_12 .concat [ 1 1 1 1], L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780, L_0x55c27adfa780;
L_0x55c27adfa820 .concat [ 4 4 4 4], LS_0x55c27adfa820_0_0, LS_0x55c27adfa820_0_4, LS_0x55c27adfa820_0_8, LS_0x55c27adfa820_0_12;
L_0x55c27adfabf0 .part v0x55c27ade2d60_0, 0, 16;
L_0x55c27adfaea0 .concat [ 16 0 0 0], L_0x55c27adfabf0;
L_0x55c27adfaf80 .concat [ 16 16 0 0], L_0x55c27adfaea0, L_0x55c27adfa820;
L_0x55c27adfb110 .part v0x55c27ade2d60_0, 0, 16;
L_0x55c27adfb200 .concat [ 16 16 0 0], L_0x55c27adfb110, L_0x7fa6a052ba80;
L_0x55c27adfb340 .part v0x55c27ade2d60_0, 6, 5;
L_0x55c27adfb440 .part v0x55c27ade2d60_0, 16, 5;
S_0x55c27add6ab0 .scope module, "cpu_pc" "pc" 6 235, 8 1 0, S_0x55c27ada30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55c27add6c60_0 .net "clk", 0 0, v0x55c27ade2670_0;  alias, 1 drivers
v0x55c27add6d20_0 .var "curr_addr", 31 0;
v0x55c27add6e00_0 .net "enable", 0 0, L_0x55c27adfca90;  alias, 1 drivers
v0x55c27add6ea0_0 .net "next_addr", 31 0, v0x55c27ade15d0_0;  1 drivers
v0x55c27add6f80_0 .net "reset", 0 0, v0x55c27ade2ef0_0;  alias, 1 drivers
S_0x55c27add7130 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55c27ada30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c27add7310_0 .net "clk", 0 0, v0x55c27ade2670_0;  alias, 1 drivers
v0x55c27add73e0_0 .var "data", 31 0;
v0x55c27add74a0_0 .net "data_in", 31 0, v0x55c27add5a50_0;  alias, 1 drivers
v0x55c27add75a0_0 .net "data_out", 31 0, v0x55c27add73e0_0;  alias, 1 drivers
v0x55c27add7660_0 .net "enable", 0 0, L_0x55c27adfb550;  alias, 1 drivers
v0x55c27add7770_0 .net "reset", 0 0, v0x55c27ade2ef0_0;  alias, 1 drivers
S_0x55c27add78c0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55c27ada30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55c27add7b20_0 .net "clk", 0 0, v0x55c27ade2670_0;  alias, 1 drivers
v0x55c27add7c30_0 .var "data", 31 0;
v0x55c27add7d10_0 .net "data_in", 31 0, v0x55c27add5c10_0;  alias, 1 drivers
v0x55c27add7de0_0 .net "data_out", 31 0, v0x55c27add7c30_0;  alias, 1 drivers
v0x55c27add7ea0_0 .net "enable", 0 0, L_0x55c27adfb550;  alias, 1 drivers
v0x55c27add7f90_0 .net "reset", 0 0, v0x55c27ade2ef0_0;  alias, 1 drivers
S_0x55c27add8100 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55c27ada30f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55c27adf8fe0 .functor BUFZ 32, L_0x55c27adf9bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c27adfa050 .functor BUFZ 32, L_0x55c27adf9e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c27add8e80_2 .array/port v0x55c27add8e80, 2;
L_0x55c27adfa160 .functor BUFZ 32, v0x55c27add8e80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c27add8330_0 .net *"_ivl_0", 31 0, L_0x55c27adf9bf0;  1 drivers
v0x55c27add8430_0 .net *"_ivl_10", 6 0, L_0x55c27adf9f10;  1 drivers
L_0x7fa6a052ba38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c27add8510_0 .net *"_ivl_13", 1 0, L_0x7fa6a052ba38;  1 drivers
v0x55c27add85d0_0 .net *"_ivl_2", 6 0, L_0x55c27adf9c90;  1 drivers
L_0x7fa6a052b9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c27add86b0_0 .net *"_ivl_5", 1 0, L_0x7fa6a052b9f0;  1 drivers
v0x55c27add87e0_0 .net *"_ivl_8", 31 0, L_0x55c27adf9e70;  1 drivers
v0x55c27add88c0_0 .net "r_clk", 0 0, v0x55c27ade2670_0;  alias, 1 drivers
v0x55c27add8960_0 .net "r_clk_enable", 0 0, v0x55c27ade2710_0;  alias, 1 drivers
v0x55c27add8a20_0 .net "read_data1", 31 0, L_0x55c27adf8fe0;  alias, 1 drivers
v0x55c27add8b00_0 .net "read_data2", 31 0, L_0x55c27adfa050;  alias, 1 drivers
v0x55c27add8be0_0 .net "read_reg1", 4 0, L_0x55c27adf8230;  alias, 1 drivers
v0x55c27add8cc0_0 .net "read_reg2", 4 0, L_0x55c27adf8490;  alias, 1 drivers
v0x55c27add8da0_0 .net "register_v0", 31 0, L_0x55c27adfa160;  alias, 1 drivers
v0x55c27add8e80 .array "registers", 0 31, 31 0;
v0x55c27add9450_0 .net "reset", 0 0, v0x55c27ade2ef0_0;  alias, 1 drivers
v0x55c27add94f0_0 .net "write_control", 0 0, L_0x55c27adf8cf0;  alias, 1 drivers
v0x55c27add95b0_0 .net "write_data", 31 0, L_0x55c27adf9850;  alias, 1 drivers
v0x55c27add97a0_0 .net "write_reg", 4 0, L_0x55c27adf8b60;  alias, 1 drivers
L_0x55c27adf9bf0 .array/port v0x55c27add8e80, L_0x55c27adf9c90;
L_0x55c27adf9c90 .concat [ 5 2 0 0], L_0x55c27adf8230, L_0x7fa6a052b9f0;
L_0x55c27adf9e70 .array/port v0x55c27add8e80, L_0x55c27adf9f10;
L_0x55c27adf9f10 .concat [ 5 2 0 0], L_0x55c27adf8490, L_0x7fa6a052ba38;
    .scope S_0x55c27add8100;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55c27add8e80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55c27add8100;
T_1 ;
    %wait E_0x55c27ad31e50;
    %load/vec4 v0x55c27add9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c27add8960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55c27add94f0_0;
    %load/vec4 v0x55c27add97a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55c27add95b0_0;
    %load/vec4 v0x55c27add97a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c27add8e80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c27adb5470;
T_2 ;
    %wait E_0x55c27adbfc90;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %load/vec4 v0x55c27add6070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55c27add58e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55c27add63d0_0;
    %ix/getv 4, v0x55c27add6230_0;
    %shiftl 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55c27add63d0_0;
    %ix/getv 4, v0x55c27add6230_0;
    %shiftr 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55c27add63d0_0;
    %ix/getv 4, v0x55c27add6230_0;
    %shiftr/s 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55c27add63d0_0;
    %load/vec4 v0x55c27add66b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55c27add63d0_0;
    %load/vec4 v0x55c27add66b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55c27add63d0_0;
    %load/vec4 v0x55c27add66b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55c27add6310_0;
    %pad/s 64;
    %load/vec4 v0x55c27add63d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55c27add5dd0_0, 0, 64;
    %load/vec4 v0x55c27add5dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c27add5a50_0, 0, 32;
    %load/vec4 v0x55c27add5dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c27add5c10_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55c27add66b0_0;
    %pad/u 64;
    %load/vec4 v0x55c27add6770_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55c27add5dd0_0, 0, 64;
    %load/vec4 v0x55c27add5dd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55c27add5a50_0, 0, 32;
    %load/vec4 v0x55c27add5dd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55c27add5c10_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add63d0_0;
    %mod/s;
    %store/vec4 v0x55c27add5a50_0, 0, 32;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add63d0_0;
    %div/s;
    %store/vec4 v0x55c27add5c10_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %mod;
    %store/vec4 v0x55c27add5a50_0, 0, 32;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %div;
    %store/vec4 v0x55c27add5c10_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55c27add5eb0_0;
    %store/vec4 v0x55c27add5a50_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55c27add5eb0_0;
    %store/vec4 v0x55c27add5c10_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add63d0_0;
    %add;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %add;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %sub;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %and;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %or;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %xor;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %or;
    %inv;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add63d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55c27add5740_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55c27add6310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55c27add6310_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55c27add6310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55c27add6310_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add63d0_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add5f90_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55c27add6310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55c27add6310_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27add5820_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add6530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add65f0_0;
    %and;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add65f0_0;
    %or;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55c27add66b0_0;
    %load/vec4 v0x55c27add65f0_0;
    %xor;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55c27add65f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c27add6880_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55c27add6310_0;
    %load/vec4 v0x55c27add6470_0;
    %add;
    %store/vec4 v0x55c27add5cf0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55c27add6880_0;
    %store/vec4 v0x55c27add6150_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c27add78c0;
T_3 ;
    %wait E_0x55c27ad31e50;
    %load/vec4 v0x55c27add7f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c27add7c30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c27add7ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c27add7d10_0;
    %assign/vec4 v0x55c27add7c30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c27add7130;
T_4 ;
    %wait E_0x55c27ad31e50;
    %load/vec4 v0x55c27add7770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c27add73e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c27add7660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c27add74a0_0;
    %assign/vec4 v0x55c27add73e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c27add6ab0;
T_5 ;
    %wait E_0x55c27ad31e50;
    %load/vec4 v0x55c27add6f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55c27add6d20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c27add6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c27add6ea0_0;
    %assign/vec4 v0x55c27add6d20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c27ada30f0;
T_6 ;
    %wait E_0x55c27ad31e50;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55c27ade2030_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55c27ade01c0_0, v0x55c27addf0c0_0, v0x55c27ade1c10_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55c27ade1900_0, v0x55c27ade1aa0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55c27ade1830_0, v0x55c27ade19d0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55c27ade1cd0_0, v0x55c27ade2160_0, v0x55c27ade1e90_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55c27ade1510_0, v0x55c27ade22d0_0, v0x55c27ade2230_0, v0x55c27ade0620_0, v0x55c27addfe90_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55c27addf7e0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c27ada30f0;
T_7 ;
    %wait E_0x55c27ad0a7f0;
    %load/vec4 v0x55c27addf3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c27addf8d0_0;
    %load/vec4 v0x55c27addf520_0;
    %add;
    %store/vec4 v0x55c27ade15d0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c27ade0280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55c27addf8d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c27ade01c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c27ade15d0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55c27ade0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55c27ade1830_0;
    %store/vec4 v0x55c27ade15d0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55c27addf8d0_0;
    %store/vec4 v0x55c27ade15d0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c27ada30f0;
T_8 ;
    %wait E_0x55c27ad31e50;
    %load/vec4 v0x55c27ade2030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27addf740_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c27addf7e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55c27addf740_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c27ada28f0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27ade2670_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55c27ade2670_0;
    %inv;
    %store/vec4 v0x55c27ade2670_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55c27ada28f0;
T_10 ;
    %fork t_1, S_0x55c27ada2cc0;
    %jmp t_0;
    .scope S_0x55c27ada2cc0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27ade2ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c27ade2710_0, 0, 1;
    %wait E_0x55c27ad31e50;
    %delay 2, 0;
    %wait E_0x55c27ad31e50;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c27ade2ef0_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x55c27add45e0_0, 0, 32;
    %load/vec4 v0x55c27ade2c00_0;
    %load/vec4 v0x55c27add45e0_0;
    %cmp/e;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 74 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55c27add45e0_0, v0x55c27ade2c00_0 {0 0 0};
T_10.1 ;
    %wait E_0x55c27ad31e50;
    %delay 2, 0;
    %load/vec4 v0x55c27add45e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c27add45e0_0, 0, 32;
    %load/vec4 v0x55c27ade2c00_0;
    %load/vec4 v0x55c27add45e0_0;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55c27add45e0_0, v0x55c27ade2c00_0 {0 0 0};
T_10.3 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x55c27add4a90_0, 0, 6;
    %pushi/vec4 2, 0, 26;
    %store/vec4 v0x55c27add4880_0, 0, 26;
    %load/vec4 v0x55c27add4a90_0;
    %load/vec4 v0x55c27add4880_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c27ade2d60_0, 0, 32;
    %load/vec4 v0x55c27add45e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55c27add4d30_0, 0, 32;
    %load/vec4 v0x55c27add45e0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x55c27add4960_0, 0, 32;
    %load/vec4 v0x55c27add4d30_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55c27add4880_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55c27add45e0_0, 0, 32;
    %wait E_0x55c27ad31e50;
    %delay 2, 0;
    %load/vec4 v0x55c27ade2c00_0;
    %load/vec4 v0x55c27add45e0_0;
    %cmp/e;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 92 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55c27add45e0_0, v0x55c27ade2c00_0 {0 0 0};
T_10.5 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55c27add4a90_0, 0, 6;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55c27add4b70_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c27add4c50_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55c27add46e0_0, 0, 16;
    %load/vec4 v0x55c27add4a90_0;
    %load/vec4 v0x55c27add4b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c27add4c50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c27add46e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c27add47c0_0, 0, 32;
    %load/vec4 v0x55c27add47c0_0;
    %store/vec4 v0x55c27ade2d60_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55c27add45e0_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x55c27add45e0_0, 0, 32;
    %wait E_0x55c27ad31e50;
    %delay 2, 0;
    %load/vec4 v0x55c27ade2c00_0;
    %load/vec4 v0x55c27add45e0_0;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x55c27add45e0_0, v0x55c27ade2c00_0 {0 0 0};
T_10.7 ;
    %load/vec4 v0x55c27ade2e00_0;
    %load/vec4 v0x55c27add4960_0;
    %cmp/e;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=%h, actual=%h", v0x55c27add4960_0, v0x55c27ade2e00_0 {0 0 0};
T_10.9 ;
    %end;
    .scope S_0x55c27ada28f0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/jal_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
