Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jun 12 21:08:22 2025
| Host         : rogDesktop running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/feedforward_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[10]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[11]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[12]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[13]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[14]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[15]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[16]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[17]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[18]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 2.129ns (38.079%)  route 3.462ns (61.921%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/colsW2_read_reg_14068_reg[4]/Q
                         net (fo=13, unplaced)        1.015     2.506    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.801 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26/O
                         net (fo=4, unplaced)         0.663     3.464    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338[0]_i_26_n_4
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.984 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17/CO[3]
                         net (fo=1, unplaced)         0.009     3.993    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_17_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.110 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.110    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_9_n_4
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.227 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.227    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_2_n_4
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     4.479 f  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/icmp_ln141_3_reg_338_reg[0]_i_1/CO[2]
                         net (fo=4, unplaced)         0.929     5.408    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/colsW2_read_reg_14068_reg[30]_0[0]
                         LUT6 (Prop_lut6_I2_O)        0.310     5.718 r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U/i_3_fu_56[31]_i_1/O
                         net (fo=30, unplaced)        0.846     6.564    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/flow_control_loop_pipe_sequential_init_U_n_40
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=4378, unset)         0.924    10.924    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_R)       -0.524    10.365    bd_0_i/hls_inst/inst/grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789/i_3_fu_56_reg[19]
  -------------------------------------------------------------------
                         required time                         10.365    
                         arrival time                          -6.564    
  -------------------------------------------------------------------
                         slack                                  3.801    




