- en: <!--yml
  id: totrans-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: 'category: 未分类'
- en: 'date: 2024-05-27 15:03:06'
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 日期：2024-05-27 15:03:06
- en: -->
  id: totrans-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: China planning 1,600-core chips that use an entire wafer — similar to American
    company Cerebras 'wafer-scale' designs | Tom's Hardware
  id: totrans-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: China planning 1,600-core chips that use an entire wafer — similar to American
    company Cerebras 'wafer-scale' designs | Tom's Hardware
- en: 来源：[https://www.tomshardware.com/pc-components/cpus/china-planning-1600-core-chips-that-use-an-entire-wafer-similar-to-american-company-cerebras-wafer-scale-design](https://www.tomshardware.com/pc-components/cpus/china-planning-1600-core-chips-that-use-an-entire-wafer-similar-to-american-company-cerebras-wafer-scale-design)
  id: totrans-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://www.tomshardware.com/pc-components/cpus/china-planning-1600-core-chips-that-use-an-entire-wafer-similar-to-american-company-cerebras-wafer-scale-design](https://www.tomshardware.com/pc-components/cpus/china-planning-1600-core-chips-that-use-an-entire-wafer-similar-to-american-company-cerebras-wafer-scale-design)
- en: Scientists from the Institute of Computing Technology at the Chinese Academy
    of Sciences introduced an advanced 256-core multi-chiplet and have plans to scale
    the design up to 1,600-core chips that employ an entire wafer as one compute device.
  id: totrans-6
  prefs: []
  type: TYPE_NORMAL
  zh: 中国科学院计算技术研究所的科学家们介绍了一种先进的 256 核多芯片组，并计划将设计扩展到使用整个晶圆作为一个计算设备的 1,600 核芯片。
- en: It is getting harder and harder to increase transistor density with every new
    generation of chips, so chipmakers are looking for other ways to increase performance
    of their processors, which includes architectural innovations, larger die sizes,
    multi-chiplet designs, and even wafer-scale chips. The latter has only been [managed
    by Cerebras](https://www.tomshardware.com/news/cerebras-wafer-scale-engine-2-worlds-largest-chip-7nm-850000-cores)
    so far, but it looks like Chinese developers are looking towards them as well.
    Apparently, they have already built a 256-core multi-chiplet design and are exploring
    ways to go wafer-scale, using an entire wafer to build one large chip.
  id: totrans-7
  prefs: []
  type: TYPE_NORMAL
  zh: 随着每一代芯片的推出，提高晶体管密度变得越来越困难，因此芯片制造商正在寻找其他提高处理器性能的方法，其中包括架构创新、更大的芯片尺寸、多芯片设计，甚至是晶圆尺寸的芯片。目前，晶圆尺寸芯片仅由
    Cerebras 完成，但看起来中国开发人员也在向这方面发展。 显然，他们已经建立了一个 256 核多芯片设计，并正在探索实现晶圆尺寸的方法，使用整个晶圆来构建一个大型芯片。
- en: Scientists from the Institute of Computing Technology at the Chinese Ac ademy
    of Sciences introduced an advanced 256-core multi-chiplet compute complex called
    Zhejiang Big Chip in a recent publication in the journal [*Fundamental Research*](https://www.sciencedirect.com/science/article/pii/S2667325823003709),
    as reported by [The Next Platform](https://www.nextplatform.com/2024/01/03/with-big-chip-china-lays-out-aspirations-for-waferscale/).
    The multi-chiplet design consists of 16 chiplets containing 16 RISC-V cores each
    and connected to each other in a conventional symmetric multiprocessor (SMP) manner
    using a network-on-chip so that the chiplets could share memory. Each chiplet
    has multiple die-to-die interfaces to connect to neighbor chiplets over a 2.5D
    interposer and the CAS researchers say that the design is scalable to 100 chiplets,
    or to 1,600 cores.
  id: totrans-8
  prefs: []
  type: TYPE_NORMAL
  zh: 中国科学院计算技术研究所的科学家们在最近的一篇发表于[*Fundamental Research*](https://www.sciencedirect.com/science/article/pii/S2667325823003709)期刊上介绍了一种先进的
    256 核多芯片组计算复杂结构，称为浙江大芯片，报道来源是[The Next Platform](https://www.nextplatform.com/2024/01/03/with-big-chip-china-lays-out-aspirations-for-waferscale/)。
    这种多芯片设计由 16 个每个包含 16 个 RISC-V 核心的芯片组成，并以传统的对称多处理器（SMP）方式相互连接，使用网络芯片使芯片能够共享内存。
    每个芯片都有多个芯片间接口，通过 2.5D 中间层连接到相邻芯片，并且中国科学院研究人员表示，该设计可扩展到 100 个芯片组，或者达到 1,600 个核心。
- en: '(Image credit: Science Direct)'
  id: totrans-9
  prefs: []
  type: TYPE_NORMAL
  zh: '(Image credit: Science Direct)'
- en: Zhejiang chiplets are reportedly made on a 22nm-class process technology, presumably
    by Semiconductor Manufacturing International Corp. (SMIC). We are not sure how
    much power a 1,600-core assembly interconnected using an interposer and made on
    a 22nm production node would consume. As The Next Platform points out, nothing
    stops CAS from producing a 1,600-core wafer-scale chip, which would greatly optimize
    power consumption and performance due to reduced latencies.
  id: totrans-10
  prefs: []
  type: TYPE_NORMAL
  zh: 浙江芯片据报道采用 22nm 类工艺技术制造，预计由中芯国际（SMIC）完成。 我们不确定一个由中间层连接并采用 22nm 制造工艺的 1,600 核装配会消耗多少功率。
    正如 Next Platform 指出的那样，中国科学院可以制造一个 1,600 核晶圆尺寸芯片，这将通过减少延迟大大优化功耗和性能。
- en: The paper explores the limits of lithography and chiplet technology and discusses
    the potential of this new architecture for future computing needs. Multi-chiplet
    designs could be used to build processors for exascale supercomputers, the researchers
    note, something that AMD and Intel do today.
  id: totrans-11
  prefs: []
  type: TYPE_NORMAL
  zh: 该论文探讨了光刻和芯片组技术的极限，并讨论了这种新架构对未来计算需求的潜力。研究人员指出，多芯片组设计可以用于构建百亿亿次超级计算机的处理器，这是今天
    AMD 和 Intel 所做的事情。
- en: '"For the current and future exascale computing, we predict a hierarchical chiplet
    architecture as a powerful and flexible solution," the researchers wrote. “The
    hierarchical-chiplet architecture is designed as many cores and many chiplets
    with hierarchical interconnect. Inside the chiplet, cores are communicated using
    ultra-low-latency interconnect while inter-chiplet are interconnected with low
    latency beneficial from the advanced packaging technology, such that the on-chiplet
    latency and the NUMA effect in such high-scalability system can be minimized."'
  id: totrans-12
  prefs: []
  type: TYPE_NORMAL
  zh: “对于当前和未来的百亿亿次计算，我们预测分层芯片组架构将成为一种强大而灵活的解决方案，” 研究人员写道。“分层芯片组架构设计为许多核心和许多芯片组，具有分层互连。在芯片组内部，核心使用超低延迟互连进行通信，而芯片组间则通过低延迟互连相互连接，从先进的封装技术中获益，以便在这种高可扩展性系统中将芯片组内的延迟和NUMA效应最小化。”
- en: Meanwhile, the CAS researchers propose to use multi-level memory hierarchy for
    such assemblies, which could potentially introduce difficulties with programming
    of such devices.
  id: totrans-13
  prefs: []
  type: TYPE_NORMAL
  zh: 与此同时，中科院的研究人员提出使用多级存储器层次结构进行此类组装，这可能会引入编程此类设备的困难。
- en: Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.
  id: totrans-14
  prefs: []
  type: TYPE_NORMAL
  zh: 获取 Tom's Hardware 最佳新闻和深度评测，直接发送到您的收件箱。
- en: '"The memory hierarchy contains core memory [caches], on-chiplet memory and
    off-chiplet memory," the description reads. "The memory from these three levels
    vary in terms of memory bandwidth, latency, power consumption and cost. In the
    overview of hierarchical-chiplet architecture, multiple cores are connected through
    cross switch and they share a cache. This forms a pod structure and the pod is
    interconnected through the intra-chiplet network. Multiple pods form a chiplet
    and the chiplet is interconnect through the inter-chiplet network and then connects
    to the off-chip(let) memory. Careful design is needed to make full use of such
    hierarchy. Reasonably utilizing the memory bandwidth to balance the workload of
    different computing hierarchy can significantly improve the chiplet system efficiency.
    Properly designing the communication network resource can ensure the chiplet collaboratively
    performing the shared-memory task."'
  id: totrans-15
  prefs: []
  type: TYPE_NORMAL
  zh: “内存层次结构包含核心内存 [高速缓存]、芯片组内存和芯片组外存储器，” 描述中写道。“这三个级别的内存在内存带宽、延迟、功耗和成本方面有所不同。在分层芯片组架构概述中，多个核心通过交叉开关连接，并共享高速缓存。这形成了一个
    pod 结构，而 pod 则通过芯片组内网络相互连接。多个 pod 组成一个芯片组，而芯片组通过芯片组间网络连接，然后连接到芯片组外存储器。需要精心设计才能充分利用这种层次结构。合理利用内存带宽以平衡不同计算层次的工作负载，可以显著提高芯片组系统的效率。正确设计通信网络资源可以确保芯片组共同执行共享内存任务。”
- en: The Big Chip design could also take advantage of such things as optical-electronic
    computing, near-memory computing, and 3D stacked memory. However, the paper stops
    short of providing specific details on the implementation of these technologies
    or addressing the challenges they might pose in the design and construction of
    such complex systems.
  id: totrans-16
  prefs: []
  type: TYPE_NORMAL
  zh: 大芯片设计还可以利用光电子计算、近存储计算和3D堆叠内存等技术。然而，该论文没有具体说明这些技术的实现细节，也没有解决这些复杂系统设计和构建中可能遇到的挑战。
- en: Meanwhile, The Next Platform assumes that CAS has already built its 256-core
    Zhejiang Big Chip multi-chiplet compute complex. From here, the company can explore
    performance of its chiplet design and then make decisions regarding system-in-packages
    with a higher number of cores, different classes of memory, and wafer-scale integration.
  id: totrans-17
  prefs: []
  type: TYPE_NORMAL
  zh: 与此同时，The Next Platform假设中科院已经构建了其256核浙江大芯片多芯片组计算复合体。从这里开始，公司可以探索其芯片组设计的性能，然后根据系统中的核心数量、不同类别的内存和晶圆尺寸集成等因素做出决策。
