

================================================================
== Vivado HLS Report for 'interval_normalizati'
================================================================
* Date:           Wed Mar 26 15:57:06 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIRIn2Features
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     ?|     ?| 2 ~ 7206 |          -|          -|     ?|    no    |
        | + Loop 1.1  |  7200|  7200|        36|          -|          -|   200|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_V = alloca i10"   --->   Operation 43 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %normalized_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %peaks_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buf_buffer = alloca [512 x float], align 4" [FIRIn2Features/FIRIn2Features.cpp:59]   --->   Operation 46 'alloca' 'buf_buffer' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "store i10 0, i10* %tmp_V" [FIRIn2Features/FIRIn2Features.cpp:62]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br label %.backedge" [FIRIn2Features/FIRIn2Features.cpp:62]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.75>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i10P(i10* %peaks_V_V, i32 1)" [FIRIn2Features/FIRIn2Features.cpp:62]   --->   Operation 49 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %2" [FIRIn2Features/FIRIn2Features.cpp:62]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V_load = load i10* %tmp_V" [FIRIn2Features/FIRIn2Features.cpp:71]   --->   Operation 51 'load' 'tmp_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.40ns)   --->   "%tmp_V_6 = call i10 @_ssdm_op_Read.ap_fifo.volatile.i10P(i10* %peaks_V_V)" [FIRIn2Features/FIRIn2Features.cpp:65]   --->   Operation 52 'read' 'tmp_V_6' <Predicate = (tmp)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 53 [1/1] (1.94ns)   --->   "%icmp_ln895 = icmp ugt i10 %tmp_V_6, %tmp_V_load" [FIRIn2Features/FIRIn2Features.cpp:69]   --->   Operation 53 'icmp' 'icmp_ln895' <Predicate = (tmp)> <Delay = 1.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V = zext i10 %tmp_V_6 to i11" [FIRIn2Features/FIRIn2Features.cpp:71]   --->   Operation 54 'zext' 'lhs_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V = zext i10 %tmp_V_load to i11" [FIRIn2Features/FIRIn2Features.cpp:71]   --->   Operation 55 'zext' 'rhs_V' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.41ns)   --->   "%ret_V = sub i11 %lhs_V, %rhs_V" [FIRIn2Features/FIRIn2Features.cpp:71]   --->   Operation 56 'sub' 'ret_V' <Predicate = (tmp)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i11 %ret_V to i12" [FIRIn2Features/FIRIn2Features.cpp:71]   --->   Operation 57 'sext' 'sext_ln71' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %tmp_V_6 to i12" [FIRIn2Features/FIRIn2Features.cpp:75]   --->   Operation 58 'zext' 'zext_ln75' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.48ns)   --->   "%sub_ln75 = sub i11 512, %rhs_V" [FIRIn2Features/FIRIn2Features.cpp:75]   --->   Operation 59 'sub' 'sub_ln75' <Predicate = (tmp)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i11 %sub_ln75 to i12" [FIRIn2Features/FIRIn2Features.cpp:75]   --->   Operation 60 'sext' 'sext_ln75' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%interval_len = add i12 %sext_ln75, %zext_ln75" [FIRIn2Features/FIRIn2Features.cpp:75]   --->   Operation 61 'add' 'interval_len' <Predicate = (tmp)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.59ns)   --->   "%select_ln895 = select i1 %icmp_ln895, i12 %sext_ln71, i12 %interval_len" [FIRIn2Features/FIRIn2Features.cpp:69]   --->   Operation 62 'select' 'select_ln895' <Predicate = (tmp)> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.82ns)   --->   "%icmp_ln79 = icmp sgt i12 %select_ln895, 250" [FIRIn2Features/FIRIn2Features.cpp:79]   --->   Operation 63 'icmp' 'icmp_ln79' <Predicate = (tmp)> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %.backedge.backedge, label %.preheader.preheader" [FIRIn2Features/FIRIn2Features.cpp:79]   --->   Operation 64 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [FIRIn2Features/FIRIn2Features.cpp:99]   --->   Operation 65 'ret' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.08>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i12 %select_ln895 to i32" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 66 'sext' 'sext_ln86' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [4/4] (8.08ns)   --->   "%tmp_8 = sitofp i32 %sext_ln86 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 67 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.08>
ST_4 : Operation 68 [3/4] (8.08ns)   --->   "%tmp_8 = sitofp i32 %sext_ln86 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 68 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 69 [2/4] (8.08ns)   --->   "%tmp_8 = sitofp i32 %sext_ln86 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 69 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.08>
ST_6 : Operation 70 [1/4] (8.08ns)   --->   "%tmp_8 = sitofp i32 %sext_ln86 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 70 'sitofp' 'tmp_8' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i10 %tmp_V_load to i32" [FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 71 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.46ns)   --->   "br label %.preheader" [FIRIn2Features/FIRIn2Features.cpp:85]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.46>

State 7 <SV = 6> <Delay = 8.08>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ %i, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 73 'phi' 'i_0' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %i_0 to i32" [FIRIn2Features/FIRIn2Features.cpp:85]   --->   Operation 74 'zext' 'zext_ln85' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.31ns)   --->   "%icmp_ln85 = icmp eq i8 %i_0, -56" [FIRIn2Features/FIRIn2Features.cpp:85]   --->   Operation 75 'icmp' 'icmp_ln85' <Predicate = (!icmp_ln79)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 200, i64 200, i64 200)"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (1.30ns)   --->   "%i = add i8 %i_0, 1" [FIRIn2Features/FIRIn2Features.cpp:85]   --->   Operation 77 'add' 'i' <Predicate = (!icmp_ln79)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln85, label %.backedge.loopexit, label %1" [FIRIn2Features/FIRIn2Features.cpp:85]   --->   Operation 78 'br' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 79 [4/4] (8.08ns)   --->   "%tmp_9 = sitofp i32 %zext_ln85 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 79 'sitofp' 'tmp_9' <Predicate = (!icmp_ln79 & !icmp_ln85)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.46ns)   --->   "store i10 %tmp_V_6, i10* %tmp_V" [FIRIn2Features/FIRIn2Features.cpp:65]   --->   Operation 80 'store' <Predicate = (!icmp_ln79 & icmp_ln85)> <Delay = 0.46>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 81 'br' <Predicate = (!icmp_ln79 & icmp_ln85)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 82 'br' <Predicate = (icmp_ln85) | (icmp_ln79)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.08>
ST_8 : Operation 83 [3/4] (8.08ns)   --->   "%tmp_9 = sitofp i32 %zext_ln85 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 83 'sitofp' 'tmp_9' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.08>
ST_9 : Operation 84 [2/4] (8.08ns)   --->   "%tmp_9 = sitofp i32 %zext_ln85 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 84 'sitofp' 'tmp_9' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.08>
ST_10 : Operation 85 [1/4] (8.08ns)   --->   "%tmp_9 = sitofp i32 %zext_ln85 to float" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 85 'sitofp' 'tmp_9' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.43>
ST_11 : Operation 86 [3/3] (8.43ns)   --->   "%tmp_s = fmul float %tmp_8, %tmp_9" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 86 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.43>
ST_12 : Operation 87 [2/3] (8.43ns)   --->   "%tmp_s = fmul float %tmp_8, %tmp_9" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 87 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.43>
ST_13 : Operation 88 [1/3] (8.43ns)   --->   "%tmp_s = fmul float %tmp_8, %tmp_9" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 88 'fmul' 'tmp_s' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.19>
ST_14 : Operation 89 [12/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 89 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.19>
ST_15 : Operation 90 [11/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 90 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.19>
ST_16 : Operation 91 [10/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 91 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.19>
ST_17 : Operation 92 [9/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 92 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.19>
ST_18 : Operation 93 [8/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 93 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.19>
ST_19 : Operation 94 [7/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 94 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.19>
ST_20 : Operation 95 [6/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 95 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.19>
ST_21 : Operation 96 [5/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 96 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.19>
ST_22 : Operation 97 [4/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 97 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.19>
ST_23 : Operation 98 [3/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 98 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.19>
ST_24 : Operation 99 [2/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 99 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.19>
ST_25 : Operation 100 [1/12] (7.19ns)   --->   "%pos = fdiv float %tmp_s, 2.000000e+02" [FIRIn2Features/FIRIn2Features.cpp:86]   --->   Operation 100 'fdiv' 'pos' <Predicate = true> <Delay = 7.19> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 7.19> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.59>
ST_26 : Operation 101 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %pos to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 101 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 102 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_V_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:317->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 103 'partselect' 'tmp_V_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_V_8 = trunc i32 %p_Val2_s to i23" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:318->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 104 'trunc' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_8, i1 false)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 105 'bitconcatenate' 'mantissa_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln682 = zext i25 %mantissa_V to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 106 'zext' 'zext_ln682' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln339 = zext i8 %tmp_V_7 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 107 'zext' 'zext_ln339' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 108 [1/1] (1.30ns)   --->   "%add_ln339 = add i9 -127, %zext_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 108 'add' 'add_ln339' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 109 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (1.30ns)   --->   "%sub_ln1311 = sub i8 127, %tmp_V_7" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 110 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311 to i9" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 111 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 112 [1/1] (0.72ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 112 'select' 'ush' <Predicate = true> <Delay = 0.72> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_1 = sext i9 %ush to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 113 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sext_ln1311_2 = sext i9 %ush to i25" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 114 'sext' 'sext_ln1311_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i79" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 115 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V = lshr i25 %mantissa_V, %sext_ln1311_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 116 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%r_V_1 = shl i79 %zext_ln682, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 117 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 118 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%zext_ln662 = zext i1 %tmp_13 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 119 'zext' 'zext_ln662' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_2 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 120 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 121 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 121 'select' 'p_Val2_5' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 122 [1/1] (1.89ns)   --->   "%result_V_1 = sub i32 0, %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 122 'sub' 'result_V_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (0.70ns)   --->   "%p_Val2_6 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_5" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 123 'select' 'p_Val2_6' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.08>
ST_27 : Operation 124 [1/1] (1.89ns)   --->   "%idx_0 = add i32 %zext_ln87, %p_Val2_6" [FIRIn2Features/FIRIn2Features.cpp:87]   --->   Operation 124 'add' 'idx_0' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 125 [4/4] (8.08ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 125 'sitofp' 'tmp_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.08>
ST_28 : Operation 126 [1/1] (1.89ns)   --->   "%idx_1 = add nsw i32 1, %idx_0" [FIRIn2Features/FIRIn2Features.cpp:88]   --->   Operation 126 'add' 'idx_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i32 %idx_0 to i33" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 127 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 128 [1/1] (1.89ns)   --->   "%ret_V_4 = sub i33 512, %rhs_V_1" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 128 'sub' 'ret_V_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %ret_V_4, i32 32)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 129 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln1372 = trunc i33 %ret_V_4 to i9" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 130 'trunc' 'trunc_ln1372' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1372_2 = trunc i33 %ret_V_4 to i9" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 131 'trunc' 'trunc_ln1372_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 132 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i32 %idx_1 to i33" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 132 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 133 [1/1] (1.89ns)   --->   "%ret_V_6 = sub i33 512, %rhs_V_2" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 133 'sub' 'ret_V_6' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %ret_V_6, i32 32)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 134 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln1372_3 = trunc i33 %ret_V_6 to i9" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 135 'trunc' 'trunc_ln1372_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln1372_4 = trunc i33 %ret_V_6 to i9" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 136 'trunc' 'trunc_ln1372_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [3/4] (8.08ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 137 'sitofp' 'tmp_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.08>
ST_29 : Operation 138 [1/1] (1.36ns)   --->   "%sub_ln1372 = sub i9 0, %trunc_ln1372_2" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 138 'sub' 'sub_ln1372' <Predicate = (tmp_14)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 0, i9 %sub_ln1372)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 139 'bitconcatenate' 'tmp_15' <Predicate = (tmp_14)> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (1.89ns)   --->   "%sub_ln1372_2 = sub i32 0, %tmp_15" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 140 'sub' 'sub_ln1372_2' <Predicate = (tmp_14)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 0, i9 %trunc_ln1372)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 141 'bitconcatenate' 'tmp_6' <Predicate = (!tmp_14)> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (0.70ns)   --->   "%ret_V_5 = select i1 %tmp_14, i32 %sub_ln1372_2, i32 %tmp_6" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 142 'select' 'ret_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i32 %ret_V_5 to i64" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 143 'sext' 'sext_ln544' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%buf_buffer_addr = getelementptr [512 x float]* %buf_buffer, i64 0, i64 %sext_ln544" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 144 'getelementptr' 'buf_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [2/2] (2.77ns)   --->   "%v0 = load float* %buf_buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 145 'load' 'v0' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 146 [1/1] (1.36ns)   --->   "%sub_ln1372_3 = sub i9 0, %trunc_ln1372_4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 146 'sub' 'sub_ln1372_3' <Predicate = (tmp_16)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_17 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 0, i9 %sub_ln1372_3)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 147 'bitconcatenate' 'tmp_17' <Predicate = (tmp_16)> <Delay = 0.00>
ST_29 : Operation 148 [1/1] (1.89ns)   --->   "%sub_ln1372_4 = sub i32 0, %tmp_17" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 148 'sub' 'sub_ln1372_4' <Predicate = (tmp_16)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i23.i9(i23 0, i9 %trunc_ln1372_3)" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 149 'bitconcatenate' 'tmp_7' <Predicate = (!tmp_16)> <Delay = 0.00>
ST_29 : Operation 150 [1/1] (0.70ns)   --->   "%ret_V_7 = select i1 %tmp_16, i32 %sub_ln1372_4, i32 %tmp_7" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 150 'select' 'ret_V_7' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln544_1 = sext i32 %ret_V_7 to i64" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 151 'sext' 'sext_ln544_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 152 [1/1] (0.00ns)   --->   "%buf_buffer_addr_3 = getelementptr [512 x float]* %buf_buffer, i64 0, i64 %sext_ln544_1" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 152 'getelementptr' 'buf_buffer_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 153 [2/2] (2.77ns)   --->   "%v1 = load float* %buf_buffer_addr_3, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 153 'load' 'v1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_29 : Operation 154 [2/4] (8.08ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 154 'sitofp' 'tmp_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.08>
ST_30 : Operation 155 [1/2] (2.77ns)   --->   "%v0 = load float* %buf_buffer_addr, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:90]   --->   Operation 155 'load' 'v0' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 156 [1/2] (2.77ns)   --->   "%v1 = load float* %buf_buffer_addr_3, align 4" [FIRIn2Features/FIRIn2Features.cpp:21->FIRIn2Features/FIRIn2Features.cpp:91]   --->   Operation 156 'load' 'v1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_30 : Operation 157 [1/4] (8.08ns)   --->   "%tmp_3 = sitofp i32 %p_Val2_6 to float" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 157 'sitofp' 'tmp_3' <Predicate = true> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.58>
ST_31 : Operation 158 [4/4] (8.58ns)   --->   "%tmp_1 = fsub float %v1, %v0" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 158 'fsub' 'tmp_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 159 [4/4] (8.58ns)   --->   "%tmp_4 = fsub float %pos, %tmp_3" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 159 'fsub' 'tmp_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.58>
ST_32 : Operation 160 [3/4] (8.58ns)   --->   "%tmp_1 = fsub float %v1, %v0" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 160 'fsub' 'tmp_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 161 [3/4] (8.58ns)   --->   "%tmp_4 = fsub float %pos, %tmp_3" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 161 'fsub' 'tmp_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.58>
ST_33 : Operation 162 [2/4] (8.58ns)   --->   "%tmp_1 = fsub float %v1, %v0" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 162 'fsub' 'tmp_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 163 [2/4] (8.58ns)   --->   "%tmp_4 = fsub float %pos, %tmp_3" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 163 'fsub' 'tmp_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.58>
ST_34 : Operation 164 [1/4] (8.58ns)   --->   "%tmp_1 = fsub float %v1, %v0" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 164 'fsub' 'tmp_1' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 165 [1/4] (8.58ns)   --->   "%tmp_4 = fsub float %pos, %tmp_3" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 165 'fsub' 'tmp_4' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.43>
ST_35 : Operation 166 [3/3] (8.43ns)   --->   "%tmp_5 = fmul float %tmp_1, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 166 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.43>
ST_36 : Operation 167 [2/3] (8.43ns)   --->   "%tmp_5 = fmul float %tmp_1, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 167 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.43>
ST_37 : Operation 168 [1/3] (8.43ns)   --->   "%tmp_5 = fmul float %tmp_1, %tmp_4" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 168 'fmul' 'tmp_5' <Predicate = true> <Delay = 8.43> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.43> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.58>
ST_38 : Operation 169 [4/4] (8.58ns)   --->   "%interp_val = fadd float %v0, %tmp_5" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 169 'fadd' 'interp_val' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.58>
ST_39 : Operation 170 [3/4] (8.58ns)   --->   "%interp_val = fadd float %v0, %tmp_5" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 170 'fadd' 'interp_val' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.58>
ST_40 : Operation 171 [2/4] (8.58ns)   --->   "%interp_val = fadd float %v0, %tmp_5" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 171 'fadd' 'interp_val' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.58>
ST_41 : Operation 172 [1/4] (8.58ns)   --->   "%interp_val = fadd float %v0, %tmp_5" [FIRIn2Features/FIRIn2Features.cpp:92]   --->   Operation 172 'fadd' 'interp_val' <Predicate = true> <Delay = 8.58> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 8.58> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.40>
ST_42 : Operation 173 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %normalized_out_V, float %interp_val)" [FIRIn2Features/FIRIn2Features.cpp:94]   --->   Operation 173 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_42 : Operation 174 [1/1] (0.00ns)   --->   "br label %.preheader" [FIRIn2Features/FIRIn2Features.cpp:85]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	'alloca' operation ('tmp.V') [3]  (0 ns)
	'store' operation ('store_ln62', FIRIn2Features/FIRIn2Features.cpp:62) of constant 0 on local variable 'tmp.V' [7]  (0.466 ns)

 <State 2>: 7.75ns
The critical path consists of the following:
	fifo read on port 'peaks_V_V' (FIRIn2Features/FIRIn2Features.cpp:65) [14]  (3.4 ns)
	'icmp' operation ('icmp_ln895', FIRIn2Features/FIRIn2Features.cpp:69) [15]  (1.94 ns)
	'select' operation ('select_ln895', FIRIn2Features/FIRIn2Features.cpp:69) [24]  (0.59 ns)
	'icmp' operation ('icmp_ln79', FIRIn2Features/FIRIn2Features.cpp:79) [25]  (1.82 ns)

 <State 3>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:86) [29]  (8.08 ns)

 <State 4>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:86) [29]  (8.08 ns)

 <State 5>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:86) [29]  (8.08 ns)

 <State 6>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_8', FIRIn2Features/FIRIn2Features.cpp:86) [29]  (8.08 ns)

 <State 7>: 8.08ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', FIRIn2Features/FIRIn2Features.cpp:85) [33]  (0 ns)
	'sitofp' operation ('tmp_9', FIRIn2Features/FIRIn2Features.cpp:86) [40]  (8.08 ns)

 <State 8>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', FIRIn2Features/FIRIn2Features.cpp:86) [40]  (8.08 ns)

 <State 9>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', FIRIn2Features/FIRIn2Features.cpp:86) [40]  (8.08 ns)

 <State 10>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_9', FIRIn2Features/FIRIn2Features.cpp:86) [40]  (8.08 ns)

 <State 11>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:86) [41]  (8.43 ns)

 <State 12>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:86) [41]  (8.43 ns)

 <State 13>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', FIRIn2Features/FIRIn2Features.cpp:86) [41]  (8.43 ns)

 <State 14>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 15>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 16>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 17>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 18>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 19>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 20>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 21>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 22>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 23>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 24>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 25>: 7.2ns
The critical path consists of the following:
	'fdiv' operation ('pos', FIRIn2Features/FIRIn2Features.cpp:86) [42]  (7.2 ns)

 <State 26>: 7.6ns
The critical path consists of the following:
	'add' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:339->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87) [50]  (1.31 ns)
	'select' operation ('sh', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87) [54]  (0.722 ns)
	'shl' operation ('r.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87) [59]  (0 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87) [63]  (2.97 ns)
	'sub' operation ('result.V', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87) [64]  (1.9 ns)
	'select' operation ('__Val2__', r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51->FIRIn2Features/FIRIn2Features.cpp:87) [65]  (0.705 ns)

 <State 27>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:92) [95]  (8.08 ns)

 <State 28>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:92) [95]  (8.08 ns)

 <State 29>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:92) [95]  (8.08 ns)

 <State 30>: 8.08ns
The critical path consists of the following:
	'sitofp' operation ('tmp_3', FIRIn2Features/FIRIn2Features.cpp:92) [95]  (8.08 ns)

 <State 31>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:92) [94]  (8.59 ns)

 <State 32>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:92) [94]  (8.59 ns)

 <State 33>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:92) [94]  (8.59 ns)

 <State 34>: 8.59ns
The critical path consists of the following:
	'fsub' operation ('tmp_1', FIRIn2Features/FIRIn2Features.cpp:92) [94]  (8.59 ns)

 <State 35>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', FIRIn2Features/FIRIn2Features.cpp:92) [97]  (8.43 ns)

 <State 36>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', FIRIn2Features/FIRIn2Features.cpp:92) [97]  (8.43 ns)

 <State 37>: 8.43ns
The critical path consists of the following:
	'fmul' operation ('tmp_5', FIRIn2Features/FIRIn2Features.cpp:92) [97]  (8.43 ns)

 <State 38>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('interp_val', FIRIn2Features/FIRIn2Features.cpp:92) [98]  (8.59 ns)

 <State 39>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('interp_val', FIRIn2Features/FIRIn2Features.cpp:92) [98]  (8.59 ns)

 <State 40>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('interp_val', FIRIn2Features/FIRIn2Features.cpp:92) [98]  (8.59 ns)

 <State 41>: 8.59ns
The critical path consists of the following:
	'fadd' operation ('interp_val', FIRIn2Features/FIRIn2Features.cpp:92) [98]  (8.59 ns)

 <State 42>: 3.4ns
The critical path consists of the following:
	fifo write on port 'normalized_out_V' (FIRIn2Features/FIRIn2Features.cpp:94) [99]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
