{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 10:08:01 2022 " "Info: Processing started: Mon Aug 22 10:08:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off celula -c celula " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off celula -c celula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compararigualdade.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file compararigualdade.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompararIgualdade " "Info: Found entity 1: CompararIgualdade" {  } { { "CompararIgualdade.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CompararIgualdade.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "celula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file celula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celula " "Info: Found entity 1: celula" {  } { { "celula.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/celula.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compsinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file compsinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 COMPSINAL " "Info: Found entity 1: COMPSINAL" {  } { { "COMPSINAL.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/COMPSINAL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormaior.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadormaior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMaior " "Info: Found entity 1: ComparadorMaior" {  } { { "ComparadorMaior.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ComparadorMaior.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadormenor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadormenor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorMenor " "Info: Found entity 1: ComparadorMenor" {  } { { "ComparadorMenor.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ComparadorMenor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparadorcompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComparadorCompleto " "Info: Found entity 1: ComparadorCompleto" {  } { { "ComparadorCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ComparadorCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoand.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file circuitoand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoAND " "Info: Found entity 1: CircuitoAND" {  } { { "CircuitoAND.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoAND.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitoxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file circuitoxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoXOR " "Info: Found entity 1: CircuitoXOR" {  } { { "CircuitoXOR.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoXOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Complemento2 " "Info: Found entity 1: Complemento2" {  } { { "Complemento2.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Complemento2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadormagnitude.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadormagnitude.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somadorMagnitude " "Info: Found entity 1: somadorMagnitude" {  } { { "somadorMagnitude.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/somadorMagnitude.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compararmagnitude.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file compararmagnitude.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompararMagnitude " "Info: Found entity 1: CompararMagnitude" {  } { { "CompararMagnitude.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CompararMagnitude.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compararmagnitudeigual.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file compararmagnitudeigual.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompararMagnitudeIgual " "Info: Found entity 1: CompararMagnitudeIgual" {  } { { "CompararMagnitudeIgual.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CompararMagnitudeIgual.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Info: Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletorsinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file seletorsinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletorSinal " "Info: Found entity 1: seletorSinal" {  } { { "seletorSinal.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/seletorSinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substrator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file substrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Substrator " "Info: Found entity 1: Substrator" {  } { { "Substrator.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Substrator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somafinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file somafinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SomaFinal " "Info: Found entity 1: SomaFinal" {  } { { "SomaFinal.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomaFinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificasinal.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file verificasinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VerificaSinal " "Info: Found entity 1: VerificaSinal" {  } { { "VerificaSinal.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/VerificaSinal.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verificasinal2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file verificasinal2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VerificaSinal2 " "Info: Found entity 1: VerificaSinal2" {  } { { "VerificaSinal2.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/VerificaSinal2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comparador1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparador1Bit " "Info: Found entity 1: Comparador1Bit" {  } { { "Comparador1Bit.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Comparador1Bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX5Bits " "Info: Found entity 1: MUX5Bits" {  } { { "MUX5Bits.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/MUX5Bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux1Bit " "Info: Found entity 1: mux1Bit" {  } { { "mux1Bit.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/mux1Bit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "invertersinalb.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file invertersinalb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InverterSinalB " "Info: Found entity 1: InverterSinalB" {  } { { "InverterSinalB.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/InverterSinalB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compararmagnitudemaior.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file compararmagnitudemaior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CompararMagnitudeMaior " "Info: Found entity 1: CompararMagnitudeMaior" {  } { { "CompararMagnitudeMaior.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CompararMagnitudeMaior.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block2 " "Info: Found entity 1: Block2" {  } { { "Block2.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Block2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod " "Info: Found entity 1: decod" {  } { { "decod.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/decod.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TESTE " "Info: Found entity 1: TESTE" {  } { { "TESTE.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/TESTE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayverifica.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file displayverifica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayVerifica " "Info: Found entity 1: DisplayVerifica" {  } { { "DisplayVerifica.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/DisplayVerifica.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODIFICADOR " "Info: Found entity 1: DECODIFICADOR" {  } { { "DECODIFICADOR.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/DECODIFICADOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuitocompleto.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file circuitocompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CircuitoCompleto " "Info: Found entity 1: CircuitoCompleto" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorentrada.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificadorentrada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorEntrada " "Info: Found entity 1: DecodificadorEntrada" {  } { { "DecodificadorEntrada.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/DecodificadorEntrada.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CircuitoCompleto " "Info: Elaborating entity \"CircuitoCompleto\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:inst " "Info: Elaborating entity \"ULA\" for hierarchy \"ULA:inst\"" {  } { { "CircuitoCompleto.bdf" "inst" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 160 344 480 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1Bit ULA:inst\|mux1Bit:inst17 " "Info: Elaborating entity \"mux1Bit\" for hierarchy \"ULA:inst\|mux1Bit:inst17\"" {  } { { "ULA.bdf" "inst17" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 584 528 656 712 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparadorMaior ULA:inst\|ComparadorMaior:inst22 " "Info: Elaborating entity \"ComparadorMaior\" for hierarchy \"ULA:inst\|ComparadorMaior:inst22\"" {  } { { "ULA.bdf" "inst22" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 504 264 408 600 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPSINAL ULA:inst\|ComparadorMaior:inst22\|COMPSINAL:inst1 " "Info: Elaborating entity \"COMPSINAL\" for hierarchy \"ULA:inst\|ComparadorMaior:inst22\|COMPSINAL:inst1\"" {  } { { "ComparadorMaior.bdf" "inst1" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ComparadorMaior.bdf" { { 112 176 304 208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador1Bit ULA:inst\|ComparadorMaior:inst22\|Comparador1Bit:inst8 " "Info: Elaborating entity \"Comparador1Bit\" for hierarchy \"ULA:inst\|ComparadorMaior:inst22\|Comparador1Bit:inst8\"" {  } { { "ComparadorMaior.bdf" "inst8" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ComparadorMaior.bdf" { { 152 360 456 248 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Warning: Primitive \"NOT\" of instance \"inst\" not used" {  } { { "Comparador1Bit.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Comparador1Bit.bdf" { { -1608 3016 3048 -1560 "inst" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompararIgualdade ULA:inst\|ComparadorMaior:inst22\|CompararIgualdade:inst2 " "Info: Elaborating entity \"CompararIgualdade\" for hierarchy \"ULA:inst\|ComparadorMaior:inst22\|CompararIgualdade:inst2\"" {  } { { "ComparadorMaior.bdf" "inst2" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ComparadorMaior.bdf" { { 272 72 216 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparadorMenor ULA:inst\|ComparadorMenor:inst19 " "Info: Elaborating entity \"ComparadorMenor\" for hierarchy \"ULA:inst\|ComparadorMenor:inst19\"" {  } { { "ULA.bdf" "inst19" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 728 264 416 824 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5Bits ULA:inst\|MUX5Bits:inst6 " "Info: Elaborating entity \"MUX5Bits\" for hierarchy \"ULA:inst\|MUX5Bits:inst6\"" {  } { { "ULA.bdf" "inst6" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 72 520 736 232 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoAND ULA:inst\|CircuitoAND:inst5 " "Info: Elaborating entity \"CircuitoAND\" for hierarchy \"ULA:inst\|CircuitoAND:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 392 272 408 488 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complemento2 ULA:inst\|Complemento2:inst2 " "Info: Elaborating entity \"Complemento2\" for hierarchy \"ULA:inst\|Complemento2:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 56 272 408 152 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "celula ULA:inst\|Complemento2:inst2\|celula:inst12 " "Info: Elaborating entity \"celula\" for hierarchy \"ULA:inst\|Complemento2:inst2\|celula:inst12\"" {  } { { "Complemento2.bdf" "inst12" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Complemento2.bdf" { { 80 416 512 176 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto ULA:inst\|SomadorCompleto:inst " "Info: Elaborating entity \"SomadorCompleto\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { -48 272 408 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomaFinal ULA:inst\|SomadorCompleto:inst\|SomaFinal:inst3 " "Info: Elaborating entity \"SomaFinal\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|SomaFinal:inst3\"" {  } { { "SomadorCompleto.bdf" "inst3" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { { 240 1232 1360 336 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst4 " "Warning: Block or symbol \"AND2\" of instance \"inst4\" overlaps another block or symbol" {  } { { "SomaFinal.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomaFinal.bdf" { { 80 592 656 128 "inst4" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerificaSinal2 ULA:inst\|SomadorCompleto:inst\|VerificaSinal2:inst7 " "Info: Elaborating entity \"VerificaSinal2\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|VerificaSinal2:inst7\"" {  } { { "SomadorCompleto.bdf" "inst7" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { { 240 1040 1176 336 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletorSinal ULA:inst\|SomadorCompleto:inst\|VerificaSinal2:inst7\|seletorSinal:inst " "Info: Elaborating entity \"seletorSinal\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|VerificaSinal2:inst7\|seletorSinal:inst\"" {  } { { "VerificaSinal2.bdf" "inst" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/VerificaSinal2.bdf" { { 152 856 952 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompararMagnitudeMaior ULA:inst\|SomadorCompleto:inst\|CompararMagnitudeMaior:inst " "Info: Elaborating entity \"CompararMagnitudeMaior\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|CompararMagnitudeMaior:inst\"" {  } { { "SomadorCompleto.bdf" "inst" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { { 88 328 472 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CompararMagnitudeIgual ULA:inst\|SomadorCompleto:inst\|CompararMagnitudeIgual:inst4 " "Info: Elaborating entity \"CompararMagnitudeIgual\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|CompararMagnitudeIgual:inst4\"" {  } { { "SomadorCompleto.bdf" "inst4" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { { 208 328 472 304 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorMagnitude ULA:inst\|SomadorCompleto:inst\|somadorMagnitude:inst5 " "Info: Elaborating entity \"somadorMagnitude\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|somadorMagnitude:inst5\"" {  } { { "SomadorCompleto.bdf" "inst5" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { { 328 728 864 456 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VerificaSinal ULA:inst\|SomadorCompleto:inst\|VerificaSinal:inst1 " "Info: Elaborating entity \"VerificaSinal\" for hierarchy \"ULA:inst\|SomadorCompleto:inst\|VerificaSinal:inst1\"" {  } { { "SomadorCompleto.bdf" "inst1" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/SomadorCompleto.bdf" { { 296 528 664 392 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Substrator ULA:inst\|Substrator:inst9 " "Info: Elaborating entity \"Substrator\" for hierarchy \"ULA:inst\|Substrator:inst9\"" {  } { { "ULA.bdf" "inst9" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 168 272 400 264 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InverterSinalB ULA:inst\|Substrator:inst9\|InverterSinalB:inst3 " "Info: Elaborating entity \"InverterSinalB\" for hierarchy \"ULA:inst\|Substrator:inst9\|InverterSinalB:inst3\"" {  } { { "Substrator.bdf" "inst3" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/Substrator.bdf" { { 368 336 432 496 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoXOR ULA:inst\|CircuitoXOR:inst8 " "Info: Elaborating entity \"CircuitoXOR\" for hierarchy \"ULA:inst\|CircuitoXOR:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/ULA.bdf" { { 280 272 408 376 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorEntrada DecodificadorEntrada:inst11 " "Info: Elaborating entity \"DecodificadorEntrada\" for hierarchy \"DecodificadorEntrada:inst11\"" {  } { { "CircuitoCompleto.bdf" "inst11" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -152 232 328 136 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODIFICADOR DECODIFICADOR:inst4 " "Info: Elaborating entity \"DECODIFICADOR\" for hierarchy \"DECODIFICADOR:inst4\"" {  } { { "CircuitoCompleto.bdf" "inst4" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 248 824 920 536 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayVerifica DisplayVerifica:inst1 " "Info: Elaborating entity \"DisplayVerifica\" for hierarchy \"DisplayVerifica:inst1\"" {  } { { "CircuitoCompleto.bdf" "inst1" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 248 656 784 344 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name VCC " "Warning (13410): Pin \"pin_name\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -128 328 504 -112 "pin_name" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name12 VCC " "Warning (13410): Pin \"pin_name12\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -80 328 504 -64 "pin_name12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name13 VCC " "Warning (13410): Pin \"pin_name13\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -64 328 504 -48 "pin_name13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name14 VCC " "Warning (13410): Pin \"pin_name14\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -48 328 504 -32 "pin_name14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name15 VCC " "Warning (13410): Pin \"pin_name15\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -32 328 504 -16 "pin_name15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name23 VCC " "Warning (13410): Pin \"pin_name23\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 352 328 504 368 "pin_name23" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name26 VCC " "Warning (13410): Pin \"pin_name26\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 400 328 504 416 "pin_name26" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name27 VCC " "Warning (13410): Pin \"pin_name27\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 416 328 504 432 "pin_name27" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name28 VCC " "Warning (13410): Pin \"pin_name28\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 432 328 504 448 "pin_name28" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name29 VCC " "Warning (13410): Pin \"pin_name29\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 448 328 504 464 "pin_name29" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "pin_name42 VCC " "Warning (13410): Pin \"pin_name42\" is stuck at VCC" {  } { { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 352 920 1096 368 "pin_name42" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "197 " "Info: Implemented 197 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Info: Implemented 134 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 10:08:04 2022 " "Info: Processing ended: Mon Aug 22 10:08:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 10:08:04 2022 " "Info: Processing started: Mon Aug 22 10:08:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off celula -c celula " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off celula -c celula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "celula EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"celula\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 462 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 466 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "63 63 " "Critical Warning: No exact pin location assignment(s) for 63 pins of 63 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sinal " "Info: Pin sinal not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { sinal } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 96 712 888 112 "sinal" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "status " "Info: Pin status not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { status } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 376 608 784 392 "status" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { status } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name " "Info: Pin pin_name not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -128 328 504 -112 "pin_name" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name10 " "Info: Pin pin_name10 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name10 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -112 328 504 -96 "pin_name10" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name11 " "Info: Pin pin_name11 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name11 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -96 328 504 -80 "pin_name11" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name12 " "Info: Pin pin_name12 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name12 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -80 328 504 -64 "pin_name12" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name13 " "Info: Pin pin_name13 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name13 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -64 328 504 -48 "pin_name13" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name14 " "Info: Pin pin_name14 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name14 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -48 328 504 -32 "pin_name14" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name15 " "Info: Pin pin_name15 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name15 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -32 328 504 -16 "pin_name15" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name16 " "Info: Pin pin_name16 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name16 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { -16 328 504 0 "pin_name16" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name17 " "Info: Pin pin_name17 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name17 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 0 328 504 16 "pin_name17" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name18 " "Info: Pin pin_name18 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name18 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 16 328 504 32 "pin_name18" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name19 " "Info: Pin pin_name19 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name19 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 32 328 504 48 "pin_name19" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name20 " "Info: Pin pin_name20 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name20 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 48 328 504 64 "pin_name20" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name21 " "Info: Pin pin_name21 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name21 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 64 328 504 80 "pin_name21" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name22 " "Info: Pin pin_name22 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name22 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 80 328 504 96 "pin_name22" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name23 " "Info: Pin pin_name23 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name23 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 352 328 504 368 "pin_name23" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name24 " "Info: Pin pin_name24 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name24 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 368 328 504 384 "pin_name24" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name24 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name25 " "Info: Pin pin_name25 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name25 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 384 328 504 400 "pin_name25" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name26 " "Info: Pin pin_name26 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name26 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 400 328 504 416 "pin_name26" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name27 " "Info: Pin pin_name27 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name27 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 416 328 504 432 "pin_name27" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name28 " "Info: Pin pin_name28 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name28 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 432 328 504 448 "pin_name28" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name29 " "Info: Pin pin_name29 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name29 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 448 328 504 464 "pin_name29" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name30 " "Info: Pin pin_name30 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name30 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 464 328 504 480 "pin_name30" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name31 " "Info: Pin pin_name31 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name31 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 480 328 504 496 "pin_name31" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name32 " "Info: Pin pin_name32 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name32 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 496 328 504 512 "pin_name32" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name33 " "Info: Pin pin_name33 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name33 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 512 328 504 528 "pin_name33" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name34 " "Info: Pin pin_name34 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name34 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 528 328 504 544 "pin_name34" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name35 " "Info: Pin pin_name35 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name35 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 544 328 504 560 "pin_name35" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name36 " "Info: Pin pin_name36 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name36 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 560 328 504 576 "pin_name36" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name37 " "Info: Pin pin_name37 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name37 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 272 920 1096 288 "pin_name37" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name38 " "Info: Pin pin_name38 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name38 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 288 920 1096 304 "pin_name38" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name38 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name39 " "Info: Pin pin_name39 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name39 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 304 920 1096 320 "pin_name39" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name40 " "Info: Pin pin_name40 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name40 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 320 920 1096 336 "pin_name40" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name41 " "Info: Pin pin_name41 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name41 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 336 920 1096 352 "pin_name41" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name42 " "Info: Pin pin_name42 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name42 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 352 920 1096 368 "pin_name42" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name43 " "Info: Pin pin_name43 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name43 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 368 920 1096 384 "pin_name43" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name44 " "Info: Pin pin_name44 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name44 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 384 920 1096 400 "pin_name44" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name45 " "Info: Pin pin_name45 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name45 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 400 920 1096 416 "pin_name45" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name46 " "Info: Pin pin_name46 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name46 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 416 920 1096 432 "pin_name46" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name47 " "Info: Pin pin_name47 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name47 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 432 920 1096 448 "pin_name47" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name47 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name48 " "Info: Pin pin_name48 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name48 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 448 920 1096 464 "pin_name48" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name49 " "Info: Pin pin_name49 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name49 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 464 920 1096 480 "pin_name49" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name49 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pin_name50 " "Info: Pin pin_name50 not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { pin_name50 } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 480 920 1096 496 "pin_name50" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Info: Pin out\[5\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { out[5] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 792 968 216 "out\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Info: Pin out\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { out[4] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 792 968 216 "out\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Info: Pin out\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { out[3] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 792 968 216 "out\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Info: Pin out\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { out[2] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 792 968 216 "out\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Info: Pin out\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { out[1] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 792 968 216 "out\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Info: Pin out\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { out[0] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 792 968 216 "out\[5..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { S[2] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 56 8 176 72 "S\[2..0\]" "" } { 192 216 232 288 "S\[1\]" "" } { 192 272 288 304 "S\[2\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { S[1] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 56 8 176 72 "S\[2..0\]" "" } { 192 216 232 288 "S\[1\]" "" } { 192 272 288 304 "S\[2\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { A[4] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 8 176 216 "A\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { A[3] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 8 176 216 "A\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { B[3] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 216 8 176 232 "B\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { A[2] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 8 176 216 "A\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { B[2] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 216 8 176 232 "B\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { A[1] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 8 176 216 "A\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { A[0] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 200 8 176 216 "A\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { B[0] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 216 8 176 232 "B\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { B[1] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 216 8 176 232 "B\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { B[4] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 216 8 176 232 "B\[4..0\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartus/bin/pin_planner.ppl" { S[0] } } } { "CircuitoCompleto.bdf" "" { Schematic "C:/Users/bell2/Desktop/ProjetoSD4/CircuitoCompleto.bdf" { { 56 8 176 72 "S\[2..0\]" "" } { 192 216 232 288 "S\[1\]" "" } { 192 272 288 304 "S\[2\]" "" } } } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bell2/Desktop/ProjetoSD4/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "celula.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'celula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "63 unused 2.5V 13 50 0 " "Info: Number of I/O pins in group: 63 (unused VREF, 2.5V VCCIO, 13 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y37 X57_Y48 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Info: Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 10:08:18 2022 " "Info: Processing ended: Mon Aug 22 10:08:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 10:08:19 2022 " "Info: Processing started: Mon Aug 22 10:08:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off celula -c celula " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off celula -c celula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 10:08:19 2022 " "Info: Processing started: Mon Aug 22 10:08:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta celula -c celula " "Info: Command: quartus_sta celula -c celula" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "celula.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'celula.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "Info: No clocks to report" {  } {  } 0 0 "No clocks to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info: No fmax paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "Warning: No clocks defined in design." {  } {  } 0 0 "No clocks defined in design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info: No Setup paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info: No Hold paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "Info: No Minimum Pulse Width paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 10:08:21 2022 " "Info: Processing ended: Mon Aug 22 10:08:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "434 " "Info: Peak virtual memory: 434 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 10:08:24 2022 " "Info: Processing ended: Mon Aug 22 10:08:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Info: Quartus II Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
