# system info HW_Design_For_TheWatch on 2017.11.11.14:19:43
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1510406315
#
#
# Files generated for HW_Design_For_TheWatch on 2017.11.11.14:19:43
files:
filepath,kind,attributes,module,is_top
HW_Design_For_TheWatch/simulation/HW_Design_For_TheWatch.vhd,VHDL,,HW_Design_For_TheWatch,true
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_sdram_s1_translator_avalon_universal_slave_0_agent.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_width_adapter.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_width_adapter_001.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_cpu_instruction_master_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_cpu_data_master_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_cpu_jtag_debug_module_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_sdram_s1_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_sysid_control_slave_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_jtag_uart_avalon_jtag_slave_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_key_avalon_parallel_port_slave_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/hw_design_for_thewatch_timer_ms_s1_translator.vhd,VHDL,,HW_Design_For_TheWatch,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_PLL.vhd,VHDL,,HW_Design_For_TheWatch_PLL,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU.sdc,SDC,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU.vhd,VHDL,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_sysclk.vhd,VHDL,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_tck.vhd,VHDL,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_wrapper.vhd,VHDL,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_nios2_waves.do,OTHER,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_ociram_default_contents.dat,DAT,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_ociram_default_contents.hex,HEX,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_ociram_default_contents.mif,MIF,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_oci_test_bench.vhd,VHDL,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_rf_ram_a.dat,DAT,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_rf_ram_a.hex,HEX,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_rf_ram_a.mif,MIF,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_rf_ram_b.dat,DAT,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_rf_ram_b.hex,HEX,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_rf_ram_b.mif,MIF,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_test_bench.vhd,VHDL,,HW_Design_For_TheWatch_CPU,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_SDRAM.vhd,VHDL,,HW_Design_For_TheWatch_SDRAM,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_sysid.vho,VHDL,,HW_Design_For_TheWatch_sysid,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_JTAG_UART.vhd,VHDL,,HW_Design_For_TheWatch_JTAG_UART,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_KEY.vhd,VHDL,,HW_Design_For_TheWatch_KEY,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_SW.vhd,VHDL,,HW_Design_For_TheWatch_SW,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_LEDG.vhd,VHDL,,HW_Design_For_TheWatch_LEDG,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_LEDR.vhd,VHDL,,HW_Design_For_TheWatch_LEDR,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_HEX.vhd,VHDL,,HW_Design_For_TheWatch_HEX,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_timer_ms.vhd,VHDL,,HW_Design_For_TheWatch_timer_ms,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,HW_Design_For_TheWatch_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vho,VHDL,,HW_Design_For_TheWatch_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_addr_router.vho,VHDL,,HW_Design_For_TheWatch_addr_router,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_addr_router_001.vho,VHDL,,HW_Design_For_TheWatch_addr_router_001,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_id_router.vho,VHDL,,HW_Design_For_TheWatch_id_router,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_id_router_001.vho,VHDL,,HW_Design_For_TheWatch_id_router_001,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_id_router_002.vho,VHDL,,HW_Design_For_TheWatch_id_router_002,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_cmd_xbar_demux.vho,VHDL,,HW_Design_For_TheWatch_cmd_xbar_demux,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_cmd_xbar_demux_001.vho,VHDL,,HW_Design_For_TheWatch_cmd_xbar_demux_001,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_cmd_xbar_mux.vho,VHDL,,HW_Design_For_TheWatch_cmd_xbar_mux,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_rsp_xbar_demux_002.vho,VHDL,,HW_Design_For_TheWatch_rsp_xbar_demux_002,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_rsp_xbar_mux.vho,VHDL,,HW_Design_For_TheWatch_rsp_xbar_mux,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_rsp_xbar_mux_001.vho,VHDL,,HW_Design_For_TheWatch_rsp_xbar_mux_001,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HW_Design_For_TheWatch/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HW_Design_For_TheWatch/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
HW_Design_For_TheWatch/simulation/submodules/HW_Design_For_TheWatch_irq_mapper.vho,VHDL,,HW_Design_For_TheWatch_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
HW_Design_For_TheWatch.PLL,HW_Design_For_TheWatch_PLL
HW_Design_For_TheWatch.CPU,HW_Design_For_TheWatch_CPU
HW_Design_For_TheWatch.SDRAM,HW_Design_For_TheWatch_SDRAM
HW_Design_For_TheWatch.sysid,HW_Design_For_TheWatch_sysid
HW_Design_For_TheWatch.JTAG_UART,HW_Design_For_TheWatch_JTAG_UART
HW_Design_For_TheWatch.KEY,HW_Design_For_TheWatch_KEY
HW_Design_For_TheWatch.SW,HW_Design_For_TheWatch_SW
HW_Design_For_TheWatch.LEDG,HW_Design_For_TheWatch_LEDG
HW_Design_For_TheWatch.LEDR,HW_Design_For_TheWatch_LEDR
HW_Design_For_TheWatch.HEX,HW_Design_For_TheWatch_HEX
HW_Design_For_TheWatch.timer_ms,HW_Design_For_TheWatch_timer_ms
HW_Design_For_TheWatch.CPU_instruction_master_translator,altera_merlin_master_translator
HW_Design_For_TheWatch.CPU_data_master_translator,altera_merlin_master_translator
HW_Design_For_TheWatch.CPU_instruction_master_translator,altera_merlin_master_translator
HW_Design_For_TheWatch.CPU_data_master_translator,altera_merlin_master_translator
HW_Design_For_TheWatch.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.SDRAM_s1_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.sysid_control_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.KEY_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.SW_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.LEDG_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.LEDR_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.HEX_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.timer_ms_s1_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.SDRAM_s1_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.sysid_control_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.KEY_avalon_parallel_port_slave_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.timer_ms_s1_translator,altera_merlin_slave_translator
HW_Design_For_TheWatch.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
HW_Design_For_TheWatch.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
HW_Design_For_TheWatch.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.sysid_control_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.KEY_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.SW_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.LEDG_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.LEDR_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.HEX_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.timer_ms_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.SDRAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
HW_Design_For_TheWatch.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.JTAG_UART_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.KEY_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.SW_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.LEDG_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.LEDR_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.HEX_avalon_parallel_port_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.timer_ms_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,HW_Design_For_TheWatch_SDRAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
HW_Design_For_TheWatch.SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo,HW_Design_For_TheWatch_SDRAM_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
HW_Design_For_TheWatch.addr_router,HW_Design_For_TheWatch_addr_router
HW_Design_For_TheWatch.addr_router_001,HW_Design_For_TheWatch_addr_router_001
HW_Design_For_TheWatch.id_router,HW_Design_For_TheWatch_id_router
HW_Design_For_TheWatch.id_router_001,HW_Design_For_TheWatch_id_router_001
HW_Design_For_TheWatch.id_router_002,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_003,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_004,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_005,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_006,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_007,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_008,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.id_router_009,HW_Design_For_TheWatch_id_router_002
HW_Design_For_TheWatch.burst_adapter,altera_merlin_burst_adapter
HW_Design_For_TheWatch.rst_controller,altera_reset_controller
HW_Design_For_TheWatch.cmd_xbar_demux,HW_Design_For_TheWatch_cmd_xbar_demux
HW_Design_For_TheWatch.rsp_xbar_demux,HW_Design_For_TheWatch_cmd_xbar_demux
HW_Design_For_TheWatch.rsp_xbar_demux_001,HW_Design_For_TheWatch_cmd_xbar_demux
HW_Design_For_TheWatch.cmd_xbar_demux_001,HW_Design_For_TheWatch_cmd_xbar_demux_001
HW_Design_For_TheWatch.cmd_xbar_mux,HW_Design_For_TheWatch_cmd_xbar_mux
HW_Design_For_TheWatch.cmd_xbar_mux_001,HW_Design_For_TheWatch_cmd_xbar_mux
HW_Design_For_TheWatch.rsp_xbar_demux_002,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_003,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_004,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_005,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_006,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_007,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_008,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_demux_009,HW_Design_For_TheWatch_rsp_xbar_demux_002
HW_Design_For_TheWatch.rsp_xbar_mux,HW_Design_For_TheWatch_rsp_xbar_mux
HW_Design_For_TheWatch.rsp_xbar_mux_001,HW_Design_For_TheWatch_rsp_xbar_mux_001
HW_Design_For_TheWatch.width_adapter,altera_merlin_width_adapter
HW_Design_For_TheWatch.width_adapter_001,altera_merlin_width_adapter
HW_Design_For_TheWatch.width_adapter,altera_merlin_width_adapter
HW_Design_For_TheWatch.width_adapter_001,altera_merlin_width_adapter
HW_Design_For_TheWatch.irq_mapper,HW_Design_For_TheWatch_irq_mapper
