package radiance.core

import chisel3._
import chisel3.util._
import chiseltest._
import chiseltest.simulator.VerilatorFlags
import org.chipsalliance.cde.config.Parameters
import freechips.rocketchip.tile
import org.scalatest.flatspec.AnyFlatSpec
import radiance.virgo.{MulAddRecFNPipe, TensorDotProductUnit}

class MulAddTest extends AnyFlatSpec with ChiselScalatestTester {
  behavior of "MulAddRecFNPipe"

  val t = tile.FType.S
  it should "do basic arithmetic" in {
    test(new MulAddRecFNPipe(2, t.exp, t.sig))
      // .withAnnotations(Seq(WriteVcdAnnotation))
      { c =>
        c.io.validin.poke(true.B)
        // 0: MADD
        // 1: MSUB
        // 2: NMSUB
        // 3: NMADD
        c.io.op.poke(0.U)
        // rounding mode (p.113 of spec)
        // 0: round to nearest, ties to even
        c.io.roundingMode.poke(0.U)
        c.io.detectTininess.poke(hardfloat.consts.tininess_beforeRounding)
        c.io.a.poke(0x3f800000.U)
        c.io.b.poke(0x3f800000.U)
        c.io.c.poke(0x00000000.U)
        c.clock.step()
        c.io.validin.poke(false.B)
        c.io.validout.expect(false.B)
        c.clock.step()
        c.io.validout.expect(true.B)
        c.io.out.expect(0x40c00000.U)
        c.clock.step()
        c.io.validout.expect(false.B)
      }
  }
}

class TensorDotProductUnitTest extends AnyFlatSpec with ChiselScalatestTester {
  behavior of "TensorDotProductUnit"

  implicit val p: Parameters = Parameters.empty

  it should "pass 4-dim fp16 with stalls" in {
    test(new TensorDotProductUnit(4, half = true))
      // .withAnnotations(Seq(VerilatorBackendAnnotation))
      // .withAnnotations(Seq(WriteVcdAnnotation))
      { c =>
        c.io.in.valid.poke(true.B)
        c.io.stall.poke(false.B)
        // (1,3,5,7)*(2,4,6,8) + 9 = 109
        c.io.in.bits.a(0).poke(0x3c00.U(16.W))
        c.io.in.bits.a(1).poke(0x4200.U(16.W))
        c.io.in.bits.a(2).poke(0x4500.U(16.W))
        c.io.in.bits.a(3).poke(0x4700.U(16.W))
        c.io.in.bits.b(0).poke(0x4000.U(16.W))
        c.io.in.bits.b(1).poke(0x4400.U(16.W))
        c.io.in.bits.b(2).poke(0x4600.U(16.W))
        c.io.in.bits.b(3).poke(0x4800.U(16.W))
        c.io.in.bits.c   .poke(0x41100000L.U(32.W))

        c.io.out.valid.expect(false.B)

        c.clock.step()
        c.io.in.valid.poke(false.B)
        c.io.out.valid.expect(false.B)

        // stall the pipeline
        c.io.stall.poke(true.B)
        c.clock.step()
        c.io.stall.poke(true.B)
        c.clock.step()
        c.io.stall.poke(true.B)
        c.clock.step()
        c.io.stall.poke(false.B)

        c.clock.step()
        c.clock.step()
        c.clock.step()
        // 4-cycle latency + stalls

        c.io.out.valid.expect(true.B)
        c.io.out.bits.data.expect(0x42da0000L.U)

        c.clock.step()

        c.io.out.valid.expect(false.B)
      }
  }

  it should "pass 4-dim fp16 without stalls" in {
    test(new TensorDotProductUnit(4, half = true))
      // .withAnnotations(Seq(VerilatorBackendAnnotation))
      // .withAnnotations(Seq(WriteVcdAnnotation))
      { c =>
        c.io.in.valid.poke(true.B)
        c.io.stall.poke(false.B)
        c.io.in.bits.a(0).poke(0x0000.U(16.W))
        c.io.in.bits.a(1).poke(0x3c00.U(16.W))
        c.io.in.bits.a(2).poke(0x4000.U(16.W))
        c.io.in.bits.a(3).poke(0x4200.U(16.W))
        c.io.in.bits.b(0).poke(0x0000.U(16.W))
        c.io.in.bits.b(1).poke(0x4800.U(16.W))
        c.io.in.bits.b(2).poke(0x4c00.U(16.W))
        c.io.in.bits.b(3).poke(0x4e00.U(16.W))
        c.io.in.bits.c   .poke(0x00000000.U(32.W))

        c.io.out.valid.expect(false.B)

        c.clock.step()
        c.io.in.valid.poke(false.B)
        c.io.out.valid.expect(false.B)

        c.clock.step()
        c.clock.step()
        c.clock.step()
        // 4-cycle latency
        c.io.out.valid.expect(true.B)
        c.io.out.bits.data.expect(0x42e00000L.U)

        c.clock.step()

        c.io.out.valid.expect(false.B)
      }
  }

  it should "pass 4-dim fp32 with stalls" in {
    test(new TensorDotProductUnit(4, half = false))
      // .withAnnotations(Seq(VerilatorBackendAnnotation))
      // .withAnnotations(Seq(WriteVcdAnnotation))
      { c =>
        c.io.in.valid.poke(true.B)
        c.io.stall.poke(false.B)
        // (1,3,5,7)*(2,4,6,8) + 9 = 109
        c.io.in.bits.a(0).poke(0x3f800000L.U(32.W))
        c.io.in.bits.a(1).poke(0x40400000L.U(32.W))
        c.io.in.bits.a(2).poke(0x40a00000L.U(32.W))
        c.io.in.bits.a(3).poke(0x40e00000L.U(32.W))
        c.io.in.bits.b(0).poke(0x40000000L.U(32.W))
        c.io.in.bits.b(1).poke(0x40800000L.U(32.W))
        c.io.in.bits.b(2).poke(0x40c00000L.U(32.W))
        c.io.in.bits.b(3).poke(0x41000000L.U(32.W))
        c.io.in.bits.c   .poke(0x41100000L.U(32.W))

        c.io.out.valid.expect(false.B)

        c.clock.step()
        c.io.in.valid.poke(false.B)
        c.io.out.valid.expect(false.B)

        // stall the pipeline
        c.io.stall.poke(true.B)
        c.clock.step()
        c.io.stall.poke(true.B)
        c.clock.step()
        c.io.stall.poke(true.B)
        c.clock.step()
        c.io.stall.poke(false.B)

        c.clock.step()
        c.clock.step()
        c.clock.step()
        // 4-cycle latency + stalls

        c.io.out.valid.expect(true.B)
        c.io.out.bits.data.expect(0x42da0000L.U)

        c.clock.step()

        c.io.out.valid.expect(false.B)
      }
  }

  it should "pass 8-dim fp16" in {
    test(new TensorDotProductUnit(8, half = true))
      // .withAnnotations(Seq(VerilatorBackendAnnotation))
      // .withAnnotations(Seq(WriteVcdAnnotation))
      { c =>
        c.io.in.valid.poke(true.B)
        c.io.stall.poke(false.B)
        // (1,3,5,7,9,11,13,15)*(2,4,6,8,10,12,14,16) + 17 = 761
        c.io.in.bits.a(0).poke(0x3c00.U(16.W))
        c.io.in.bits.a(1).poke(0x4200.U(16.W))
        c.io.in.bits.a(2).poke(0x4500.U(16.W))
        c.io.in.bits.a(3).poke(0x4700.U(16.W))
        c.io.in.bits.a(4).poke(0x4880.U(16.W))
        c.io.in.bits.a(5).poke(0x4980.U(16.W))
        c.io.in.bits.a(6).poke(0x4a80.U(16.W))
        c.io.in.bits.a(7).poke(0x4b80.U(16.W))
        c.io.in.bits.b(0).poke(0x4000.U(16.W))
        c.io.in.bits.b(1).poke(0x4400.U(16.W))
        c.io.in.bits.b(2).poke(0x4600.U(16.W))
        c.io.in.bits.b(3).poke(0x4800.U(16.W))
        c.io.in.bits.b(4).poke(0x4900.U(16.W))
        c.io.in.bits.b(5).poke(0x4a00.U(16.W))
        c.io.in.bits.b(6).poke(0x4b00.U(16.W))
        c.io.in.bits.b(7).poke(0x4c00.U(16.W))
        c.io.in.bits.c   .poke(0x41880000.U(32.W))

        c.io.out.valid.expect(false.B)

        c.clock.step()
        c.io.in.valid.poke(false.B)
        c.io.out.valid.expect(false.B)

        c.clock.step()
        c.clock.step()
        c.clock.step()
        c.clock.step()
        // 5-cycle latency
        c.io.out.valid.expect(true.B)
        c.io.out.bits.data.expect(0x443e4000.U)

        c.clock.step()

        c.io.out.valid.expect(false.B)
      }
  }
}
