#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task		(0x18)
#define image_1_initialization_task		(0x18)
#define image_1_start_task_processing_wakeup_request		(0x4C)
#define image_1_processing_wakeup_request		(0x4C)
#define image_1_start_task_cpu_rx_wakeup_request		(0x1F9C)
#define image_1_cpu_rx_wakeup_request		(0x1F9C)
#define image_1_start_task_debug_routine		(0x1A54)
#define image_1_debug_routine		(0x1A54)
#define image_1_start_task_cpu_rx_update_fifo_wakeup_request		(0x1F64)
#define image_1_cpu_rx_update_fifo_wakeup_request		(0x1F64)
#define image_1_start_task_cpu_recycle_wakeup_request		(0x2584)
#define image_1_cpu_recycle_wakeup_request		(0x2584)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request		(0x26DC)
#define image_1_interrupt_coalescing_1st_wakeup_request		(0x26DC)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request		(0x2304)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request		(0x2304)
#define image_1_start_task_cpu_rx_copy_wakeup_request		(0x1B78)
#define image_1_cpu_rx_copy_wakeup_request		(0x1B78)
#define image_1_start_task_cpu_rx_copy_update_fifo_wakeup_request		(0x1B40)
#define image_1_cpu_rx_copy_update_fifo_wakeup_request		(0x1B40)
#define image_1_debug_routine_handler		(0xC)
#define image_1_processing_header_update		(0x394)
#define image_1_processing_done		(0x4A4)
#define image_1_action_gpe		(0xEE4)
#define image_1_action_exception		(0xEF8)
#define image_1_gpe_sop_push_replace_ddr_sram_32		(0xF38)
#define image_1_gpe_sop_push_replace_sram_32_64		(0xF7C)
#define image_1_gpe_sop_push_replace_sram_64		(0xF90)
#define image_1_gpe_sop_push_replace_sram_64_32		(0xFA4)
#define image_1_gpe_sop_pull_replace_ddr_sram_32		(0xFB8)
#define image_1_gpe_sop_pull_replace_sram_32_64		(0xFFC)
#define image_1_gpe_sop_pull_replace_sram_64		(0x104C)
#define image_1_gpe_sop_pull_replace_sram_64_32		(0x1088)
#define image_1_gpe_replace_pointer_32_sram		(0x10D8)
#define image_1_gpe_replace_pointer_64_sram		(0x10FC)
#define image_1_gpe_replace_16		(0x1120)
#define image_1_gpe_replace_32		(0x1154)
#define image_1_gpe_replace_bits_16		(0x1178)
#define image_1_gpe_copy_add_16_cl		(0x11A4)
#define image_1_gpe_copy_add_16_sram		(0x11B0)
#define image_1_gpe_copy_bits_16_cl		(0x11F8)
#define image_1_gpe_copy_bits_16_sram		(0x1204)
#define image_1_gpe_insert_16		(0x124C)
#define image_1_gpe_delete_16		(0x12B4)
#define image_1_gpe_decrement_8		(0x12F4)
#define image_1_gpe_apply_icsum_16		(0x1318)
#define image_1_gpe_apply_icsum_nz_16		(0x133C)
#define image_1_gpe_compute_csum_16_cl		(0x1378)
#define image_1_gpe_compute_csum_16_sram		(0x1384)
#define image_1_tcam_cmd_parser_1		(0x1450)
#define image_1_tcam_cmd_parser_2		(0x145C)
#define image_1_tcam_cmd_parser_4		(0x1468)
#define image_1_tcam_cmd_parser_6		(0x1474)
#define image_1_tcam_cmd_parser_8		(0x1494)
#define image_1_tcam_cmd_packet		(0x14A0)
#define image_1_tcam_cmd_l3_hdr		(0x14B4)
#define image_1_tcam_cmd_l4_hdr		(0x14C4)
#define image_1_tcam_cmd_ingress_port		(0x151C)
#define image_1_tcam_cmd_gem_flow		(0x1528)
#define image_1_tcam_cmd_src_ip		(0x1534)
#define image_1_tcam_cmd_dst_ip		(0x155C)

#endif
