

================================================================
== Vivado HLS Report for 'Interface2'
================================================================
* Date:           Mon Apr 22 17:55:15 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Interface2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.748|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    6|    3|    6|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     92|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      42|    205|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |or_cond_fu_154_p2         |    and   |      0|  0|   2|           1|           1|
    |grp_fu_97_p2              |   icmp   |      0|  0|  13|          10|           6|
    |tmp_1_fu_125_p2           |   icmp   |      0|  0|  13|          10|           9|
    |tmp_3_fu_145_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_4_fu_149_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_5_fu_160_p2           |   icmp   |      0|  0|  13|          10|          10|
    |tmp_fu_103_p2             |   icmp   |      0|  0|  13|          10|           9|
    |brmerge273_i_fu_120_p2    |    or    |      0|  0|   2|           1|           1|
    |brmerge276_i_fu_135_p2    |    or    |      0|  0|   2|           1|           1|
    |brmerge278_i_fu_141_p2    |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_109_p2       |    or    |      0|  0|   2|           1|           1|
    |right_not275_i_fu_130_p2  |    xor   |      0|  0|   2|           1|           2|
    |right_not_i_fu_115_p2     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  92|          67|          63|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |XY_Blue_V        |  15|          3|    8|         24|
    |XY_Blue_V_preg   |   9|          2|    8|         16|
    |XY_Green_V       |  15|          3|    8|         24|
    |XY_Green_V_preg  |   9|          2|    8|         16|
    |XY_Red_V         |  15|          3|    8|         24|
    |XY_Red_V_preg    |   9|          2|    8|         16|
    |ap_NS_fsm        |  41|          8|    1|          8|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 113|         23|   49|        128|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |XY_Blue_V_preg        |  8|   0|    8|          0|
    |XY_Green_V_preg       |  8|   0|    8|          0|
    |XY_Red_V_preg         |  8|   0|    8|          0|
    |ap_CS_fsm             |  7|   0|    7|          0|
    |brmerge273_i_reg_203  |  1|   0|    1|          0|
    |brmerge276_i_reg_216  |  1|   0|    1|          0|
    |brmerge278_i_reg_220  |  1|   0|    1|          0|
    |brmerge_i_reg_199     |  1|   0|    1|          0|
    |or_cond_reg_228       |  1|   0|    1|          0|
    |p_not274_i_reg_211    |  1|   0|    1|          0|
    |p_not_i_reg_194       |  1|   0|    1|          0|
    |tmp_1_reg_207         |  1|   0|    1|          0|
    |tmp_2_reg_224         |  1|   0|    1|          0|
    |tmp_5_reg_232         |  1|   0|    1|          0|
    |tmp_reg_190           |  1|   0|    1|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 42|   0|   42|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   Interface2  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   Interface2  | return value |
|x_V            |  in |   10|   ap_none  |      x_V      |    scalar    |
|y_V            |  in |   10|   ap_none  |      y_V      |    scalar    |
|XY_Red_V       | out |    8|   ap_none  |    XY_Red_V   |    pointer   |
|XY_Green_V     | out |    8|   ap_none  |   XY_Green_V  |    pointer   |
|XY_Blue_V      | out |    8|   ap_none  |   XY_Blue_V   |    pointer   |
|center_line_V  |  in |   10|   ap_none  | center_line_V |    scalar    |
|right_r        |  in |    1|   ap_none  |    right_r    |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

