# Compile of mux4x1.vhd failed with 1 errors.
# Compile of mux4x1.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of DOC.vhd failed with 1 errors.
# Compile of DOC.vhd was successful.
# Compile of AddressExtend.vhd failed with 1 errors.
# Compile of AddressExtend.vhd was successful.
# Compile of DOC.vhd failed with 15 errors.
# Compile of DOC.vhd failed with 14 errors.
# Compile of DOC.vhd failed with 3 errors.
# Compile of DOC.vhd failed with 14 errors.
# Compile of mux4x1.vhd was successful.
# Compile of mux2x1.vhd was successful.
# Compile of Reg.vhd was successful.
# Compile of DOC.vhd failed with 14 errors.
# Compile of AddressExtend.vhd was successful.
# 5 compiles, 1 failed with 14 errors.
# Compile of DOC.vhd failed with 3 errors.
# Compile of DOC.vhd failed with 3 errors.
# Compile of DOC.vhd failed with 3 errors.
# Compile of DOC.vhd failed with 8 errors.
# Compile of DOC.vhd failed with 7 errors.
# Compile of DOC.vhd failed with 6 errors.
# Compile of DOC.vhd failed with 6 errors.
# Compile of DOC.vhd failed with 4 errors.
# Compile of DOC.vhd failed with 2 errors.
# Compile of DOC.vhd failed with 2 errors.
# Compile of DOC.vhd was successful.
# Compile of decoder3x8.vhd was successful.
# Compile of AND.vhd was successful.
# Compile of regTristate.vhd was successful.
# Compile of REGISTERS.vhd was successful.
# Compile of tristate.vhd was successful.
# Compile of tristate.vhd was successful.
# Compile of tristate.vhd was successful.
# Compile of regTristate.vhd failed with 2 errors.
# Compile of regTristate.vhd failed with 2 errors.
# Compile of regTristate.vhd failed with 1 errors.
# Compile of tristate.vhd was successful.
# Compile of regTristate.vhd was successful.
# Compile of RegisterFile.vhd failed with 2 errors.
# Compile of RegisterFile.vhd failed with 1 errors.
# Compile of DOC.vhd was successful.
# Compile of RegisterFile.vhd failed with 4 errors.
# Compile of RegisterFile.vhd failed with 2 errors.
# Compile of RegisterFile.vhd was successful.
# Compile of RegisterFile.vhd was successful.
vsim -gui work.registerfile
# vsim -gui work.registerfile 
# Start time: 22:44:43 on May 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
vsim -gui work.registerfile
# End time: 22:48:03 on May 04,2020, Elapsed time: 0:03:20
# Errors: 6, Warnings: 0
# vsim -gui work.registerfile 
# Start time: 22:48:03 on May 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
add wave -position insertpoint sim:/registerfile/*
force -freeze sim:/registerfile/Rsrc1 000 0
force -freeze sim:/registerfile/Rsrc2 001 0
force -freeze sim:/registerfile/Rdst 010 0
force -freeze sim:/registerfile/MemOutput 001 0
# Value length (3) does not equal array index length (32).
# ** Error: (vsim-4011) Invalid force value: 001 0.
# 
force -freeze sim:/registerfile/MemOutput 1 0
# Value length (1) does not equal array index length (32).
# ** Error: (vsim-4011) Invalid force value: 1 0.
# 
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
force -freeze sim:/registerfile/outR0 00000000000000000000000000000001 0
force -freeze sim:/registerfile/outR1 00000000000000000000000000001001 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/registerfile/Rsrc1 000 0
force -freeze sim:/registerfile/Rsrc2 001 0
force -freeze sim:/registerfile/Rdst 010 0
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/registerfile/Rsrc1 000 0
force -freeze sim:/registerfile/Rsrc2 001 0
force -freeze sim:/registerfile/Rdst 010 0
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
force -freeze sim:/registerfile/outR0 00000000000000000000000000000001 0
force -freeze sim:/registerfile/outR1 00000000000000000000000000001001 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
quit -sim
# End time: 23:01:06 on May 04,2020, Elapsed time: 0:13:03
# Errors: 39, Warnings: 0
# Compile of regrev.vhd failed with 1 errors.
# Compile of regrev.vhd was successful.
# Compile of RegisterFile.vhd was successful.
# Compile of RegisterFile.vhd was successful.
vsim -gui work.registerfile
# vsim -gui work.registerfile 
# Start time: 23:13:44 on May 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
# Loading work.myrev_ndff(a_my_ndff)
add wave -position insertpoint sim:/registerfile/*
quit -sim
# End time: 23:14:29 on May 04,2020, Elapsed time: 0:00:45
# Errors: 33, Warnings: 0
vsim -gui work.registerfile
# vsim -gui work.registerfile 
# Start time: 23:14:42 on May 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
# Loading work.myrev_ndff(a_my_ndff)
add wave -position insertpoint sim:/registerfile/*
quit -sim
# End time: 23:17:42 on May 04,2020, Elapsed time: 0:03:00
# Errors: 35, Warnings: 0
vsim -gui work.registerfile
# vsim -gui work.registerfile 
# Start time: 23:18:35 on May 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
# Loading work.myrev_ndff(a_my_ndff)
add wave -position insertpoint sim:/registerfile/*
add wave -position insertpoint sim:/registerfile/*
add wave -position insertpoint sim:/registerfile/*
force -freeze sim:/registerfile/Rsrc1 000 0
force -freeze sim:/registerfile/Rsrc2 001 0
force -freeze sim:/registerfile/Rdst 010 0
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
force -freeze sim:/registerfile/outR0 00000000000000000000000000000001 0
force -freeze sim:/registerfile/outR1 00000000000000000000000000001001 0
run
force -freeze sim:/registerfile/Rsrc2 000 0
run
force -freeze sim:/registerfile/outR2 01100000000000000000000000000001 0
force -freeze sim:/registerfile/Rsrc1 011 0
run
force -freeze sim:/registerfile/outR3 01100000000000000000000000000001 0
run
quit -sim
# End time: 23:29:32 on May 04,2020, Elapsed time: 0:10:57
# Errors: 80, Warnings: 0
# Compile of RegisterFile.vhd failed with 16 errors.
# Compile of RegisterFile.vhd was successful.
# Compile of RegisterFile.vhd was successful.
vsim -gui work.registerfile
# vsim -gui work.registerfile 
# Start time: 23:48:29 on May 04,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
# Loading work.myrev_ndff(a_my_ndff)
add wave -position insertpoint sim:/registerfile/*
force -freeze sim:/registerfile/Rsrc1 000 0
force -freeze sim:/registerfile/Rsrc2 001 0
force -freeze sim:/registerfile/Rdst 010 0
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
force -freeze sim:/registerfile/outR0 00000000000000000000000000000001 0
force -freeze sim:/registerfile/outR1 00000000000000000000000000001001 0
force -freeze sim:/registerfile/enwrite 1 0
force -freeze sim:/registerfile/enread 0 0
run
force -freeze sim:/registerfile/enread 1 0
run
run
force -freeze sim:/registerfile/enwrite 0 0
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/registerfile/Rdst 000 0
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
force -freeze sim:/registerfile/enwrite 1 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
quit -sim
# End time: 00:02:33 on May 05,2020, Elapsed time: 0:14:04
# Errors: 47, Warnings: 0
vsim -gui work.registerfile
# vsim -gui work.registerfile 
# Start time: 00:09:02 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.my_ndff(a_my_ndff)
# Loading work.myrev_ndff(a_my_ndff)
add wave -position insertpoint sim:/registerfile/*
force -freeze sim:/registerfile/Rdst 000 0
force -freeze sim:/registerfile/MemOutput 00000000000000000000000000000001 0
force -freeze sim:/registerfile/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/registerfile/rst 0 0
force -freeze sim:/registerfile/enwrite 1 0
run -continue
run
run -continue
run
run
add wave -position end sim:/registerfile/R0/r1out/*
add wave -position end sim:/registerfile/R0/Reg/*
run
force -freeze sim:/registerfile/enwrite 0 0
force -freeze sim:/registerfile/enread 1 0
force -freeze sim:/registerfile/Rsrc1 000 0
add wave -position end sim:/registerfile/src1/*
run
quit -sim
# End time: 00:14:33 on May 05,2020, Elapsed time: 0:05:31
# Errors: 127, Warnings: 0
# Compile of mux2x1.vhd was successful.
# Compile of DOC.vhd failed with 5 errors.
# Compile of DOC.vhd was successful.
# Compile of mux4x1.vhd failed with 1 errors.
# Compile of mux4x1.vhd was successful.
# Compile of decodeStage.vhd failed with 1 errors.
# Compile of decodeStage.vhd failed with 6 errors.
# Compile of decodeStage.vhd failed with 3 errors.
# Compile of decodeStage.vhd was successful.
vsim -gui work.doc
# vsim -gui work.doc 
# Start time: 14:55:13 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.doc(behavioral)
add wave -position insertpoint sim:/doc/*
force -freeze sim:/doc/IR 00000000000000000000000000000001 0
# Value length (32) does not equal array index length (16).
# ** Error: (vsim-4011) Invalid force value: 00000000000000000000000000000001 0.
# 
force -freeze sim:/doc/IRregin 00 0
run
run
force -freeze sim:/doc/IR 0000000000000001 0
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
force -freeze sim:/doc/IRregin 00 0
force -freeze sim:/doc/IR 0000000000000001 0
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
force -freeze sim:/doc/IR 1000000000000001 0
run
run
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
force -freeze sim:/doc/IR 0010000000000001 0
run
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of RegisterFile.vhd failed with 8 errors.
# Compile of RegisterFile.vhd was successful.
# Compile of RegisterFile.vhd failed with 1 errors.
# Compile of RegisterFile.vhd failed with 1 errors.
# Compile of RegisterFile.vhd was successful.
# Compile of decodeStage.vhd was successful.
# Compile of decodeStage.vhd was successful.
vsim -gui work.decode_stage
# End time: 17:32:04 on May 05,2020, Elapsed time: 2:36:51
# Errors: 1725, Warnings: 1
# vsim -gui work.decode_stage 
# Start time: 17:32:05 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
# ** Fatal: (vsim-3348) Port length (7) does not match actual length (32) for port "/decode_stage/PCreg/d".
#    Time: 0 ps  Iteration: 0  Instance: /decode_stage/PCreg File: D:/3rd Year/2nd sem/architecture 2/Project/regrev.vhd Line: 10
# FATAL ERROR while loading design
# Error loading design
# End time: 17:32:06 on May 05,2020, Elapsed time: 0:00:01
# Errors: 915, Warnings: 0
# Compile of decodeStage.vhd was successful.
vsim -gui work.decode_stage
# vsim -gui work.decode_stage 
# Start time: 17:35:00 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/d 00000000000000000000000000000001 0
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R2/Reg/d specified in the force.
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/d 00000000000000000000000000111111 0
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R1/Reg/d specified in the force.
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/d 00000000000000000000000101010111 0
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R0/Reg/d specified in the force.
# Compile of DOC.vhd was successful.
# Compile of DOC.vhd was successful.
vsim -gui work.decode_stage
# End time: 17:59:00 on May 05,2020, Elapsed time: 0:24:00
# Errors: 2592, Warnings: 3
# vsim -gui work.decode_stage 
# Start time: 17:59:00 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*

force -freeze sim:/decode_stage/xregisterfile/R2/Reg/d 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/d 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/d 00000000000000000000000101010111 0

# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R2/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R1/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R0/Reg/d specified in the force.
force -freeze sim:/decode_stage/IR 001001010001000 0
# Value length (15) does not equal array index length (16).
# ** Error: (vsim-4011) Invalid force value: 001001010001000 0.
# 
force -freeze sim:/decode_stage/IR 001001010001000 0
# Value length (15) does not equal array index length (16).
# ** Error: (vsim-4011) Invalid force value: 001001010001000 0.
# 
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC {00000000000000000000000000000001 } 0
# Value length (33) does not equal array index length (32).
# ** Error: (vsim-4011) Invalid force value: {00000000000000000000000000000001 } 0.
# 
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position 52 sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/d 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/d 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/d 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R2/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R1/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R0/Reg/d specified in the force.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
force -freeze sim:/decode_stage/xDOC/IR 0010010100010001 0
# ** Warning: (vsim-8780) Forcing /decode_stage/IR as root of /decode_stage/xDOC/IR specified in the force.
run
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
run
run
force -freeze sim:/decode_stage/xDOC/stall 0 0
# ** Warning: (vsim-8780) Forcing /decode_stage/stall as root of /decode_stage/xDOC/stall specified in the force.
run
force -freeze sim:/decode_stage/IR 0011000100010001 0
run
# Compile of DOC.vhd was successful.
vsim -gui work.decode_stage
# End time: 18:22:01 on May 05,2020, Elapsed time: 0:23:01
# Errors: 3448, Warnings: 6
# vsim -gui work.decode_stage 
# Start time: 18:22:01 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*

force -freeze sim:/decode_stage/xregisterfile/R2/Reg/d 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/d 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/d 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R2/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R1/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/MemOutput as root of /decode_stage/xregisterfile/R0/Reg/d specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
run
# WARNING: No extended dataflow license exists
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.

force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
add wave -position end sim:/decode_stage/xDOC/*
# Compile of mux2x1.vhd was successful.
# Compile of decodeStage.vhd was successful.
vsim -gui work.decode_stage
# End time: 20:35:17 on May 05,2020, Elapsed time: 2:13:16
# Errors: 2715, Warnings: 5
# vsim -gui work.decode_stage 
# Start time: 20:35:17 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*

force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
run
run
add wave -position end sim:/decode_stage/xDOC/*
# Compile of decodeStage.vhd was successful.
vsim -gui work.decode_stage
# End time: 20:45:44 on May 05,2020, Elapsed time: 0:10:27
# Errors: 2698, Warnings: 4
# vsim -gui work.decode_stage 
# Start time: 20:45:44 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
add wave -position end sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# c:\program files\common files\system\symsrv.dll.000
# 
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
run
run
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
quit -sim
# End time: 21:20:42 on May 05,2020, Elapsed time: 0:34:58
# Errors: 2699, Warnings: 4
vsim -gui work.decode_stage
# vsim -gui work.decode_stage 
# Start time: 21:24:38 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
add wave -position end sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
force -freeze sim:/decode_stage/IR 0010100001110010 0
run
add wave -position 3 sim:/decode_stage/IRFlagRegister/*
force -freeze sim:/decode_stage/IR 0101010101010101 0
run
vsim -gui work.my_ndff
# End time: 21:43:03 on May 05,2020, Elapsed time: 0:18:25
# Errors: 2768, Warnings: 4
# vsim -gui work.my_ndff 
# Start time: 21:43:03 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.my_ndff(a_my_ndff)
add wave -position insertpoint sim:/my_ndff/*
force -freeze sim:/my_ndff/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/my_ndff/Rst 0 0
force -freeze sim:/my_ndff/enable q 0
# ** Error: (vsim-4026) Value "q" does not represent a literal of the enumeration type.
# ** Error: (vsim-4011) Invalid force value: q 0.
# 
force -freeze sim:/my_ndff/enable 1 0
force -freeze sim:/my_ndff/d 0000000000000001 0
run
run
vsim -gui work.decode_stage
# End time: 21:46:16 on May 05,2020, Elapsed time: 0:03:13
# Errors: 2849, Warnings: 0
# vsim -gui work.decode_stage 
# Start time: 21:46:16 on May 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
add wave -position end sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010010100010000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
force -freeze sim:/decode_stage/xDOC/IRregin 00 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/IRreginwire as root of /decode_stage/xDOC/IRregin specified in the force.
force -freeze sim:/decode_stage/IR 0010100001110010 0
run
run
# Compile of DOC.vhd failed with 2 errors.
# Compile of DOC.vhd failed with 2 errors.
# Compile of DOC.vhd failed with 1 errors.
# Compile of DOC.vhd was successful.
# Compile of DOC.vhd was successful.
force -freeze sim:/decode_stage/IR 0010010100010000 0vsim -gui work.decode_stage
# Unknown option: gui
# ** Error: (vish-4003) Invalid option '-gui'.
# 
# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>]
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
add wave -position end sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010100100000000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
quit -sim
# End time: 14:59:33 on May 06,2020, Elapsed time: 17:13:17
# Errors: 5327, Warnings: 7
vsim -gui work.decode_stage
# vsim -gui work.decode_stage 
# Start time: 14:59:43 on May 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
# c:\program files\common files\system\symsrv.dll.000
# 
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
add wave -position end sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010100100000000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
# c:\program files\common files\system\symsrv.dll.000
# 
run
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
# c:\program files\common files\system\symsrv.dll.000
# 
# Compile of DOC.vhd failed with 3 errors.
# Compile of DOC.vhd was successful.
quit -sim
# End time: 15:03:44 on May 06,2020, Elapsed time: 0:04:01
# Errors: 4131, Warnings: 3
vsim -gui work.decode_stage
# vsim -gui work.decode_stage 
# Start time: 15:04:15 on May 06,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode_stage(use_doc)
# Loading work.doc(behavioral)
# Loading work.my_ndff(a_my_ndff)
# Loading work.registerfile(struct)
# Loading work.decoder_3_8(my_decoder_3_8)
# Loading work.regtri(struct)
# Loading work.buff(mybuf)
# Loading work.myrev_ndff(a_my_ndff)
# Loading work.mux_2x1(behavioral)
# Loading work.address_extend(behavioral)
# Loading work.mux_4x1(behavioral)
add wave -position insertpoint sim:/decode_stage/*
add wave -position end sim:/decode_stage/IRFlagRegister/*
add wave -position end sim:/decode_stage/xregisterfile/*
add wave -position end sim:/decode_stage/xregisterfile/R0/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R1/*
add wave -position end sim:/decode_stage/xregisterfile/R1/Reg/*
add wave -position end sim:/decode_stage/xregisterfile/R2/Reg/*
add wave -position end sim:/decode_stage/xDOC/*
force -freeze sim:/decode_stage/xregisterfile/R2/Reg/q 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/xregisterfile/R1/Reg/q 00000000000000000000000000111111 0
force -freeze sim:/decode_stage/xregisterfile/R0/Reg/q 00000000000000000000000101010111 0
force -freeze sim:/decode_stage/IR 0010100100000000 0
force -freeze sim:/decode_stage/PC 00000000000000000000000000000001 0
force -freeze sim:/decode_stage/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/decode_stage/Rst 0 0
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R2/r1sigout as root of /decode_stage/xregisterfile/R2/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R1/r1sigout as root of /decode_stage/xregisterfile/R1/Reg/q specified in the force.
# ** Warning: (vsim-8780) Forcing /decode_stage/xregisterfile/R0/r1sigout as root of /decode_stage/xregisterfile/R0/Reg/q specified in the force.
run
run
add wave -position end sim:/decode_stage/Addextend/*
run
quit -sim
# End time: 21:19:01 on May 06,2020, Elapsed time: 6:14:46
# Errors: 4788, Warnings: 3
# Compile of DOC.vhd was successful.
