| units: 500000 tech: sky130A format: MIT
x a_30764_13098# VGP cascode_1_0/G23R cascode_1_0/VSUBS l=320 w=0 x=30832 y=13099 sky130_fd_pr__res_high_po_0p35
r VGP P 0.000000
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=3898 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=4214 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=4688 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=1845 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=1687 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=2319 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=4846 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=6110 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=3425 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=2793 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=2951 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=5004 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=4372 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=5162 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=5478 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=4530 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=5636 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=1529 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=3267 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=4056 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=3109 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=2635 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=2477 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=2161 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=3741 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=5320 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=5952 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=2003 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=3583 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=5794 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=10198 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=10514 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=10988 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=8145 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=7987 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=8619 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=11146 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=12410 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=9725 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=9093 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=9251 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=11304 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=10672 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=11462 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=11778 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=10830 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=11936 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=7829 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=9567 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=10356 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=9409 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=8935 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=8777 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=8461 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=10041 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=11620 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=12252 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=8303 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=9883 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=12094 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=16498 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=16814 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=17288 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=14445 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=14287 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=14919 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=17446 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=18710 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=16025 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=15393 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=15551 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=17604 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=16972 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=17762 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=18078 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=17130 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=18236 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=14129 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=15867 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=16656 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=15709 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=15235 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=15077 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=14761 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=16341 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=17920 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=18552 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=14603 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=16183 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=18394 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=22798 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=23114 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=23588 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=20745 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=20587 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=21219 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=23746 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=25010 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=22325 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=21693 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=21851 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=23904 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=23272 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=24062 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=24378 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=23430 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=24536 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=20429 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=22167 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=22956 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=22009 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=21535 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=21377 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=21061 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=22641 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=24220 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=24852 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=20903 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=22483 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=24694 y=9359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=22798 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=23114 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=23588 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=20745 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=20587 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=21219 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=23746 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=25010 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=22325 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=21693 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=21851 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=23904 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=23272 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=24062 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=24378 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=23430 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=24536 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=20429 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=22167 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=22956 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=22009 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=21535 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=21377 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=21061 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=22641 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=24220 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=24852 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=20903 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=22483 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=24694 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=16498 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=16814 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=17288 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=14445 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=14287 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=14919 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=17446 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=18710 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=16025 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=15393 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=15551 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=17604 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=16972 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=17762 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=18078 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=17130 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=18236 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=14129 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=15867 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=16656 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=15709 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=15235 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=15077 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=14761 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=16341 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=17920 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=18552 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=14603 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=16183 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=18394 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=10198 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=10514 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=10988 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=8145 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=7987 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=8619 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=11146 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=12410 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=9725 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=9093 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=9251 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=11304 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=10672 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=11462 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=11778 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=10830 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=11936 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=7829 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=9567 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=10356 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=9409 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=8935 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=8777 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=8461 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=10041 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=11620 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L N VSS cascode_1_0/VSUBS l=100 w=6000 x=12252 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=8303 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=9883 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G12L VSS N cascode_1_0/VSUBS l=100 w=6000 x=12094 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=3898 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=4214 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=4688 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=1845 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=1687 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=2319 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=4846 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=6110 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=3425 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=2793 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=2951 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=5004 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=4372 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=5162 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=5478 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=4530 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=5636 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=1529 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=3267 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=4056 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=3109 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=2635 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=2477 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=2161 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=3741 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=5320 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP P VGP cascode_1_0/VSUBS l=100 w=6000 x=5952 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=2003 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=3583 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x VINP VGP P cascode_1_0/VSUBS l=100 w=6000 x=5794 y=2359 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=3898 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=4214 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=4688 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=1845 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=1687 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=2319 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=4846 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=6110 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=3425 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2793 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=2951 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5004 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=4372 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=5162 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=5478 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=4530 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5636 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=1529 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=3267 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=4056 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=3109 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=2635 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2477 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2161 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=3741 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5320 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5952 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=2003 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=3583 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=5794 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=10198 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=10514 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=10988 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=8145 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=7987 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=8619 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=11146 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=12410 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=9725 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=9093 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=9251 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=11304 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=10672 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=11462 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=11778 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=10830 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=11936 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=7829 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=9567 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=10356 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=9409 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=8935 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=8777 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=8461 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=10041 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=11620 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=12252 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=8303 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=9883 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=12094 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=16498 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=16814 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=17288 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=14445 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=14287 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=14919 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=17446 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=18710 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16025 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=15393 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=15551 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=17604 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16972 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=17762 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=18078 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=17130 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=18236 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=14129 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=15867 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16656 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=15709 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=15235 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=15077 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=14761 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16341 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=17920 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=18552 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=14603 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=16183 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=18394 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=22798 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=23114 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=23588 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=20745 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=20587 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=21219 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=23746 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=25010 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=22325 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=21693 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=21851 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=23904 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=23272 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=24062 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=24378 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=23430 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=24536 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=20429 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=22167 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=22956 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=22009 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=21535 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=21377 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=21061 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=22641 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=24220 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=24852 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=20903 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=22483 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=24694 y=24659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22798 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=23114 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=23588 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=20745 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=20587 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=21219 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=23746 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=25010 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=22325 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=21693 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=21851 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=23904 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=23272 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=24062 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=24378 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=23430 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=24536 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=20429 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22167 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=22956 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=22009 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=21535 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=21377 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=21061 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=22641 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=24220 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=24852 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=20903 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22483 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=24694 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=16498 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=16814 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=17288 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=14445 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=14287 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=14919 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=17446 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=18710 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=16025 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=15393 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=15551 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=17604 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=16972 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=17762 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=18078 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=17130 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=18236 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=14129 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=15867 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=16656 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=15709 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=15235 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=15077 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=14761 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=16341 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=17920 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=18552 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=14603 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=16183 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=18394 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10198 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10514 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=10988 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=8145 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=7987 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=8619 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=11146 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=12410 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=9725 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=9093 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=9251 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=11304 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=10672 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=11462 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=11778 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10830 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=11936 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=7829 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=9567 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=10356 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=9409 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=8935 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=8777 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=8461 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=10041 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=11620 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R cascode_1_0/SD3L N cascode_1_0/VSUBS l=100 w=6000 x=12252 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=8303 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=9883 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R N cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=12094 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=3898 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=4214 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=4688 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=1845 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=1687 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=2319 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=4846 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=6110 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=3425 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=2793 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=2951 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=5004 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=4372 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=5162 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=5478 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=4530 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=5636 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=1529 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=3267 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=4056 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=3109 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=2635 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=2477 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=2161 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=3741 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=5320 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P2 P cascode_1_0/VSUBS l=100 w=6000 x=5952 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=2003 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=3583 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x cascode_1_0/G23R P P2 cascode_1_0/VSUBS l=100 w=6000 x=5794 y=17659 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=3898 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=4214 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=4688 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=1845 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=1687 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2319 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=4846 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=6110 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=3425 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=2793 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2951 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=5004 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=4372 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5162 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5478 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=4530 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=5636 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=1529 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=3267 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=4056 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=3109 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2635 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=2477 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=2161 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=3741 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=5320 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=5952 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=2003 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=3583 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=5794 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=10198 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=10514 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=10988 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=8145 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=7987 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=8619 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=11146 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=12410 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=9725 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=9093 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=9251 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=11304 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=10672 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=11462 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=11778 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=10830 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=11936 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=7829 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=9567 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=10356 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=9409 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=8935 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=8777 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=8461 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=10041 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=11620 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=12252 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=8303 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=9883 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=12094 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16498 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16814 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=17288 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=14445 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=14287 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=14919 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=17446 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=18710 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=16025 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=15393 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=15551 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=17604 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=16972 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=17762 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=18078 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=17130 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=18236 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=14129 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=15867 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=16656 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=15709 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=15235 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=15077 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=14761 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=16341 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=17920 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=18552 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=14603 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=16183 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=18394 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=22798 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=23114 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=23588 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=20745 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=20587 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=21219 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=23746 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=25010 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=22325 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=21693 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=21851 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=23904 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=23272 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=24062 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=24378 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=23430 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=24536 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=20429 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=22167 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=22956 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=22009 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=21535 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=21377 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=21061 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=22641 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=24220 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=24852 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=20903 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=22483 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=24694 y=39959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=22798 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=23114 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=23588 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=20745 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=20587 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=21219 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=23746 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=25010 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22325 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=21693 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=21851 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=23904 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=23272 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=24062 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=24378 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=23430 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=24536 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=20429 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=22167 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22956 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22009 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=21535 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=21377 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=21061 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=22641 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=24220 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=24852 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=20903 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=22483 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=24694 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=16498 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=16814 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=17288 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=14445 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=14287 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=14919 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=17446 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=18710 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=16025 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=15393 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=15551 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=17604 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=16972 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=17762 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=18078 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=17130 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=18236 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=14129 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=15867 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=16656 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=15709 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=15235 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=15077 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=14761 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=16341 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=17920 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=18552 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=14603 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=16183 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=18394 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=10198 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=10514 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10988 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=8145 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=7987 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=8619 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=11146 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=12410 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=9725 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=9093 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=9251 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=11304 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10672 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=11462 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=11778 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=10830 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=11936 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=7829 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=9567 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10356 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=9409 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=8935 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=8777 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=8461 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=10041 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=11620 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN VDN cascode_1_0/SD3L cascode_1_0/VSUBS l=100 w=6000 x=12252 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=8303 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=9883 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGN cascode_1_0/SD3L VDN cascode_1_0/VSUBS l=100 w=6000 x=12094 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=3898 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=4214 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=4688 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=1845 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=1687 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=2319 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=4846 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=6110 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=3425 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=2793 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=2951 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=5004 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=4372 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=5162 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=5478 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=4530 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=5636 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=1529 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=3267 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=4056 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=3109 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=2635 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=2477 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=2161 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=3741 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=5320 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P P2 cascode_1_0/VSUBS l=100 w=6000 x=5952 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=2003 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=3583 y=32959 sky130_fd_pr__nfet_g5v0d10v5
x VGP P2 P cascode_1_0/VSUBS l=100 w=6000 x=5794 y=32959 sky130_fd_pr__nfet_g5v0d10v5
r cascode_1_0/G23R P2 0.000000
x P VGP l=5000 w=4000 x=26100 y=2300 sky130_fd_pr__cap_mim_m3_2
x cascode_1_0/G23R VGP l=10400 w=4300 x=28500 y=14400 sky130_fd_pr__cap_mim_m3_2
x c2_26100_40900# P l=5000 w=4000 x=26100 y=40900 sky130_fd_pr__cap_mim_m3_2
x c2_28500_26600# VGP l=10400 w=1600 x=28500 y=26600 sky130_fd_pr__cap_mim_m3_2
C cascode_1_0/SD3L VGP 18.13
C N VSS 836.25
C VGP VDN 13.55
C P c2_26100_40900# 39.26
C P cascode_1_0/G12L 16.80
C cascode_1_0/G23R P 120.09
C VGP VINP 98.41
C N P2 37.67
C cascode_1_0/SD3L cascode_1_0/G23R 108.26
C P VGN 14.56
C VGP VSS 56.32
C VGP N 38.13
C cascode_1_0/SD3L VGN 100.41
C VDN VGN 92.40
C c2_28500_26600# VGP 33.96
C cascode_1_0/SD3L P 76.57
C P VDN 60.82
C cascode_1_0/G12L VINP 28.11
C VGP P2 101.72
C cascode_1_0/G12L VSS 95.90
C cascode_1_0/SD3L VDN 834.96
C cascode_1_0/G12L N 93.14
C cascode_1_0/G23R N 118.88
C P VINP 94.14
C P VSS 44.76
C P N 125.60
C cascode_1_0/G23R P2 112.49
C c2_28500_26600# P 3.24
C cascode_1_0/SD3L N 833.99
C VGP cascode_1_0/G12L 16.57
C cascode_1_0/G23R VGP 84.21
C P2 VGN 14.05
C VGP VGN 28.10
C P P2 1671.94
C P VGP 989.24
C cascode_1_0/SD3L P2 124.23
C VINP VSS 16.52
C N VINP 14.42
C P2 VDN 36.23
C c2_28500_26600# GND 2.50
C c2_26100_40900# GND 3.07
R sky130_fd_pr__res_generic_po_63AFTY_0/a_n33_n650# 949
C VGP GND 187.25
R VGP 1272525
= VGP sky130_fd_pr__res_generic_po_63AFTY_4/a_n33_n723#
= VGP sky130_fd_pr__res_high_po_0p35_FFWWQH_1/a_n35_n592#
= VGP m5_24000_1700#
= VGP cascode_1_0/SD1R
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/SD2
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_24100_800#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/SD1
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_15900_n3200#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/SD1
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_3300_n3200#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/SD2
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_11500_800#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= VGP cascode_1_0/G34R
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/GR
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/G
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/m1_232_126#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/G
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/m1_232_126#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/G
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/m1_232_126#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/G
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/m1_232_126#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
C VDN GND 43.25
R VDN 888126
= VDN m5_1000_46700#
= VDN cascode_1_0/SD4L
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/SD2
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_20300_n6200#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/SD1
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_14000_3800#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/SD1
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_1400_3800#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/SD2
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_7900_n6200#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= VDN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
C VGN GND 101.26
R VGN 385139
= VGN cascode_1_0/G34L
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/GL
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/G
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/m1_232_126#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/G
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/m1_232_126#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/G
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/m1_232_126#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/G
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/m1_232_126#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VGN cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
C P2 GND 114.95
R P2 1776881
= P2 sky130_fd_pr__res_generic_po_63AFTY_0/a_n33_650#
= P2 cascode_1_0/SD3R
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/SD2
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_24100_800#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/SD1
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_15900_n3200#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/SD2
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_11500_800#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/SD1
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_3300_n3200#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/SD1
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_20300_3800#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/SD2
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_17800_n6200#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/SD1
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_7700_3800#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/SD2
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_1600_n6200#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P2 cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
C cascode_1_0/G23R GND 208.60
R cascode_1_0/G23R 770074
= cascode_1_0/G23R m5_1000_23800#
= cascode_1_0/G23R sky130_fd_pr__res_generic_po_63AFTY_0/a_n33_n723#
= cascode_1_0/G23R cascode_1_0/G23L
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/GL
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R a_30764_13418#
= cascode_1_0/G23R sky130_fd_pr__res_high_po_0p35_FFWWQH_1/a_n35_160#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/GR
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/G
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/m1_232_126#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G23R cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
C cascode_1_0/SD3L GND 95.40
R cascode_1_0/SD3L 1776786
= cascode_1_0/SD3L m3_1000_31000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/SD1
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_20300_n3200#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/SD2
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_14000_800#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/SD1
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_7700_n3200#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/SD2
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_1400_800#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/SD1
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_1400_3800#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/SD2
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_20300_n6200#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/SD1
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_14000_3800#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/SD2
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_7900_n6200#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= cascode_1_0/SD3L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
R cascode_1_0/VSUBS 2062579
= cascode_1_0/VSUBS sky130_fd_pr__res_generic_po_63AFTY_4/a_n163_n853#
= cascode_1_0/VSUBS sky130_fd_pr__res_generic_po_63AFTY_0/a_n163_n853#
= cascode_1_0/VSUBS sky130_fd_pr__res_high_po_0p35_FFWWQH_1/a_n165_n722#
= cascode_1_0/VSUBS a_30634_12536#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_6100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_5600#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_6200#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_6100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_4300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_4900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_5500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_4400#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_5000#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_4300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_4900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_5500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_3100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_3700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_3200#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_3800#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_3100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_3700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_1900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_2500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_1400#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_2000#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_2600#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_1900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_2500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_1300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_800#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_1300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_19100_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_12800_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m2_6500_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_2/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_0/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_4/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_6/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_6100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_5600#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_6200#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_6100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_4300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_4900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_5500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_4400#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_5000#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_4300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_4900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_5500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_3100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_3700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_3200#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_3800#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_3100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_3700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_1900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_2500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_1400#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_2000#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_2600#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_1900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_2500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_1300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_800#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_1300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_19100_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_12800_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m2_6500_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_6100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_5600#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_6200#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_6100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_4300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_4900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_5500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_4400#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_5000#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_4300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_4900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_5500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_3100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_3700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_3200#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_3800#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_3100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_3700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_1900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_2500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_1400#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_2000#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_2600#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_1900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_2500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_1300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_800#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_1300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n2700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n2100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n1500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n3900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n3300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_19100_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_12800_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n6900#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n6300#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n5700#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n5100#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m2_6500_n4500#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/VSUBS
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/SUB
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2533_n3222#
= cascode_1_0/VSUBS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/VSUBS
C P GND 182.52
= P cascode_1_0/SD4R
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/SD1
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_20300_3800#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/SD2
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_17800_n6200#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/SD1
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_7700_3800#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/SD2
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/m3_1600_n6200#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_2/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P VDP
= P sky130_fd_pr__res_generic_po_63AFTY_4/a_n33_650#
= P cascode_1_0/SD2R
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/SD2
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_24100_800#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/SD1
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_15900_n3200#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/SD2
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_11500_800#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/SD1
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_3300_n3200#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/SD1
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_20300_3800#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/SD2
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_17800_n6200#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/SD1
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_7700_3800#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/SD2
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_1600_n6200#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= P cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
C VINP GND 101.26
R VINP 385140
= VINP cascode_1_0/G12R
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/GR
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/G
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/m1_232_126#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_3/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/G
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/m1_232_126#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_1/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/G
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/m1_232_126#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_5/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/G
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/m1_232_126#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= VINP cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_7/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
C cascode_1_0/G12L GND 101.26
R cascode_1_0/G12L 385139
= cascode_1_0/G12L m5_1000_9100#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/GL
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/G
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/m1_232_126#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/G
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/m1_232_126#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/G
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/m1_232_126#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/G
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2241_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/m1_232_126#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2083_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1925_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1767_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1609_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1451_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1293_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1135_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_977_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_819_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_661_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_503_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_345_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_187_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_29_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n129_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n287_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n445_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n603_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n761_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n919_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1077_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1235_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1393_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1551_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1709_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1867_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2025_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2183_n3088#
= cascode_1_0/G12L cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2341_n3088#
C N GND 93.98
R N 1776786
= N cascode_1_0/SD2L
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/SD1
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_20300_n3200#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/SD2
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_14000_800#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/SD1
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_7700_n3200#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/SD2
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/m3_1400_800#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_1/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/SD1
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_1400_3800#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/SD1
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_14000_3800#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/SD2
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_7900_n6200#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/SD2
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_20300_n6200#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= N cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
C VSS GND 54.36
R VSS 888127
= VSS cascode_1_0/SD1L
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/SD1
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_20300_n3200#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_4/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/SD2
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_14000_800#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_2/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/SD1
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_7700_n3200#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2183_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1867_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1551_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1235_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_919_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_603_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_287_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n29_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n345_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n661_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n977_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1293_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1609_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1925_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_6/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2241_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/SD2
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/m3_1400_800#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2341_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_2025_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1709_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1393_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_1077_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_761_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_445_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_129_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n187_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n503_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n819_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1135_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1451_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n1767_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2083_n3000#
= VSS cascode_1_0/NMOS_30_0p5_30_diff4x_2s_0/NMOS_30_0p5_30_1_0/sky130_fd_pr__nfet_g5v0d10v5_UDPNFN_0/a_n2399_n3000#
R sky130_fd_pr__res_generic_po_63AFTY_4/a_n33_n650# 949
R a_30764_13098# 1468
= a_30764_13098# sky130_fd_pr__res_high_po_0p35_FFWWQH_1/a_n35_n160#
