Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Oct 31 21:20:49 2024
| Host         : AlanTheGreat running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|     10 |            5 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             444 |           64 |
| Yes          | No                    | No                     |             226 |           49 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             150 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------+----------------------------------------+------------------+----------------+
|    Clock Signal    |         Enable Signal         |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------+----------------------------------------+------------------+----------------+
| ~clk_6p25mhz_BUFG  |                               |                                        |                1 |              2 |
|  clk80hz/an_reg[0] |                               |                                        |                1 |              4 |
|  insert_clk_BUFG   | state[3]_i_1_n_0              | reset_IBUF                             |                2 |              8 |
|  clk80hz/an_reg[0] | seg[6]_i_1_n_0                | an[3]_i_1_n_0                          |                1 |              8 |
|  insert_clk_BUFG   | hold_top[5]_i_2_n_0           | hold_top[5]_i_1_n_0                    |                2 |             10 |
|  insert_clk_BUFG   | ring_top[5]_i_2_n_0           | ring_top[5]_i_1_n_0                    |                2 |             10 |
|  insert_clk_BUFG   | star_top[5]_i_2_n_0           | star_top[5]_i_1_n_0                    |                1 |             10 |
|  insert_clk_BUFG   | triangle_top[5]_i_2_n_0       | triangle_top[5]_i_1_n_0                |                2 |             10 |
|  insert_clk_BUFG   | circle_top[5]_i_2_n_0         | circle_top[5]_i_1_n_0                  |                2 |             10 |
|  insert_clk_BUFG   |                               |                                        |                6 |             12 |
|  insert_clk_BUFG   | box_top[5]_i_1_n_0            |                                        |                4 |             12 |
|  clk80hz/an_reg[0] | seg[6]_i_1_n_0                |                                        |                6 |             14 |
|  insert_clk_BUFG   | health[9]_i_1_n_0             |                                        |                9 |             20 |
|  clk_6p25mhz_BUFG  | oled_data[15]_i_2_n_0         | oled_data[15]_i_1_n_0                  |                3 |             20 |
|  clk_IBUF_BUFG     | healthbar/led[9]_i_1_n_0      |                                        |                2 |             20 |
|  insert_clk_BUFG   | score[13]_i_1_n_0             |                                        |                9 |             28 |
|  insert_clk_BUFG   | highscore                     |                                        |                5 |             28 |
| ~clk_6p25mhz_BUFG  |                               | oled_display/frame_counter[16]_i_1_n_0 |                5 |             34 |
|  clk_6p25mhz_BUFG  |                               |                                        |               10 |             38 |
| ~clk_6p25mhz_BUFG  | oled_display/delay[0]_i_1_n_0 |                                        |                5 |             40 |
| ~clk_6p25mhz_BUFG  | oled_display/state            |                                        |                9 |             64 |
|  clk_IBUF_BUFG     |                               | holdcheck_count[31]_i_1_n_0            |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk20hz/count[0]_i_1__1_n_0            |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk40hz/clear                          |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk6p25mhz/count[0]_i_1__3_n_0         |                8 |             64 |
|  clk_IBUF_BUFG     |                               | clk80hz/count[0]_i_1__2_n_0            |                8 |             64 |
|  clk_IBUF_BUFG     | holdstate_status              | hold_count                             |                8 |             64 |
|  clk_IBUF_BUFG     |                               |                                        |               14 |             74 |
| ~clk_6p25mhz_BUFG  |                               | oled_display/spi_word[39]_i_1_n_0      |               19 |             90 |
+--------------------+-------------------------------+----------------------------------------+------------------+----------------+


