

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling05e5692e020006a57b48c20ea057df74  /home/pars/Documents/sim_11/spmv_vector
Extracting PTX file and ptxas options    1: spmv_vector.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    0 # IPC per profiling interval
-instruction_monitor                    0 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_11/spmv_vector
self exe links to: /home/pars/Documents/sim_11/spmv_vector
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_11/spmv_vector
Running md5sum using "md5sum /home/pars/Documents/sim_11/spmv_vector "
self exe links to: /home/pars/Documents/sim_11/spmv_vector
Extracting specific PTX file named spmv_vector.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf : hostFun 0x0x55dde44e43bc, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: allocating global region for "tex_x" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x404 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x880 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x408 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x680 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x410 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x580 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x420 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_PfE4ptrs" from 0x480 to 0x500 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE5sdata" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_PfE4ptrs" from 0x440 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_vector.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi8ELi32EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1152, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1184, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1296, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=1544, cmem=404
GPGPU-Sim PTX: Kernel '_Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf' : regs=49, lmem=0, smem=2052, cmem=404
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi16ELi16EEviPKmPKiPKfS5_Pf : hostFun 0x0x55dde44e4374, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf : hostFun 0x0x55dde44e432c, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi64ELi4EEviPKmPKiPKfS5_Pf : hostFun 0x0x55dde44e42e4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18spmv_vector_kernelILi128ELi2EEviPKmPKiPKfS5_Pf : hostFun 0x0x55dde44e429c, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/web-Google.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 916428 |E| 5105039
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (256 threads/CTA) ...
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   size = 4294967295
GPGPU-Sim PTX:   texref = 0x55dde44f4320, array = 0x55ddec7d0c60
GPGPU-Sim PTX:   devPtr32 = c2df0d00
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc2df0d00
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffffc2df0d00
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffebefdd51c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebefdd510..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebefdd508..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebefdd500..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebefdd4f8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffebefdd4f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55dde44e432c (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x870 (spmv_vector.1.sm_75.ptx:397) @%p1 bra $L__BB2_15;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (spmv_vector.1.sm_75.ptx:533) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x908 (spmv_vector.1.sm_75.ptx:419) @%p2 bra $L__BB2_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (spmv_vector.1.sm_75.ptx:428) ld.shared.u32 %r10, [%r5];

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x960 (spmv_vector.1.sm_75.ptx:433) @%p3 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (spmv_vector.1.sm_75.ptx:502) st.shared.f32 [%r6], %f62;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9a8 (spmv_vector.1.sm_75.ptx:443) @%p4 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (spmv_vector.1.sm_75.ptx:471) setp.lt.u32 %p7, %r13, 24;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9f8 (spmv_vector.1.sm_75.ptx:454) @%p5 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (spmv_vector.1.sm_75.ptx:471) setp.lt.u32 %p7, %r13, 24;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa30 (spmv_vector.1.sm_75.ptx:462) @%p6 bra $L__BB2_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (spmv_vector.1.sm_75.ptx:471) setp.lt.u32 %p7, %r13, 24;

GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (spmv_vector.1.sm_75.ptx:472) @%p7 bra $L__BB2_12;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (spmv_vector.1.sm_75.ptx:502) st.shared.f32 [%r6], %f62;

GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb28 (spmv_vector.1.sm_75.ptx:499) @%p8 bra $L__BB2_11;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (spmv_vector.1.sm_75.ptx:502) st.shared.f32 [%r6], %f62;

GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xbb0 (spmv_vector.1.sm_75.ptx:518) @%p9 bra $L__BB2_14;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe8 (spmv_vector.1.sm_75.ptx:528) add.s32 %r46, %r46, %r8;

GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbf8 (spmv_vector.1.sm_75.ptx:530) @%p10 bra $L__BB2_2;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc00 (spmv_vector.1.sm_75.ptx:533) ret;

GPGPU-Sim PTX: ... end of reconvergence points for _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf' to stream 0, gridDim= (120,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z18spmv_vector_kernelILi32ELi8EEviPKmPKiPKfS5_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 3862846
gpu_sim_insn = 271267708
gpu_ipc =      70.2248
gpu_tot_sim_cycle = 3862846
gpu_tot_sim_insn = 271267708
gpu_tot_ipc =      70.2248
gpu_tot_issued_cta = 120
gpu_occupancy = 87.9636% 
gpu_tot_occupancy = 87.9636% 
max_total_param_size = 0
gpu_stall_dramfull = 56070
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7667
partiton_level_parallism_total  =       1.7667
partiton_level_parallism_util =       2.5989
partiton_level_parallism_util_total  =       2.5989
L2_BW  =     242.9113 GB/Sec
L2_BW_total  =     242.9113 GB/Sec
gpu_total_sim_rate=13616

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 115506, Miss = 55906, Miss_rate = 0.484, Pending_hits = 20358, Reservation_fails = 153665
	L1D_cache_core[1]: Access = 117816, Miss = 56026, Miss_rate = 0.476, Pending_hits = 20503, Reservation_fails = 296
	L1D_cache_core[2]: Access = 118316, Miss = 58114, Miss_rate = 0.491, Pending_hits = 20388, Reservation_fails = 1114026
	L1D_cache_core[3]: Access = 117002, Miss = 57296, Miss_rate = 0.490, Pending_hits = 20238, Reservation_fails = 964661
	L1D_cache_core[4]: Access = 121858, Miss = 59511, Miss_rate = 0.488, Pending_hits = 20286, Reservation_fails = 1431508
	L1D_cache_core[5]: Access = 115738, Miss = 55685, Miss_rate = 0.481, Pending_hits = 20439, Reservation_fails = 55
	L1D_cache_core[6]: Access = 123888, Miss = 59551, Miss_rate = 0.481, Pending_hits = 20383, Reservation_fails = 482907
	L1D_cache_core[7]: Access = 117082, Miss = 55891, Miss_rate = 0.477, Pending_hits = 20494, Reservation_fails = 160
	L1D_cache_core[8]: Access = 115758, Miss = 55491, Miss_rate = 0.479, Pending_hits = 20621, Reservation_fails = 336
	L1D_cache_core[9]: Access = 119670, Miss = 57676, Miss_rate = 0.482, Pending_hits = 20500, Reservation_fails = 945
	L1D_cache_core[10]: Access = 118450, Miss = 57045, Miss_rate = 0.482, Pending_hits = 20475, Reservation_fails = 201
	L1D_cache_core[11]: Access = 113002, Miss = 54059, Miss_rate = 0.478, Pending_hits = 20397, Reservation_fails = 155
	L1D_cache_core[12]: Access = 118774, Miss = 56926, Miss_rate = 0.479, Pending_hits = 20524, Reservation_fails = 262
	L1D_cache_core[13]: Access = 120964, Miss = 57811, Miss_rate = 0.478, Pending_hits = 20539, Reservation_fails = 390358
	L1D_cache_core[14]: Access = 116580, Miss = 56163, Miss_rate = 0.482, Pending_hits = 20566, Reservation_fails = 219
	L1D_cache_core[15]: Access = 129360, Miss = 62608, Miss_rate = 0.484, Pending_hits = 20557, Reservation_fails = 166299
	L1D_cache_core[16]: Access = 116692, Miss = 55742, Miss_rate = 0.478, Pending_hits = 20483, Reservation_fails = 1414
	L1D_cache_core[17]: Access = 121304, Miss = 58595, Miss_rate = 0.483, Pending_hits = 20543, Reservation_fails = 7508
	L1D_cache_core[18]: Access = 114134, Miss = 55189, Miss_rate = 0.484, Pending_hits = 20346, Reservation_fails = 170010
	L1D_cache_core[19]: Access = 119558, Miss = 56602, Miss_rate = 0.473, Pending_hits = 20517, Reservation_fails = 157
	L1D_cache_core[20]: Access = 128364, Miss = 61586, Miss_rate = 0.480, Pending_hits = 20507, Reservation_fails = 949
	L1D_cache_core[21]: Access = 120020, Miss = 57901, Miss_rate = 0.482, Pending_hits = 20291, Reservation_fails = 380221
	L1D_cache_core[22]: Access = 114182, Miss = 54990, Miss_rate = 0.482, Pending_hits = 20452, Reservation_fails = 184
	L1D_cache_core[23]: Access = 114492, Miss = 55023, Miss_rate = 0.481, Pending_hits = 20493, Reservation_fails = 998
	L1D_cache_core[24]: Access = 121504, Miss = 57861, Miss_rate = 0.476, Pending_hits = 20447, Reservation_fails = 25020
	L1D_cache_core[25]: Access = 116364, Miss = 56398, Miss_rate = 0.485, Pending_hits = 20396, Reservation_fails = 2003
	L1D_cache_core[26]: Access = 119644, Miss = 56980, Miss_rate = 0.476, Pending_hits = 20480, Reservation_fails = 177
	L1D_cache_core[27]: Access = 116482, Miss = 56407, Miss_rate = 0.484, Pending_hits = 20336, Reservation_fails = 309255
	L1D_cache_core[28]: Access = 117004, Miss = 57079, Miss_rate = 0.488, Pending_hits = 20411, Reservation_fails = 208
	L1D_cache_core[29]: Access = 114404, Miss = 54517, Miss_rate = 0.477, Pending_hits = 20546, Reservation_fails = 12199
	L1D_total_cache_accesses = 3553912
	L1D_total_cache_misses = 1710629
	L1D_total_cache_miss_rate = 0.4813
	L1D_total_cache_pending_hits = 613516
	L1D_total_cache_reservation_fails = 5616356
	L1D_cache_data_port_util = 0.014
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 5079868
	L1T_total_cache_misses = 4885776
	L1T_total_cache_miss_rate = 0.9618
	L1T_total_cache_pending_hits = 194092
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1001608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 613516
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 500099
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5340993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1209582
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 613516
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 194092
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 4885776
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228159
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 275363
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3324805
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 5079868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229107

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 5335534
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 5459
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][LINE_ALLOC_FAIL] = 275360
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 3
ctas_completed 120, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16200, 15958, 15904, 16306, 16188, 16663, 16722, 16196, 15600, 15964, 16347, 16297, 16450, 15988, 16606, 15852, 16287, 16172, 18404, 16025, 16664, 18525, 16723, 16528, 16321, 16616, 15921, 16369, 16804, 15779, 16035, 16191, 
gpgpu_n_tot_thrd_icount = 507475680
gpgpu_n_tot_w_icount = 15858615
gpgpu_n_stall_shd_mem = 6283129
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1709681
gpgpu_n_mem_write_global = 229107
gpgpu_n_mem_texture = 4885776
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12959362
gpgpu_n_store_insn = 916428
gpgpu_n_shmem_insn = 68732100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 5105039
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 153600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 137666
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16564
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1553435	W0_Idle:42778915	W0_Scoreboard:302252943	W1:242973	W2:353284	W3:426591	W4:1804742	W5:395517	W6:361263	W7:334040	W8:2697950	W9:314549	W10:359100	W11:348065	W12:294309	W13:241145	W14:205346	W15:171698	W16:217782	W17:178665	W18:163515	W19:119136	W20:90356	W21:66591	W22:53146	W23:41851	W24:47736	W25:42708	W26:22439	W27:13535	W28:8739	W29:6018	W30:4265	W31:3393	W32:6228168
single_issue_nums: WS0:3970003	WS1:3963294	WS2:3962089	WS3:3963229	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13677448 {8:1709681,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9164280 {40:229107,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 39086208 {8:4885776,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68387240 {40:1709681,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1832856 {8:229107,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 781724160 {40:19543104,}
maxmflatency = 12393 
max_icnt2mem_latency = 11932 
maxmrqlatency = 761 
max_icnt2sh_latency = 637 
averagemflatency = 379 
avg_icnt2mem_latency = 5 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 130 
mrq_lat_table:2133999 	85123 	83275 	186632 	3719400 	625539 	87490 	13692 	2426 	66 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5034247 	12750253 	3666902 	25747 	3787 	912 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4355816 	518971 	5918 	713 	1912891 	3045 	4565 	8810 	6450 	4121 	2606 	623 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1757220 	934005 	1137443 	1571067 	2500094 	4019004 	6168144 	3384041 	10874 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	453 	3398 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        41        40        12        16        16        16        16        20        12        12        27        24        41        30        16        12 
dram[1]:        40        40        16        16        16        16        12        16        16        15        17        23        27        29        12        16 
dram[2]:        40        40        16        16        16        16        16        16        17        17        29        32        23        35        16        12 
dram[3]:        40        40        12        16        16        16        16        16        16        16        25        17        33        40        16        12 
dram[4]:        40        40        16        16        12        16        12        16        17        16        19        28        35        30        20        12 
dram[5]:        40        40        16        16        16        12        16        12        20        18        21        18        24        36        20        20 
dram[6]:        40        40        12        16        16        12        16        20        20        16        15        29        27        38        16        16 
dram[7]:        40        40        16        16        16        16        16        12        16        13        23        30        37        27        16        16 
dram[8]:        40        40        16        16        12        16        16        16        16        16        17        27        22        37        16        16 
dram[9]:        40        40        16        12        16        12        16        16        18        18        24        44        29        28        16        20 
dram[10]:        40        40        16        16        16        16        16        16        20        20        43        27        32        26        16        16 
dram[11]:        40        40        20        16        12        16        16        16        16        17        22        35        31        36        16        16 
maximum service time to same row:
dram[0]:    131002    139306     92775    151245     95502    221190     87028    187853    142510    161213    200444     89201    127118    129062    112845    161437 
dram[1]:    140048    127077    151418    136187     90616    222526     82126    203004    208276    143183     77466     86557    117911    146684     72049    146579 
dram[2]:    176689    181210    107048    257411    227260    137816    112996    205576    206622    140679     89210    199469    166782    245128    113516    159605 
dram[3]:    139713    139765    167175    210701    121211    125364    113656     95056    160419     94121     59680    151121     91928    181788    105431    154029 
dram[4]:     82334    107687    139269    105978    116457    183211     94056    262959    152980    205503     95124     97701    135553     96959     84080     92685 
dram[5]:    105728    128087    140440     92173     72296    223923    121160    136243    134923    111137     94142    180459     91578    144168    142739    112192 
dram[6]:     93932     56541    151411     89430    148845    138700     69297     92620    180115    186378    182036     95529     91111    142597     65767     88756 
dram[7]:     95116    138324    119182    219851    312998    226871    199303    104021     90566    268859    177163    154434     90668    236392    148318    116637 
dram[8]:    170349    279045    267204     87887    228828    158093    120703    136673     90645    115003     92730     55967    102095     82990     77944     77316 
dram[9]:    163924    131595    137116     89228    116582    192816     95968    139148    116855    146245     88456    196315     58647    103016    115789     89821 
dram[10]:    114589    137199    177527    163430    222025     92360     99612    141652    149706    246520    138973    135562    131076    140046    121023     88245 
dram[11]:    196053    181185    127010    241169     92615    137813     94046    135697    114931    166229     98853     79298     76618    113755    125402    292897 
average row accesses per activate:
dram[0]:  3.224161  3.235935  3.195167  3.230677  3.142143  3.227875  3.143731  3.207459  3.235367  3.234582  3.281741  3.277462  3.228312  3.242795  3.197434  3.233433 
dram[1]:  3.208076  3.230936  3.193347  3.230894  3.170831  3.210748  3.162247  3.177763  3.225992  3.283738  3.260738  3.281956  3.220857  3.245442  3.203033  3.259743 
dram[2]:  3.223047  3.278228  3.207288  3.231737  3.134959  3.191751  3.147269  3.231941  3.257084  3.255820  3.272629  3.307376  3.192443  3.243248  3.171434  3.219977 
dram[3]:  3.218619  3.243392  3.210177  3.266788  3.151670  3.160694  3.158592  3.185413  3.216071  3.283269  3.266257  3.293158  3.210852  3.220062  3.212914  3.229762 
dram[4]:  3.196535  3.252538  3.185957  3.228101  3.163870  3.188402  3.190369  3.209440  3.189896  3.242262  3.228272  3.290196  3.231350  3.247323  3.197592  3.221595 
dram[5]:  3.197556  3.244846  3.226223  3.263153  3.135940  3.186517  3.133315  3.208270  3.256238  3.245585  3.268577  3.282991  3.189515  3.235343  3.198208  3.244017 
dram[6]:  3.175655  3.221380  3.199982  3.195678  3.141545  3.172979  3.167242  3.176476  3.191080  3.278734  3.244296  3.311077  3.197849  3.232682  3.212154  3.231208 
dram[7]:  3.185661  3.217726  3.170723  3.269068  3.181462  3.208522  3.153902  3.181165  3.232471  3.249846  3.254849  3.307605  3.193863  3.220239  3.183232  3.210695 
dram[8]:  3.220672  3.241879  3.213865  3.242146  3.155341  3.173408  3.118707  3.181345  3.225678  3.268189  3.258976  3.306995  3.231748  3.236597  3.194064  3.247881 
dram[9]:  3.209997  3.264371  3.217020  3.248846  3.187472  3.215679  3.142678  3.188661  3.244998  3.299663  3.263684  3.295449  3.216656  3.258174  3.219965  3.220232 
dram[10]:  3.209845  3.270799  3.214752  3.232918  3.147986  3.176080  3.164754  3.180397  3.242008  3.292002  3.281379  3.293337  3.190802  3.240676  3.176059  3.210618 
dram[11]:  3.198872  3.274872  3.213518  3.246513  3.145774  3.173026  3.160507  3.177396  3.215811  3.258434  3.271129  3.304705  3.210654  3.252249  3.189341  3.226446 
average row locality = 6937642/2154197 = 3.220523
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     36247     34581     36476     34795     33810     33739     34283     33653     39102     36727     38913     37301     36547     35859     34483     33264 
dram[1]:     36781     35684     36716     35619     35642     33373     35036     32838     39026     38545     39637     38652     37870     35275     34689     33298 
dram[2]:     36731     35871     36291     35554     34560     33596     35011     33368     39625     37757     39373     38506     36944     35757     34656     33302 
dram[3]:     36765     35300     36632     35803     34953     33372     34929     33529     39359     38789     39737     38218     37190     35130     34970     33394 
dram[4]:     36374     35400     36242     34935     35497     33449     35368     32971     38626     37985     38931     38348     37537     35630     35170     33496 
dram[5]:     36743     35410     37031     35515     34505     33085     33959     33761     40051     37349     40017     37745     36354     35277     34467     33049 
dram[6]:     35817     35526     36319     35344     35434     33537     34702     32943     38851     37974     39245     38244     36718     35229     35148     33291 
dram[7]:     36765     34511     36198     34697     34728     33815     34899     33974     39457     36823     39461     37824     36902     35746     34238     32862 
dram[8]:     37235     35371     36985     35562     35098     33437     34300     33451     39477     38486     40251     38528     36944     35226     34604     33566 
dram[9]:     36896     35675     37164     35743     35017     33492     34988     32814     39433     38043     40047     38449     36584     35426     35035     33456 
dram[10]:     37013     35302     37293     35150     34317     33370     34336     33212     39711     37928     40405     38062     36693     34953     34388     32919 
dram[11]:     36132     35654     36652     35465     35290     33617     35006     32777     39151     37719     39686     38488     37042     35280     35031     33367 
total dram reads = 6909124
bank skew: 40405/32777 = 1.23
chip skew: 578681/569780 = 1.02
number of total write accesses:
dram[0]:       628       640       588       592       576       576       576       576       572       576       572       576       584       596       632       640 
dram[1]:       640       640       592       588       576       576       576       576       576       576       576       576       596       596       640       640 
dram[2]:       640       640       588       588       576       576       576       576       576       576       576       576       596       596       640       640 
dram[3]:       636       640       588       592       576       576       576       576       576       576       576       576       596       596       640       640 
dram[4]:       624       640       592       592       576       576       576       576       576       576       576       576       588       596       628       640 
dram[5]:       640       640       592       592       576       576       576       576       576       576       576       576       600       600       640       640 
dram[6]:       640       616       592       576       576       564       576       560       576       552       576       552       600       572       640       608 
dram[7]:       640       640       592       592       576       576       576       576       576       576       576       576       600       600       640       640 
dram[8]:       628       640       590       588       576       576       572       576       576       576       576       576       600       600       628       640 
dram[9]:       628       632       588       588       576       576       576       576       572       576       568       576       588       600       624       640 
dram[10]:       628       640       584       588       576       576       576       576       572       576       572       576       592       600       632       640 
dram[11]:       624       640       584       584       576       576       568       576       572       576       560       576       588       600       628       636 
total dram writes = 114070
bank skew: 640/552 = 1.16
chip skew: 9552/9376 = 1.02
average mf latency per bank:
dram[0]:       1112      1139      1083      1104      1175      1187      1105      1199      1078      1182      1110      1166      1147      1161      1090      1226
dram[1]:       1112      1167      1143      1173      1139      1216      1199      1238      1207      1144      1148      1187      1156      1215      1240      1178
dram[2]:       1094      1139      1098      1168      1171      1218      1117      1243      1097      1236      1126      1157      1162      1225      1159      1234
dram[3]:       1117      1191      1128      1136      1122      1200      1148      1167      1144      1133      1135      1199      1166      1270      1166      1202
dram[4]:       1107      1140      1131      1211      1202      1205      1159      1275      1164      1196      1150      1118      1177      1180      1216      1172
dram[5]:       1107      1130      1088      1091      1123      1197      1154      1116      1105      1150      1124      1154      1131      1202      1140      1200
dram[6]:       1104      1130      1103      1170      1134      1150      1170      1222      1145      1148      1089      1155      1175      1189      1160      1190
dram[7]:       1096      1180      1133      1137      1162      1217      1120      1185      1086      1216      1118      1142      1150      1168      1162      1248
dram[8]:       1098      1193      1127      1175      1123      1251      1196      1166      1171      1121      1129      1176      1157      1219      1169      1227
dram[9]:       1102      1151      1095      1163      1173      1170      1143      1260      1145      1196      1144      1175      1165      1196      1189      1199
dram[10]:       1146      1124      1148      1116      1177      1179      1165      1141      1153      1124      1111      1158      1159      1209      1156      1195
dram[11]:       1107      1155      1086      1179      1120      1158      1195      1259      1156      1215      1105      1160      1156      1224      1155      1212
maximum mf latency per bank:
dram[0]:       6575      5411      5638      7067      9247      9418      5042      6463      6033      5136      7053      5514      8956      4790      8794      8194
dram[1]:       5393      6909      6142      5408      6779      4547      9583      5631      8445      6269      7708      4879      6284      6285      5966      7288
dram[2]:       6464      6631      6944      6007      3650      9259      5564      5205      5665      8517      6190      6176      6192      7506      6260     12393
dram[3]:       6404      5470      7525      6642      9122      9083      4488      5770      7926      7453      7887      4817      8042      7344      5904      4288
dram[4]:       6223      7746      5218      5139      9361      9271      6492      7793      5611      7276      5070      4364      7927      6187      4257      6789
dram[5]:       6185      5396      7481      7024      3231      7910      6421      6363      9303      4490      7973      4983      6818      4984      6494      5950
dram[6]:       3174      6216      6461      6863      7183      7026      6261      5872      6040      7390      6971      9583      7478      7487      8678      8626
dram[7]:       6088      4603      6442      4752      9786      9601      6276      5005      7587      6923      7557      5743      7927      6367      9024      5117
dram[8]:       6784      6061      4680      8038      9757      6310      6170      6270      6157      5616      6726      5956      4160      5437     11215     11953
dram[9]:       5766      4626      6297      5160      6330      5734      6758      5637      7829      6597      6713      5594      8783      7291      9296      6703
dram[10]:       4674      8468      8029      8072      6463      3736      6572      6571      9157      6862      8445      5003      6705     11425      7308     10988
dram[11]:       6604      6376     10032      5697      6621      9048      5929      5499      7389     10161      8278      8518     10927      4915      7034     12322

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8984112 n_act=177594 n_pre=177578 n_ref_event=0 n_req=572155 n_rd=569780 n_rd_L2_A=0 n_write=0 n_wr_bk=9500 bw_util=0.2339
n_activity=6700360 dram_eff=0.3458
bk0: 36247a 9098558i bk1: 34581a 9135485i bk2: 36476a 9088561i bk3: 34795a 9134871i bk4: 33810a 9135883i bk5: 33739a 9157998i bk6: 34283a 9128670i bk7: 33653a 9157230i bk8: 39102a 9040842i bk9: 36727a 9085464i bk10: 38913a 9048835i bk11: 37301a 9080223i bk12: 36547a 9087210i bk13: 35859a 9102212i bk14: 34483a 9127233i bk15: 33264a 9162496i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689609
Row_Buffer_Locality_read = 0.692401
Row_Buffer_Locality_write = 0.019789
Bank_Level_Parallism = 2.299467
Bank_Level_Parallism_Col = 1.735474
Bank_Level_Parallism_Ready = 1.194040
write_to_read_ratio_blp_rw_average = 0.027632
GrpLevelPara = 1.521622 

BW Util details:
bwutil = 0.233907 
total_CMD = 9906146 
util_bw = 2317120 
Wasted_Col = 2421220 
Wasted_Row = 1080721 
Idle = 4087085 

BW Util Bottlenecks: 
RCDc_limit = 2595808 
RCDWRc_limit = 17676 
WTRc_limit = 75624 
RTWc_limit = 82151 
CCDLc_limit = 688350 
rwq = 0 
CCDLc_limit_alone = 676505 
WTRc_limit_alone = 71784 
RTWc_limit_alone = 74146 

Commands details: 
total_CMD = 9906146 
n_nop = 8984112 
Read = 569780 
Write = 0 
L2_Alloc = 0 
L2_WB = 9500 
n_act = 177594 
n_pre = 177578 
n_ref = 0 
n_req = 572155 
total_req = 579280 

Dual Bus Interface Util: 
issued_total_row = 355172 
issued_total_col = 579280 
Row_Bus_Util =  0.035854 
CoL_Bus_Util = 0.058477 
Either_Row_CoL_Bus_Util = 0.093077 
Issued_on_Two_Bus_Simul_Util = 0.001254 
issued_two_Eff = 0.013468 
queue_avg = 2.518737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51874
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8970577 n_act=180262 n_pre=180246 n_ref_event=0 n_req=581066 n_rd=578681 n_rd_L2_A=0 n_write=0 n_wr_bk=9540 bw_util=0.2375
n_activity=6702401 dram_eff=0.3511
bk0: 36781a 9079388i bk1: 35684a 9106303i bk2: 36716a 9072980i bk3: 35619a 9109143i bk4: 35642a 9096052i bk5: 33373a 9157316i bk6: 35036a 9111723i bk7: 32838a 9163226i bk8: 39026a 9035123i bk9: 38545a 9054999i bk10: 39637a 9025732i bk11: 38652a 9049228i bk12: 37870a 9048467i bk13: 35275a 9113705i bk14: 34689a 9118709i bk15: 33298a 9161062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689777
Row_Buffer_Locality_read = 0.692483
Row_Buffer_Locality_write = 0.033124
Bank_Level_Parallism = 2.340729
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.203522
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.237518 
total_CMD = 9906146 
util_bw = 2352884 
Wasted_Col = 2413252 
Wasted_Row = 1068085 
Idle = 4071925 

BW Util Bottlenecks: 
RCDc_limit = 2599380 
RCDWRc_limit = 16723 
WTRc_limit = 79775 
RTWc_limit = 85715 
CCDLc_limit = 693202 
rwq = 0 
CCDLc_limit_alone = 680964 
WTRc_limit_alone = 75695 
RTWc_limit_alone = 77557 

Commands details: 
total_CMD = 9906146 
n_nop = 8970577 
Read = 578681 
Write = 0 
L2_Alloc = 0 
L2_WB = 9540 
n_act = 180262 
n_pre = 180246 
n_ref = 0 
n_req = 581066 
total_req = 588221 

Dual Bus Interface Util: 
issued_total_row = 360508 
issued_total_col = 588221 
Row_Bus_Util =  0.036392 
CoL_Bus_Util = 0.059379 
Either_Row_CoL_Bus_Util = 0.094443 
Issued_on_Two_Bus_Simul_Util = 0.001328 
issued_two_Eff = 0.014066 
queue_avg = 2.584947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58495
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8973183 n_act=179699 n_pre=179683 n_ref_event=0 n_req=579286 n_rd=576902 n_rd_L2_A=0 n_write=0 n_wr_bk=9536 bw_util=0.2368
n_activity=6726294 dram_eff=0.3487
bk0: 36731a 9083089i bk1: 35871a 9111188i bk2: 36291a 9091203i bk3: 35554a 9111083i bk4: 34560a 9116284i bk5: 33596a 9148495i bk6: 35011a 9107339i bk7: 33368a 9164973i bk8: 39625a 9027672i bk9: 37757a 9072081i bk10: 39373a 9033879i bk11: 38506a 9059502i bk12: 36944a 9065557i bk13: 35757a 9103531i bk14: 34656a 9119294i bk15: 33302a 9156917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689796
Row_Buffer_Locality_read = 0.692528
Row_Buffer_Locality_write = 0.028523
Bank_Level_Parallism = 2.319063
Bank_Level_Parallism_Col = 1.748965
Bank_Level_Parallism_Ready = 1.201331
write_to_read_ratio_blp_rw_average = 0.027860
GrpLevelPara = 1.528879 

BW Util details:
bwutil = 0.236798 
total_CMD = 9906146 
util_bw = 2345752 
Wasted_Col = 2432520 
Wasted_Row = 1078876 
Idle = 4048998 

BW Util Bottlenecks: 
RCDc_limit = 2611674 
RCDWRc_limit = 17810 
WTRc_limit = 77444 
RTWc_limit = 84230 
CCDLc_limit = 694738 
rwq = 0 
CCDLc_limit_alone = 682694 
WTRc_limit_alone = 73371 
RTWc_limit_alone = 76259 

Commands details: 
total_CMD = 9906146 
n_nop = 8973183 
Read = 576902 
Write = 0 
L2_Alloc = 0 
L2_WB = 9536 
n_act = 179699 
n_pre = 179683 
n_ref = 0 
n_req = 579286 
total_req = 586438 

Dual Bus Interface Util: 
issued_total_row = 359382 
issued_total_col = 586438 
Row_Bus_Util =  0.036279 
CoL_Bus_Util = 0.059199 
Either_Row_CoL_Bus_Util = 0.094180 
Issued_on_Two_Bus_Simul_Util = 0.001298 
issued_two_Eff = 0.013781 
queue_avg = 2.566918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56692
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8970912 n_act=180192 n_pre=180176 n_ref_event=0 n_req=580454 n_rd=578070 n_rd_L2_A=0 n_write=0 n_wr_bk=9536 bw_util=0.2373
n_activity=6738227 dram_eff=0.3488
bk0: 36765a 9085733i bk1: 35300a 9121888i bk2: 36632a 9087236i bk3: 35803a 9110708i bk4: 34953a 9108888i bk5: 33372a 9148044i bk6: 34929a 9115647i bk7: 33529a 9150356i bk8: 39359a 9031038i bk9: 38789a 9053362i bk10: 39737a 9026949i bk11: 38218a 9060109i bk12: 37190a 9065706i bk13: 35130a 9113762i bk14: 34970a 9111381i bk15: 33394a 9157932i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689571
Row_Buffer_Locality_read = 0.692305
Row_Buffer_Locality_write = 0.026426
Bank_Level_Parallism = 2.319889
Bank_Level_Parallism_Col = 1.747132
Bank_Level_Parallism_Ready = 1.199440
write_to_read_ratio_blp_rw_average = 0.027382
GrpLevelPara = 1.528080 

BW Util details:
bwutil = 0.237269 
total_CMD = 9906146 
util_bw = 2350424 
Wasted_Col = 2437815 
Wasted_Row = 1077938 
Idle = 4039969 

BW Util Bottlenecks: 
RCDc_limit = 2619086 
RCDWRc_limit = 17290 
WTRc_limit = 78096 
RTWc_limit = 82702 
CCDLc_limit = 697709 
rwq = 0 
CCDLc_limit_alone = 685755 
WTRc_limit_alone = 73911 
RTWc_limit_alone = 74933 

Commands details: 
total_CMD = 9906146 
n_nop = 8970912 
Read = 578070 
Write = 0 
L2_Alloc = 0 
L2_WB = 9536 
n_act = 180192 
n_pre = 180176 
n_ref = 0 
n_req = 580454 
total_req = 587606 

Dual Bus Interface Util: 
issued_total_row = 360368 
issued_total_col = 587606 
Row_Bus_Util =  0.036378 
CoL_Bus_Util = 0.059317 
Either_Row_CoL_Bus_Util = 0.094409 
Issued_on_Two_Bus_Simul_Util = 0.001286 
issued_two_Eff = 0.013622 
queue_avg = 2.574946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57495
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8974113 n_act=179795 n_pre=179779 n_ref_event=0 n_req=578336 n_rd=575959 n_rd_L2_A=0 n_write=0 n_wr_bk=9508 bw_util=0.2364
n_activity=6724644 dram_eff=0.3483
bk0: 36374a 9085415i bk1: 35400a 9116093i bk2: 36242a 9090424i bk3: 34935a 9125999i bk4: 35497a 9100147i bk5: 33449a 9151233i bk6: 35368a 9112887i bk7: 32971a 9166564i bk8: 38626a 9038299i bk9: 37985a 9060575i bk10: 38931a 9038259i bk11: 38348a 9058817i bk12: 37537a 9062058i bk13: 35630a 9106229i bk14: 35170a 9109544i bk15: 33496a 9153463i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689120
Row_Buffer_Locality_read = 0.691858
Row_Buffer_Locality_write = 0.025663
Bank_Level_Parallism = 2.322144
Bank_Level_Parallism_Col = 1.747974
Bank_Level_Parallism_Ready = 1.201615
write_to_read_ratio_blp_rw_average = 0.027472
GrpLevelPara = 1.528646 

BW Util details:
bwutil = 0.236406 
total_CMD = 9906146 
util_bw = 2341868 
Wasted_Col = 2430890 
Wasted_Row = 1075405 
Idle = 4057983 

BW Util Bottlenecks: 
RCDc_limit = 2611195 
RCDWRc_limit = 17509 
WTRc_limit = 76424 
RTWc_limit = 82971 
CCDLc_limit = 692829 
rwq = 0 
CCDLc_limit_alone = 680781 
WTRc_limit_alone = 72321 
RTWc_limit_alone = 75026 

Commands details: 
total_CMD = 9906146 
n_nop = 8974113 
Read = 575959 
Write = 0 
L2_Alloc = 0 
L2_WB = 9508 
n_act = 179795 
n_pre = 179779 
n_ref = 0 
n_req = 578336 
total_req = 585467 

Dual Bus Interface Util: 
issued_total_row = 359574 
issued_total_col = 585467 
Row_Bus_Util =  0.036298 
CoL_Bus_Util = 0.059101 
Either_Row_CoL_Bus_Util = 0.094086 
Issued_on_Two_Bus_Simul_Util = 0.001313 
issued_two_Eff = 0.013957 
queue_avg = 2.571642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57164
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8976899 n_act=179070 n_pre=179054 n_ref_event=0 n_req=576706 n_rd=574318 n_rd_L2_A=0 n_write=0 n_wr_bk=9552 bw_util=0.2358
n_activity=6684027 dram_eff=0.3494
bk0: 36743a 9078090i bk1: 35410a 9114683i bk2: 37031a 9076288i bk3: 35515a 9118989i bk4: 34505a 9116947i bk5: 33085a 9160844i bk6: 33959a 9130254i bk7: 33761a 9154179i bk8: 40051a 9021376i bk9: 37349a 9075288i bk10: 40017a 9016619i bk11: 37745a 9068273i bk12: 36354a 9079643i bk13: 35277a 9111310i bk14: 34467a 9123572i bk15: 33049a 9167369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689499
Row_Buffer_Locality_read = 0.692231
Row_Buffer_Locality_write = 0.032245
Bank_Level_Parallism = 2.329080
Bank_Level_Parallism_Col = 1.753030
Bank_Level_Parallism_Ready = 1.198111
write_to_read_ratio_blp_rw_average = 0.027749
GrpLevelPara = 1.535091 

BW Util details:
bwutil = 0.235761 
total_CMD = 9906146 
util_bw = 2335480 
Wasted_Col = 2410311 
Wasted_Row = 1068094 
Idle = 4092261 

BW Util Bottlenecks: 
RCDc_limit = 2593209 
RCDWRc_limit = 16608 
WTRc_limit = 82243 
RTWc_limit = 84686 
CCDLc_limit = 690092 
rwq = 0 
CCDLc_limit_alone = 677610 
WTRc_limit_alone = 77760 
RTWc_limit_alone = 76687 

Commands details: 
total_CMD = 9906146 
n_nop = 8976899 
Read = 574318 
Write = 0 
L2_Alloc = 0 
L2_WB = 9552 
n_act = 179070 
n_pre = 179054 
n_ref = 0 
n_req = 576706 
total_req = 583870 

Dual Bus Interface Util: 
issued_total_row = 358124 
issued_total_col = 583870 
Row_Bus_Util =  0.036152 
CoL_Bus_Util = 0.058940 
Either_Row_CoL_Bus_Util = 0.093805 
Issued_on_Two_Bus_Simul_Util = 0.001287 
issued_two_Eff = 0.013718 
queue_avg = 2.565183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56518
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8976114 n_act=179654 n_pre=179638 n_ref_event=0 n_req=576666 n_rd=574322 n_rd_L2_A=0 n_write=0 n_wr_bk=9376 bw_util=0.2357
n_activity=6702912 dram_eff=0.3483
bk0: 35817a 9092011i bk1: 35526a 9109254i bk2: 36319a 9089333i bk3: 35344a 9110764i bk4: 35434a 9098232i bk5: 33537a 9145584i bk6: 34702a 9119383i bk7: 32943a 9164095i bk8: 38851a 9030443i bk9: 37974a 9070360i bk10: 39245a 9030993i bk11: 38244a 9063569i bk12: 36718a 9070743i bk13: 35229a 9114895i bk14: 35148a 9110893i bk15: 33291a 9159892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688464
Row_Buffer_Locality_read = 0.691154
Row_Buffer_Locality_write = 0.029437
Bank_Level_Parallism = 2.326557
Bank_Level_Parallism_Col = 1.750273
Bank_Level_Parallism_Ready = 1.201057
write_to_read_ratio_blp_rw_average = 0.027364
GrpLevelPara = 1.531210 

BW Util details:
bwutil = 0.235691 
total_CMD = 9906146 
util_bw = 2334792 
Wasted_Col = 2422446 
Wasted_Row = 1076402 
Idle = 4072506 

BW Util Bottlenecks: 
RCDc_limit = 2607022 
RCDWRc_limit = 17042 
WTRc_limit = 76409 
RTWc_limit = 81385 
CCDLc_limit = 689637 
rwq = 0 
CCDLc_limit_alone = 677934 
WTRc_limit_alone = 72230 
RTWc_limit_alone = 73861 

Commands details: 
total_CMD = 9906146 
n_nop = 8976114 
Read = 574322 
Write = 0 
L2_Alloc = 0 
L2_WB = 9376 
n_act = 179654 
n_pre = 179638 
n_ref = 0 
n_req = 576666 
total_req = 583698 

Dual Bus Interface Util: 
issued_total_row = 359292 
issued_total_col = 583698 
Row_Bus_Util =  0.036270 
CoL_Bus_Util = 0.058923 
Either_Row_CoL_Bus_Util = 0.093884 
Issued_on_Two_Bus_Simul_Util = 0.001308 
issued_two_Eff = 0.013933 
queue_avg = 2.569526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56953
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8978669 n_act=178983 n_pre=178967 n_ref_event=0 n_req=575288 n_rd=572900 n_rd_L2_A=0 n_write=0 n_wr_bk=9552 bw_util=0.2352
n_activity=6679111 dram_eff=0.3488
bk0: 36765a 9072304i bk1: 34511a 9127115i bk2: 36198a 9082124i bk3: 34697a 9134157i bk4: 34728a 9116865i bk5: 33815a 9142303i bk6: 34899a 9111843i bk7: 33974a 9141896i bk8: 39457a 9030324i bk9: 36823a 9084282i bk10: 39461a 9025519i bk11: 37824a 9071871i bk12: 36902a 9068070i bk13: 35746a 9097752i bk14: 34238a 9121432i bk15: 32862a 9161110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688884
Row_Buffer_Locality_read = 0.691643
Row_Buffer_Locality_write = 0.027219
Bank_Level_Parallism = 2.334264
Bank_Level_Parallism_Col = 1.758749
Bank_Level_Parallism_Ready = 1.204679
write_to_read_ratio_blp_rw_average = 0.028232
GrpLevelPara = 1.535747 

BW Util details:
bwutil = 0.235188 
total_CMD = 9906146 
util_bw = 2329808 
Wasted_Col = 2409615 
Wasted_Row = 1071735 
Idle = 4094988 

BW Util Bottlenecks: 
RCDc_limit = 2591908 
RCDWRc_limit = 16295 
WTRc_limit = 80051 
RTWc_limit = 86801 
CCDLc_limit = 688219 
rwq = 0 
CCDLc_limit_alone = 675542 
WTRc_limit_alone = 75946 
RTWc_limit_alone = 78229 

Commands details: 
total_CMD = 9906146 
n_nop = 8978669 
Read = 572900 
Write = 0 
L2_Alloc = 0 
L2_WB = 9552 
n_act = 178983 
n_pre = 178967 
n_ref = 0 
n_req = 575288 
total_req = 582452 

Dual Bus Interface Util: 
issued_total_row = 357950 
issued_total_col = 582452 
Row_Bus_Util =  0.036134 
CoL_Bus_Util = 0.058797 
Either_Row_CoL_Bus_Util = 0.093626 
Issued_on_Two_Bus_Simul_Util = 0.001305 
issued_two_Eff = 0.013936 
queue_avg = 2.570183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57018
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8970715 n_act=180362 n_pre=180346 n_ref_event=0 n_req=580901 n_rd=578521 n_rd_L2_A=0 n_write=0 n_wr_bk=9518 bw_util=0.2374
n_activity=6720514 dram_eff=0.35
bk0: 37235a 9067901i bk1: 35371a 9113689i bk2: 36985a 9076565i bk3: 35562a 9112535i bk4: 35098a 9105341i bk5: 33437a 9144618i bk6: 34300a 9121522i bk7: 33451a 9151578i bk8: 39477a 9029254i bk9: 38486a 9050601i bk10: 40251a 9009532i bk11: 38528a 9054043i bk12: 36944a 9071543i bk13: 35226a 9108593i bk14: 34604a 9117629i bk15: 33566a 9151005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689517
Row_Buffer_Locality_read = 0.692250
Row_Buffer_Locality_write = 0.025210
Bank_Level_Parallism = 2.339384
Bank_Level_Parallism_Col = 1.762244
Bank_Level_Parallism_Ready = 1.207021
write_to_read_ratio_blp_rw_average = 0.027940
GrpLevelPara = 1.538253 

BW Util details:
bwutil = 0.237444 
total_CMD = 9906146 
util_bw = 2352156 
Wasted_Col = 2419301 
Wasted_Row = 1073703 
Idle = 4060986 

BW Util Bottlenecks: 
RCDc_limit = 2601026 
RCDWRc_limit = 17070 
WTRc_limit = 76377 
RTWc_limit = 84417 
CCDLc_limit = 692009 
rwq = 0 
CCDLc_limit_alone = 680092 
WTRc_limit_alone = 72289 
RTWc_limit_alone = 76588 

Commands details: 
total_CMD = 9906146 
n_nop = 8970715 
Read = 578521 
Write = 0 
L2_Alloc = 0 
L2_WB = 9518 
n_act = 180362 
n_pre = 180346 
n_ref = 0 
n_req = 580901 
total_req = 588039 

Dual Bus Interface Util: 
issued_total_row = 360708 
issued_total_col = 588039 
Row_Bus_Util =  0.036413 
CoL_Bus_Util = 0.059361 
Either_Row_CoL_Bus_Util = 0.094429 
Issued_on_Two_Bus_Simul_Util = 0.001344 
issued_two_Eff = 0.014235 
queue_avg = 2.585708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.58571
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8972139 n_act=179673 n_pre=179657 n_ref_event=0 n_req=580633 n_rd=578262 n_rd_L2_A=0 n_write=0 n_wr_bk=9484 bw_util=0.2373
n_activity=6709304 dram_eff=0.3504
bk0: 36896a 9078632i bk1: 35675a 9113994i bk2: 37164a 9076069i bk3: 35743a 9111063i bk4: 35017a 9113434i bk5: 33492a 9157500i bk6: 34988a 9111048i bk7: 32814a 9165279i bk8: 39433a 9032852i bk9: 38043a 9071651i bk10: 40047a 9015154i bk11: 38449a 9052139i bk12: 36584a 9080233i bk13: 35426a 9115365i bk14: 35035a 9113289i bk15: 33456a 9149716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690560
Row_Buffer_Locality_read = 0.693269
Row_Buffer_Locality_write = 0.029945
Bank_Level_Parallism = 2.330081
Bank_Level_Parallism_Col = 1.755126
Bank_Level_Parallism_Ready = 1.200391
write_to_read_ratio_blp_rw_average = 0.028078
GrpLevelPara = 1.534296 

BW Util details:
bwutil = 0.237326 
total_CMD = 9906146 
util_bw = 2350984 
Wasted_Col = 2415930 
Wasted_Row = 1070220 
Idle = 4069012 

BW Util Bottlenecks: 
RCDc_limit = 2596319 
RCDWRc_limit = 16753 
WTRc_limit = 75341 
RTWc_limit = 84432 
CCDLc_limit = 693704 
rwq = 0 
CCDLc_limit_alone = 681175 
WTRc_limit_alone = 71351 
RTWc_limit_alone = 75893 

Commands details: 
total_CMD = 9906146 
n_nop = 8972139 
Read = 578262 
Write = 0 
L2_Alloc = 0 
L2_WB = 9484 
n_act = 179673 
n_pre = 179657 
n_ref = 0 
n_req = 580633 
total_req = 587746 

Dual Bus Interface Util: 
issued_total_row = 359330 
issued_total_col = 587746 
Row_Bus_Util =  0.036273 
CoL_Bus_Util = 0.059331 
Either_Row_CoL_Bus_Util = 0.094286 
Issued_on_Two_Bus_Simul_Util = 0.001319 
issued_two_Eff = 0.013992 
queue_avg = 2.571273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57127
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8975821 n_act=179244 n_pre=179228 n_ref_event=0 n_req=577428 n_rd=575052 n_rd_L2_A=0 n_write=0 n_wr_bk=9504 bw_util=0.236
n_activity=6721275 dram_eff=0.3479
bk0: 37013a 9075280i bk1: 35302a 9122263i bk2: 37293a 9071775i bk3: 35150a 9121010i bk4: 34317a 9127514i bk5: 33370a 9152468i bk6: 34336a 9130788i bk7: 33212a 9157983i bk8: 39711a 9024000i bk9: 37928a 9071645i bk10: 40405a 9017555i bk11: 38062a 9064713i bk12: 36693a 9075920i bk13: 34953a 9121644i bk14: 34388a 9122447i bk15: 32919a 9165291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689586
Row_Buffer_Locality_read = 0.692263
Row_Buffer_Locality_write = 0.041667
Bank_Level_Parallism = 2.316712
Bank_Level_Parallism_Col = 1.747975
Bank_Level_Parallism_Ready = 1.199192
write_to_read_ratio_blp_rw_average = 0.027413
GrpLevelPara = 1.530081 

BW Util details:
bwutil = 0.236038 
total_CMD = 9906146 
util_bw = 2338224 
Wasted_Col = 2424293 
Wasted_Row = 1079319 
Idle = 4064310 

BW Util Bottlenecks: 
RCDc_limit = 2604179 
RCDWRc_limit = 16693 
WTRc_limit = 79309 
RTWc_limit = 83153 
CCDLc_limit = 690595 
rwq = 0 
CCDLc_limit_alone = 678403 
WTRc_limit_alone = 75050 
RTWc_limit_alone = 75220 

Commands details: 
total_CMD = 9906146 
n_nop = 8975821 
Read = 575052 
Write = 0 
L2_Alloc = 0 
L2_WB = 9504 
n_act = 179244 
n_pre = 179228 
n_ref = 0 
n_req = 577428 
total_req = 584556 

Dual Bus Interface Util: 
issued_total_row = 358472 
issued_total_col = 584556 
Row_Bus_Util =  0.036187 
CoL_Bus_Util = 0.059009 
Either_Row_CoL_Bus_Util = 0.093914 
Issued_on_Two_Bus_Simul_Util = 0.001282 
issued_two_Eff = 0.013654 
queue_avg = 2.548090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54809
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9906146 n_nop=8973797 n_act=179693 n_pre=179677 n_ref_event=0 n_req=578723 n_rd=576357 n_rd_L2_A=0 n_write=0 n_wr_bk=9464 bw_util=0.2365
n_activity=6710421 dram_eff=0.3492
bk0: 36132a 9096203i bk1: 35654a 9114466i bk2: 36652a 9083505i bk3: 35465a 9116176i bk4: 35290a 9102522i bk5: 33617a 9141167i bk6: 35006a 9116198i bk7: 32777a 9166322i bk8: 39151a 9033134i bk9: 37719a 9066910i bk10: 39686a 9025904i bk11: 38488a 9055108i bk12: 37042a 9071772i bk13: 35280a 9114939i bk14: 35031a 9110111i bk15: 33367a 9156574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689504
Row_Buffer_Locality_read = 0.692238
Row_Buffer_Locality_write = 0.023669
Bank_Level_Parallism = 2.326918
Bank_Level_Parallism_Col = 1.751705
Bank_Level_Parallism_Ready = 1.199787
write_to_read_ratio_blp_rw_average = 0.027537
GrpLevelPara = 1.532971 

BW Util details:
bwutil = 0.236548 
total_CMD = 9906146 
util_bw = 2343284 
Wasted_Col = 2418620 
Wasted_Row = 1076701 
Idle = 4067541 

BW Util Bottlenecks: 
RCDc_limit = 2599480 
RCDWRc_limit = 17425 
WTRc_limit = 74577 
RTWc_limit = 81392 
CCDLc_limit = 689361 
rwq = 0 
CCDLc_limit_alone = 677596 
WTRc_limit_alone = 70619 
RTWc_limit_alone = 73585 

Commands details: 
total_CMD = 9906146 
n_nop = 8973797 
Read = 576357 
Write = 0 
L2_Alloc = 0 
L2_WB = 9464 
n_act = 179693 
n_pre = 179677 
n_ref = 0 
n_req = 578723 
total_req = 585821 

Dual Bus Interface Util: 
issued_total_row = 359370 
issued_total_col = 585821 
Row_Bus_Util =  0.036277 
CoL_Bus_Util = 0.059137 
Either_Row_CoL_Bus_Util = 0.094118 
Issued_on_Two_Bus_Simul_Util = 0.001296 
issued_two_Eff = 0.013774 
queue_avg = 2.572005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57201

========= L2 cache stats =========
L2_cache_bank[0]: Access = 883098, Miss = 289861, Miss_rate = 0.328, Pending_hits = 1918, Reservation_fails = 931
L2_cache_bank[1]: Access = 885087, Miss = 279919, Miss_rate = 0.316, Pending_hits = 1893, Reservation_fails = 769
L2_cache_bank[2]: Access = 905078, Miss = 295397, Miss_rate = 0.326, Pending_hits = 2199, Reservation_fails = 1368
L2_cache_bank[3]: Access = 896799, Miss = 283284, Miss_rate = 0.316, Pending_hits = 1860, Reservation_fails = 548
L2_cache_bank[4]: Access = 893651, Miss = 293191, Miss_rate = 0.328, Pending_hits = 1858, Reservation_fails = 1478
L2_cache_bank[5]: Access = 899721, Miss = 283711, Miss_rate = 0.315, Pending_hits = 1871, Reservation_fails = 275
L2_cache_bank[6]: Access = 898572, Miss = 294535, Miss_rate = 0.328, Pending_hits = 1955, Reservation_fails = 439
L2_cache_bank[7]: Access = 896345, Miss = 283535, Miss_rate = 0.316, Pending_hits = 1781, Reservation_fails = 1242
L2_cache_bank[8]: Access = 901163, Miss = 293745, Miss_rate = 0.326, Pending_hits = 2122, Reservation_fails = 1101
L2_cache_bank[9]: Access = 897346, Miss = 282214, Miss_rate = 0.314, Pending_hits = 1913, Reservation_fails = 540
L2_cache_bank[10]: Access = 893204, Miss = 293127, Miss_rate = 0.328, Pending_hits = 2101, Reservation_fails = 405
L2_cache_bank[11]: Access = 883993, Miss = 281191, Miss_rate = 0.318, Pending_hits = 1845, Reservation_fails = 1318
L2_cache_bank[12]: Access = 895837, Miss = 292234, Miss_rate = 0.326, Pending_hits = 2078, Reservation_fails = 565
L2_cache_bank[13]: Access = 893074, Miss = 282088, Miss_rate = 0.316, Pending_hits = 1982, Reservation_fails = 889
L2_cache_bank[14]: Access = 890578, Miss = 292648, Miss_rate = 0.329, Pending_hits = 1968, Reservation_fails = 1975
L2_cache_bank[15]: Access = 890186, Miss = 280252, Miss_rate = 0.315, Pending_hits = 1735, Reservation_fails = 130
L2_cache_bank[16]: Access = 902550, Miss = 294894, Miss_rate = 0.327, Pending_hits = 2143, Reservation_fails = 1347
L2_cache_bank[17]: Access = 897368, Miss = 283627, Miss_rate = 0.316, Pending_hits = 1698, Reservation_fails = 518
L2_cache_bank[18]: Access = 900000, Miss = 295164, Miss_rate = 0.328, Pending_hits = 2016, Reservation_fails = 576
L2_cache_bank[19]: Access = 899358, Miss = 283098, Miss_rate = 0.315, Pending_hits = 1847, Reservation_fails = 1294
L2_cache_bank[20]: Access = 901944, Miss = 294156, Miss_rate = 0.326, Pending_hits = 2080, Reservation_fails = 758
L2_cache_bank[21]: Access = 883966, Miss = 280896, Miss_rate = 0.318, Pending_hits = 1852, Reservation_fails = 1157
L2_cache_bank[22]: Access = 895033, Miss = 293990, Miss_rate = 0.328, Pending_hits = 2068, Reservation_fails = 105
L2_cache_bank[23]: Access = 897941, Miss = 282367, Miss_rate = 0.314, Pending_hits = 1823, Reservation_fails = 2091
L2_total_cache_accesses = 21481892
L2_total_cache_misses = 6909124
L2_total_cache_miss_rate = 0.3216
L2_total_cache_pending_hits = 46606
L2_total_cache_reservation_fails = 21819
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 483086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 75
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1208178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 382
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 14279020
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 46224
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 1304465
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 21744
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 3913395
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 46224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1709681
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 19543104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229107
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 75
	L2_cache_stats_fail_breakdown[TEXTURE_ACC_R][MSHR_ENRTY_FAIL] = 21744
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=21481892
icnt_total_pkts_simt_to_mem=6824564
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6824564
Req_Network_cycles = 3862846
Req_Network_injected_packets_per_cycle =       1.7667 
Req_Network_conflicts_per_cycle =       0.1079
Req_Network_conflicts_per_cycle_util =       0.1587
Req_Bank_Level_Parallism =       2.5982
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0113
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0923

Reply_Network_injected_packets_num = 21481892
Reply_Network_cycles = 3862846
Reply_Network_injected_packets_per_cycle =        5.5612
Reply_Network_conflicts_per_cycle =       11.4029
Reply_Network_conflicts_per_cycle_util =      13.5765
Reply_Bank_Level_Parallism =       6.6212
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      29.7640
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1854
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 5 hrs, 32 min, 2 sec (19922 sec)
gpgpu_simulation_rate = 13616 (inst/sec)
gpgpu_simulation_rate = 193 (cycle/sec)
gpgpu_silicon_slowdown = 7072538x
GPGPU-Sim PTX: in cudaUnbindTexture: sizeof(struct textureReference) = 124
GPGPU-Sim PTX:   Name corresponding to textureReference: tex_x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [vector] = 19902126.211000 ms.
Verifying...
	runtime [serial] = 92.335000 ms.
	[max error  0.000019]
Correct
GPGPU-Sim: *** exit detected ***
