{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713741514954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713741514958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 16:18:34 2024 " "Processing started: Sun Apr 21 16:18:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713741514958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713741514958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MC68K -c MC68K " "Command: quartus_sta MC68K -c MC68K" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713741514958 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713741515035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713741515844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713741515844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741515874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741515874 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713741516474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713741516474 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713741516474 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713741516474 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1713741516474 ""}
{ "Info" "ISTA_SDC_FOUND" "M68k.sdc " "Reading SDC File: 'M68k.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713741516497 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 10 CLOCK2_50 port " "Ignored filter at M68k.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516498 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 11 CLOCK3_50 port " "Ignored filter at M68k.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516498 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516498 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516498 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 12 CLOCK4_50 port " "Ignored filter at M68k.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516499 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516499 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713741516499 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 19 TD_CLK27 port " "Ignored filter at M68k.sdc(19): TD_CLK27 could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516499 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock M68k.sdc 19 Argument <targets> is an empty collection " "Ignored create_clock at M68k.sdc(19): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516499 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516499 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713741516501 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713741516501 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713741516501 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -phase 180.00 -duty_cycle 50.00 -name \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713741516501 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741516501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1713741516501 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " "create_clock -period 39.000 -name I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 39.000 -name speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713741516505 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741516505 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 TD_DATA* port " "Ignored filter at M68k.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 61 tv_27m clock " "Ignored filter at M68k.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516506 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516506 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 63 TD_HS port " "Ignored filter at M68k.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516506 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516507 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516507 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 65 TD_VS port " "Ignored filter at M68k.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516507 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at M68k.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516507 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay M68k.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at M68k.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516507 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "M68k.sdc 98 VGA_BLANK port " "Ignored filter at M68k.sdc(98): VGA_BLANK could not be matched with a port" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 98 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516508 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516508 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay M68k.sdc 99 Argument <targets> is an empty collection " "Ignored set_output_delay at M68k.sdc(99): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1713741516508 ""}  } { { "C:/Tetris_final_AP_v1/M68k.sdc" "" { Text "C:/Tetris_final_AP_v1/M68k.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1713741516508 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741516532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741516532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741516532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741516532 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741516532 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713741516532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741516594 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713741516598 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713741516612 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713741516702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713741516702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.724 " "Worst-case setup slack is -11.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.724            -277.204 clk_vga  " "  -11.724            -277.204 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.944            -107.980 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -6.944            -107.980 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.864             -32.651 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.864             -32.651 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.496              -9.576 clk_dram  " "   -5.496              -9.576 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.781               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.781               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.154               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.154               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.296               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.296               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.338               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.338               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.370               0.000 altera_reserved_tck  " "   22.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.072               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   31.072               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.110               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.110               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.933               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   35.933               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741516704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.035 " "Worst-case hold slack is -1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.035              -5.095 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.035              -5.095 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504             -32.106 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.504             -32.106 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.040 altera_reserved_tck  " "   -0.040              -0.040 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.305               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.611               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.611               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.629               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.650               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.777               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.778               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.224               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    5.224               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.177               0.000 clk_vga  " "    8.177               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.389               0.000 clk_dram  " "    9.389               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741516724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.713 " "Worst-case recovery slack is -7.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.713             -46.271 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -7.713             -46.271 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.171             -13.816 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.171             -13.816 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.033             -97.815 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -7.033             -97.815 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.727               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.727               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.748               0.000 altera_reserved_tck  " "   58.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741516727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.527 " "Worst-case removal slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.527               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 altera_reserved_tck  " "    0.819               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.297               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    5.297               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.655               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    5.655               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.254               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    6.254               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741516730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.974 " "Worst-case minimum pulse width slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.974               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.373               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.373               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.724               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.724               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.259               0.000 CLOCK_50  " "    9.259               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.379               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.379               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.385               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.385               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.386               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.386               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.523               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.523               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.576               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.576               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.587               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.587               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.607               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.607               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.686               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.686               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.307               0.000 altera_reserved_tck  " "   29.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741516733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741516733 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741516792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741516792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741516792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741516792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.197 ns " "Worst Case Available Settling Time: 23.197 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741516792 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741516792 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741516792 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713741516795 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713741516827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713741519432 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741519729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741519729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741519729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741519729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741519729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713741519729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741519783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713741519842 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713741519842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.505 " "Worst-case setup slack is -11.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.505            -271.906 clk_vga  " "  -11.505            -271.906 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.982            -108.737 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -6.982            -108.737 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.223             -28.963 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.223             -28.963 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.117              -8.815 clk_dram  " "   -5.117              -8.815 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.982               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.982               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.297               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.297               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.278               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   16.278               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.302               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.302               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.552               0.000 altera_reserved_tck  " "   22.552               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.341               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   31.341               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.175               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   34.175               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.993               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   35.993               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741519843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.934 " "Worst-case hold slack is -0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -4.384 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.934              -4.384 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.392             -24.926 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.392             -24.926 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.040              -0.040 altera_reserved_tck  " "   -0.040              -0.040 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.310               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.608               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.682               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.684               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.774               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.803               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.349               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    5.349               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.048               0.000 clk_vga  " "    8.048               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.114               0.000 clk_dram  " "    9.114               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741519861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -7.712 " "Worst-case recovery slack is -7.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.712             -46.249 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -7.712             -46.249 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.051             -98.167 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -7.051             -98.167 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.017             -13.559 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -7.017             -13.559 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.073               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.073               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   58.926               0.000 altera_reserved_tck  " "   58.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741519863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.532 " "Worst-case removal slack is 0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.532               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.768               0.000 altera_reserved_tck  " "    0.768               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.338               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    5.338               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.749               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    5.749               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.381               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    6.381               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741519866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.048 " "Worst-case minimum pulse width slack is 1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.048               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.432               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.432               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.866               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.866               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.293               0.000 CLOCK_50  " "    9.293               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.454               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   17.454               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.483               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.483               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.509               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.509               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.530               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.530               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.592               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.592               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.605               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.605               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.634               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.634               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.694               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.694               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.299               0.000 altera_reserved_tck  " "   29.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741519869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741519869 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741519923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741519923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741519923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741519923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.592 ns " "Worst Case Available Settling Time: 23.592 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741519923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741519923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741519923 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713741519926 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713741520072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713741522454 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741522733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741522733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741522733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741522733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741522733 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713741522733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741522783 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713741522803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713741522803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.081 " "Worst-case setup slack is -7.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.081            -167.349 clk_vga  " "   -7.081            -167.349 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.825             -26.912 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.825             -26.912 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.472             -53.790 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -3.472             -53.790 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk_dram  " "    0.234               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.216               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.216               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.895               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.895               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.098               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.098               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.184               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.184               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.519               0.000 altera_reserved_tck  " "   24.519               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.821               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   33.821               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.920               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   35.920               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.039               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.039               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741522814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.491 " "Worst-case hold slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -2.320 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.491              -2.320 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156              -9.903 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.156              -9.903 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.071 altera_reserved_tck  " "   -0.061              -0.071 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.170               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.238               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.244               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.343               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.362               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.398               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.749               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.749               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.276               0.000 clk_vga  " "    4.276               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.299               0.000 clk_dram  " "    5.299               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741522834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.081 " "Worst-case recovery slack is -4.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.081             -24.482 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -4.081             -24.482 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.622              -6.804 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.622              -6.804 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.506             -48.718 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -3.506             -48.718 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.538               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.538               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   59.947               0.000 altera_reserved_tck  " "   59.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741522836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.410 " "Worst-case removal slack is 0.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 altera_reserved_tck  " "    0.410               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.463               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.786               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    2.786               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.990               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.990               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.569               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.569               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741522838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.314 " "Worst-case minimum pulse width slack is 1.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.314               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.200               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.200               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.866               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.866               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.150               0.000 CLOCK_50  " "    9.150               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.870               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.870               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.874               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.874               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.885               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.885               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.895               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.895               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.906               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.906               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.935               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.935               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.957               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.957               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.151               0.000 altera_reserved_tck  " "   29.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741522842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741522842 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741522897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741522897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741522897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741522897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.125 ns " "Worst Case Available Settling Time: 26.125 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741522897 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741522897 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741522897 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713741522900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741523170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741523170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741523170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741523170 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1713741523170 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1713741523170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741523221 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713741523241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713741523241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.755 " "Worst-case setup slack is -6.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.755            -159.124 clk_vga  " "   -6.755            -159.124 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.798             -20.951 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.798             -20.951 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.384             -52.522 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   -3.384             -52.522 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 clk_dram  " "    0.671               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.660               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.660               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.168               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.312               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   17.312               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.240               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.240               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.766               0.000 altera_reserved_tck  " "   24.766               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.371               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   34.371               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.178               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   36.178               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.191               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   37.191               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741523250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.461 " "Worst-case hold slack is -0.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.461              -2.148 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.461              -2.148 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134              -8.508 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.134              -8.508 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.068              -0.095 altera_reserved_tck  " "   -0.068              -0.095 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.146               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.200               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.223               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "    0.306               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "    0.335               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.371               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.715               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.715               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.966               0.000 clk_vga  " "    3.966               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.918               0.000 clk_dram  " "    4.918               0.000 clk_dram " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741523269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.957 " "Worst-case recovery slack is -3.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.957             -23.737 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   -3.957             -23.737 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.525              -6.615 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   -3.525              -6.615 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.411             -47.418 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   -3.411             -47.418 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.961               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.961               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.207               0.000 altera_reserved_tck  " "   60.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741523271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.358 " "Worst-case removal slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.393               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.759               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "    2.759               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.935               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.935               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.502               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    3.502               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741523275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.341 " "Worst-case minimum pulse width slack is 1.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.341               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.232               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.232               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.915               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.915               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.112               0.000 CLOCK_50  " "    9.112               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.199               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.199               0.000 b2v_inst7\|clockgen_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.899               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\]  " "   18.899               0.000 speech_subsystem:speech_subsystem_inst\|read_address_range:Control_flash_reader\|state\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.905               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   18.905               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.911               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg  " "   18.911               0.000 speech_subsystem:speech_subsystem_inst\|Generate_Arbitrary_Divided_Clk32:Generate_Flash_Test_Audio_Clk_inst\|var_clk_div32:Div_Clk\|tc_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.932               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK  " "   18.932               0.000 I2C_AV_Config:I2C_Configure_Audio_Chip\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.936               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   18.936               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.957               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   18.957               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.970               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   18.970               0.000 speech_subsystem:speech_subsystem_inst\|audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.146               0.000 altera_reserved_tck  " "   29.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713741523279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713741523279 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741523335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741523335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741523335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741523335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.475 ns " "Worst Case Available Settling Time: 26.475 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741523335 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713741523335 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713741523335 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713741525228 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713741525234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 33 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5530 " "Peak virtual memory: 5530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713741525334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 16:18:45 2024 " "Processing ended: Sun Apr 21 16:18:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713741525334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713741525334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713741525334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713741525334 ""}
