-- main_test_bench

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
use STD.ENV.FINISH;

entity HW2_Test is

end HW2_Test;

architecture Behavioral of HW2_Test is

constant d_w_c : integer := 4;
signal A0, B0, A1, B1, A2, B2 : std_logic_vector(d_w_c - 1 downto 0);
signal SEL00, SEL01, SEL02, SEL10, SEL11, SEL12, SEL20, SEL21, SEL22, SEL30, SEL31, SEL32, SEL40, SEL41, SEL42, SEL50, SEL51, SEL52, SEL60, SEL61, SEL62, SEL70, SEL71, SEL72 : std_logic_vector (4 DOWNTO 0);
signal MS00, MS01, MS02, MS10, MS11, MS12, MS20, MS21, MS22, MS30, MS31, MS32, MS40, MS41, MS42, MS50, MS51, MS52, MS60, MS61, MS62 : std_logic_vector(1 DOWNTO 0);
signal Y0,Y4 : std_logic_vector (d_w_c - 1 downto 0);
signal Y1,Y2,Y3 : std_logic_vector (d_w_c - 1 downto 0);

begin
instance : entity work.HW2(Behavioral)
port map (A0=>A0, B0=>B0, A1=>A1, B1=>B1, A2=>A2, B2=>B2,
          SEL00=>SEL00, SEL01=>SEL01, SEL02=>SEL02, SEL10=>SEL10, SEL11=>SEL11, SEL12=>SEL12, SEL20=>SEL20, SEL21=>SEL21, SEL22=>SEL22, SEL30=>SEL30, SEL31=>SEL31, SEL32=>SEL32, SEL40=>SEL40, SEL41=>SEL41, SEL42=>SEL42, SEL50=>SEL50, SEL51=>SEL51, SEL52=>SEL52, SEL60=>SEL60, SEL61=>SEL61, SEL62=>SEL62, SEL70=>SEL70, SEL71=>SEL71, SEL72=>SEL72,
          MS00=>MS00, MS01=>MS01, MS02=>MS02, MS10=>MS10, MS11=>MS11, MS12=>MS12, MS20=>MS20, MS21=>MS21, MS22=>MS22, MS30=>MS30, MS31=>MS31, MS32=>MS32, MS40=>MS40, MS41=>MS41, MS42=>MS42, MS50=>MS50, MS51=>MS51, MS52=>MS52, MS60=>MS60, MS61=>MS61, MS62=>MS62,
          Y0=>Y0,Y4=>Y4,
          Y1=>Y1,Y2=>Y2,Y3=>Y3);
        

process
begin

A0<="0111"; B0<="0010"; A1<="1011"; B1<="0010"; A2<="1100"; B2<="0001";
SEL00<="10000"; SEL01<="01101"; SEL02<="10001";
MS00<="00"; MS01<="01"; MS02<="10";
SEL10<="00111"; SEL11<="01001"; SEL12<="00101";
MS10<="00"; MS11<="01"; MS12<="10";
SEL20<="10001"; SEL21<="00010"; SEL22<="00110";
MS20<="00"; MS21<="01"; MS22<="10";
SEL30<="01011"; SEL31<="00101"; SEL32<="00111";
MS30<="00"; MS31<="01"; MS32<="10";
SEL40<="00000"; SEL41<="00100"; SEL42<="01000";
MS40<="00"; MS41<="01"; MS42<="10";
SEL50<="00011"; SEL51<="01111"; SEL52<="01010";
MS50<="00"; MS51<="01"; MS52<="10";
SEL60<="01110"; SEL61<="00010"; SEL62<="00100";
MS60<="00"; MS61<="01"; MS62<="10";
SEL70<="00110"; SEL71<="00011"; SEL72<="01001";

wait for 100 ns;
wait;

end process;

end Behavioral;
