X86_64 WW+WW+RW+RR+po+mfence+mfences+mfence
"PodWW Coe MFencedWW Rfe MFencesRW Rfe MFencedRR Fre"
Cycle=Rfe MFencesRW Rfe MFencedRR Fre PodWW Coe MFencedWW
Relax=
Safe=Rfe Fre Coe PodWW MFencesRW MFencedWW MFencedRR
Generator=diy7 (version 7.55+01(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,3:z=F,3:x=T
Com=Co Rf Rf Fr
Orig=PodWW Coe MFencedWW Rfe MFencesRW Rfe MFencedRR Fre
Align=
{
uint64_t z; uint64_t y; uint64_t x; uint64_t 3:rbx; uint64_t 3:rax; uint64_t 2:rax;

}
 P0          | P1          | P2            | P3            ;
 movq $1,(x) | movq $2,(y) | movq (z),%rax | movq (z),%rax ;
 movq $1,(y) | mfence      | mfence        | mfence        ;
             | movq $1,(z) | movq $2,(z)   | movq (x),%rbx ;
exists (y=2 /\ z=2 /\ 2:rax=1 /\ 3:rax=2 /\ 3:rbx=0)
