============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 15:28:00 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1192)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.818885s wall, 1.703125s user + 0.093750s system = 1.796875s CPU (98.8%)

RUN-1004 : used memory is 290 MB, reserved memory is 266 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13975 instances
RUN-0007 : 7875 luts, 4546 seqs, 1064 mslices, 322 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15234 nets
RUN-1001 : 9053 nets have 2 pins
RUN-1001 : 4211 nets have [3 - 5] pins
RUN-1001 : 1399 nets have [6 - 10] pins
RUN-1001 : 328 nets have [11 - 20] pins
RUN-1001 : 232 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1740     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13971 instances, 7875 luts, 4546 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Huge net cpuresetn with 1432 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63373, tnet num: 15186, tinst num: 13971, tnode num: 76106, tedge num: 101671.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.316257s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (99.7%)

RUN-1004 : used memory is 436 MB, reserved memory is 416 MB, peak memory is 436 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.808130s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.63966e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13971.
PHY-3001 : Level 1 #clusters 1837.
PHY-3001 : End clustering;  0.086771s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (144.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.07803e+06, overlap = 536.188
PHY-3002 : Step(2): len = 910523, overlap = 644.875
PHY-3002 : Step(3): len = 680279, overlap = 710.375
PHY-3002 : Step(4): len = 609972, overlap = 759.031
PHY-3002 : Step(5): len = 488646, overlap = 831.625
PHY-3002 : Step(6): len = 434036, overlap = 923.844
PHY-3002 : Step(7): len = 364876, overlap = 986.594
PHY-3002 : Step(8): len = 320699, overlap = 1011.12
PHY-3002 : Step(9): len = 278021, overlap = 1050.91
PHY-3002 : Step(10): len = 252211, overlap = 1075.75
PHY-3002 : Step(11): len = 227908, overlap = 1105.41
PHY-3002 : Step(12): len = 213994, overlap = 1114.44
PHY-3002 : Step(13): len = 197119, overlap = 1154.97
PHY-3002 : Step(14): len = 185897, overlap = 1182.34
PHY-3002 : Step(15): len = 166066, overlap = 1220.31
PHY-3002 : Step(16): len = 153676, overlap = 1254.69
PHY-3002 : Step(17): len = 140389, overlap = 1278.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.20962e-06
PHY-3002 : Step(18): len = 143718, overlap = 1268.12
PHY-3002 : Step(19): len = 173904, overlap = 1188.22
PHY-3002 : Step(20): len = 187561, overlap = 1111.66
PHY-3002 : Step(21): len = 197788, overlap = 1089.28
PHY-3002 : Step(22): len = 193309, overlap = 1023.94
PHY-3002 : Step(23): len = 192209, overlap = 1006.53
PHY-3002 : Step(24): len = 187245, overlap = 990.688
PHY-3002 : Step(25): len = 186421, overlap = 976.688
PHY-3002 : Step(26): len = 184287, overlap = 969.344
PHY-3002 : Step(27): len = 185703, overlap = 996.25
PHY-3002 : Step(28): len = 186259, overlap = 980.219
PHY-3002 : Step(29): len = 185587, overlap = 1024.19
PHY-3002 : Step(30): len = 183557, overlap = 1045.38
PHY-3002 : Step(31): len = 181167, overlap = 1055.97
PHY-3002 : Step(32): len = 179162, overlap = 1047.66
PHY-3002 : Step(33): len = 177593, overlap = 1054.91
PHY-3002 : Step(34): len = 174882, overlap = 1047.69
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.41925e-06
PHY-3002 : Step(35): len = 184737, overlap = 1042.12
PHY-3002 : Step(36): len = 200628, overlap = 1000.16
PHY-3002 : Step(37): len = 205726, overlap = 946.375
PHY-3002 : Step(38): len = 209588, overlap = 942.625
PHY-3002 : Step(39): len = 207983, overlap = 929.062
PHY-3002 : Step(40): len = 207455, overlap = 919.688
PHY-3002 : Step(41): len = 204903, overlap = 933.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.83849e-06
PHY-3002 : Step(42): len = 220377, overlap = 892.312
PHY-3002 : Step(43): len = 236345, overlap = 837.75
PHY-3002 : Step(44): len = 243190, overlap = 809.156
PHY-3002 : Step(45): len = 246675, overlap = 791.781
PHY-3002 : Step(46): len = 244899, overlap = 772.531
PHY-3002 : Step(47): len = 243937, overlap = 772.625
PHY-3002 : Step(48): len = 242301, overlap = 775
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.67698e-06
PHY-3002 : Step(49): len = 258685, overlap = 753.25
PHY-3002 : Step(50): len = 275361, overlap = 733.844
PHY-3002 : Step(51): len = 285333, overlap = 684.188
PHY-3002 : Step(52): len = 290678, overlap = 654.031
PHY-3002 : Step(53): len = 290666, overlap = 642.625
PHY-3002 : Step(54): len = 291569, overlap = 642.812
PHY-3002 : Step(55): len = 290850, overlap = 619.625
PHY-3002 : Step(56): len = 290698, overlap = 624.781
PHY-3002 : Step(57): len = 289997, overlap = 647.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.9354e-05
PHY-3002 : Step(58): len = 307978, overlap = 607.938
PHY-3002 : Step(59): len = 324570, overlap = 566.656
PHY-3002 : Step(60): len = 332379, overlap = 545.062
PHY-3002 : Step(61): len = 338658, overlap = 519.938
PHY-3002 : Step(62): len = 340845, overlap = 501.094
PHY-3002 : Step(63): len = 341531, overlap = 487.469
PHY-3002 : Step(64): len = 339194, overlap = 489.531
PHY-3002 : Step(65): len = 339832, overlap = 490.625
PHY-3002 : Step(66): len = 340053, overlap = 494.969
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.87079e-05
PHY-3002 : Step(67): len = 357767, overlap = 452.031
PHY-3002 : Step(68): len = 372269, overlap = 407.062
PHY-3002 : Step(69): len = 378601, overlap = 409.781
PHY-3002 : Step(70): len = 384328, overlap = 413.938
PHY-3002 : Step(71): len = 387138, overlap = 413.438
PHY-3002 : Step(72): len = 388404, overlap = 393.5
PHY-3002 : Step(73): len = 386106, overlap = 400.625
PHY-3002 : Step(74): len = 385368, overlap = 411.875
PHY-3002 : Step(75): len = 385822, overlap = 393.5
PHY-3002 : Step(76): len = 386597, overlap = 374.031
PHY-3002 : Step(77): len = 385277, overlap = 373.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 7.74159e-05
PHY-3002 : Step(78): len = 402307, overlap = 334.062
PHY-3002 : Step(79): len = 416408, overlap = 314.469
PHY-3002 : Step(80): len = 419847, overlap = 289.875
PHY-3002 : Step(81): len = 422235, overlap = 299.594
PHY-3002 : Step(82): len = 423244, overlap = 306.594
PHY-3002 : Step(83): len = 424648, overlap = 296.156
PHY-3002 : Step(84): len = 422451, overlap = 302.25
PHY-3002 : Step(85): len = 423050, overlap = 289.062
PHY-3002 : Step(86): len = 423624, overlap = 293.375
PHY-3002 : Step(87): len = 424595, overlap = 276.781
PHY-3002 : Step(88): len = 422363, overlap = 301.156
PHY-3002 : Step(89): len = 421807, overlap = 292.594
PHY-3002 : Step(90): len = 421839, overlap = 294.188
PHY-3002 : Step(91): len = 422260, overlap = 283.688
PHY-3002 : Step(92): len = 420074, overlap = 288.469
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000154832
PHY-3002 : Step(93): len = 434234, overlap = 274.562
PHY-3002 : Step(94): len = 442574, overlap = 262.594
PHY-3002 : Step(95): len = 445092, overlap = 243
PHY-3002 : Step(96): len = 446362, overlap = 246.156
PHY-3002 : Step(97): len = 449737, overlap = 246.781
PHY-3002 : Step(98): len = 452422, overlap = 237.938
PHY-3002 : Step(99): len = 451709, overlap = 241
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000305688
PHY-3002 : Step(100): len = 460347, overlap = 235.844
PHY-3002 : Step(101): len = 468336, overlap = 232.5
PHY-3002 : Step(102): len = 471707, overlap = 226.812
PHY-3002 : Step(103): len = 473150, overlap = 232.469
PHY-3002 : Step(104): len = 474936, overlap = 229.031
PHY-3002 : Step(105): len = 475900, overlap = 228.906
PHY-3002 : Step(106): len = 474697, overlap = 235.062
PHY-3002 : Step(107): len = 474725, overlap = 230.594
PHY-3002 : Step(108): len = 475858, overlap = 239.844
PHY-3002 : Step(109): len = 476567, overlap = 248.344
PHY-3002 : Step(110): len = 475966, overlap = 240.156
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000569957
PHY-3002 : Step(111): len = 481388, overlap = 240.875
PHY-3002 : Step(112): len = 485304, overlap = 234.188
PHY-3002 : Step(113): len = 486601, overlap = 223.562
PHY-3002 : Step(114): len = 487202, overlap = 222.312
PHY-3002 : Step(115): len = 488158, overlap = 223.219
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00108172
PHY-3002 : Step(116): len = 491982, overlap = 213.625
PHY-3002 : Step(117): len = 496486, overlap = 213
PHY-3002 : Step(118): len = 498181, overlap = 210.125
PHY-3002 : Step(119): len = 498807, overlap = 212.969
PHY-3002 : Step(120): len = 499366, overlap = 209.594
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.025080s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (186.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15234.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 634376, over cnt = 1621(4%), over = 9004, worst = 43
PHY-1001 : End global iterations;  0.672923s wall, 1.109375s user + 0.125000s system = 1.234375s CPU (183.4%)

PHY-1001 : Congestion index: top1 = 98.43, top5 = 72.21, top10 = 60.54, top15 = 53.11.
PHY-3001 : End congestion estimation;  0.899099s wall, 1.328125s user + 0.125000s system = 1.453125s CPU (161.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.562107s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165488
PHY-3002 : Step(121): len = 532427, overlap = 161
PHY-3002 : Step(122): len = 532689, overlap = 142.562
PHY-3002 : Step(123): len = 533722, overlap = 141.562
PHY-3002 : Step(124): len = 534978, overlap = 132.188
PHY-3002 : Step(125): len = 537069, overlap = 121.125
PHY-3002 : Step(126): len = 536229, overlap = 115.406
PHY-3002 : Step(127): len = 535162, overlap = 107.625
PHY-3002 : Step(128): len = 533594, overlap = 94.2188
PHY-3002 : Step(129): len = 532155, overlap = 91.1562
PHY-3002 : Step(130): len = 529597, overlap = 85.5625
PHY-3002 : Step(131): len = 527432, overlap = 74.9688
PHY-3002 : Step(132): len = 525429, overlap = 70.1875
PHY-3002 : Step(133): len = 524367, overlap = 67.0938
PHY-3002 : Step(134): len = 523381, overlap = 60.6875
PHY-3002 : Step(135): len = 521765, overlap = 62.0625
PHY-3002 : Step(136): len = 520207, overlap = 63.4062
PHY-3002 : Step(137): len = 518160, overlap = 61.3438
PHY-3002 : Step(138): len = 515653, overlap = 61.5938
PHY-3002 : Step(139): len = 514036, overlap = 56.9375
PHY-3002 : Step(140): len = 511852, overlap = 56.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000330975
PHY-3002 : Step(141): len = 513597, overlap = 50.6562
PHY-3002 : Step(142): len = 514823, overlap = 45.7812
PHY-3002 : Step(143): len = 515228, overlap = 46.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000606206
PHY-3002 : Step(144): len = 519550, overlap = 41.0938
PHY-3002 : Step(145): len = 528631, overlap = 37.3125
PHY-3002 : Step(146): len = 530343, overlap = 38.8438
PHY-3002 : Step(147): len = 530669, overlap = 39.9688
PHY-3002 : Step(148): len = 531902, overlap = 40.875
PHY-3002 : Step(149): len = 532709, overlap = 39.9375
PHY-3002 : Step(150): len = 533341, overlap = 38.75
PHY-3002 : Step(151): len = 532570, overlap = 41.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00121241
PHY-3002 : Step(152): len = 533265, overlap = 39.9062
PHY-3002 : Step(153): len = 534991, overlap = 34.1562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00226709
PHY-3002 : Step(154): len = 535306, overlap = 37.125
PHY-3002 : Step(155): len = 538499, overlap = 38.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 130/15234.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 646120, over cnt = 2399(6%), over = 10435, worst = 52
PHY-1001 : End global iterations;  0.881035s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (180.9%)

PHY-1001 : Congestion index: top1 = 72.48, top5 = 60.09, top10 = 53.32, top15 = 48.92.
PHY-3001 : End congestion estimation;  1.106372s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (163.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.993600s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000283627
PHY-3002 : Step(156): len = 541941, overlap = 250.156
PHY-3002 : Step(157): len = 540885, overlap = 202.281
PHY-3002 : Step(158): len = 539887, overlap = 190.062
PHY-3002 : Step(159): len = 538226, overlap = 174.062
PHY-3002 : Step(160): len = 536324, overlap = 169.094
PHY-3002 : Step(161): len = 534185, overlap = 154.562
PHY-3002 : Step(162): len = 532545, overlap = 151.781
PHY-3002 : Step(163): len = 530653, overlap = 150.75
PHY-3002 : Step(164): len = 529134, overlap = 152.781
PHY-3002 : Step(165): len = 528400, overlap = 142.781
PHY-3002 : Step(166): len = 527557, overlap = 138.156
PHY-3002 : Step(167): len = 525989, overlap = 138.75
PHY-3002 : Step(168): len = 523819, overlap = 139.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000567255
PHY-3002 : Step(169): len = 527522, overlap = 144.25
PHY-3002 : Step(170): len = 530408, overlap = 132.5
PHY-3002 : Step(171): len = 532882, overlap = 123.469
PHY-3002 : Step(172): len = 535278, overlap = 115.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00113451
PHY-3002 : Step(173): len = 538130, overlap = 109.688
PHY-3002 : Step(174): len = 541938, overlap = 103.75
PHY-3002 : Step(175): len = 547701, overlap = 99.2812
PHY-3002 : Step(176): len = 551747, overlap = 95.0625
PHY-3002 : Step(177): len = 553158, overlap = 98.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63373, tnet num: 15186, tinst num: 13971, tnode num: 76106, tedge num: 101671.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.506117s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.6%)

RUN-1004 : used memory is 481 MB, reserved memory is 467 MB, peak memory is 572 MB
OPT-1001 : Total overflow 484.19 peak overflow 3.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 823/15234.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 667104, over cnt = 2669(7%), over = 9472, worst = 41
PHY-1001 : End global iterations;  0.925864s wall, 1.640625s user + 0.062500s system = 1.703125s CPU (183.9%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 56.07, top10 = 50.28, top15 = 46.68.
PHY-1001 : End incremental global routing;  1.111108s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (171.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15186 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.586510s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (98.6%)

OPT-1001 : 11 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13835 has valid locations, 96 needs to be replaced
PHY-3001 : design contains 14056 instances, 7881 luts, 4625 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 560090
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12635/15319.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 672080, over cnt = 2661(7%), over = 9504, worst = 41
PHY-1001 : End global iterations;  0.131477s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (190.1%)

PHY-1001 : Congestion index: top1 = 69.46, top5 = 56.17, top10 = 50.44, top15 = 46.82.
PHY-3001 : End congestion estimation;  0.325444s wall, 0.390625s user + 0.046875s system = 0.437500s CPU (134.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63716, tnet num: 15271, tinst num: 14056, tnode num: 76686, tedge num: 102187.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.505740s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (99.6%)

RUN-1004 : used memory is 519 MB, reserved memory is 519 MB, peak memory is 576 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.107697s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(178): len = 559723, overlap = 1.875
PHY-3002 : Step(179): len = 559461, overlap = 1.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00130214
PHY-3002 : Step(180): len = 559516, overlap = 1.875
PHY-3002 : Step(181): len = 559521, overlap = 1.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00260428
PHY-3002 : Step(182): len = 559564, overlap = 1.875
PHY-3002 : Step(183): len = 559777, overlap = 1.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12658/15319.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 672128, over cnt = 2677(7%), over = 9512, worst = 41
PHY-1001 : End global iterations;  0.120979s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (129.2%)

PHY-1001 : Congestion index: top1 = 69.35, top5 = 56.11, top10 = 50.46, top15 = 46.79.
PHY-3001 : End congestion estimation;  0.313415s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (109.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.580709s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00372695
PHY-3002 : Step(184): len = 559486, overlap = 98.875
PHY-3002 : Step(185): len = 559420, overlap = 98.8125
PHY-3001 : Final: Len = 559420, Over = 98.8125
PHY-3001 : End incremental placement;  3.908662s wall, 4.375000s user + 0.265625s system = 4.640625s CPU (118.7%)

OPT-1001 : Total overflow 485.44 peak overflow 3.78
OPT-1001 : End high-fanout net optimization;  5.974175s wall, 7.156250s user + 0.359375s system = 7.515625s CPU (125.8%)

OPT-1001 : Current memory(MB): used = 582, reserve = 574, peak = 587.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12694/15319.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 671712, over cnt = 2663(7%), over = 9400, worst = 41
PHY-1002 : len = 715120, over cnt = 1889(5%), over = 5212, worst = 26
PHY-1002 : len = 760720, over cnt = 654(1%), over = 1387, worst = 15
PHY-1002 : len = 772608, over cnt = 154(0%), over = 255, worst = 9
PHY-1002 : len = 776888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.422970s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (141.6%)

PHY-1001 : Congestion index: top1 = 55.95, top5 = 49.72, top10 = 46.41, top15 = 44.15.
OPT-1001 : End congestion update;  1.625906s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (136.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15271 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.485564s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.8%)

OPT-0007 : Start: WNS 2512 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2512 TNS 0 NUM_FEPS 0 with 18 cells processed and 900 slack improved
OPT-0007 : Iter 2: improved WNS 2512 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.131593s wall, 2.718750s user + 0.000000s system = 2.718750s CPU (127.5%)

OPT-1001 : Current memory(MB): used = 580, reserve = 572, peak = 587.
OPT-1001 : End physical optimization;  9.907685s wall, 11.656250s user + 0.375000s system = 12.031250s CPU (121.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7881 LUT to BLE ...
SYN-4008 : Packed 7881 LUT and 2494 SEQ to BLE.
SYN-4003 : Packing 2131 remaining SEQ's ...
SYN-4005 : Packed 1639 SEQ with LUT/SLICE
SYN-4006 : 3994 single LUT's are left
SYN-4006 : 492 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8373/10085 primitive instances ...
PHY-3001 : End packing;  0.889927s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (100.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6091 instances
RUN-1001 : 2962 mslices, 2961 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13095 nets
RUN-1001 : 6659 nets have 2 pins
RUN-1001 : 4288 nets have [3 - 5] pins
RUN-1001 : 1488 nets have [6 - 10] pins
RUN-1001 : 375 nets have [11 - 20] pins
RUN-1001 : 279 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6087 instances, 5923 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 573207, Over = 196.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6279/13095.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 744056, over cnt = 1700(4%), over = 2679, worst = 8
PHY-1002 : len = 749200, over cnt = 1202(3%), over = 1703, worst = 7
PHY-1002 : len = 759224, over cnt = 549(1%), over = 749, worst = 6
PHY-1002 : len = 769360, over cnt = 116(0%), over = 155, worst = 5
PHY-1002 : len = 771760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.304506s wall, 1.890625s user + 0.046875s system = 1.937500s CPU (148.5%)

PHY-1001 : Congestion index: top1 = 58.49, top5 = 51.28, top10 = 47.69, top15 = 45.04.
PHY-3001 : End congestion estimation;  1.576792s wall, 2.156250s user + 0.046875s system = 2.203125s CPU (139.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57447, tnet num: 13047, tinst num: 6087, tnode num: 67673, tedge num: 96607.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.802279s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.7%)

RUN-1004 : used memory is 516 MB, reserved memory is 511 MB, peak memory is 587 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.372818s wall, 2.375000s user + 0.000000s system = 2.375000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.20119e-05
PHY-3002 : Step(186): len = 558110, overlap = 206.75
PHY-3002 : Step(187): len = 549861, overlap = 227.5
PHY-3002 : Step(188): len = 545363, overlap = 239
PHY-3002 : Step(189): len = 540543, overlap = 251.25
PHY-3002 : Step(190): len = 537223, overlap = 271.25
PHY-3002 : Step(191): len = 535485, overlap = 272.25
PHY-3002 : Step(192): len = 534415, overlap = 275.25
PHY-3002 : Step(193): len = 532987, overlap = 282.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000124024
PHY-3002 : Step(194): len = 543657, overlap = 271.25
PHY-3002 : Step(195): len = 550190, overlap = 262
PHY-3002 : Step(196): len = 552558, overlap = 258
PHY-3002 : Step(197): len = 555781, overlap = 243.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000248047
PHY-3002 : Step(198): len = 566276, overlap = 227
PHY-3002 : Step(199): len = 576377, overlap = 200.25
PHY-3002 : Step(200): len = 582692, overlap = 185.75
PHY-3002 : Step(201): len = 581098, overlap = 189.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.929141s wall, 1.156250s user + 1.500000s system = 2.656250s CPU (285.9%)

PHY-3001 : Trial Legalized: Len = 641295
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 676/13095.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 781096, over cnt = 2291(6%), over = 3904, worst = 9
PHY-1002 : len = 797144, over cnt = 1294(3%), over = 1843, worst = 7
PHY-1002 : len = 812296, over cnt = 449(1%), over = 589, worst = 5
PHY-1002 : len = 818848, over cnt = 185(0%), over = 248, worst = 4
PHY-1002 : len = 823112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.923248s wall, 2.968750s user + 0.046875s system = 3.015625s CPU (156.8%)

PHY-1001 : Congestion index: top1 = 55.69, top5 = 51.10, top10 = 47.89, top15 = 45.37.
PHY-3001 : End congestion estimation;  2.212118s wall, 3.265625s user + 0.046875s system = 3.312500s CPU (149.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.562164s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000165037
PHY-3002 : Step(202): len = 619083, overlap = 34
PHY-3002 : Step(203): len = 607983, overlap = 52.25
PHY-3002 : Step(204): len = 599352, overlap = 77.25
PHY-3002 : Step(205): len = 594588, overlap = 92.25
PHY-3002 : Step(206): len = 591431, overlap = 105.25
PHY-3002 : Step(207): len = 590164, overlap = 113
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000330074
PHY-3002 : Step(208): len = 600356, overlap = 105.25
PHY-3002 : Step(209): len = 604904, overlap = 96.75
PHY-3002 : Step(210): len = 608352, overlap = 91.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020455s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (152.8%)

PHY-3001 : Legalized: Len = 627352, Over = 0
PHY-3001 : Spreading special nets. 123 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.048143s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.4%)

PHY-3001 : 173 instances has been re-located, deltaX = 43, deltaY = 91, maxDist = 2.
PHY-3001 : Final: Len = 629662, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57447, tnet num: 13047, tinst num: 6088, tnode num: 67673, tedge num: 96607.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.081623s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (99.8%)

RUN-1004 : used memory is 520 MB, reserved memory is 521 MB, peak memory is 591 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4236/13095.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 787992, over cnt = 2132(6%), over = 3355, worst = 7
PHY-1002 : len = 798464, over cnt = 1302(3%), over = 1792, worst = 7
PHY-1002 : len = 814272, over cnt = 384(1%), over = 494, worst = 7
PHY-1002 : len = 819352, over cnt = 73(0%), over = 102, worst = 4
PHY-1002 : len = 820752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.724915s wall, 2.796875s user + 0.187500s system = 2.984375s CPU (173.0%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 49.73, top10 = 46.63, top15 = 44.31.
PHY-1001 : End incremental global routing;  1.977367s wall, 3.046875s user + 0.187500s system = 3.234375s CPU (163.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13047 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.571525s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (101.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5961 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 6091 instances, 5926 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 630102
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11959/13100.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 821376, over cnt = 19(0%), over = 25, worst = 5
PHY-1002 : len = 821440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.235291s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.6%)

PHY-1001 : Congestion index: top1 = 54.35, top5 = 49.74, top10 = 46.63, top15 = 44.32.
PHY-3001 : End congestion estimation;  0.486161s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57482, tnet num: 13052, tinst num: 6091, tnode num: 67716, tedge num: 96662.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.988563s wall, 1.984375s user + 0.000000s system = 1.984375s CPU (99.8%)

RUN-1004 : used memory is 544 MB, reserved memory is 539 MB, peak memory is 596 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.581995s wall, 2.578125s user + 0.000000s system = 2.578125s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(211): len = 629901, overlap = 0
PHY-3002 : Step(212): len = 629997, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11956/13100.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 821256, over cnt = 18(0%), over = 24, worst = 5
PHY-1002 : len = 821320, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 821360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.329029s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.7%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 49.74, top10 = 46.64, top15 = 44.33.
PHY-3001 : End congestion estimation;  0.579374s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (102.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.602962s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000251134
PHY-3002 : Step(213): len = 629993, overlap = 0.25
PHY-3002 : Step(214): len = 629993, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007937s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.9%)

PHY-3001 : Legalized: Len = 630006, Over = 0
PHY-3001 : End spreading;  0.038900s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.5%)

PHY-3001 : Final: Len = 630006, Over = 0
PHY-3001 : End incremental placement;  4.652009s wall, 4.718750s user + 0.125000s system = 4.843750s CPU (104.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.581958s wall, 8.890625s user + 0.312500s system = 9.203125s CPU (121.4%)

OPT-1001 : Current memory(MB): used = 603, reserve = 598, peak = 605.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11960/13100.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 821256, over cnt = 7(0%), over = 9, worst = 3
PHY-1002 : len = 821360, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 821384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.324856s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (105.8%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 49.71, top10 = 46.60, top15 = 44.30.
OPT-1001 : End congestion update;  0.580878s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (102.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.572746s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.9%)

OPT-0007 : Start: WNS 2572 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5965 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6091 instances, 5926 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 630749, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.035569s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.9%)

PHY-3001 : 2 instances has been re-located, deltaX = 3, deltaY = 0, maxDist = 2.
PHY-3001 : Final: Len = 630777, Over = 0
PHY-3001 : End incremental legalization;  0.300436s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (104.0%)

OPT-0007 : Iter 1: improved WNS 2917 TNS 0 NUM_FEPS 0 with 9 cells processed and 1115 slack improved
OPT-0007 : Iter 2: improved WNS 2917 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.530445s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (102.1%)

OPT-1001 : Current memory(MB): used = 603, reserve = 598, peak = 605.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.608642s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (97.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11923/13100.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 822136, over cnt = 11(0%), over = 14, worst = 3
PHY-1002 : len = 822176, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 822288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.324602s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.1%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 49.73, top10 = 46.62, top15 = 44.32.
PHY-1001 : End incremental global routing;  0.577418s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.560382s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11970/13100.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 822288, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.110280s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (99.2%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 49.73, top10 = 46.62, top15 = 44.32.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.568635s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (101.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2917 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.896552
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2917ps with logic level 1 
RUN-1001 :       #2 path slack 2917ps with logic level 1 
RUN-1001 :       #3 path slack 2931ps with logic level 1 
RUN-1001 :       #4 path slack 2939ps with logic level 1 
RUN-1001 :       #5 path slack 2939ps with logic level 1 
RUN-1001 :       #6 path slack 2989ps with logic level 1 
RUN-1001 :       #7 path slack 3017ps with logic level 1 
RUN-1001 :       #8 path slack 3017ps with logic level 1 
OPT-1001 : End physical optimization;  14.047645s wall, 15.406250s user + 0.375000s system = 15.781250s CPU (112.3%)

RUN-1003 : finish command "place" in  46.314425s wall, 72.218750s user + 8.312500s system = 80.531250s CPU (173.9%)

RUN-1004 : used memory is 495 MB, reserved memory is 485 MB, peak memory is 605 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.518888s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (173.9%)

RUN-1004 : used memory is 496 MB, reserved memory is 487 MB, peak memory is 605 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6095 instances
RUN-1001 : 2962 mslices, 2964 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13100 nets
RUN-1001 : 6659 nets have 2 pins
RUN-1001 : 4291 nets have [3 - 5] pins
RUN-1001 : 1489 nets have [6 - 10] pins
RUN-1001 : 375 nets have [11 - 20] pins
RUN-1001 : 280 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57482, tnet num: 13052, tinst num: 6091, tnode num: 67716, tedge num: 96662.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.917010s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (100.3%)

RUN-1004 : used memory is 502 MB, reserved memory is 490 MB, peak memory is 605 MB
PHY-1001 : 2962 mslices, 2964 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 762904, over cnt = 2210(6%), over = 3812, worst = 8
PHY-1002 : len = 779368, over cnt = 1356(3%), over = 1968, worst = 8
PHY-1002 : len = 794296, over cnt = 558(1%), over = 759, worst = 7
PHY-1002 : len = 806720, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 806832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.926404s wall, 3.140625s user + 0.015625s system = 3.156250s CPU (163.8%)

PHY-1001 : Congestion index: top1 = 54.46, top5 = 49.63, top10 = 46.49, top15 = 44.07.
PHY-1001 : End global routing;  2.241753s wall, 3.468750s user + 0.015625s system = 3.484375s CPU (155.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 590, reserve = 590, peak = 605.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 854, reserve = 852, peak = 854.
PHY-1001 : End build detailed router design. 4.645683s wall, 4.531250s user + 0.093750s system = 4.625000s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 162736, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.075942s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 890, reserve = 889, peak = 890.
PHY-1001 : End phase 1; 3.081470s wall, 3.015625s user + 0.031250s system = 3.046875s CPU (98.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 7027 net; 14.667780s wall, 14.625000s user + 0.000000s system = 14.625000s CPU (99.7%)

PHY-1022 : len = 1.72926e+06, over cnt = 1909(0%), over = 1923, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 903, reserve = 901, peak = 903.
PHY-1001 : End initial routed; 41.350376s wall, 54.843750s user + 0.125000s system = 54.968750s CPU (132.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11909(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.074   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.978760s wall, 2.906250s user + 0.031250s system = 2.937500s CPU (98.6%)

PHY-1001 : Current memory(MB): used = 915, reserve = 912, peak = 915.
PHY-1001 : End phase 2; 44.329278s wall, 57.750000s user + 0.156250s system = 57.906250s CPU (130.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.72926e+06, over cnt = 1909(0%), over = 1923, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.171016s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.69566e+06, over cnt = 697(0%), over = 697, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.129634s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (134.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.69291e+06, over cnt = 144(0%), over = 144, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.883016s wall, 1.250000s user + 0.046875s system = 1.296875s CPU (146.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.6939e+06, over cnt = 45(0%), over = 45, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.474898s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (115.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.69449e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.335678s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (97.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.6948e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.277297s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.69495e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 6; 0.233402s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (100.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11909(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.345   |   0.000   |   0   
RUN-1001 :   Hold   |   0.074   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.994133s wall, 2.968750s user + 0.000000s system = 2.968750s CPU (99.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 545 feed throughs used by 393 nets
PHY-1001 : End commit to database; 2.063378s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 995, reserve = 995, peak = 995.
PHY-1001 : End phase 3; 9.979282s wall, 11.093750s user + 0.078125s system = 11.171875s CPU (112.0%)

PHY-1003 : Routed, final wirelength = 1.69495e+06
PHY-1001 : Current memory(MB): used = 999, reserve = 999, peak = 999.
PHY-1001 : End export database. 0.135129s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.1%)

PHY-1001 : End detail routing;  62.547145s wall, 76.906250s user + 0.359375s system = 77.265625s CPU (123.5%)

RUN-1003 : finish command "route" in  67.448948s wall, 83.015625s user + 0.390625s system = 83.406250s CPU (123.7%)

RUN-1004 : used memory is 939 MB, reserved memory is 937 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10957   out of  19600   55.90%
#reg                     4629   out of  19600   23.62%
#le                     11448
  #lut only              6819   out of  11448   59.56%
  #reg only               491   out of  11448    4.29%
  #lut&reg               4138   out of  11448   36.15%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1498
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1167
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             189
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            84
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   53
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             39
#7        Gamma_Interface/en_state                                                                    GCLK               mslice             Gamma_Interface/wr_en_reg_reg_syn_5.q0    15
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_127.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11448  |9583    |1374    |4633    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |805    |649     |118     |434     |0       |0       |
|    SD_top_inst                   |SD_top                                             |776    |627     |118     |405     |0       |0       |
|      sd_init_inst                |sd_init                                            |140    |100     |18      |77      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |418    |349     |60      |214     |0       |0       |
|      sd_read_inst                |sd_read                                            |218    |178     |40      |114     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |6      |6       |0       |4       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |432    |264     |71      |320     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |136    |80      |3       |132     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |54     |9       |3       |50      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |6      |3       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |8      |2       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |2      |0       |0       |2       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |4      |4       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |10     |10      |0       |10      |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |10     |10      |0       |10      |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |13     |13      |0       |10      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |6      |6       |0       |6       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |1      |1       |0       |1       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |3      |3       |0       |3       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1155   |741     |269     |663     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |318    |255     |3       |312     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |110    |57      |3       |104     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |9      |9       |0       |6       |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |46     |46      |0       |22      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |4      |4       |0       |2       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |44     |38      |5       |33      |0       |0       |
|    smg_inst                      |smg                                                |30     |24      |5       |19      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |80     |62      |18      |46      |0       |0       |
|  UART1_RX                        |UART_RX                                            |34     |34      |0       |23      |0       |0       |
|  UART1_TX                        |UART_TX                                            |61     |61      |0       |16      |0       |0       |
|    FIFO                          |FIFO                                               |51     |51      |0       |14      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |4      |4       |0       |3       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |16     |13      |3       |8       |0       |0       |
|  kb                              |Keyboard                                           |295    |247     |48      |149     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |680    |462     |193     |288     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |138    |123     |3       |134     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |61     |50      |3       |57      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |622    |409     |190     |258     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |99     |94      |0       |99      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |22     |17      |0       |22      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |638    |418     |190     |278     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |104    |94      |0       |104     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |31     |26      |0       |31      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |634    |440     |101     |372     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |634    |440     |101     |372     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |275    |226     |40      |130     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |62     |62      |0       |27      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |172    |131     |40      |62      |0       |0       |
|        u_sdram_data              |sdram_data                                         |41     |33      |0       |41      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |359    |214     |61      |242     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |122    |62      |17      |98      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |3      |0       |0       |3       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |28     |19      |0       |28      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |20      |0       |32      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |131    |75      |18      |105     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |10     |5       |0       |10      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |41     |31      |0       |40      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |25     |21      |0       |25      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |340    |277     |54      |174     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |340    |277     |54      |174     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |100    |81      |18      |50      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |104    |86      |18      |48      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |99     |81      |18      |39      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |19     |13      |0       |19      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |2      |2       |0       |2       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |10      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |4      |4       |0       |4       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5299   |5250    |46      |1425    |0       |3       |
|  video_driver_inst               |video_driver                                       |162    |92      |68      |38      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6600  
    #2          2       2693  
    #3          3       803   
    #4          4       761   
    #5        5-10      1582  
    #6        11-50     543   
    #7       51-100      15   
    #8       101-500     1    
  Average     3.18            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.945111s wall, 3.328125s user + 0.000000s system = 3.328125s CPU (171.1%)

RUN-1004 : used memory is 940 MB, reserved memory is 938 MB, peak memory is 999 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57482, tnet num: 13052, tinst num: 6091, tnode num: 67716, tedge num: 96662.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.794846s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (99.2%)

RUN-1004 : used memory is 942 MB, reserved memory is 940 MB, peak memory is 999 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13052 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6091
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13100, pip num: 136623
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 545
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3167 valid insts, and 398302 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.103981s wall, 122.015625s user + 0.281250s system = 122.296875s CPU (1010.4%)

RUN-1004 : used memory is 1021 MB, reserved memory is 1027 MB, peak memory is 1192 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_152800.log"
