# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do ULA_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/Users/clayt/OneDrive/Documents/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/ULA/ULA_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:22:28 on May 13,2021
# vcom -reportprogress 300 -93 -work work C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/ULA/ULA_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ULA_4bits
# -- Compiling architecture Behavioral of ULA_4bits
# End time: 02:22:28 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work {C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/ULA/tb_ULA_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:23:59 on May 13,2021
# vcom -reportprogress 300 -work work C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/ULA/tb_ULA_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Tb_ULA_4bits
# -- Compiling architecture behavior of Tb_ULA_4bits
# End time: 02:23:59 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/ULA/tb_ULA_4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:24:21 on May 13,2021
# vcom -reportprogress 300 -work work C:/Users/clayt/Desktop/Sistemas Digitais/Sistemas-Digitais-VHDL/ULA/tb_ULA_4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Tb_ULA_4bits
# -- Compiling architecture behavior of Tb_ULA_4bits
# End time: 02:24:21 on May 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_ula_4bits
# vsim -gui -l msim_transcript work.tb_ula_4bits 
# Start time: 02:24:33 on May 13,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_ula_4bits(behavior)
# Loading work.ula_4bits(behavioral)
add wave -position insertpoint  \
sim:/tb_ula_4bits/A \
sim:/tb_ula_4bits/B \
sim:/tb_ula_4bits/Seletor \
sim:/tb_ula_4bits/Saida
run
run
run
run
run
# End time: 02:39:45 on May 13,2021, Elapsed time: 0:15:12
# Errors: 0, Warnings: 0
