
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      141600                       # Number of ticks simulated
final_tick                                     141600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                    681                       # Simulator instruction rate (inst/s)
host_op_rate                                     1357                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31917275                       # Simulator tick rate (ticks/s)
host_mem_usage                                1289876                       # Number of bytes of host memory used
host_seconds                                     0.00                       # Real time elapsed on the host
sim_insts                                           3                       # Number of instructions simulated
sim_ops                                             6                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst              64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst                1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   3                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          451977401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst    451977401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    451977401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1355932203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     451977401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    451977401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        903954802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         451977401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    451977401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    451977401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1355932203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                          1200                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                        33800                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   71300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16900.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35650.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       903.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    903.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  0.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                        600.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                     0.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                     7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                    7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                14820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                23040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy           22230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy                  74370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            526.513274                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE        60000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT         32500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN        48300                       # Time in different power states
system.mem_ctrls_1.actEnergy                     7140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                    7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                17670                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                23520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy           18810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy                  74280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            525.876106                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE        61200                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT         38800                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN        40800                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON          141600                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           1                       # Number of instructions committed
system.cpu.committedOps                             1                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     1                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            1                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   3                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          2                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1    100.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                          1                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse             0.014131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data     0.014131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.001953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 9                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                9                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_misses::switch_cpus.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::total             1                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data        87600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total        87600                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data        87600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total        87600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data        87600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total        87600                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            1                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            1                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total            1                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data        87600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        87600                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data        87600                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        87600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data        87600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        87600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data        86800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        86800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data        86800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        86800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data        86800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        86800                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data        86800                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        86800                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data        86800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        86800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data        86800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        86800                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse             1.062154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.997175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     0.064978                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.001948                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.000127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.002075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.003906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                42                       # Number of tag accesses
system.cpu.icache.tags.data_accesses               42                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total               2                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst             1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::switch_cpus.inst            1                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total                2                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.cpu.icache.overall_hits::total               2                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::switch_cpus.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::switch_cpus.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::switch_cpus.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst        81600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        81600                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst        81600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        81600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst        81600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        81600                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst            2                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::switch_cpus.inst            3                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::switch_cpus.inst            3                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total            5                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst            3                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total            5                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.500000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.666667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.600000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.500000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.666667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.600000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.500000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.666667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.600000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        40800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        27200                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        40800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        27200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        40800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        27200                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            2                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            2                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst        80800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        80800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst        80800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        80800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst        80800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        80800                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.400000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.400000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        40400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        40400                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        40400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        40400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        40400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        40400                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                     1.196340                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst          0.997175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     0.124300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     0.074865                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024             3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.000183                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        35                       # Number of tag accesses
system.l2.tags.data_accesses                       35                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.l2.ReadCleanReq_misses::cpu.inst             1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      4                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus.data            1                       # number of overall misses
system.l2.overall_misses::total                     4                       # number of overall misses
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst        79600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        79600                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data        85600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        85600                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst        79600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data        85600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           165200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst        79600                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data        85600                       # number of overall miss cycles
system.l2.overall_miss_latency::total          165200                       # number of overall miss cycles
system.l2.ReadCleanReq_accesses::cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.inst            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    4                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   4                       # number of overall (read+write) accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst        39800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 26533.333333                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data        85600                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        85600                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst        39800                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data        85600                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        41300                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst        39800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data        85600                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        41300                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 3                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                3                       # number of overall MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst        71600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        71600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data        77400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        77400                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst        71600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data        77400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       149000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst        71600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data        77400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       149000                       # number of overall MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.750000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.750000                       # mshr miss rate for overall accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst        35800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        35800                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data        77400                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77400                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        35800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data        77400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 49666.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        35800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data        77400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 49666.666667                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests             3                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 3                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       3    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   3                       # Request fanout histogram
system.membus.reqLayer2.occupancy                2200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy              10700                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups               1                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted            1                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect            1                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON       141600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                      352                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles          153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                     10                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches                   1                       # Number of branches that fetch encountered
system.switch_cpus.fetch.Cycles                     5                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles               2                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines                 3                       # Number of cache lines fetched
system.switch_cpus.fetch.rateDist::samples          166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.114458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.655167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0              161     96.99%     96.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     96.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2                0      0.00%     96.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                1      0.60%     97.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                4      2.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            4                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total          166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.002841                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.028409                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles              158                       # Number of cycles decode is idle
system.switch_cpus.decode.SquashCycles              1                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts             19                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles              1                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles              158                       # Number of cycles rename is idle
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles                 0                       # Number of cycles rename is running
system.switch_cpus.rename.RenamedInsts             19                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands           16                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups            32                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups           25                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps             2                       # Number of HB maps that are committed
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts                 0                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads            1                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores            3                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded                 18                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued                18                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined            1                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples          166                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.108434                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.480203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0          157     94.58%     94.58% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1            2      1.20%     95.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2            5      3.01%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3            2      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total          166                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu            14     77.78%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead            1      5.56%     83.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite            3     16.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total             18                       # Type of FU issued
system.switch_cpus.iq.rate                   0.051136                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads          202                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes           20                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses           18                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses             18                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles              1                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts           19                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts             1                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts            3                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts            1                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts            18                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts             1                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs                    4                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches                1                       # Number of branches executed
system.switch_cpus.iew.exec_stores                  3                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.051136                       # Inst execution rate
system.switch_cpus.iew.wb_sent                     18                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                    18                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers                 6                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers                11                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.051136                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.545455                       # average fanout of values written-back
system.switch_cpus.commit.branchMispredicts            1                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples          165                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.030303                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.279901                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0          163     98.79%     98.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1            0      0.00%     98.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2            1      0.61%     99.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3            1      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total          165                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts            2                       # Number of instructions committed
system.switch_cpus.commit.committedOps              5                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                      1                       # Number of memory references committed
system.switch_cpus.commit.loads                     1                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches                  0                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts                 5                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu            4     80.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead            1     20.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total            5                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events             1                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads                  169                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                  25                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                     186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts                   2                       # Number of Instructions Simulated
system.switch_cpus.committedOps                     5                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                     176.000000                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total               176.000000                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.005682                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.005682                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads               25                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes              52                       # number of integer regfile writes
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads                 1                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes                7                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads               6                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests            4                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED       141600                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 3                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side           64                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                4                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      4    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  4                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               1200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1200                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              1200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005228                       # Number of seconds simulated
sim_ticks                                  5228122800                       # Number of ticks simulated
final_tick                                 5228264400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  94269                       # Simulator instruction rate (inst/s)
host_op_rate                                   186653                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49285040                       # Simulator tick rate (ticks/s)
host_mem_usage                                1325936                       # Number of bytes of host memory used
host_seconds                                   106.08                       # Real time elapsed on the host
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19800046                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       114112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        77248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             191360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       114112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        114112                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2990                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     21826572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     14775475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              36602048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     21826572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21826572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     21826572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     14775475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36602048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2990                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2990                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 191360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  191360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5087368000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2990                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.518841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   169.953437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.335012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          272     39.42%     39.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          158     22.90%     62.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89     12.90%     75.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           43      6.23%     81.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           30      4.35%     85.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      2.17%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           18      2.61%     90.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.59%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      7.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          690                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     75861350                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               131923850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   14950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25371.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44121.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        36.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     36.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2302                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1701460.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3070200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1631850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13765920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40233450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4947360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       232390710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       119200800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1051969125                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1558812585                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            298.148319                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3762313350                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      9269150                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      38944000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4307104600                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    310421050                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52831200                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    509552800                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1856400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   986700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 7596960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         83591040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29073990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4287840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       234456960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       102583680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1064760720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1529194290                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            292.483757                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5028574500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7854000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      35534000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   4372074600                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    267145950                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31434400                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    514079850                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   94                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1071                       # number of replacements
system.cpu.dcache.tags.tagsinuse           492.651816                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3685317                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1583                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2328.058749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        2812101600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   492.651816                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.962211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962211                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          434                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29506574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29506574                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data      2219363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2219363                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1465949                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1465949                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      3685312                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3685312                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      3685312                       # number of overall hits
system.cpu.dcache.overall_hits::total         3685312                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data         1925                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1925                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          887                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         2812                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2812                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         2812                       # number of overall misses
system.cpu.dcache.overall_misses::total          2812                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    135264800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    135264800                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     65755999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     65755999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    201020799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    201020799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    201020799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    201020799                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      2221288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2221288                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1466836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1466836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      3688124                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3688124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      3688124                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3688124                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000867                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000867                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000605                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000762                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 70267.428571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70267.428571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 74133.031567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74133.031567                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 71486.770626                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71486.770626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 71486.770626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71486.770626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          868                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          135                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          723                       # number of writebacks
system.cpu.dcache.writebacks::total               723                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         1218                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1218                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         1226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1226                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         1226                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1226                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          707                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          879                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          879                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1586                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1586                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1586                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     51356000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51356000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     64855999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64855999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    116211999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    116211999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    116211999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    116211999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000430                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000430                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 72639.321075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72639.321075                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 73783.844141                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73783.844141                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 73273.643758                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73273.643758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 73273.643758                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73273.643758                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             61560                       # number of replacements
system.cpu.icache.tags.tagsinuse           509.694294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2158435                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             62072                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.773086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          82500400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst     0.011681                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   509.682612                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.000023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.995474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          265                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17890450                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17890450                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst      2158433                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2158433                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      2158433                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2158433                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      2158433                       # number of overall hits
system.cpu.icache.overall_hits::total         2158433                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        70114                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         70114                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        70114                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          70114                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        70114                       # number of overall misses
system.cpu.icache.overall_misses::total         70114                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    867312000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    867312000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    867312000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    867312000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    867312000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    867312000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      2228547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2228547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      2228547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2228547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      2228547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2228547                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.031462                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031462                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.031462                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031462                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.031462                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031462                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 12370.025958                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12370.025958                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 12370.025958                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12370.025958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 12370.025958                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12370.025958                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          594                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        61560                       # number of writebacks
system.cpu.icache.writebacks::total             61560                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         8041                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8041                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         8041                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8041                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         8041                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8041                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        62073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        62073                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        62073                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        62073                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        62073                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        62073                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    744803200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    744803200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    744803200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    744803200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    744803200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    744803200                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.027854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.027854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.027854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.027854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.027854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.027854                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11998.827187                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11998.827187                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11998.827187                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11998.827187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11998.827187                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11998.827187                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2355.919247                       # Cycle average of tags in use
system.l2.tags.total_refs                      122388                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     40.891413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1479.054340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   875.864907                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.090274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.053459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.143794                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2993                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2991                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.182678                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1006006                       # Number of tag accesses
system.l2.tags.data_accesses                  1006006                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          723                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              723                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        60653                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            60653                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data           87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    87                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        60286                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              60286                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data          288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               288                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         60286                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data           375                       # number of demand (read+write) hits
system.l2.demand_hits::total                    60661                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        60286                       # number of overall hits
system.l2.overall_hits::switch_cpus.data          375                       # number of overall hits
system.l2.overall_hits::total                   60661                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 788                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1782                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1782                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data          419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             419                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1782                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1207                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2989                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1782                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1207                       # number of overall misses
system.l2.overall_misses::total                  2989                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     63029600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      63029600                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    162442000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    162442000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     48073600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     48073600                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    162442000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    111103200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        273545200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    162442000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    111103200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       273545200                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          723                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        60653                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        60653                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               875                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        62068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          62068                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data          707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           707                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        62068                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1582                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                63650                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        62068                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1582                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               63650                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.900571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900571                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.028710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.028710                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.592645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.592645                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.028710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.762958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.046960                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.028710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.762958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.046960                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79986.802030                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79986.802030                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 91157.126824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91157.126824                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 114734.128878                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114734.128878                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 91157.126824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 92049.047225                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91517.296755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 91157.126824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 92049.047225                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91517.296755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::switch_cpus.data          788                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            788                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1782                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1782                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data          419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          419                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1782                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2989                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1782                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2989                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     56595400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56595400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    147968200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    147968200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     44673800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     44673800                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    147968200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    101269200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    249237400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    147968200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    101269200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    249237400                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.900571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.900571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.028710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.028710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.592645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.592645                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.028710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.762958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.028710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.762958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.046960                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71821.573604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71821.573604                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 83034.904602                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83034.904602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 106620.047733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106620.047733                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 83034.904602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83901.574151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83384.877886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 83034.904602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83901.574151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83384.877886                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2202                       # Transaction distribution
system.membus.trans_dist::ReadExReq               788                       # Transaction distribution
system.membus.trans_dist::ReadExResp              788                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2202                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  191360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2990                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2990    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2990                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4332400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15905750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         3935263                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3935263                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       410979                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      3229683                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          274962                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        60451                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      3229683                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      1092287                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses      2137396                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       254344                       # Number of mispredicted indirect branches.
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::ON   5228122800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                 13070307                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      3389181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               15756923                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3935263                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1367249                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               8915704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          824212                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2254                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           2228548                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         89320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     12719588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.421473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.833179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4198617     33.01%     33.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           496934      3.91%     36.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           497757      3.91%     40.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           797426      6.27%     47.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          6728854     52.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            4                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     12719588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.301084                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.205551                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          2219387                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        629167                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           9352760                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        106168                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         412106                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts       27369422                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles         412106                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2600893                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          452852                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        11555                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           9067560                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        174622                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       26274846                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1538                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          30033                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           9070                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         120081                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     28690232                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      63009638                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     36711547                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        76736                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      21744766                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          6945451                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          651                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          649                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            101373                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      2539177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1777256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        40894                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        32092                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           24045422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        43555                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          23281021                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued          985                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4288935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      4357643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        13089                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     12719588                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.830328                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.537978                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4067208     31.98%     31.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1138571      8.95%     40.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2733662     21.49%     62.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2987287     23.49%     85.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1339805     10.53%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       364285      2.86%     99.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        88770      0.70%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     12719588                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             7      0.11%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           2125     34.12%     34.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4092     65.70%     99.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            4      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       254191      1.09%      1.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18855946     80.99%     82.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        10360      0.04%     82.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         12612      0.05%     82.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        23081      0.10%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2416893     10.38%     92.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1696418      7.29%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        10010      0.04%     99.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1510      0.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23281021                       # Type of FU issued
system.switch_cpus.iq.rate                   1.781215                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt                6228                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000268                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     59217162                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     28326257                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     22094681                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        71679                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        52480                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        31101                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       22997213                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           35845                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        81820                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       523555                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4512                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          828                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       312740                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         412106                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          361077                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         42160                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     24088977                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       441132                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       2539177                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1777256                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        15068                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         34131                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          828                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        88692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       360924                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       449616                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      22317632                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       2330394                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       963387                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              3924430                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2765463                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1594036                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.707506                       # Inst execution rate
system.switch_cpus.iew.wb_sent               22193845                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              22125782                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          14786638                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          21328288                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.692828                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.693288                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      4288947                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        30466                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       411293                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     12004278                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.649415                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.364852                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4267112     35.55%     35.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1221560     10.18%     45.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       968338      8.07%     53.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5547268     46.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12004278                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      9999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       19800040                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                3480138                       # Number of memory references committed
system.switch_cpus.commit.loads               2015620                       # Number of loads committed
system.switch_cpus.commit.membars               19880                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2600768                       # Number of branches committed
system.switch_cpus.commit.fp_insts              26822                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          19648120                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       209296                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       115160      0.58%      0.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     16163236     81.63%     82.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10336      0.05%     82.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        12605      0.06%     82.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        18565      0.09%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.42% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2009612     10.15%     92.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1463488      7.39%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         6008      0.03%     99.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite         1030      0.01%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     19800040                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       5547268                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             30545997                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            48899835                       # The number of ROB writes
system.switch_cpus.timesIdled                   32587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  350719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             9999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              19800040                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.307031                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.307031                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.765093                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.765093                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         30778361                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17617420                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             49002                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            25972                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads          12384797                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6582162                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads         9336649                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            550                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests       126290                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        62643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          912                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   5228122800                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             62781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          723                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        61560                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             348                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              875                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             875                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         62073                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          707                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       185702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                189945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7912256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       147520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8059776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            63659                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.014515                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.119601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  62735     98.55%     98.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    924      1.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              63659                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          100342400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          74489199                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1900798                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
