<?xml version="1.0" ?>
<mapping>
	<map>
		<framework name="conv2d_2/Relu" out_port_id="0"/>
		<IR id="16" name="conv2d_2/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_3/Relu" out_port_id="0"/>
		<IR id="28" name="conv2d_3/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_4/BiasAdd" out_port_id="0"/>
		<IR id="32" name="conv2d_4/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d/BiasAdd" out_port_id="0"/>
		<IR id="4" name="conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="separable_conv2d/pointwise_kernel/read" out_port_id="0"/>
		<IR id="20" name="separable_conv2d/pointwise_kernel/read/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="fully_conn/Variable/read" out_port_id="0"/>
		<IR id="40" name="fully_conn/MatMul/1_port_transpose1048_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="flatten/Reshape" out_port_id="0"/>
		<IR id="39" name="flatten/Reshape" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d_2/Variable/read" out_port_id="0"/>
		<IR id="12" name="conv2d_2/Variable/read/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_1/Conv2D" out_port_id="0"/>
		<IR id="7" name="conv2d_1/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="fully_conn/Relu" out_port_id="0"/>
		<IR id="44" name="fully_conn/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="Add" out_port_id="0"/>
		<IR id="11" name="Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="fully_conn_1/Softmax" out_port_id="0"/>
		<IR id="49" name="fully_conn_1/Softmax" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_4/Relu" out_port_id="0"/>
		<IR id="33" name="conv2d_4/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_2/Conv2D" out_port_id="0"/>
		<IR id="13" name="conv2d_2/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d/Relu" out_port_id="0"/>
		<IR id="5" name="conv2d/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_1/BiasAdd" out_port_id="0"/>
		<IR id="9" name="conv2d_1/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="flatten/Reshape/shape" out_port_id="0"/>
		<IR id="38" name="flatten/Reshape/Cast_11443_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_4/Conv2D" out_port_id="0"/>
		<IR id="30" name="conv2d_4/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="max_pool/MaxPool" out_port_id="0"/>
		<IR id="34" name="max_pool/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_1/Variable/read" out_port_id="0"/>
		<IR id="6" name="conv2d_1/Variable/read/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d/Variable/read" out_port_id="0"/>
		<IR id="1" name="conv2d/Variable/read/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="fully_conn_1/Variable/read" out_port_id="0"/>
		<IR id="45" name="fully_conn_1/MatMul/1_port_transpose1052_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d_1/Relu" out_port_id="0"/>
		<IR id="10" name="conv2d_1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="fully_conn/Add" out_port_id="0"/>
		<IR id="43" name="fully_conn/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="separable_conv2d/separable_conv2d" out_port_id="0"/>
		<IR id="21" name="separable_conv2d/separable_conv2d" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d_4/Variable/read" out_port_id="0"/>
		<IR id="29" name="conv2d_4/Variable/read/Output_0/Data__const" out_port_id="1"/>
	</map>
	<map>
		<framework name="fully_conn_1/MatMul" out_port_id="0"/>
		<IR id="46" name="fully_conn_1/MatMul" out_port_id="2"/>
	</map>
	<map>
		<framework name="fully_conn_1/Add" out_port_id="0"/>
		<IR id="48" name="fully_conn_1/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="fully_conn/MatMul" out_port_id="0"/>
		<IR id="41" name="fully_conn/MatMul" out_port_id="2"/>
	</map>
	<map>
		<framework name="separable_conv2d/separable_conv2d/depthwise" out_port_id="0"/>
		<IR id="19" name="separable_conv2d/separable_conv2d/depthwise" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d_2/BiasAdd" out_port_id="0"/>
		<IR id="15" name="conv2d_2/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="separable_conv2d/depthwise_kernel/read" out_port_id="0"/>
		<IR id="18" name="13981401_const" out_port_id="1"/>
	</map>
	<map>
		<framework name="conv2d/Conv2D" out_port_id="0"/>
		<IR id="2" name="conv2d/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="Add_1" out_port_id="0"/>
		<IR id="17" name="Add_1" out_port_id="2"/>
	</map>
	<map>
		<framework name="x" out_port_id="0"/>
		<IR id="0" name="x" out_port_id="0"/>
	</map>
	<map>
		<framework name="conv2d_3/Conv2D" out_port_id="0"/>
		<IR id="25" name="conv2d_3/Conv2D" out_port_id="2"/>
	</map>
	<map>
		<framework name="concat" out_port_id="0"/>
		<IR id="37" name="concat/Transpose" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d_3/BiasAdd" out_port_id="0"/>
		<IR id="27" name="conv2d_3/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="separable_conv2d/BiasAdd" out_port_id="0"/>
		<IR id="23" name="separable_conv2d/BiasAdd/Add" out_port_id="2"/>
	</map>
	<map>
		<framework name="conv2d_3/Variable/read" out_port_id="0"/>
		<IR id="24" name="conv2d_3/Variable/read/Output_0/Data__const" out_port_id="1"/>
	</map>
</mapping>
