#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002860c770200 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002860c7e7900_0 .net "PC", 31 0, v000002860c7aa0a0_0;  1 drivers
v000002860c7e7360_0 .var "clk", 0 0;
v000002860c7e84e0_0 .net "clkout", 0 0, L_000002860c7e9550;  1 drivers
v000002860c7e88a0_0 .net "cycles_consumed", 31 0, v000002860c7e7400_0;  1 drivers
v000002860c7e8580_0 .var "rst", 0 0;
S_000002860c770520 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002860c770200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002860c7859f0 .param/l "RType" 0 4 2, C4<000000>;
P_000002860c785a28 .param/l "add" 0 4 5, C4<100000>;
P_000002860c785a60 .param/l "addi" 0 4 8, C4<001000>;
P_000002860c785a98 .param/l "addu" 0 4 5, C4<100001>;
P_000002860c785ad0 .param/l "and_" 0 4 5, C4<100100>;
P_000002860c785b08 .param/l "andi" 0 4 8, C4<001100>;
P_000002860c785b40 .param/l "beq" 0 4 10, C4<000100>;
P_000002860c785b78 .param/l "bne" 0 4 10, C4<000101>;
P_000002860c785bb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002860c785be8 .param/l "j" 0 4 12, C4<000010>;
P_000002860c785c20 .param/l "jal" 0 4 12, C4<000011>;
P_000002860c785c58 .param/l "jr" 0 4 6, C4<001000>;
P_000002860c785c90 .param/l "lw" 0 4 8, C4<100011>;
P_000002860c785cc8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002860c785d00 .param/l "or_" 0 4 5, C4<100101>;
P_000002860c785d38 .param/l "ori" 0 4 8, C4<001101>;
P_000002860c785d70 .param/l "sgt" 0 4 6, C4<101011>;
P_000002860c785da8 .param/l "sll" 0 4 6, C4<000000>;
P_000002860c785de0 .param/l "slt" 0 4 5, C4<101010>;
P_000002860c785e18 .param/l "slti" 0 4 8, C4<101010>;
P_000002860c785e50 .param/l "srl" 0 4 6, C4<000010>;
P_000002860c785e88 .param/l "sub" 0 4 5, C4<100010>;
P_000002860c785ec0 .param/l "subu" 0 4 5, C4<100011>;
P_000002860c785ef8 .param/l "sw" 0 4 8, C4<101011>;
P_000002860c785f30 .param/l "xor_" 0 4 5, C4<100110>;
P_000002860c785f68 .param/l "xori" 0 4 8, C4<001110>;
L_000002860c7e8de0 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e9160 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e97f0 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e92b0 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e9b70 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e91d0 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e9710 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e8e50 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e9550 .functor OR 1, v000002860c7e7360_0, v000002860c777cd0_0, C4<0>, C4<0>;
L_000002860c7e9320 .functor OR 1, L_000002860c832bb0, L_000002860c833a10, C4<0>, C4<0>;
L_000002860c7e9240 .functor AND 1, L_000002860c8329d0, L_000002860c833330, C4<1>, C4<1>;
L_000002860c7e95c0 .functor NOT 1, v000002860c7e8580_0, C4<0>, C4<0>, C4<0>;
L_000002860c7e9780 .functor OR 1, L_000002860c833970, L_000002860c833ab0, C4<0>, C4<0>;
L_000002860c7e9860 .functor OR 1, L_000002860c7e9780, L_000002860c833b50, C4<0>, C4<0>;
L_000002860c7e9470 .functor OR 1, L_000002860c832610, L_000002860c844630, C4<0>, C4<0>;
L_000002860c7e8f30 .functor AND 1, L_000002860c832570, L_000002860c7e9470, C4<1>, C4<1>;
L_000002860c7e9390 .functor OR 1, L_000002860c844770, L_000002860c845530, C4<0>, C4<0>;
L_000002860c7e98d0 .functor AND 1, L_000002860c844b30, L_000002860c7e9390, C4<1>, C4<1>;
L_000002860c7e94e0 .functor NOT 1, L_000002860c7e9550, C4<0>, C4<0>, C4<0>;
v000002860c7aa280_0 .net "ALUOp", 3 0, v000002860c778590_0;  1 drivers
v000002860c7aa460_0 .net "ALUResult", 31 0, v000002860c7aaa00_0;  1 drivers
v000002860c7aa500_0 .net "ALUSrc", 0 0, v000002860c778ef0_0;  1 drivers
v000002860c7e6250_0 .net "ALUin2", 31 0, L_000002860c8448b0;  1 drivers
v000002860c7e4ef0_0 .net "MemReadEn", 0 0, v000002860c777870_0;  1 drivers
v000002860c7e5b70_0 .net "MemWriteEn", 0 0, v000002860c779170_0;  1 drivers
v000002860c7e5c10_0 .net "MemtoReg", 0 0, v000002860c7793f0_0;  1 drivers
v000002860c7e4f90_0 .net "PC", 31 0, v000002860c7aa0a0_0;  alias, 1 drivers
v000002860c7e5fd0_0 .net "PCPlus1", 31 0, L_000002860c832430;  1 drivers
v000002860c7e6890_0 .net "PCsrc", 0 0, v000002860c7ab220_0;  1 drivers
v000002860c7e6390_0 .net "RegDst", 0 0, v000002860c779530_0;  1 drivers
v000002860c7e4db0_0 .net "RegWriteEn", 0 0, v000002860c777ff0_0;  1 drivers
v000002860c7e5990_0 .net "WriteRegister", 4 0, L_000002860c8327f0;  1 drivers
v000002860c7e4e50_0 .net *"_ivl_0", 0 0, L_000002860c7e8de0;  1 drivers
L_000002860c7e9ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002860c7e5490_0 .net/2u *"_ivl_10", 4 0, L_000002860c7e9ca0;  1 drivers
L_000002860c7ea090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e5530_0 .net *"_ivl_101", 15 0, L_000002860c7ea090;  1 drivers
v000002860c7e6610_0 .net *"_ivl_102", 31 0, L_000002860c832cf0;  1 drivers
L_000002860c7ea0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e6750_0 .net *"_ivl_105", 25 0, L_000002860c7ea0d8;  1 drivers
L_000002860c7ea120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e62f0_0 .net/2u *"_ivl_106", 31 0, L_000002860c7ea120;  1 drivers
v000002860c7e6a70_0 .net *"_ivl_108", 0 0, L_000002860c8329d0;  1 drivers
L_000002860c7ea168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002860c7e5a30_0 .net/2u *"_ivl_110", 5 0, L_000002860c7ea168;  1 drivers
v000002860c7e66b0_0 .net *"_ivl_112", 0 0, L_000002860c833330;  1 drivers
v000002860c7e5d50_0 .net *"_ivl_115", 0 0, L_000002860c7e9240;  1 drivers
v000002860c7e5710_0 .net *"_ivl_116", 47 0, L_000002860c8321b0;  1 drivers
L_000002860c7ea1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e5f30_0 .net *"_ivl_119", 15 0, L_000002860c7ea1b0;  1 drivers
L_000002860c7e9ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860c7e6430_0 .net/2u *"_ivl_12", 5 0, L_000002860c7e9ce8;  1 drivers
v000002860c7e5170_0 .net *"_ivl_120", 47 0, L_000002860c832930;  1 drivers
L_000002860c7ea1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e50d0_0 .net *"_ivl_123", 15 0, L_000002860c7ea1f8;  1 drivers
v000002860c7e5ad0_0 .net *"_ivl_125", 0 0, L_000002860c8324d0;  1 drivers
v000002860c7e64d0_0 .net *"_ivl_126", 31 0, L_000002860c8331f0;  1 drivers
v000002860c7e5cb0_0 .net *"_ivl_128", 47 0, L_000002860c8326b0;  1 drivers
v000002860c7e67f0_0 .net *"_ivl_130", 47 0, L_000002860c831f30;  1 drivers
v000002860c7e58f0_0 .net *"_ivl_132", 47 0, L_000002860c833290;  1 drivers
v000002860c7e5030_0 .net *"_ivl_134", 47 0, L_000002860c833650;  1 drivers
v000002860c7e55d0_0 .net *"_ivl_14", 0 0, L_000002860c7e8940;  1 drivers
v000002860c7e6930_0 .net *"_ivl_140", 0 0, L_000002860c7e95c0;  1 drivers
L_000002860c7ea288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e5210_0 .net/2u *"_ivl_142", 31 0, L_000002860c7ea288;  1 drivers
L_000002860c7ea360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002860c7e57b0_0 .net/2u *"_ivl_146", 5 0, L_000002860c7ea360;  1 drivers
v000002860c7e69d0_0 .net *"_ivl_148", 0 0, L_000002860c833970;  1 drivers
L_000002860c7ea3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002860c7e52b0_0 .net/2u *"_ivl_150", 5 0, L_000002860c7ea3a8;  1 drivers
v000002860c7e6570_0 .net *"_ivl_152", 0 0, L_000002860c833ab0;  1 drivers
v000002860c7e5df0_0 .net *"_ivl_155", 0 0, L_000002860c7e9780;  1 drivers
L_000002860c7ea3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002860c7e6b10_0 .net/2u *"_ivl_156", 5 0, L_000002860c7ea3f0;  1 drivers
v000002860c7e5e90_0 .net *"_ivl_158", 0 0, L_000002860c833b50;  1 drivers
L_000002860c7e9d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002860c7e4c70_0 .net/2u *"_ivl_16", 4 0, L_000002860c7e9d30;  1 drivers
v000002860c7e5350_0 .net *"_ivl_161", 0 0, L_000002860c7e9860;  1 drivers
L_000002860c7ea438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e53f0_0 .net/2u *"_ivl_162", 15 0, L_000002860c7ea438;  1 drivers
v000002860c7e5670_0 .net *"_ivl_164", 31 0, L_000002860c831cb0;  1 drivers
v000002860c7e5850_0 .net *"_ivl_167", 0 0, L_000002860c831d50;  1 drivers
v000002860c7e6070_0 .net *"_ivl_168", 15 0, L_000002860c831df0;  1 drivers
v000002860c7e6110_0 .net *"_ivl_170", 31 0, L_000002860c832070;  1 drivers
v000002860c7e4d10_0 .net *"_ivl_174", 31 0, L_000002860c8322f0;  1 drivers
L_000002860c7ea480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7e61b0_0 .net *"_ivl_177", 25 0, L_000002860c7ea480;  1 drivers
L_000002860c7ea4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7add70_0 .net/2u *"_ivl_178", 31 0, L_000002860c7ea4c8;  1 drivers
v000002860c7aca10_0 .net *"_ivl_180", 0 0, L_000002860c832570;  1 drivers
L_000002860c7ea510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860c7acf10_0 .net/2u *"_ivl_182", 5 0, L_000002860c7ea510;  1 drivers
v000002860c7ad5f0_0 .net *"_ivl_184", 0 0, L_000002860c832610;  1 drivers
L_000002860c7ea558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002860c7ad870_0 .net/2u *"_ivl_186", 5 0, L_000002860c7ea558;  1 drivers
v000002860c7acfb0_0 .net *"_ivl_188", 0 0, L_000002860c844630;  1 drivers
v000002860c7ad370_0 .net *"_ivl_19", 4 0, L_000002860c7e7ae0;  1 drivers
v000002860c7ad730_0 .net *"_ivl_191", 0 0, L_000002860c7e9470;  1 drivers
v000002860c7ac3d0_0 .net *"_ivl_193", 0 0, L_000002860c7e8f30;  1 drivers
L_000002860c7ea5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860c7ac290_0 .net/2u *"_ivl_194", 5 0, L_000002860c7ea5a0;  1 drivers
v000002860c7ac970_0 .net *"_ivl_196", 0 0, L_000002860c844ef0;  1 drivers
L_000002860c7ea5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002860c7ad190_0 .net/2u *"_ivl_198", 31 0, L_000002860c7ea5e8;  1 drivers
L_000002860c7e9c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac6f0_0 .net/2u *"_ivl_2", 5 0, L_000002860c7e9c58;  1 drivers
v000002860c7ad410_0 .net *"_ivl_20", 4 0, L_000002860c7e89e0;  1 drivers
v000002860c7ac790_0 .net *"_ivl_200", 31 0, L_000002860c844450;  1 drivers
v000002860c7acab0_0 .net *"_ivl_204", 31 0, L_000002860c8444f0;  1 drivers
L_000002860c7ea630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac830_0 .net *"_ivl_207", 25 0, L_000002860c7ea630;  1 drivers
L_000002860c7ea678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7acb50_0 .net/2u *"_ivl_208", 31 0, L_000002860c7ea678;  1 drivers
v000002860c7ad050_0 .net *"_ivl_210", 0 0, L_000002860c844b30;  1 drivers
L_000002860c7ea6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac8d0_0 .net/2u *"_ivl_212", 5 0, L_000002860c7ea6c0;  1 drivers
v000002860c7ad4b0_0 .net *"_ivl_214", 0 0, L_000002860c844770;  1 drivers
L_000002860c7ea708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002860c7acdd0_0 .net/2u *"_ivl_216", 5 0, L_000002860c7ea708;  1 drivers
v000002860c7ad690_0 .net *"_ivl_218", 0 0, L_000002860c845530;  1 drivers
v000002860c7ad910_0 .net *"_ivl_221", 0 0, L_000002860c7e9390;  1 drivers
v000002860c7ada50_0 .net *"_ivl_223", 0 0, L_000002860c7e98d0;  1 drivers
L_000002860c7ea750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860c7ad230_0 .net/2u *"_ivl_224", 5 0, L_000002860c7ea750;  1 drivers
v000002860c7ad0f0_0 .net *"_ivl_226", 0 0, L_000002860c845b70;  1 drivers
v000002860c7acbf0_0 .net *"_ivl_228", 31 0, L_000002860c843cd0;  1 drivers
v000002860c7ad2d0_0 .net *"_ivl_24", 0 0, L_000002860c7e97f0;  1 drivers
L_000002860c7e9d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002860c7adaf0_0 .net/2u *"_ivl_26", 4 0, L_000002860c7e9d78;  1 drivers
v000002860c7ace70_0 .net *"_ivl_29", 4 0, L_000002860c7e6c80;  1 drivers
v000002860c7acc90_0 .net *"_ivl_32", 0 0, L_000002860c7e92b0;  1 drivers
L_000002860c7e9dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002860c7acd30_0 .net/2u *"_ivl_34", 4 0, L_000002860c7e9dc0;  1 drivers
v000002860c7ac470_0 .net *"_ivl_37", 4 0, L_000002860c7e7cc0;  1 drivers
v000002860c7ad550_0 .net *"_ivl_40", 0 0, L_000002860c7e9b70;  1 drivers
L_000002860c7e9e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ad7d0_0 .net/2u *"_ivl_42", 15 0, L_000002860c7e9e08;  1 drivers
v000002860c7ad9b0_0 .net *"_ivl_45", 15 0, L_000002860c8333d0;  1 drivers
v000002860c7adb90_0 .net *"_ivl_48", 0 0, L_000002860c7e91d0;  1 drivers
v000002860c7adc30_0 .net *"_ivl_5", 5 0, L_000002860c7e7540;  1 drivers
L_000002860c7e9e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac150_0 .net/2u *"_ivl_50", 36 0, L_000002860c7e9e50;  1 drivers
L_000002860c7e9e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7adcd0_0 .net/2u *"_ivl_52", 31 0, L_000002860c7e9e98;  1 drivers
v000002860c7ade10_0 .net *"_ivl_55", 4 0, L_000002860c832f70;  1 drivers
v000002860c7ac510_0 .net *"_ivl_56", 36 0, L_000002860c832c50;  1 drivers
v000002860c7adeb0_0 .net *"_ivl_58", 36 0, L_000002860c8335b0;  1 drivers
v000002860c7adf50_0 .net *"_ivl_62", 0 0, L_000002860c7e9710;  1 drivers
L_000002860c7e9ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac0b0_0 .net/2u *"_ivl_64", 5 0, L_000002860c7e9ee0;  1 drivers
v000002860c7ac1f0_0 .net *"_ivl_67", 5 0, L_000002860c832390;  1 drivers
v000002860c7ac330_0 .net *"_ivl_70", 0 0, L_000002860c7e8e50;  1 drivers
L_000002860c7e9f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac5b0_0 .net/2u *"_ivl_72", 57 0, L_000002860c7e9f28;  1 drivers
L_000002860c7e9f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ac650_0 .net/2u *"_ivl_74", 31 0, L_000002860c7e9f70;  1 drivers
v000002860c7e86c0_0 .net *"_ivl_77", 25 0, L_000002860c832e30;  1 drivers
v000002860c7e7860_0 .net *"_ivl_78", 57 0, L_000002860c833010;  1 drivers
v000002860c7e7ea0_0 .net *"_ivl_8", 0 0, L_000002860c7e9160;  1 drivers
v000002860c7e8760_0 .net *"_ivl_80", 57 0, L_000002860c833150;  1 drivers
L_000002860c7e9fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002860c7e8260_0 .net/2u *"_ivl_84", 31 0, L_000002860c7e9fb8;  1 drivers
L_000002860c7ea000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002860c7e8a80_0 .net/2u *"_ivl_88", 5 0, L_000002860c7ea000;  1 drivers
v000002860c7e7f40_0 .net *"_ivl_90", 0 0, L_000002860c832bb0;  1 drivers
L_000002860c7ea048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002860c7e8620_0 .net/2u *"_ivl_92", 5 0, L_000002860c7ea048;  1 drivers
v000002860c7e79a0_0 .net *"_ivl_94", 0 0, L_000002860c833a10;  1 drivers
v000002860c7e7040_0 .net *"_ivl_97", 0 0, L_000002860c7e9320;  1 drivers
v000002860c7e7fe0_0 .net *"_ivl_98", 47 0, L_000002860c832750;  1 drivers
v000002860c7e83a0_0 .net "adderResult", 31 0, L_000002860c833470;  1 drivers
v000002860c7e7180_0 .net "address", 31 0, L_000002860c831e90;  1 drivers
v000002860c7e70e0_0 .net "clk", 0 0, L_000002860c7e9550;  alias, 1 drivers
v000002860c7e7400_0 .var "cycles_consumed", 31 0;
v000002860c7e7d60_0 .net "extImm", 31 0, L_000002860c832110;  1 drivers
v000002860c7e7e00_0 .net "funct", 5 0, L_000002860c831fd0;  1 drivers
v000002860c7e7b80_0 .net "hlt", 0 0, v000002860c777cd0_0;  1 drivers
v000002860c7e6f00_0 .net "imm", 15 0, L_000002860c8330b0;  1 drivers
v000002860c7e75e0_0 .net "immediate", 31 0, L_000002860c845a30;  1 drivers
v000002860c7e7220_0 .net "input_clk", 0 0, v000002860c7e7360_0;  1 drivers
v000002860c7e74a0_0 .net "instruction", 31 0, L_000002860c833790;  1 drivers
v000002860c7e6fa0_0 .net "memoryReadData", 31 0, v000002860c7ab860_0;  1 drivers
v000002860c7e72c0_0 .net "nextPC", 31 0, L_000002860c832a70;  1 drivers
v000002860c7e8080_0 .net "opcode", 5 0, L_000002860c7e7a40;  1 drivers
v000002860c7e7720_0 .net "rd", 4 0, L_000002860c7e8b20;  1 drivers
v000002860c7e8800_0 .net "readData1", 31 0, L_000002860c7e9010;  1 drivers
v000002860c7e8120_0 .net "readData1_w", 31 0, L_000002860c843ff0;  1 drivers
v000002860c7e6e60_0 .net "readData2", 31 0, L_000002860c7e8ec0;  1 drivers
v000002860c7e81c0_0 .net "rs", 4 0, L_000002860c7e6dc0;  1 drivers
v000002860c7e7680_0 .net "rst", 0 0, v000002860c7e8580_0;  1 drivers
v000002860c7e6d20_0 .net "rt", 4 0, L_000002860c832ed0;  1 drivers
v000002860c7e8300_0 .net "shamt", 31 0, L_000002860c832d90;  1 drivers
v000002860c7e8440_0 .net "wire_instruction", 31 0, L_000002860c7e9a20;  1 drivers
v000002860c7e7c20_0 .net "writeData", 31 0, L_000002860c8455d0;  1 drivers
v000002860c7e77c0_0 .net "zero", 0 0, L_000002860c843f50;  1 drivers
L_000002860c7e7540 .part L_000002860c833790, 26, 6;
L_000002860c7e7a40 .functor MUXZ 6, L_000002860c7e7540, L_000002860c7e9c58, L_000002860c7e8de0, C4<>;
L_000002860c7e8940 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7e9ce8;
L_000002860c7e7ae0 .part L_000002860c833790, 11, 5;
L_000002860c7e89e0 .functor MUXZ 5, L_000002860c7e7ae0, L_000002860c7e9d30, L_000002860c7e8940, C4<>;
L_000002860c7e8b20 .functor MUXZ 5, L_000002860c7e89e0, L_000002860c7e9ca0, L_000002860c7e9160, C4<>;
L_000002860c7e6c80 .part L_000002860c833790, 21, 5;
L_000002860c7e6dc0 .functor MUXZ 5, L_000002860c7e6c80, L_000002860c7e9d78, L_000002860c7e97f0, C4<>;
L_000002860c7e7cc0 .part L_000002860c833790, 16, 5;
L_000002860c832ed0 .functor MUXZ 5, L_000002860c7e7cc0, L_000002860c7e9dc0, L_000002860c7e92b0, C4<>;
L_000002860c8333d0 .part L_000002860c833790, 0, 16;
L_000002860c8330b0 .functor MUXZ 16, L_000002860c8333d0, L_000002860c7e9e08, L_000002860c7e9b70, C4<>;
L_000002860c832f70 .part L_000002860c833790, 6, 5;
L_000002860c832c50 .concat [ 5 32 0 0], L_000002860c832f70, L_000002860c7e9e98;
L_000002860c8335b0 .functor MUXZ 37, L_000002860c832c50, L_000002860c7e9e50, L_000002860c7e91d0, C4<>;
L_000002860c832d90 .part L_000002860c8335b0, 0, 32;
L_000002860c832390 .part L_000002860c833790, 0, 6;
L_000002860c831fd0 .functor MUXZ 6, L_000002860c832390, L_000002860c7e9ee0, L_000002860c7e9710, C4<>;
L_000002860c832e30 .part L_000002860c833790, 0, 26;
L_000002860c833010 .concat [ 26 32 0 0], L_000002860c832e30, L_000002860c7e9f70;
L_000002860c833150 .functor MUXZ 58, L_000002860c833010, L_000002860c7e9f28, L_000002860c7e8e50, C4<>;
L_000002860c831e90 .part L_000002860c833150, 0, 32;
L_000002860c832430 .arith/sum 32, v000002860c7aa0a0_0, L_000002860c7e9fb8;
L_000002860c832bb0 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea000;
L_000002860c833a10 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea048;
L_000002860c832750 .concat [ 32 16 0 0], L_000002860c831e90, L_000002860c7ea090;
L_000002860c832cf0 .concat [ 6 26 0 0], L_000002860c7e7a40, L_000002860c7ea0d8;
L_000002860c8329d0 .cmp/eq 32, L_000002860c832cf0, L_000002860c7ea120;
L_000002860c833330 .cmp/eq 6, L_000002860c831fd0, L_000002860c7ea168;
L_000002860c8321b0 .concat [ 32 16 0 0], L_000002860c7e9010, L_000002860c7ea1b0;
L_000002860c832930 .concat [ 32 16 0 0], v000002860c7aa0a0_0, L_000002860c7ea1f8;
L_000002860c8324d0 .part L_000002860c8330b0, 15, 1;
LS_000002860c8331f0_0_0 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_4 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_8 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_12 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_16 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_20 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_24 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_0_28 .concat [ 1 1 1 1], L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0, L_000002860c8324d0;
LS_000002860c8331f0_1_0 .concat [ 4 4 4 4], LS_000002860c8331f0_0_0, LS_000002860c8331f0_0_4, LS_000002860c8331f0_0_8, LS_000002860c8331f0_0_12;
LS_000002860c8331f0_1_4 .concat [ 4 4 4 4], LS_000002860c8331f0_0_16, LS_000002860c8331f0_0_20, LS_000002860c8331f0_0_24, LS_000002860c8331f0_0_28;
L_000002860c8331f0 .concat [ 16 16 0 0], LS_000002860c8331f0_1_0, LS_000002860c8331f0_1_4;
L_000002860c8326b0 .concat [ 16 32 0 0], L_000002860c8330b0, L_000002860c8331f0;
L_000002860c831f30 .arith/sum 48, L_000002860c832930, L_000002860c8326b0;
L_000002860c833290 .functor MUXZ 48, L_000002860c831f30, L_000002860c8321b0, L_000002860c7e9240, C4<>;
L_000002860c833650 .functor MUXZ 48, L_000002860c833290, L_000002860c832750, L_000002860c7e9320, C4<>;
L_000002860c833470 .part L_000002860c833650, 0, 32;
L_000002860c832a70 .functor MUXZ 32, L_000002860c832430, L_000002860c833470, v000002860c7ab220_0, C4<>;
L_000002860c833790 .functor MUXZ 32, L_000002860c7e9a20, L_000002860c7ea288, L_000002860c7e95c0, C4<>;
L_000002860c833970 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea360;
L_000002860c833ab0 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea3a8;
L_000002860c833b50 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea3f0;
L_000002860c831cb0 .concat [ 16 16 0 0], L_000002860c8330b0, L_000002860c7ea438;
L_000002860c831d50 .part L_000002860c8330b0, 15, 1;
LS_000002860c831df0_0_0 .concat [ 1 1 1 1], L_000002860c831d50, L_000002860c831d50, L_000002860c831d50, L_000002860c831d50;
LS_000002860c831df0_0_4 .concat [ 1 1 1 1], L_000002860c831d50, L_000002860c831d50, L_000002860c831d50, L_000002860c831d50;
LS_000002860c831df0_0_8 .concat [ 1 1 1 1], L_000002860c831d50, L_000002860c831d50, L_000002860c831d50, L_000002860c831d50;
LS_000002860c831df0_0_12 .concat [ 1 1 1 1], L_000002860c831d50, L_000002860c831d50, L_000002860c831d50, L_000002860c831d50;
L_000002860c831df0 .concat [ 4 4 4 4], LS_000002860c831df0_0_0, LS_000002860c831df0_0_4, LS_000002860c831df0_0_8, LS_000002860c831df0_0_12;
L_000002860c832070 .concat [ 16 16 0 0], L_000002860c8330b0, L_000002860c831df0;
L_000002860c832110 .functor MUXZ 32, L_000002860c832070, L_000002860c831cb0, L_000002860c7e9860, C4<>;
L_000002860c8322f0 .concat [ 6 26 0 0], L_000002860c7e7a40, L_000002860c7ea480;
L_000002860c832570 .cmp/eq 32, L_000002860c8322f0, L_000002860c7ea4c8;
L_000002860c832610 .cmp/eq 6, L_000002860c831fd0, L_000002860c7ea510;
L_000002860c844630 .cmp/eq 6, L_000002860c831fd0, L_000002860c7ea558;
L_000002860c844ef0 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea5a0;
L_000002860c844450 .functor MUXZ 32, L_000002860c832110, L_000002860c7ea5e8, L_000002860c844ef0, C4<>;
L_000002860c845a30 .functor MUXZ 32, L_000002860c844450, L_000002860c832d90, L_000002860c7e8f30, C4<>;
L_000002860c8444f0 .concat [ 6 26 0 0], L_000002860c7e7a40, L_000002860c7ea630;
L_000002860c844b30 .cmp/eq 32, L_000002860c8444f0, L_000002860c7ea678;
L_000002860c844770 .cmp/eq 6, L_000002860c831fd0, L_000002860c7ea6c0;
L_000002860c845530 .cmp/eq 6, L_000002860c831fd0, L_000002860c7ea708;
L_000002860c845b70 .cmp/eq 6, L_000002860c7e7a40, L_000002860c7ea750;
L_000002860c843cd0 .functor MUXZ 32, L_000002860c7e9010, v000002860c7aa0a0_0, L_000002860c845b70, C4<>;
L_000002860c843ff0 .functor MUXZ 32, L_000002860c843cd0, L_000002860c7e8ec0, L_000002860c7e98d0, C4<>;
S_000002860c7706b0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002860c7688b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002860c7e9a90 .functor NOT 1, v000002860c778ef0_0, C4<0>, C4<0>, C4<0>;
v000002860c777f50_0 .net *"_ivl_0", 0 0, L_000002860c7e9a90;  1 drivers
v000002860c7790d0_0 .net "in1", 31 0, L_000002860c7e8ec0;  alias, 1 drivers
v000002860c778c70_0 .net "in2", 31 0, L_000002860c845a30;  alias, 1 drivers
v000002860c7779b0_0 .net "out", 31 0, L_000002860c8448b0;  alias, 1 drivers
v000002860c777b90_0 .net "s", 0 0, v000002860c778ef0_0;  alias, 1 drivers
L_000002860c8448b0 .functor MUXZ 32, L_000002860c845a30, L_000002860c7e8ec0, L_000002860c7e9a90, C4<>;
S_000002860c784f00 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002860c7e0090 .param/l "RType" 0 4 2, C4<000000>;
P_000002860c7e00c8 .param/l "add" 0 4 5, C4<100000>;
P_000002860c7e0100 .param/l "addi" 0 4 8, C4<001000>;
P_000002860c7e0138 .param/l "addu" 0 4 5, C4<100001>;
P_000002860c7e0170 .param/l "and_" 0 4 5, C4<100100>;
P_000002860c7e01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002860c7e01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002860c7e0218 .param/l "bne" 0 4 10, C4<000101>;
P_000002860c7e0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002860c7e0288 .param/l "j" 0 4 12, C4<000010>;
P_000002860c7e02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002860c7e02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002860c7e0330 .param/l "lw" 0 4 8, C4<100011>;
P_000002860c7e0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002860c7e03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002860c7e03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002860c7e0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002860c7e0448 .param/l "sll" 0 4 6, C4<000000>;
P_000002860c7e0480 .param/l "slt" 0 4 5, C4<101010>;
P_000002860c7e04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002860c7e04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002860c7e0528 .param/l "sub" 0 4 5, C4<100010>;
P_000002860c7e0560 .param/l "subu" 0 4 5, C4<100011>;
P_000002860c7e0598 .param/l "sw" 0 4 8, C4<101011>;
P_000002860c7e05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002860c7e0608 .param/l "xori" 0 4 8, C4<001110>;
v000002860c778590_0 .var "ALUOp", 3 0;
v000002860c778ef0_0 .var "ALUSrc", 0 0;
v000002860c777870_0 .var "MemReadEn", 0 0;
v000002860c779170_0 .var "MemWriteEn", 0 0;
v000002860c7793f0_0 .var "MemtoReg", 0 0;
v000002860c779530_0 .var "RegDst", 0 0;
v000002860c777ff0_0 .var "RegWriteEn", 0 0;
v000002860c777eb0_0 .net "funct", 5 0, L_000002860c831fd0;  alias, 1 drivers
v000002860c777cd0_0 .var "hlt", 0 0;
v000002860c778630_0 .net "opcode", 5 0, L_000002860c7e7a40;  alias, 1 drivers
v000002860c779490_0 .net "rst", 0 0, v000002860c7e8580_0;  alias, 1 drivers
E_000002860c767db0 .event anyedge, v000002860c779490_0, v000002860c778630_0, v000002860c777eb0_0;
S_000002860c716490 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002860c7681b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002860c7e9a20 .functor BUFZ 32, L_000002860c833510, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860c777d70_0 .net "Data_Out", 31 0, L_000002860c7e9a20;  alias, 1 drivers
v000002860c778810 .array "InstMem", 0 1023, 31 0;
v000002860c7795d0_0 .net *"_ivl_0", 31 0, L_000002860c833510;  1 drivers
v000002860c7788b0_0 .net *"_ivl_3", 9 0, L_000002860c832890;  1 drivers
v000002860c777e10_0 .net *"_ivl_4", 11 0, L_000002860c8336f0;  1 drivers
L_000002860c7ea240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860c778090_0 .net *"_ivl_7", 1 0, L_000002860c7ea240;  1 drivers
v000002860c778130_0 .net "addr", 31 0, v000002860c7aa0a0_0;  alias, 1 drivers
v000002860c7777d0_0 .var/i "i", 31 0;
L_000002860c833510 .array/port v000002860c778810, L_000002860c8336f0;
L_000002860c832890 .part v000002860c7aa0a0_0, 0, 10;
L_000002860c8336f0 .concat [ 10 2 0 0], L_000002860c832890, L_000002860c7ea240;
S_000002860c716620 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002860c7e9010 .functor BUFZ 32, L_000002860c832250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002860c7e8ec0 .functor BUFZ 32, L_000002860c8338d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002860c778db0_0 .net *"_ivl_0", 31 0, L_000002860c832250;  1 drivers
v000002860c778e50_0 .net *"_ivl_10", 6 0, L_000002860c832b10;  1 drivers
L_000002860c7ea318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860c7542c0_0 .net *"_ivl_13", 1 0, L_000002860c7ea318;  1 drivers
v000002860c753fa0_0 .net *"_ivl_2", 6 0, L_000002860c833830;  1 drivers
L_000002860c7ea2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002860c7aab40_0 .net *"_ivl_5", 1 0, L_000002860c7ea2d0;  1 drivers
v000002860c7aabe0_0 .net *"_ivl_8", 31 0, L_000002860c8338d0;  1 drivers
v000002860c7ab9a0_0 .net "clk", 0 0, L_000002860c7e9550;  alias, 1 drivers
v000002860c7abea0_0 .var/i "i", 31 0;
v000002860c7aad20_0 .net "readData1", 31 0, L_000002860c7e9010;  alias, 1 drivers
v000002860c7aadc0_0 .net "readData2", 31 0, L_000002860c7e8ec0;  alias, 1 drivers
v000002860c7abae0_0 .net "readRegister1", 4 0, L_000002860c7e6dc0;  alias, 1 drivers
v000002860c7abc20_0 .net "readRegister2", 4 0, L_000002860c832ed0;  alias, 1 drivers
v000002860c7aa820 .array "registers", 31 0, 31 0;
v000002860c7abe00_0 .net "rst", 0 0, v000002860c7e8580_0;  alias, 1 drivers
v000002860c7aa8c0_0 .net "we", 0 0, v000002860c777ff0_0;  alias, 1 drivers
v000002860c7aac80_0 .net "writeData", 31 0, L_000002860c8455d0;  alias, 1 drivers
v000002860c7aa960_0 .net "writeRegister", 4 0, L_000002860c8327f0;  alias, 1 drivers
E_000002860c767970/0 .event negedge, v000002860c779490_0;
E_000002860c767970/1 .event posedge, v000002860c7ab9a0_0;
E_000002860c767970 .event/or E_000002860c767970/0, E_000002860c767970/1;
L_000002860c832250 .array/port v000002860c7aa820, L_000002860c833830;
L_000002860c833830 .concat [ 5 2 0 0], L_000002860c7e6dc0, L_000002860c7ea2d0;
L_000002860c8338d0 .array/port v000002860c7aa820, L_000002860c832b10;
L_000002860c832b10 .concat [ 5 2 0 0], L_000002860c832ed0, L_000002860c7ea318;
S_000002860c6c29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002860c716620;
 .timescale 0 0;
v000002860c7789f0_0 .var/i "i", 31 0;
S_000002860c6c2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002860c7681f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002860c7e9400 .functor NOT 1, v000002860c779530_0, C4<0>, C4<0>, C4<0>;
v000002860c7aae60_0 .net *"_ivl_0", 0 0, L_000002860c7e9400;  1 drivers
v000002860c7aa6e0_0 .net "in1", 4 0, L_000002860c832ed0;  alias, 1 drivers
v000002860c7aa5a0_0 .net "in2", 4 0, L_000002860c7e8b20;  alias, 1 drivers
v000002860c7ab0e0_0 .net "out", 4 0, L_000002860c8327f0;  alias, 1 drivers
v000002860c7ab900_0 .net "s", 0 0, v000002860c779530_0;  alias, 1 drivers
L_000002860c8327f0 .functor MUXZ 5, L_000002860c7e8b20, L_000002860c832ed0, L_000002860c7e9400, C4<>;
S_000002860c714b40 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002860c768230 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002860c7e9940 .functor NOT 1, v000002860c7793f0_0, C4<0>, C4<0>, C4<0>;
v000002860c7ab040_0 .net *"_ivl_0", 0 0, L_000002860c7e9940;  1 drivers
v000002860c7aa640_0 .net "in1", 31 0, v000002860c7aaa00_0;  alias, 1 drivers
v000002860c7aa320_0 .net "in2", 31 0, v000002860c7ab860_0;  alias, 1 drivers
v000002860c7aba40_0 .net "out", 31 0, L_000002860c8455d0;  alias, 1 drivers
v000002860c7abcc0_0 .net "s", 0 0, v000002860c7793f0_0;  alias, 1 drivers
L_000002860c8455d0 .functor MUXZ 32, v000002860c7ab860_0, v000002860c7aaa00_0, L_000002860c7e9940, C4<>;
S_000002860c714cd0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002860c6fddc0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002860c6fddf8 .param/l "AND" 0 9 12, C4<0010>;
P_000002860c6fde30 .param/l "NOR" 0 9 12, C4<0101>;
P_000002860c6fde68 .param/l "OR" 0 9 12, C4<0011>;
P_000002860c6fdea0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002860c6fded8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002860c6fdf10 .param/l "SLT" 0 9 12, C4<0110>;
P_000002860c6fdf48 .param/l "SRL" 0 9 12, C4<1001>;
P_000002860c6fdf80 .param/l "SUB" 0 9 12, C4<0001>;
P_000002860c6fdfb8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002860c6fdff0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002860c6fe028 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002860c7ea798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002860c7ab360_0 .net/2u *"_ivl_0", 31 0, L_000002860c7ea798;  1 drivers
v000002860c7ab180_0 .net "opSel", 3 0, v000002860c778590_0;  alias, 1 drivers
v000002860c7aaf00_0 .net "operand1", 31 0, L_000002860c843ff0;  alias, 1 drivers
v000002860c7aa3c0_0 .net "operand2", 31 0, L_000002860c8448b0;  alias, 1 drivers
v000002860c7aaa00_0 .var "result", 31 0;
v000002860c7aa780_0 .net "zero", 0 0, L_000002860c843f50;  alias, 1 drivers
E_000002860c768470 .event anyedge, v000002860c778590_0, v000002860c7aaf00_0, v000002860c7779b0_0;
L_000002860c843f50 .cmp/eq 32, v000002860c7aaa00_0, L_000002860c7ea798;
S_000002860c6fe070 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002860c7e0650 .param/l "RType" 0 4 2, C4<000000>;
P_000002860c7e0688 .param/l "add" 0 4 5, C4<100000>;
P_000002860c7e06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002860c7e06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002860c7e0730 .param/l "and_" 0 4 5, C4<100100>;
P_000002860c7e0768 .param/l "andi" 0 4 8, C4<001100>;
P_000002860c7e07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002860c7e07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002860c7e0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002860c7e0848 .param/l "j" 0 4 12, C4<000010>;
P_000002860c7e0880 .param/l "jal" 0 4 12, C4<000011>;
P_000002860c7e08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002860c7e08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002860c7e0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002860c7e0960 .param/l "or_" 0 4 5, C4<100101>;
P_000002860c7e0998 .param/l "ori" 0 4 8, C4<001101>;
P_000002860c7e09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002860c7e0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002860c7e0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002860c7e0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002860c7e0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002860c7e0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002860c7e0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002860c7e0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002860c7e0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002860c7e0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002860c7ab220_0 .var "PCsrc", 0 0;
v000002860c7aafa0_0 .net "funct", 5 0, L_000002860c831fd0;  alias, 1 drivers
v000002860c7ab2c0_0 .net "opcode", 5 0, L_000002860c7e7a40;  alias, 1 drivers
v000002860c7aaaa0_0 .net "operand1", 31 0, L_000002860c7e9010;  alias, 1 drivers
v000002860c7ab400_0 .net "operand2", 31 0, L_000002860c8448b0;  alias, 1 drivers
v000002860c7abb80_0 .net "rst", 0 0, v000002860c7e8580_0;  alias, 1 drivers
E_000002860c768a70/0 .event anyedge, v000002860c779490_0, v000002860c778630_0, v000002860c7aad20_0, v000002860c7779b0_0;
E_000002860c768a70/1 .event anyedge, v000002860c777eb0_0;
E_000002860c768a70 .event/or E_000002860c768a70/0, E_000002860c768a70/1;
S_000002860c744980 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002860c7ab4a0 .array "DataMem", 0 1023, 31 0;
v000002860c7ab540_0 .net "address", 31 0, v000002860c7aaa00_0;  alias, 1 drivers
v000002860c7ab5e0_0 .net "clock", 0 0, L_000002860c7e94e0;  1 drivers
v000002860c7ab680_0 .net "data", 31 0, L_000002860c7e8ec0;  alias, 1 drivers
v000002860c7ab720_0 .var/i "i", 31 0;
v000002860c7ab860_0 .var "q", 31 0;
v000002860c7ab7c0_0 .net "rden", 0 0, v000002860c777870_0;  alias, 1 drivers
v000002860c7abd60_0 .net "wren", 0 0, v000002860c779170_0;  alias, 1 drivers
E_000002860c769d30 .event posedge, v000002860c7ab5e0_0;
S_000002860c744b10 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002860c770520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002860c7684f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002860c7abf40_0 .net "PCin", 31 0, L_000002860c832a70;  alias, 1 drivers
v000002860c7aa0a0_0 .var "PCout", 31 0;
v000002860c7aa140_0 .net "clk", 0 0, L_000002860c7e9550;  alias, 1 drivers
v000002860c7aa1e0_0 .net "rst", 0 0, v000002860c7e8580_0;  alias, 1 drivers
    .scope S_000002860c6fe070;
T_0 ;
    %wait E_000002860c768a70;
    %load/vec4 v000002860c7abb80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002860c7ab220_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002860c7ab2c0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002860c7aaaa0_0;
    %load/vec4 v000002860c7ab400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002860c7ab2c0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002860c7aaaa0_0;
    %load/vec4 v000002860c7ab400_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002860c7ab2c0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002860c7ab2c0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002860c7ab2c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002860c7aafa0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002860c7ab220_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002860c744b10;
T_1 ;
    %wait E_000002860c767970;
    %load/vec4 v000002860c7aa1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002860c7aa0a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002860c7abf40_0;
    %assign/vec4 v000002860c7aa0a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002860c716490;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860c7777d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002860c7777d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002860c7777d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %load/vec4 v000002860c7777d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860c7777d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c778810, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002860c784f00;
T_3 ;
    %wait E_000002860c767db0;
    %load/vec4 v000002860c779490_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002860c777cd0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002860c778590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860c779170_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860c7793f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002860c777870_0, 0;
    %assign/vec4 v000002860c779530_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002860c777cd0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002860c778590_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002860c778ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860c777ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860c779170_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860c7793f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002860c777870_0, 0, 1;
    %store/vec4 v000002860c779530_0, 0, 1;
    %load/vec4 v000002860c778630_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777cd0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c779530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %load/vec4 v000002860c777eb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c779530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002860c779530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c777ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c7793f0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c779170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002860c778ef0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002860c778590_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002860c716620;
T_4 ;
    %wait E_000002860c767970;
    %fork t_1, S_000002860c6c29c0;
    %jmp t_0;
    .scope S_000002860c6c29c0;
t_1 ;
    %load/vec4 v000002860c7abe00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860c7789f0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002860c7789f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002860c7789f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7aa820, 0, 4;
    %load/vec4 v000002860c7789f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860c7789f0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002860c7aa8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002860c7aac80_0;
    %load/vec4 v000002860c7aa960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7aa820, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7aa820, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002860c716620;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002860c716620;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860c7abea0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002860c7abea0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002860c7abea0_0;
    %ix/getv/s 4, v000002860c7abea0_0;
    %load/vec4a v000002860c7aa820, 4;
    %ix/getv/s 4, v000002860c7abea0_0;
    %load/vec4a v000002860c7aa820, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002860c7abea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860c7abea0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002860c714cd0;
T_6 ;
    %wait E_000002860c768470;
    %load/vec4 v000002860c7ab180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %add;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %sub;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %and;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %or;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %xor;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %or;
    %inv;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002860c7aaf00_0;
    %load/vec4 v000002860c7aa3c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002860c7aa3c0_0;
    %load/vec4 v000002860c7aaf00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002860c7aaf00_0;
    %ix/getv 4, v000002860c7aa3c0_0;
    %shiftl 4;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002860c7aaf00_0;
    %ix/getv 4, v000002860c7aa3c0_0;
    %shiftr 4;
    %assign/vec4 v000002860c7aaa00_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002860c744980;
T_7 ;
    %wait E_000002860c769d30;
    %load/vec4 v000002860c7ab7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002860c7ab540_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002860c7ab4a0, 4;
    %assign/vec4 v000002860c7ab860_0, 0;
T_7.0 ;
    %load/vec4 v000002860c7abd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002860c7ab680_0;
    %ix/getv 3, v000002860c7ab540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002860c744980;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860c7ab720_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002860c7ab720_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002860c7ab720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %load/vec4 v000002860c7ab720_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860c7ab720_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002860c7ab4a0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002860c744980;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002860c7ab720_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002860c7ab720_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002860c7ab720_0;
    %load/vec4a v000002860c7ab4a0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002860c7ab720_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002860c7ab720_0;
    %addi 1, 0, 32;
    %store/vec4 v000002860c7ab720_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002860c770520;
T_10 ;
    %wait E_000002860c767970;
    %load/vec4 v000002860c7e7680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002860c7e7400_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002860c7e7400_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002860c7e7400_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002860c770200;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002860c7e7360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002860c7e8580_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002860c770200;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002860c7e7360_0;
    %inv;
    %assign/vec4 v000002860c7e7360_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002860c770200;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002860c7e8580_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002860c7e8580_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002860c7e88a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
