# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 3 3 7 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
CPU 3 0 0
CPU 3 1 1
CPU 3 2 2
CPU 3 3 3
BLOCK 4 0
BLOCK 4 1
BLOCK 4 3
# CONTEXT CPU 0 4
# CONTEXT CPU 1 4
CPU 4 2 2
# CONTEXT CPU 3 4
BLOCK 5 2
UNBLOCK 5 0
UNBLOCK 5 1
UNBLOCK 5 3
CPU 5 4 0
CPU 5 5 1
# CONTEXT CPU 2 5
CPU 5 6 3
UNBLOCK 6 2
CPU 6 4 0
CPU 6 5 1
CPU 6 7 2
CPU 6 6 3
CPU 7 4 0
# CONTEXT CPU 1 7
# CONTEXT CPU 2 7
CPU 7 6 3
# CONTEXT CPU 0 8
CPU 8 8 1
CPU 8 9 2
CPU 8 6 3
BLOCK 9 8
CPU 9 10 0
# CONTEXT CPU 1 9
CPU 9 9 2
CPU 9 6 3
UNBLOCK 10 8
CPU 10 10 0
CPU 10 11 1
CPU 10 9 2
CPU 10 6 3
BLOCK 11 10
BLOCK 11 9
# CONTEXT CPU 0 11
CPU 11 11 1
# CONTEXT CPU 2 11
# CONTEXT CPU 3 11
UNBLOCK 12 9
UNBLOCK 12 10
CPU 12 12 0
CPU 12 11 1
CPU 12 13 2
CPU 12 14 3
BLOCK 13 14
CPU 13 12 0
CPU 13 11 1
CPU 13 13 2
# CONTEXT CPU 3 13
BLOCK 14 12
BLOCK 14 11
UNBLOCK 14 14
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 11
UNBLOCK 15 12
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15 2 2
# CONTEXT CPU 3 15
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
CPU 16 2 2
CPU 16 0 3
CPU 17 1 0
CPU 17 3 1
CPU 17 2 2
CPU 17 0 3
CPU 18 1 0
# CONTEXT CPU 1 18
CPU 18 2 2
CPU 18 0 3
CPU 19 1 0
CPU 19 5 1
# CONTEXT CPU 2 19
CPU 19 0 3
# CONTEXT CPU 0 20
CPU 20 5 1
CPU 20 7 2
CPU 20 0 3
CPU 21 4 0
CPU 21 5 1
CPU 21 7 2
CPU 21 0 3
BLOCK 22 4
EXIT 22 0 3
# CONTEXT CPU 0 22
CPU 22 5 1
CPU 22 7 2
# CONTEXT CPU 3 22
BLOCK 23 5
BLOCK 23 7
UNBLOCK 23 4
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
CPU 23 6 3
UNBLOCK 24 5
UNBLOCK 24 7
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 6 3
BLOCK 25 6
CPU 25 8 0
# CONTEXT CPU 1 25
# CONTEXT CPU 2 25
# CONTEXT CPU 3 25
UNBLOCK 26 6
CPU 26 8 0
CPU 26 9 1
CPU 26 10 2
CPU 26 14 3
BLOCK 27 14
CPU 27 8 0
# CONTEXT CPU 1 27
CPU 27 10 2
# CONTEXT CPU 3 27
BLOCK 28 10
UNBLOCK 28 14
CPU 28 8 0
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 10
CPU 29 8 0
# CONTEXT CPU 1 29
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
# CONTEXT CPU 0 30
CPU 30 13 1
# CONTEXT CPU 2 30
CPU 30 11 3
BLOCK 31 13
# CONTEXT CPU 0 31
# CONTEXT CPU 1 31
CPU 31 12 2
CPU 31 11 3
UNBLOCK 32 13
# CONTEXT CPU 0 32
# CONTEXT CPU 1 32
# CONTEXT CPU 2 32
CPU 32 11 3
CPU 33 3 0
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
CPU 33 11 3
BLOCK 34 11
CPU 34 3 0
CPU 34 2 1
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
EXIT 35 2 1
UNBLOCK 35 11
CPU 35 3 0
# CONTEXT CPU 1 35
CPU 35 1 2
# CONTEXT CPU 3 35
CPU 36 3 0
CPU 36 5 1
CPU 36 1 2
# CONTEXT CPU 3 36
CPU 37 3 0
CPU 37 5 1
CPU 37 1 2
CPU 37 4 3
EXIT 38 3 0
EXIT 38 1 2
# CONTEXT CPU 0 38
CPU 38 5 1
# CONTEXT CPU 2 38
CPU 38 4 3
EXIT 39 5 1
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
# CONTEXT CPU 2 39
CPU 39 4 3
# CONTEXT CPU 0 40
CPU 40 9 1
# CONTEXT CPU 2 40
CPU 40 4 3
CPU 41 7 0
CPU 41 9 1
CPU 41 6 2
# CONTEXT CPU 3 41
EXIT 42 6 2
CPU 42 7 0
CPU 42 9 1
# CONTEXT CPU 2 42
CPU 42 14 3
BLOCK 43 9
BLOCK 43 14
CPU 43 7 0
# CONTEXT CPU 1 43
CPU 43 10 2
# CONTEXT CPU 3 43
UNBLOCK 44 9
UNBLOCK 44 14
CPU 44 7 0
# CONTEXT CPU 1 44
CPU 44 10 2
# CONTEXT CPU 3 44
CPU 45 7 0
# CONTEXT CPU 1 45
CPU 45 10 2
# CONTEXT CPU 3 45
EXIT 46 7 0
# CONTEXT CPU 0 46
CPU 46 8 1
CPU 46 10 2
CPU 46 13 3
BLOCK 47 13
# CONTEXT CPU 0 47
CPU 47 8 1
# CONTEXT CPU 2 47
# CONTEXT CPU 3 47
BLOCK 48 8
UNBLOCK 48 13
# CONTEXT CPU 0 48
# CONTEXT CPU 1 48
# CONTEXT CPU 2 48
CPU 48 4 3
EXIT 49 4 3
UNBLOCK 49 8
CPU 49 12 0
CPU 49 9 1
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
BLOCK 50 12
# CONTEXT CPU 0 50
# CONTEXT CPU 1 50
CPU 50 11 2
CPU 50 14 3
EXIT 51 11 2
BLOCK 51 14
UNBLOCK 51 12
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
# CONTEXT CPU 3 51
UNBLOCK 52 14
# CONTEXT CPU 0 52
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
# CONTEXT CPU 3 52
CPU 53 10 0
CPU 53 13 1
# CONTEXT CPU 2 53
# CONTEXT CPU 3 53
EXIT 54 10 0
BLOCK 54 13
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54 8 2
CPU 54 9 3
EXIT 55 8 2
EXIT 55 9 3
UNBLOCK 55 13
CPU 55 12 0
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
CPU 55 -1 3
BLOCK 56 12
CPU 56 -1 0
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
CPU 56 -1 3
UNBLOCK 57 12
# CONTEXT CPU 0 57
CPU 57 14 1
# CONTEXT CPU 2 57
CPU 57 -1 3
BLOCK 58 14
CPU 58 12 0
CPU 58 -1 1
CPU 58 13 2
CPU 58 -1 3
BLOCK 59 12
UNBLOCK 59 14
# CONTEXT CPU 0 59
CPU 59 -1 1
CPU 59 13 2
CPU 59 -1 3
UNBLOCK 60 12
# CONTEXT CPU 0 60
# CONTEXT CPU 1 60
CPU 60 13 2
CPU 60 -1 3
BLOCK 61 13
# CONTEXT CPU 0 61
# CONTEXT CPU 1 61
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 13
CPU 62 14 0
# CONTEXT CPU 1 62
# CONTEXT CPU 2 62
CPU 62 -1 3
BLOCK 63 14
CPU 63 -1 0
CPU 63 12 1
CPU 63 13 2
CPU 63 -1 3
EXIT 64 13 2
UNBLOCK 64 14
# CONTEXT CPU 0 64
CPU 64 12 1
CPU 64 -1 2
CPU 64 -1 3
CPU 65 14 0
CPU 65 12 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
EXIT 66 12 1
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
EXIT 72 14 0
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
