<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.pdf                 *
****************************************************************************************************
-->
<sensor name="A-2020SOC"
	part_number="MT9D112"
	version="3"
	version_name="REV3"
	width="640"
	height="480"
	image_type="YCBCR"
	bits_per_clock="8"
	clocks_per_pixel="2"
	pixel_clock_polarity="1"
	full_width="1600"
	full_height="1200"
	reg_addr_size="16"
	reg_data_size="16"
	ship_base_address="0x7A 0x78">
	<demo_system>
		<version_reg_read reg="RESERVED_CORE_31FA" mask="0x01E0" value="3"></version_reg_read>
	</demo_system>
	<addr_spaces>
		<space name="CORE" type="REG" value="0" desc="0: Core Registers"></space>
		<space name="SOC1" type="REG" value="1" desc="1: SOC1 Registers"></space>
		<space name="SOC2" type="REG" value="2" desc="2: SOC2 Registers"></space>
		<space name="MON" type="MCU" value="0" desc="0: Monitor Variables"></space>
		<space name="SEQ" type="MCU" value="1" desc="1: Sequencer Variables"></space>
		<space name="AE" type="MCU" value="2" desc="2: Auto Exposure Variables"></space>
		<space name="AWB" type="MCU" value="3" desc="3: Auto White Balance Variables"></space>
		<space name="FD" type="MCU" value="4" desc="4: Anti-Flicker Variables"></space>
		<space name="AF" type="MCU" value="5" desc="5: Auto Focus Variables"></space>
		<space name="AFM" type="MCU" value="6" desc="6: Auto Focus Mechanism Variables"></space>
		<space name="MODE" type="MCU" value="7" desc="7: Mode Variables"></space>
		<space name="HG" type="MCU" value="11" desc="11: Histogram Variables"></space>
		<space name="SFR" type="SFR" value="0" desc="GPIO Registers"></space>
	</addr_spaces>
	<registers>
		<reg  name="CHIP_VERSION_REG" addr="0x3000" space="CORE" mask="0xFFFF" display_name="chip_version_reg" range="0x0000 0xFFFF" default="0x1580"><detail>Read-only. Can be made read/write by clearing Reg0x301A[3].</detail></reg>
		<reg  name="Y_ADDR_START" addr="0x3002" space="CORE" mask="0x07FF" display_name="y_addr_start" range="0x0000 0x07FF" default="0x0004"></reg>
		<reg  name="X_ADDR_START" addr="0x3004" space="CORE" mask="0x0FFF" display_name="x_addr_start" range="0x0000 0x0FFF" default="0x0004"></reg>
		<reg  name="Y_ADDR_END" addr="0x3006" space="CORE" mask="0x07FF" display_name="y_addr_end" range="0x0000 0x07FF" default="0x04BB"></reg>
		<reg  name="X_ADDR_END" addr="0x3008" space="CORE" mask="0x0FFF" display_name="x_addr_end" range="0x0000 0x0FFF" default="0x064B"></reg>
		<reg  name="FRAME_LENGTH_LINES" addr="0x300A" space="CORE" mask="0xFFFF" display_name="frame_length_lines" range="0x0000 0xFFFF" default="0x04ED"></reg>
		<reg  name="LINE_LENGTH_PCK" addr="0x300C" space="CORE" mask="0x0FFF" display_name="line_length_pck" range="0x0000 0x0FFF" default="0x0824"></reg>
		<reg  name="SAMPLE_TIME_PCK" addr="0x300E" space="CORE" mask="0x0FFF" display_name="sample_time_pck" range="0x0000 0x0FFF" default="0x0120"></reg>
		<reg  name="FINE_CORRECTION" addr="0x3010" space="CORE" mask="0x7FFF" display_name="fine_correction" range="0x0000 0x7FFF" default="0x0085"></reg>
		<reg  name="COARSE_INTEGRATION_TIME" addr="0x3012" space="CORE" mask="0xFFFF" display_name="coarse_integration_time" range="0x0000 0xFFFF" default="0x0010"><detail>Integration time specified in multiples of line_length_pck_.</detail></reg>
		<reg  name="FINE_INTEGRATION_TIME" addr="0x3014" space="CORE" mask="0xFFFF" display_name="fine_integration_time" range="0x0000 0xFFFF" default="0x014A"><detail>Integration time specified as a number of pixel clocks.</detail></reg>
		<reg  name="ROW_SPEED" addr="0x3016" space="CORE" mask="0xE3F7" display_name="row_speed" range="0x0000 0xE3F7" default="0x2111">
			<bitfield  name="PIXCLK_SPEED" mask="0x0007" display_name="0-2: pixclk_speed" range="0x0000 0x0007"></bitfield>
			<bitfield  name="PIXCLK_DELAY" mask="0x00F0" display_name="4-7: pixclk_delay" range="0x0000 0x000F"></bitfield>
			<bitfield  name="BITS_8_9" confidential="Y" mask="0x0300" display_name="8-9: Reserved" range="0x0000 0x0003"></bitfield>
			<bitfield  name="BITS_13_15" confidential="Y" mask="0xE000" display_name="13-15: Reserved" range="0x0000 0x0007"></bitfield></reg>
		<reg  name="EXTRA_DELAY" addr="0x3018" space="CORE" mask="0x0FFF" display_name="extra_delay" range="0x0000 0x0FFF"></reg>
		<reg  name="RESET_REGISTER" addr="0x301A" space="CORE" mask="0x9FFF" display_name="reset_register" range="0x0000 0x9FFF" default="0x0248">
			<bitfield  name="RESET" mask="0x0001" display_name="0: reset" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RESTART" mask="0x0002" display_name="1: restart" range="0x0000 0x0001"></bitfield>
			<bitfield  name="STREAM" mask="0x0004" display_name="2: stream" range="0x0000 0x0001"></bitfield>
			<bitfield  name="LOCK_REG" mask="0x0008" display_name="3: lock_reg" range="0x0000 0x0001"></bitfield>
			<bitfield  name="STDBY_EOF" mask="0x0010" display_name="4: stdby_eof" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DRIVE_PINS" mask="0x0040" display_name="6: drive_pins" range="0x0000 0x0001"></bitfield>
			<bitfield  name="PARALLEL_EN" mask="0x0080" display_name="7: parallel_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GPI_EN" mask="0x0100" display_name="8: gpi_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MASK_BAD" mask="0x0200" display_name="9: mask_bad" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RESTART_BAD" mask="0x0400" display_name="10: restart_bad" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_12" confidential="Y" mask="0x1000" display_name="12: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GROUPED_PARAMETER_HOLD" mask="0x8000" display_name="15: grouped_parameter_hold" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="MODE_SELECT_IMAGE_ORIENTATION" addr="0x301C" space="CORE" mask="0x0103" display_name="mode_select_image_orientation" range="0x0000 0x0103"><detail>This bit is an alias of Reg0x301A[2]</detail>
			<bitfield  name="HORIZ_MIRROR" mask="0x0001" display_name="0: horiz_mirror" range="0x0000 0x0001"><detail>This bit is an alias of Reg0x3040[0]</detail></bitfield>
			<bitfield  name="VERT_FLIP" mask="0x0002" display_name="1: vert_flip" range="0x0000 0x0001"><detail>This bit is an alias of Reg0x3040[1]</detail></bitfield>
			<bitfield  name="MODE_SELECT" mask="0x0100" display_name="8: mode_select" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="DATA_PEDESTAL" addr="0x301E" space="CORE" mask="0x03FF" display_name="data_pedestal" range="0x0000 0x03FF" default="0x002A"><detail>Read-only. Can be made read/write by clearing Reg0x301A[3].</detail></reg>
		<reg  name="SOFTWARE_RESET_" addr="0x3020" space="CORE" mask="0x0100" display_name="software_reset_"><detail>This bit is an alias of Reg0x301A[0]</detail></reg>
		<reg  name="GROUPED_PARAMETER_HOLD_MASK_CORRUPTED_FRAMES" addr="0x3022" space="CORE" mask="0x0101" display_name="grouped_parameter_hold_mask_corrupted_frames" range="0x0000 0x0101" default="0x0001"><detail>This bit is an alias of Reg0x301A[15]</detail>
			<bitfield  name="MASK_CORRUPTED_FRAMES_" mask="0x0001" display_name="0: mask_corrupted_frames_" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GROUPED_PARAMETER_HOLD" mask="0x0100" display_name="8: grouped_parameter_hold" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="PIXEL_ORDER_" addr="0x3024" space="CORE" mask="0x0300" display_name="pixel_order_" rw="RO">
			<bitfield  name="PIXEL_ORDER" mask="0x0300" display_name="8-9: pixel_order"><detail>Pixel order.</detail></bitfield></reg>
		<reg  name="GPI_STATUS" addr="0x3026" space="CORE" mask="0xFF8F" display_name="gpi_status" range="0x0000 0xFF8F" default="0xFF8F">
			<bitfield  name="GPI0" mask="0x0001" display_name="0: gpi0" range="0x0000 0x0001" rw="RO"></bitfield>
			<bitfield  name="GPI1" mask="0x0002" display_name="1: gpi1" range="0x0000 0x0001" rw="RO"></bitfield>
			<bitfield  name="GPI2" mask="0x0004" display_name="2: gpi2" range="0x0000 0x0001" rw="RO"></bitfield>
			<bitfield  name="GPI3" mask="0x0008" display_name="3: gpi3" range="0x0000 0x0001" rw="RO"></bitfield>
			<bitfield  name="TRIGGER_PIN_SELECT" mask="0x0380" display_name="7-9: trigger_pin_select" range="0x0000 0x0007"><detail>N uses gpiN; 7 = none</detail></bitfield>
			<bitfield  name="OE_N_PIN_SELCT" mask="0x1C00" display_name="10-12: oe_n_pin_selct" range="0x0000 0x0007"><detail>N uses gpiN; 7=none</detail></bitfield>
			<bitfield  name="STANDBY_PIN_SELECT" mask="0xE000" display_name="13-15: standby_pin_select" range="0x0000 0x0007"><detail>N uses gpiN; 7=none</detail></bitfield></reg>
		<reg  name="ANALOGUE_GAIN_CODE_GLOBAL" addr="0x3028" space="CORE" mask="0x007F" display_name="analogue_gain_code_global" range="0x0000 0x007F" default="0x0008" datatype="ufixed3"></reg>
		<reg  name="ANALOGUE_GAIN_CODE_GREENR" addr="0x302A" space="CORE" mask="0x007F" display_name="analogue_gain_code_greenr" range="0x0000 0x007F" default="0x0008" datatype="ufixed3"></reg>
		<reg  name="ANALOGUE_GAIN_CODE_RED" addr="0x302C" space="CORE" mask="0x007F" display_name="analogue_gain_code_red" range="0x0000 0x007F" default="0x0008" datatype="ufixed3"></reg>
		<reg  name="ANALOGUE_GAIN_CODE_BLUE" addr="0x302E" space="CORE" mask="0x007F" display_name="analogue_gain_code_blue" range="0x0000 0x007F" default="0x0008" datatype="ufixed3"></reg>
		<reg  name="ANALOGUE_GAIN_CODE_GREENB" addr="0x3030" space="CORE" mask="0x007F" display_name="analogue_gain_code_greenb" range="0x0000 0x007F" default="0x0008" datatype="ufixed3"></reg>
		<reg  name="DIGITAL_GAIN_GREENR" addr="0x3032" space="CORE" mask="0xFFFE" display_name="digital_gain_greenr" range="0x0000 0x7FFF" default="0x0100" datatype="ufixed8"></reg>
		<reg  name="DIGITAL_GAIN_RED" addr="0x3034" space="CORE" mask="0xFFFE" display_name="digital_gain_red" range="0x0000 0x7FFF" default="0x0100" datatype="ufixed8"></reg>
		<reg  name="DIGITAL_GAIN_BLUE" addr="0x3036" space="CORE" mask="0xFFFE" display_name="digital_gain_blue" range="0x0000 0x7FFF" default="0x0100" datatype="ufixed8"></reg>
		<reg  name="DIGITAL_GAIN_GREENB" addr="0x3038" space="CORE" mask="0xFFFE" display_name="digital_gain_greenb" range="0x0000 0x7FFF" default="0x0100" datatype="ufixed8"></reg>
		<reg  name="RESERVED_CORE_303A" addr="0x303A" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0AFF" rw="RO"></reg>
		<reg  name="STANDBY_STATUS" addr="0x303C" space="CORE" mask="0x0003" display_name="standby_status">
			<bitfield  name="FRAMESYNC_STATUS" mask="0x0001" display_name="0: framesync_status"></bitfield>
			<bitfield  name="STANDBY_STATUS" mask="0x0002" display_name="1: standby_status"></bitfield></reg>
		<reg  name="READ_MODE" addr="0x3040" space="CORE" mask="0xCDFF" display_name="read_mode" range="0x0000 0xCCFF" default="0x0024">
			<bitfield  name="HORIZ_MIRROR" mask="0x0001" display_name="0: horiz_mirror" range="0x0000 0x0001"></bitfield>
			<bitfield  name="VERT_FLIP" mask="0x0002" display_name="1: vert_flip" range="0x0000 0x0001"></bitfield>
			<bitfield  name="Y_ODD_INC" mask="0x001C" display_name="2-4: y_odd_inc" range="0x0000 0x0007"></bitfield>
			<bitfield  name="X_ODD_INC" mask="0x00E0" display_name="5-7: x_odd_inc" range="0x0000 0x0007"></bitfield>
			<bitfield  name="READOUT_ORDER" mask="0x0100" display_name="8: readout_order"></bitfield>
			<bitfield  name="XY_BIN_EN" mask="0x0400" display_name="10: xy_bin_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="X_BIN_EN" mask="0x0800" display_name="11: x_bin_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SPECIAL_LINE_VALID" mask="0xC000" display_name="14-15: special_line_valid" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="RESERVED_CORE_3044" addr="0x3044" space="CORE" confidential="Y" mask="0xEF77" display_name="Reserved" range="0x0000 0xEF77" default="0x0540"></reg>
		<reg  name="FLASH" addr="0x3046" space="CORE" mask="0x3F00" display_name="flash" range="0x0000 0x003F" default="0x0600">
			<bitfield  name="LED_FLASH" mask="0x0100" display_name="8: led_flash" range="0x0000 0x0001"></bitfield>
			<bitfield  name="EVERY_FRAME" mask="0x0200" display_name="9: every_frame" range="0x0000 0x0001"></bitfield>
			<bitfield  name="END_OF_RESET" mask="0x0400" display_name="10: end_of_reset" range="0x0000 0x0001"></bitfield>
			<bitfield  name="FRAME_DELAY" mask="0x1800" display_name="11-12: frame_delay" range="0x0000 0x0003"><detail>Flash pulse delay measured in frames.</detail></bitfield>
			<bitfield  name="XENON_FLASH" mask="0x2000" display_name="13: xenon_flash" range="0x0000 0x0001"></bitfield>
			<bitfield  name="TRIGGERED" mask="0x4000" display_name="14: triggered" range="0x0000 0x0001" rw="RO"></bitfield>
			<bitfield  name="STROBE" mask="0x8000" display_name="15: strobe" range="0x0000 0x0001" rw="RO"><detail>Reflects the current state of the FLASH output signal.</detail></bitfield></reg>
		<reg  name="FLASH_COUNT" addr="0x3048" space="CORE" mask="0x03FF" display_name="flash_count" range="0x0000 0x03FF" default="0x0008"></reg>
		<reg  name="GREEN1_GAIN" addr="0x3056" space="CORE" mask="0x07FF" display_name="green1_gain" range="0x0000 0x07FF" default="0x0110">
			<bitfield  name="INITIAL_GAIN" mask="0x007F" display_name="0-6: initial_gain" range="0x0000 0x007F" datatype="ufixed4"><detail>Initial gain = bits [6:0] * 1/16.</detail></bitfield>
			<bitfield  name="ANALOG_GAIN" mask="0x0080" display_name="7: analog_gain" range="0x0000 0x0001"><detail>Analog gain = (bit [7] + 1) * initial gain.</detail></bitfield>
			<bitfield  name="DIGITAL_GAIN" mask="0x0700" display_name="8-10: digital_gain" range="0x0000 0x0007"><detail>Digital Gain. Legal values 1-7.</detail></bitfield></reg>
		<reg  name="BLUE_GAIN" addr="0x3058" space="CORE" mask="0x07FF" display_name="blue_gain" range="0x0000 0x07FF" default="0x0110">
			<bitfield  name="INITIAL_GAIN" mask="0x007F" display_name="0-6: initial_gain" range="0x0000 0x007F" datatype="ufixed4"><detail>Initial gain = bits [6:0] * 1/16.</detail></bitfield>
			<bitfield  name="ANALOG_GAIN" mask="0x0080" display_name="7: analog_gain" range="0x0000 0x0001"><detail>Analog gain = (bit [7] + 1) * initial gain.</detail></bitfield>
			<bitfield  name="DIGITAL_GAIN" mask="0x0700" display_name="8-10: digital_gain" range="0x0000 0x0007"><detail>Digital Gain. Legal values 1-7.</detail></bitfield></reg>
		<reg  name="RED_GAIN" addr="0x305A" space="CORE" mask="0x07FF" display_name="red_gain" range="0x0000 0x07FF" default="0x0110">
			<bitfield  name="INITIAL_GAIN" mask="0x007F" display_name="0-6: initial_gain" range="0x0000 0x007F" datatype="ufixed4"><detail>Initial gain = bits [6:0] * 1/16.</detail></bitfield>
			<bitfield  name="ANALOG_GAIN" mask="0x0080" display_name="7: analog_gain" range="0x0000 0x0001"><detail>Analog gain = (bit [7] + 1) * initial gain.</detail></bitfield>
			<bitfield  name="DIGITAL_GAIN" mask="0x0700" display_name="8-10: digital_gain" range="0x0000 0x0007"><detail>Digital Gain. Legal values 1-7.</detail></bitfield></reg>
		<reg  name="GREEN2_GAIN" addr="0x305C" space="CORE" mask="0x07FF" display_name="green2_gain" range="0x0000 0x07FF" default="0x0110">
			<bitfield  name="INITIAL_GAIN" mask="0x007F" display_name="0-6: initial_gain" range="0x0000 0x007F" datatype="ufixed4"><detail>Initial gain = bits [6:0] * 1/16.</detail></bitfield>
			<bitfield  name="ANALOG_GAIN" mask="0x0080" display_name="7: analog_gain" range="0x0000 0x0001"><detail>Analog gain = (bit [7] + 1) * initial gain.</detail></bitfield>
			<bitfield  name="DIGITAL_GAIN" mask="0x0700" display_name="8-10: digital_gain" range="0x0000 0x0007"><detail>Digital Gain. Legal values 1-7.</detail></bitfield></reg>
		<reg  name="GLOBAL_GAIN_REG" addr="0x305E" space="CORE" mask="0x07FF" display_name="global_gain_reg" range="0x0000 0x07FF" default="0x0110">
			<bitfield  name="INITIAL_GAIN" mask="0x007F" display_name="0-6: initial_gain"></bitfield>
			<bitfield  name="ANALOG_GAIN" mask="0x0080" display_name="7: analog_gain"></bitfield>
			<bitfield  name="DIGITAL_GAIN" mask="0x0700" display_name="8-10: digital_gain"></bitfield></reg>
		<reg  name="TEST_PATTERN_MODE_" addr="0x3070" space="CORE" mask="0x000F" display_name="test_pattern_mode_" range="0x0000 0x000F"></reg>
		<reg  name="TEST_DATA_RED_" addr="0x3072" space="CORE" mask="0x03FF" display_name="test_data_red_" range="0x0000 0x03FF"></reg>
		<reg  name="TEST_DATA_GREENR_" addr="0x3074" space="CORE" mask="0x03FF" display_name="test_data_greenr_" range="0x0000 0x03FF"></reg>
		<reg  name="TEST_DATA_BLUE_" addr="0x3076" space="CORE" mask="0x03FF" display_name="test_data_blue_" range="0x0000 0x03FF"></reg>
		<reg  name="TEST_DATA_GREENB_" addr="0x3078" space="CORE" mask="0x03FF" display_name="test_data_greenb_" range="0x0000 0x03FF"></reg>
		<reg  name="RESERVED_CORE_3080" addr="0x3080" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x0020"></reg>
		<reg  name="RESERVED_CORE_3082" addr="0x3082" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x2020"></reg>
		<reg  name="RESERVED_CORE_3084" addr="0x3084" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x2020"></reg>
		<reg  name="RESERVED_CORE_3086" addr="0x3086" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x2020"></reg>
		<reg  name="RESERVED_CORE_3088" addr="0x3088" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x1020"></reg>
		<reg  name="RESERVED_CORE_308A" addr="0x308A" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x2007"></reg>
		<reg  name="RESERVED_CORE_308C" addr="0x308C" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x0507"></reg>
		<reg  name="RESERVED_CORE_308E" addr="0x308E" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x070D"></reg>
		<reg  name="RESERVED_CORE_3090" addr="0x3090" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x0707"></reg>
		<reg  name="RESERVED_CORE_3092" addr="0x3092" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F"></reg>
		<reg  name="RESERVED_CORE_3094" addr="0x3094" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F"></reg>
		<reg  name="RESERVED_CORE_3096" addr="0x3096" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F"></reg>
		<reg  name="RESERVED_CORE_3098" addr="0x3098" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x0018"></reg>
		<reg  name="RESERVED_CORE_309A" addr="0x309A" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x0100"></reg>
		<reg  name="RESERVED_CORE_309C" addr="0x309C" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x0033"></reg>
		<reg  name="RESERVED_CORE_309E" addr="0x309E" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved" range="0x0000 0x3F3F" default="0x1411"></reg>
		<reg  name="X_EVEN_INC_" addr="0x30A0" space="CORE" mask="0xFFFF" display_name="x_even_inc_" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>Read-only.</detail></reg>
		<reg  name="X_ODD_INC" addr="0x30A2" space="CORE" mask="0x0007" display_name="x_odd_inc" range="0x0000 0x0007" default="0x0001"><detail>This register field is an alias of Reg0x3040[7:5]</detail></reg>
		<reg  name="Y_EVEN_INC_" addr="0x30A4" space="CORE" mask="0xFFFF" display_name="y_even_inc_" range="0x0000 0xFFFF" default="0x0001" rw="RO"><detail>Read-only.</detail></reg>
		<reg  name="Y_ODD_INC" addr="0x30A6" space="CORE" mask="0x0007" display_name="y_odd_inc" range="0x0000 0x0007" default="0x0001"><detail>This register field is an alias of Reg0x3040[4:2]</detail></reg>
		<reg  name="RESERVED_CORE_30B0" addr="0x30B0" space="CORE" confidential="Y" mask="0x3F03" display_name="Reserved" range="0x0000 0x3F00"></reg>
		<reg  name="DARK_GREEN1_AVERAGE" addr="0x30B6" space="CORE" mask="0x007F" display_name="dark_green1_average" range="0x0000 0x007F" rw="RO"></reg>
		<reg  name="DARK_BLUE_AVERAGE" addr="0x30B8" space="CORE" mask="0x007F" display_name="dark_blue_average" range="0x0000 0x007F" rw="RO"></reg>
		<reg  name="DARK_RED_AVERAGE" addr="0x30BA" space="CORE" mask="0x007F" display_name="dark_red_average" range="0x0000 0x007F" rw="RO"></reg>
		<reg  name="DARK_GREEN2_AVERAGE" addr="0x30BC" space="CORE" mask="0x007F" display_name="dark_green2_average" range="0x0000 0x007F" rw="RO"></reg>
		<reg  name="CALIB_THRESHOLD" addr="0x30BE" space="CORE" mask="0x7F7F" display_name="calib_threshold" range="0x0000 0x7F7F" default="0x231D">
			<bitfield  name="LOWER_THRESHOLD" mask="0x007F" display_name="0-6: lower_threshold" range="0x0000 0x007F"><detail>Lower threshold for targeted black level in ADC LSBs.</detail></bitfield>
			<bitfield  name="UPPER_THRESHOLD" mask="0x7F00" display_name="8-14: upper_threshold" range="0x0000 0x007F"><detail>Upper threshold for targeted black level in ADC LSBs.</detail></bitfield></reg>
		<reg  name="CALIB_CONTROL" addr="0x30C0" space="CORE" mask="0xD0F7" display_name="calib_control" range="0x0000 0x90F7" default="0x4080">
			<bitfield  name="MANUAL_OVERRIDE" mask="0x0001" display_name="0: manual_override" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SAME_GREEN" mask="0x0002" display_name="1: same_green" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SAME_REDBLUE" mask="0x0004" display_name="2: same_redblue" range="0x0000 0x0001"></bitfield>
			<bitfield  name="STEP_SIZE_FORCED" mask="0x0010" display_name="4: step_size_forced" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RAMES_TO_AVERAGE_OVER" mask="0x00E0" display_name="5-7: rames_to_average_over" range="0x0000 0x0007"></bitfield>
			<bitfield  name="RECALCULATE" mask="0x1000" display_name="12: recalculate" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CALIB_CONTROL_RAPID_SWEEP_ONLY" mask="0x4000" display_name="14: calib_control_rapid_sweep_only" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DISABLE_RAPID_SWEEP_MODE" mask="0x8000" display_name="15: disable_rapid_sweep_mode" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="CALIB_GREEN1" addr="0x30C2" space="CORE" mask="0x01FF" display_name="calib_green1" range="0x0000 0x01FF" datatype="signed"></reg>
		<reg  name="CALIB_BLUE" addr="0x30C4" space="CORE" mask="0x01FF" display_name="calib_blue" range="0x0000 0x01FF" datatype="signed"></reg>
		<reg  name="CALIB_RED" addr="0x30C6" space="CORE" mask="0x01FF" display_name="calib_red" range="0x0000 0x01FF" datatype="signed"></reg>
		<reg  name="CALIB_GREEN2" addr="0x30C8" space="CORE" mask="0x01FF" display_name="calib_green2" range="0x0000 0x01FF" datatype="signed"></reg>
		<reg  name="RESERVED_CORE_30CA" addr="0x30CA" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0004"></reg>
		<reg  name="RESERVED_CORE_30CC" addr="0x30CC" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_30CE" addr="0x30CE" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_30D0" addr="0x30D0" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_30D2" addr="0x30D2" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_30D4" addr="0x30D4" space="CORE" confidential="Y" mask="0xFBFF" display_name="Reserved" default="0xA00A"></reg>
		<reg  name="RESERVED_CORE_30D6" addr="0x30D6" space="CORE" confidential="Y" mask="0xE3FF" display_name="Reserved" default="0x0200"></reg>
		<reg  name="RESERVED_CORE_30D8" addr="0x30D8" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_30DA" addr="0x30DA" space="CORE" confidential="Y" mask="0xE001" display_name="Reserved" range="0x0000 0x8001" default="0x0001"></reg>
		<reg  name="RESERVED_CORE_30DC" addr="0x30DC" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_CORE_30DE" addr="0x30DE" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" rw="RO"></reg>
		<reg  name="RESERVED_CORE_30E0" addr="0x30E0" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9604"></reg>
		<reg  name="RESERVED_CORE_30E2" addr="0x30E2" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x854F"></reg>
		<reg  name="RESERVED_CORE_30E4" addr="0x30E4" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9685"></reg>
		<reg  name="RESERVED_CORE_30E6" addr="0x30E6" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x8564"></reg>
		<reg  name="RESERVED_CORE_30E8" addr="0x30E8" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9685"></reg>
		<reg  name="RESERVED_CORE_30EA" addr="0x30EA" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3A04"></reg>
		<reg  name="RESERVED_CORE_30EC" addr="0x30EC" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4F3A"></reg>
		<reg  name="RESERVED_CORE_30EE" addr="0x30EE" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3A1B"></reg>
		<reg  name="RESERVED_CORE_30F0" addr="0x30F0" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4F3A"></reg>
		<reg  name="RESERVED_CORE_30F2" addr="0x30F2" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9600"></reg>
		<reg  name="RESERVED_CORE_30F4" addr="0x30F4" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9600"></reg>
		<reg  name="RESERVED_CORE_30F6" addr="0x30F6" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9615"></reg>
		<reg  name="RESERVED_CORE_30F8" addr="0x30F8" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x962D"></reg>
		<reg  name="RESERVED_CORE_30FA" addr="0x30FA" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1200"></reg>
		<reg  name="RESERVED_CORE_30FC" addr="0x30FC" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x009F"></reg>
		<reg  name="RESERVED_CORE_30FE" addr="0x30FE" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6350"></reg>
		<reg  name="RESERVED_CORE_3100" addr="0x3100" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x6350"></reg>
		<reg  name="RESERVED_CORE_3102" addr="0x3102" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x853B"></reg>
		<reg  name="RESERVED_CORE_3104" addr="0x3104" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x934F"></reg>
		<reg  name="RESERVED_CORE_3106" addr="0x3106" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x3904"></reg>
		<reg  name="RESERVED_CORE_3108" addr="0x3108" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4E04"></reg>
		<reg  name="RESERVED_CORE_310A" addr="0x310A" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9601"></reg>
		<reg  name="RESERVED_CORE_310C" addr="0x310C" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9601"></reg>
		<reg  name="RESERVED_CORE_310E" addr="0x310E" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9604"></reg>
		<reg  name="RESERVED_CORE_3110" addr="0x3110" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9500"></reg>
		<reg  name="RESERVED_CORE_3116" addr="0x3116" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9604"></reg>
		<reg  name="RESERVED_CORE_3118" addr="0x3118" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x1186"></reg>
		<reg  name="RESERVED_CORE_311A" addr="0x311A" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9600"></reg>
		<reg  name="RESERVED_CORE_311C" addr="0x311C" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4186"></reg>
		<reg  name="RESERVED_CORE_311E" addr="0x311E" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x9600"></reg>
		<reg  name="RESERVED_CORE_3120" addr="0x3120" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4186"></reg>
		<reg  name="RESERVED_CORE_3122" addr="0x3122" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2C97"></reg>
		<reg  name="RESERVED_CORE_3130" addr="0x3130" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2C00"></reg>
		<reg  name="RESERVED_CORE_3132" addr="0x3132" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x290D"></reg>
		<reg  name="RESERVED_CORE_3134" addr="0x3134" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2501"></reg>
		<reg  name="RESERVED_CORE_3136" addr="0x3136" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2910"></reg>
		<reg  name="RESERVED_CORE_3138" addr="0x3138" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2C01"></reg>
		<reg  name="RESERVED_CORE_313A" addr="0x313A" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x42C6"></reg>
		<reg  name="RESERVED_CORE_313C" addr="0x313C" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x2C01"></reg>
		<reg  name="RESERVED_CORE_313E" addr="0x313E" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4206"></reg>
		<reg  name="RESERVED_CORE_3140" addr="0x3140" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x116B"></reg>
		<reg  name="RESERVED_CORE_3142" addr="0x3142" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x186C"></reg>
		<reg  name="RESERVED_CORE_3144" addr="0x3144" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4451"></reg>
		<reg  name="RESERVED_CORE_3146" addr="0x3146" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4451"></reg>
		<reg  name="GLOBAL_SEQ_TRIGGER" addr="0x3160" space="CORE" mask="0x0007" display_name="global_seq_trigger" range="0x0000 0x0007">
			<bitfield  name="GLOBAL_TRIGGER" mask="0x0001" display_name="0: global_trigger" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GLOBAL_BULB" mask="0x0002" display_name="1: global_bulb" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GLOBAL_FLASH" mask="0x0004" display_name="2: global_flash" range="0x0000 0x0001"><detail>TBD</detail></bitfield></reg>
		<reg  name="RESERVED_CORE_3162" addr="0x3162" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_3164" addr="0x3164" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_3166" addr="0x3166" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_3180" addr="0x3180" space="CORE" confidential="Y" mask="0x9000" display_name="Reserved" default="0x8000"></reg>
		<reg  name="RESERVED_CORE_3182" addr="0x3182" space="CORE" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="RESERVED_CORE_3184" addr="0x3184" space="CORE" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="RESERVED_CORE_3186" addr="0x3186" space="CORE" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="RESERVED_CORE_3188" addr="0x3188" space="CORE" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF"></reg>
		<reg  name="HORIZONTAL_CURSOR_POSITION_" addr="0x31E8" space="CORE" mask="0x07FF" display_name="horizontal_cursor_position_" range="0x0000 0x07FF"></reg>
		<reg  name="VERTICAL_CURSOR_POSITION_" addr="0x31EA" space="CORE" mask="0x0FFF" display_name="vertical_cursor_position_" range="0x0000 0x0FFF"></reg>
		<reg  name="HORIZONTAL_CURSOR_WIDTH_" addr="0x31EC" space="CORE" mask="0x07FF" display_name="horizontal_cursor_width_" range="0x0000 0x07FF"></reg>
		<reg  name="VERTICAL_CURSOR_WIDTH_" addr="0x31EE" space="CORE" mask="0x0FFF" display_name="vertical_cursor_width_" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_CORE_31F4" addr="0x31F4" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0123"></reg>
		<reg  name="RESERVED_CORE_31F6" addr="0x31F6" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4567"></reg>
		<reg  name="RESERVED_CORE_31F8" addr="0x31F8" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x89AB"></reg>
		<reg  name="RESERVED_CORE_31FA" addr="0x31FA" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xCDEF"></reg>
		<reg  name="I2C_IDS" addr="0x31FC" space="CORE" mask="0xFFFF" display_name="i2c_ids" range="0x0000 0xFFFF" default="0x7A78"></reg>
		<reg  name="STANDBY_CONTROL" addr="0x3202" space="SOC1" mask="0x803F" display_name="standby_control" range="0x0000 0x803F" default="0x0009">
			<bitfield  name="SHIP" mask="0x0001" display_name="0: ship"></bitfield>
			<bitfield  name="NO_INIT" mask="0x0002" display_name="1: no_init"></bitfield>
			<bitfield  name="STOP_MCU" mask="0x0004" display_name="2: stop_mcu"></bitfield>
			<bitfield  name="EN_IRQ" mask="0x0008" display_name="3: en_irq"></bitfield>
			<bitfield  name="FRAME_SYNC" mask="0x0010" display_name="4: frame_sync"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved"></bitfield>
			<bitfield  name="PIN" mask="0x8000" display_name="15: pin" rw="RO"></bitfield></reg>
		<reg  name="STANDBY_DONE_STATUS" addr="0x3204" space="SOC1" mask="0x0001" display_name="standby_done_status" range="0x0000 0x0001" default="0x0001">
			<bitfield  name="STANDBY_DONE" mask="0x0001" display_name="0: standby_done"></bitfield>
			<bitfield  name="INIT_DONE" mask="0x0002" display_name="1: init_done"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield></reg>
		<reg  name="COLOR_PIPELINE_CONTROL" addr="0x3210" space="SOC1" mask="0x07FF" display_name="color_pipeline_control" range="0x0000 0x0FFF" default="0x01F8">
			<bitfield  name="VERTICAL_SHIFT" mask="0x0001" display_name="0: vertical_shift" range="0x0000 0x0001"></bitfield>
			<bitfield  name="HORIZONTAL_SHIFT" mask="0x0002" display_name="1: horizontal_shift" range="0x0000 0x0001"></bitfield>
			<bitfield  name="LENS_SHADING" mask="0x0004" display_name="2: lens_shading" range="0x0000 0x0001"><detail>1=Enable lens shading &#10;0=Bypass lens shading</detail></bitfield>
			<bitfield  name="DEFECT_CORRECTION" mask="0x0008" display_name="3: defect_correction" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ENABLE_2D_APERTURE_CORRECTION" mask="0x0010" display_name="4: enable_2d_aperture_correction" range="0x0000 0x0001"></bitfield>
			<bitfield  name="COLOR_CORRECTION" mask="0x0020" display_name="5: color_correction" range="0x0000 0x0001"></bitfield>
			<bitfield  name="INVERT_PIXEL_CLOCK" mask="0x0040" display_name="6: invert_pixel_clock" range="0x0000 0x0001"></bitfield>
			<bitfield  name="GAMMA_CORRECTION" mask="0x0080" display_name="7: gamma_correction" range="0x0000 0x0001"><detail>1=Enable gamma correction  &#10;0=Bypass gamma correction</detail></bitfield>
			<bitfield  name="DECIMATOR" mask="0x0100" display_name="8: decimator" range="0x0000 0x0001"><detail>1=Enable decimator &#10;0=Bypass decimator</detail></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="ENABLE_1D_APERTURE_CORRECTION" mask="0x0400" display_name="10: enable_1d_aperture_correction" range="0x0000 0x0001"><detail>1=1D aperture correction  &#10;0=Bypass 1D aperture correction</detail></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="FACTORY_BYPASS" addr="0x3212" space="SOC1" mask="0xFFFF" display_name="factory_bypass" range="0x0000 0x001F" default="0x0001">
			<bitfield  name="DATA_OUTPUT_BYPASS" mask="0x0003" display_name="0-1: data_output_bypass" range="0x0000 0x0003"><detail>0: 10bit; 1: SOC; 2: fixed-rate; 3: Constant</detail></bitfield>
			<bitfield  name="DATA_OUTPUT_KNOWN" mask="0x0004" display_name="2: data_output_known"></bitfield>
			<bitfield  name="GPIO_OUTPUT_BYPASS" mask="0x0018" display_name="3-4: gpio_output_bypass" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="PAD_SLEW" addr="0x3214" space="SOC1" mask="0x0FFF" display_name="pad_slew" range="0x0000 0x0480" default="0x0C80">
			<bitfield  name="SLEW_RATE" mask="0x0007" display_name="0-2: slew_rate" range="0x0000 0x0007"></bitfield>
			<bitfield  name="GPIO_SLEW_RATE" mask="0x0070" display_name="4-6: gpio_slew_rate" range="0x0000 0x0007"></bitfield>
			<bitfield  name="IP_PD_GPIO" mask="0x0080" display_name="7: ip_pd_gpio" range="0x0000 0x0001"><detail>Reserved &#10;</detail></bitfield>
			<bitfield  name="PIXCLK_SLEW_RATE" mask="0x0700" display_name="8-10: pixclk_slew_rate" range="0x0000 0x0007"></bitfield>
			<bitfield  name="IP_PD_AFGPIO" mask="0x0800" display_name="11: ip_pd_afgpio"><detail>Control the power down of the AF_GPIO[7:0]</detail></bitfield></reg>
		<reg  name="INTERNAL_CLOCK_CONTROL" addr="0x3216" space="SOC1" mask="0x03FF" display_name="internal_clock_control" range="0x0000 0x03FF">
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_3" confidential="Y" mask="0x0008" display_name="3: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_4" confidential="Y" mask="0x0010" display_name="4: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_7" confidential="Y" mask="0x0080" display_name="7: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CLKIN_ENABLE" mask="0x0200" display_name="9: clkin_enable"></bitfield></reg>
		<reg  name="OF_CONTROL_STATUS" addr="0x321C" space="SOC1" mask="0xFFFF" display_name="of_control_status" default="0x0002">
			<bitfield  name="FLAGS" mask="0x0001" display_name="0: flags"></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved"></bitfield>
			<bitfield  name="OF_HALF_SPEED" mask="0x0004" display_name="2: of_half_speed" range="0x0000 0x0001"><detail>Enables half speed mode for constant rate fifo</detail></bitfield>
			<bitfield  name="BITS_3_6" confidential="Y" mask="0x0078" display_name="3-6: Reserved"></bitfield>
			<bitfield  name="CR_FIFO_OVERFLOW" mask="0x0100" display_name="8: cr_fifo_overflow" rw="RO"><detail>Indicates overflow for output FIFO</detail></bitfield>
			<bitfield  name="UNDERFLOW" mask="0x0200" display_name="9: underflow" rw="RO"></bitfield>
			<bitfield  name="OVERFLOW" mask="0x0400" display_name="10: overflow" range="0x0000 0x0001" rw="RO"><detail>FIFO empty</detail></bitfield></reg>
		<reg  name="OF_WATERMARK" addr="0x321E" space="SOC1" mask="0x03FF" display_name="of_watermark" default="0x0190"></reg>
		<reg  name="OF_LINE_BYTE_COUNT" addr="0x3220" space="SOC1" mask="0x0FFF" display_name="of_line_byte_count" default="0x0640"></reg>
		<reg  name="LOWER_X_BOUND_ZOOM_WINDOW" addr="0x3222" space="SOC1" mask="0x07FF" display_name="lower_x_bound_zoom_window" range="0x0000 0x07FF"></reg>
		<reg  name="UPPER_X_BOUND_ZOOM_WINDOW" addr="0x3224" space="SOC1" mask="0x07FF" display_name="upper_x_bound_zoom_window" range="0x0000 0x07FF" default="0x0640"></reg>
		<reg  name="LOWER_Y_BOUND_ZOOM_WINDOW" addr="0x3226" space="SOC1" mask="0x07FF" display_name="lower_y_bound_zoom_window" range="0x0000 0x07FF"></reg>
		<reg  name="UPPER_Y_BOUND_ZOOM_WINDOW" addr="0x3228" space="SOC1" mask="0x07FF" display_name="upper_y_bound_zoom_window" range="0x0000 0x07FF" default="0x04B0"></reg>
		<reg  name="DECIMATOR_CONTROL" addr="0x322A" space="SOC1" mask="0xFFFF" display_name="decimator_control" range="0x0000 0x007F"><detail>This register controls operation of the decimator</detail>
			<bitfield  name="BIT_0" confidential="Y" mask="0x0001" display_name="0: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_1" confidential="Y" mask="0x0002" display_name="1: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="HIGH_PRECISION" mask="0x0004" display_name="2: high_precision" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_3" confidential="Y" mask="0x0008" display_name="3: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_4" confidential="Y" mask="0x0010" display_name="4: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_5" confidential="Y" mask="0x0020" display_name="5: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="WEIGHT_HORIZ_DECIMATION" addr="0x322C" space="SOC1" mask="0x0FFF" display_name="weight_horiz_decimation" range="0x0000 0x0FFF" default="0x0800"></reg>
		<reg  name="WEIGHT_VERTICAL_DECIMATION" addr="0x322E" space="SOC1" mask="0x0FFF" display_name="weight_vertical_decimation" range="0x0000 0x0FFF" default="0x0800"></reg>
		<reg  name="EDGE_THRESH_WB_STATS" addr="0x323E" space="SOC1" mask="0xFFFF" display_name="edge_thresh_wb_stats" range="0x0000 0xFFFF" default="0x0310">
			<bitfield  name="LUMA_EDGE_THRESHOLD" mask="0x00FF" display_name="0-7: luma_edge_threshold"></bitfield>
			<bitfield  name="HUE_EDGE_THRESHOLD" mask="0x1F00" display_name="8-12: hue_edge_threshold"></bitfield>
			<bitfield  name="HUE_AND_LUMA_EDGES" mask="0x2000" display_name="13: hue_and_luma_edges"></bitfield>
			<bitfield  name="HUE_EDGES_ONLY" mask="0x4000" display_name="14: hue_edges_only"></bitfield></reg>
		<reg  name="LUM_LIMITS_WB_STATS" addr="0x3240" space="SOC1" mask="0xFFFF" display_name="lum_limits_wb_stats" range="0x0000 0xFFFF" default="0xC814">
			<bitfield  name="LUM_LOWER_LIMIT" mask="0x00FF" display_name="0-7: lum_lower_limit" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="LUM_UPPER_LIMIT" mask="0xFF00" display_name="8-15: lum_upper_limit" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="RESERVED_SOC1_3258" addr="0x3258" space="SOC1" confidential="Y" mask="0x003F" display_name="Reserved" range="0x0000 0x003F"></reg>
		<reg  name="RIGHT_LEFT_COORDS_AWB_WINDOW" addr="0x325A" space="SOC1" mask="0xFFFF" display_name="right_left_coords_awb_window" range="0x0000 0xFFFF" default="0x5000">
			<bitfield  name="LEFT" mask="0x00FF" display_name="0-7: left" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="RIGHT" mask="0xFF00" display_name="8-15: right" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="BOTTOM_TOP_COORDS_AWB_WINDOW" addr="0x325C" space="SOC1" mask="0xFFFF" display_name="bottom_top_coords_awb_window" range="0x0000 0xFFFF" default="0x3C00">
			<bitfield  name="TOP" mask="0x00FF" display_name="0-7: top" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="BOTTOM" mask="0xFF00" display_name="8-15: bottom" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="RED_AWB_MEASUREMENT" addr="0x3260" space="SOC1" mask="0xFFFF" display_name="red_awb_measurement" range="0x0000 0x00FF" rw="RO"></reg>
		<reg  name="LUMA_AWB_MEASUREMENT" addr="0x3262" space="SOC1" mask="0xFFFF" display_name="luma_awb_measurement" range="0x0000 0x00FF" rw="RO"></reg>
		<reg  name="BLUE_AWB_MEASUREMENT" addr="0x3264" space="SOC1" mask="0xFFFF" display_name="blue_awb_measurement" range="0x0000 0x00FF" rw="RO"></reg>
		<reg  name="RESERVED_SOC1_3266" addr="0x3266" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="1D_APERTURE_PARAMETERS" addr="0x326A" space="SOC1" mask="0x3FFF" display_name="1d_aperture_parameters" range="0x0000 0x3FFF" default="0x1208">
			<bitfield  name="KNEE" mask="0x00FF" display_name="0-7: knee" range="0x0000 0x00FF"><detail>Threshold for aperture signal to lower noise</detail></bitfield>
			<bitfield  name="GAIN" mask="0x0700" display_name="8-10: gain" range="0x0000 0x0007"><detail>Gain for aperture signal</detail></bitfield>
			<bitfield  name="EXP" mask="0x3800" display_name="11-13: exp" range="0x0000 0x0007"><detail>Exponent for gain for aperture signal</detail></bitfield></reg>
		<reg  name="APERTURE_PARAMETERS" addr="0x326C" space="SOC1" mask="0x7FFF" display_name="aperture_parameters" range="0x0000 0x7FFF" default="0x1208">
			<bitfield  name="KNEE" mask="0x00FF" display_name="0-7: knee" range="0x0000 0x00FF"><detail>threshold for aperture signal to lower noise</detail></bitfield>
			<bitfield  name="GAIN" mask="0x0700" display_name="8-10: gain" range="0x0000 0x0007"><detail>gain for aperture signal</detail></bitfield>
			<bitfield  name="EXP" mask="0x3800" display_name="11-13: exp" range="0x0000 0x0007"><detail>exponent for gain for aperture signal</detail></bitfield>
			<bitfield  name="ABS" mask="0x4000" display_name="14: abs" range="0x0000 0x0001"><detail>forces aperture signal to have always positive sign</detail></bitfield></reg>
		<reg  name="FILTERS" addr="0x326E" space="SOC1" mask="0x00FF" display_name="filters" range="0x0000 0x00FF" default="0x0080">
			<bitfield  name="UV" mask="0x0007" display_name="0-2: uv" range="0x0000 0x0007"></bitfield>
			<bitfield  name="Y" mask="0x0018" display_name="3-4: y" range="0x0000 0x0003"><detail>00 - no filter &#10;01 - median 3 &#10;10 - median 5</detail></bitfield>
			<bitfield  name="ENABLE_Y_FILTER" mask="0x0020" display_name="5: enable_y_filter" range="0x0000 0x0001"></bitfield>
			<bitfield  name="THRESHOLD_SWITCH" mask="0x0040" display_name="6: threshold_switch" range="0x0000 0x0001"><detail>0: signals ANDed; 1: ORed</detail></bitfield>
			<bitfield  name="OFF_SWITCH" mask="0x0080" display_name="7: off_switch" range="0x0000 0x0001"><detail>B/W filter enable switch</detail></bitfield></reg>
		<reg  name="Y_FILTER_THRESH_R" addr="0x3270" space="SOC1" mask="0x0FFF" display_name="y_filter_thresh_r" range="0x0000 0x0FFF" default="0x07AA">
			<bitfield  name="VALUE" mask="0x001F" display_name="0-4: value" range="0x0000 0x001F"><detail>Works in 8 wide bit space.</detail></bitfield>
			<bitfield  name="ENABLE" mask="0x0020" display_name="5: enable" range="0x0000 0x0001"></bitfield>
			<bitfield  name="INVERT" mask="0x0040" display_name="6: invert" range="0x0000 0x0001"></bitfield>
			<bitfield  name="U_THRESH" mask="0x0F80" display_name="7-11: u_thresh" range="0x0000 0x001F"></bitfield></reg>
		<reg  name="Y_FILTER_THRESH_G" addr="0x3272" space="SOC1" mask="0x0FFF" display_name="y_filter_thresh_g" range="0x0000 0x0FFF" default="0x07E4">
			<bitfield  name="VALUE" mask="0x001F" display_name="0-4: value" range="0x0000 0x001F"><detail>Works in 8 wide bit space</detail></bitfield>
			<bitfield  name="ENABLE" mask="0x0020" display_name="5: enable" range="0x0000 0x0001"></bitfield>
			<bitfield  name="INVERT" mask="0x0040" display_name="6: invert" range="0x0000 0x0001"></bitfield>
			<bitfield  name="V_THRESH" mask="0x0F80" display_name="7-11: v_thresh" range="0x0000 0x001F"></bitfield></reg>
		<reg  name="Y_FILTER_THRESH_B" addr="0x3274" space="SOC1" mask="0x007F" display_name="y_filter_thresh_b" range="0x0000 0x007F" default="0x002A">
			<bitfield  name="VALUE" mask="0x001F" display_name="0-4: value" range="0x0000 0x001F"><detail>Works in 8 wide bit space.</detail></bitfield>
			<bitfield  name="ENABLE" mask="0x0020" display_name="5: enable" range="0x0000 0x0001"></bitfield>
			<bitfield  name="INVERT" mask="0x0040" display_name="6: invert" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="BLACK_LEVEL_2ND" addr="0x3276" space="SOC1" mask="0x03FF" display_name="black_level_2nd" range="0x0000 0x03FF"></reg>
		<reg  name="BLACK_LEVEL_1ST" addr="0x3278" space="SOC1" mask="0x03FF" display_name="black_level_1st" range="0x0000 0x03FF" default="0x002A"></reg>
		<reg  name="BLACK_LEVEL_1ST_RED" addr="0x327A" space="SOC1" mask="0x03FF" display_name="black_level_1st_red" default="0x002A"></reg>
		<reg  name="BLACK_LEVEL_1ST_GREEN1" addr="0x327C" space="SOC1" mask="0x03FF" display_name="black_level_1st_green1" default="0x002A"></reg>
		<reg  name="BLACK_LEVEL_1ST_GREEN2" addr="0x327E" space="SOC1" mask="0x03FF" display_name="black_level_1st_green2" default="0x002A"></reg>
		<reg  name="BLACK_LEVEL_1ST_BLUE" addr="0x3280" space="SOC1" mask="0x03FF" display_name="black_level_1st_blue" default="0x002A"></reg>
		<reg  name="THRESH_EDGE_DETECT" addr="0x328E" space="SOC1" mask="0x00FF" display_name="thresh_edge_detect" range="0x0000 0x00FF" default="0x0008"><detail>Thrshld for identifying pixel neighborhood as having an edge.</detail></reg>
		<reg  name="TEST_PATTERN" addr="0x3290" space="SOC1" mask="0x007F" display_name="test_pattern" range="0x0000 0x007F">
			<bitfield  name="TEST_MODE" mask="0x0007" display_name="0-2: test_mode" range="0x0000 0x0007"></bitfield>
			<bitfield  name="TEST_PATTERN_RUNNING_1" mask="0x0060" display_name="5-6: test_pattern_running_1"></bitfield></reg>
		<reg  name="TEST_PATTERN_R" addr="0x3292" space="SOC1" mask="0x03FF" display_name="test_pattern_r" range="0x0000 0x03FF" default="0x0100"><detail>Value for the red component on the flat field test pattern</detail></reg>
		<reg  name="TEST_PATTERN_G" addr="0x3294" space="SOC1" mask="0x03FF" display_name="test_pattern_g" range="0x0000 0x03FF" default="0x0100"><detail>Value for the green component on the flat field test pattern</detail></reg>
		<reg  name="TEST_PATTERN_B" addr="0x3296" space="SOC1" mask="0x03FF" display_name="test_pattern_b" range="0x0000 0x03FF" default="0x0100"><detail>Value for the blue component on the flat field test pattern</detail></reg>
		<reg  name="DIGITAL_GAIN_2" addr="0x329C" space="SOC1" mask="0x00FF" display_name="digital_gain_2" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="RESERVED_SOC1_329E" addr="0x329E" space="SOC1" confidential="Y" mask="0x0003" display_name="Reserved" range="0x0000 0x0003"></reg>
		<reg  name="FACTORY_TEST" addr="0x32A0" space="SOC1" mask="0xFFFF" display_name="factory_test" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SOC1_32A2" addr="0x32A2" space="SOC1" confidential="Y" mask="0x7FFF" display_name="Reserved" range="0x0000 0x7FFF" default="0x1640"></reg>
		<reg  name="RESERVED_SOC1_32A4" addr="0x32A4" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x7F80"></reg>
		<reg  name="COLOR_CORR_MATRIX_SCALE_14" addr="0x32C0" space="SOC1" mask="0x7FFF" display_name="color_corr_matrix_scale_14" range="0x0000 0x7FFF" default="0x2923"></reg>
		<reg  name="COLOR_CORR_MATRIX_SCALE_11" addr="0x32C2" space="SOC1" mask="0x0FFF" display_name="color_corr_matrix_scale_11" range="0x0000 0x0FFF" default="0x0524"></reg>
		<reg  name="COLOR_CORR_MATRIX_1_2" addr="0x32C4" space="SOC1" mask="0xFFFF" display_name="color_corr_matrix_1_2" range="0x0000 0xFFFF" default="0xBBC8">
			<bitfield  name="ELEMENT_1" mask="0x00FF" display_name="0-7: element_1" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="ELEMENT_2" mask="0xFF00" display_name="8-15: element_2" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="COLOR_CORR_MATRIX_3_4" addr="0x32C6" space="SOC1" mask="0xFFFF" display_name="color_corr_matrix_3_4" range="0x0000 0xFFFF" default="0xCA3A">
			<bitfield  name="ELEMENT_3" mask="0x00FF" display_name="0-7: element_3" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="ELEMENT_4" mask="0xFF00" display_name="8-15: element_4" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="COLOR_CORR_MATRIX_5_6" addr="0x32C8" space="SOC1" mask="0xFFFF" display_name="color_corr_matrix_5_6" range="0x0000 0xFFFF" default="0x3B85">
			<bitfield  name="ELEMENT_5" mask="0x00FF" display_name="0-7: element_5" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="ELEMENT_6" mask="0xFF00" display_name="8-15: element_6" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="COLOR_CORR_MATRIX_7_8" addr="0x32CA" space="SOC1" mask="0xFFFF" display_name="color_corr_matrix_7_8" range="0x0000 0xFFFF" default="0xF26F">
			<bitfield  name="ELEMENT_7" mask="0x00FF" display_name="0-7: element_7" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="ELEMENT_8" mask="0xFF00" display_name="8-15: element_8" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="COLOR_CORR_MATRIX_9" addr="0x32CC" space="SOC1" mask="0x3FFF" display_name="color_corr_matrix_9" range="0x0000 0x3FFF" default="0x3D9C">
			<bitfield  name="ELEMENT_9" mask="0x00FF" display_name="0-7: element_9" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="SIGNS" mask="0x3F00" display_name="8-13: signs" range="0x0000 0x003F"></bitfield></reg>
		<reg  name="DIGITAL_GAIN_1_RED" addr="0x32D4" space="SOC1" mask="0x03FF" display_name="digital_gain_1_red" range="0x0000 0x03FF" default="0x0080"><detail>Default setting corresponds to gain value of 1.</detail></reg>
		<reg  name="DIGITAL_GAIN_1_GREEN1" addr="0x32D6" space="SOC1" mask="0x03FF" display_name="digital_gain_1_green1" range="0x0000 0x03FF" default="0x0080"><detail>Default setting corresponds to gain value of 1.</detail></reg>
		<reg  name="DIGITAL_GAIN_1_GREEN2" addr="0x32D8" space="SOC1" mask="0x03FF" display_name="digital_gain_1_green2" range="0x0000 0x03FF" default="0x0080"><detail>Default setting corresponds to gain value of 1.</detail></reg>
		<reg  name="DIGITAL_GAIN_1_BLUE" addr="0x32DA" space="SOC1" mask="0x03FF" display_name="digital_gain_1_blue" range="0x0000 0x03FF" default="0x0080"><detail>Default setting corresponds to gain value of 1.</detail></reg>
		<reg  name="DIGITAL_GAIN_1_ALL_COLORS" addr="0x32DC" space="SOC1" mask="0x03FF" display_name="digital_gain_1_all_colors" range="0x0000 0x03FF" default="0x0080"><detail>Write 128 to set all gains [R0x32D4-R0x32DA] to 1. When read; this register returns the value of R0x32D6.</detail></reg>
		<reg  name="BOUNDS_FD_WINDOW_LEFT_WIDTH" addr="0x32F4" space="SOC1" mask="0xFFFF" display_name="bounds_fd_window_left_width" range="0x0000 0xFFFF" default="0x0050">
			<bitfield  name="WIDTH" mask="0x00FF" display_name="0-7: width" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="LEFT" mask="0xFF00" display_name="8-15: left" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="BOUNDS_FD_WINDOW_TOP_HEIGHT" addr="0x32F6" space="SOC1" mask="0xFFFF" display_name="bounds_fd_window_top_height" range="0x0000 0xFFFF" default="0x0088">
			<bitfield  name="HEIGHT" mask="0x003F" display_name="0-5: height" range="0x0000 0x003F"></bitfield>
			<bitfield  name="TOP" mask="0xFFC0" display_name="6-15: top" range="0x0000 0x03FF"></bitfield></reg>
		<reg  name="FD_MEASUREMENT_WINDOW_SIZE" addr="0x32F8" space="SOC1" mask="0xFFFF" display_name="fd_measurement_window_size" range="0x0000 0xFFFF" default="0x1400"></reg>
		<reg  name="AVERAGE_LUMINANCE_FD_WINDOW" addr="0x32FA" space="SOC1" mask="0x00FF" display_name="average_luminance_fd_window" range="0x0000 0x00FF" rw="RO"><detail>Average Luminance value in Window</detail></reg>
		<reg  name="BLANK_FRAMES" addr="0x332C" space="SOC1" mask="0x0001" display_name="blank_frames" range="0x0000 0x0001"></reg>
		<reg  name="OUTPUT_FORMAT_CONFIG" addr="0x332E" space="SOC1" mask="0x01FF" display_name="output_format_config" range="0x0000 0x01FF"><detail>Output format configuration</detail>
			<bitfield  name="SWAP_CHANNELS" mask="0x0001" display_name="0: swap_channels" range="0x0000 0x0001"><detail>swaps Cb Cr in YUV and R B in RGB</detail></bitfield>
			<bitfield  name="SWAP_CHROMINANCE_LUMA" mask="0x0002" display_name="1: swap_chrominance_luma" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_2" confidential="Y" mask="0x0004" display_name="2: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MONOCHROME" mask="0x0008" display_name="3: monochrome" range="0x0000 0x0001"><detail>Monochrome output.</detail></bitfield>
			<bitfield  name="CCIR656" mask="0x0010" display_name="4: ccir656" range="0x0000 0x0001"></bitfield>
			<bitfield  name="OUTPUT_MODE" mask="0x0020" display_name="5: output_mode" range="0x0000 0x0001"><detail>0: YUV; 1: RGB</detail></bitfield>
			<bitfield  name="RGB_FORMAT" mask="0x00C0" display_name="6-7: rgb_format" range="0x0000 0x0003"><detail>0: 565; 1: 555; 2: 444x; 3: x444</detail></bitfield>
			<bitfield  name="PROCESSED_BAYER" mask="0x0100" display_name="8: processed_bayer" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="OUTPUT_FORMAT_TEST" addr="0x3330" space="SOC1" mask="0x0FFF" display_name="output_format_test" range="0x0000 0x0FFF">
			<bitfield  name="CR" mask="0x0001" display_name="0: cr" range="0x0000 0x0001"><detail>1=disable Cr channel (R in RGB mode)</detail></bitfield>
			<bitfield  name="Y" mask="0x0002" display_name="1: y" range="0x0000 0x0001"><detail>1=disable Y channel (G in RGB mode)</detail></bitfield>
			<bitfield  name="CB" mask="0x0004" display_name="2: cb" range="0x0000 0x0001"><detail>1=disable Cb channel (B in RGB mode)</detail></bitfield>
			<bitfield  name="RAMP" mask="0x0038" display_name="3-5: ramp" range="0x0000 0x0007"><detail>00 - off &#10;01 - by column &#10;10 - by row &#10;11 - by frame</detail></bitfield>
			<bitfield  name="BYPASS_8_2" mask="0x0040" display_name="6: bypass_8_2" range="0x0000 0x0001"><detail>1=enable 8+2 bypass</detail></bitfield>
			<bitfield  name="FREEZE" mask="0x0080" display_name="7: freeze" range="0x0000 0x0001"><detail>1=freeze update of R0x332E and SOC size registers</detail></bitfield>
			<bitfield  name="USE_LC" mask="0x0100" display_name="8: use_lc" range="0x0000 0x0001"><detail>Bypass 8+2 after lens correction</detail></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_10" confidential="Y" mask="0x0400" display_name="10: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="OUTPUT_FORMAT_EN_RAMP" mask="0x0800" display_name="11: output_format_en_ramp"><detail>Enables output test ramp</detail></bitfield></reg>
		<reg  name="LINE_COUNT" addr="0x3332" space="SOC1" mask="0x0FFF" display_name="line_count" range="0x0000 0x0FFF" rw="RO"><detail>Line number inside frame</detail></reg>
		<reg  name="FRAME_COUNT" addr="0x3334" space="SOC1" mask="0xFFFF" display_name="frame_count" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SOC1_3336" addr="0x3336" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_3338" addr="0x3338" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_333A" addr="0x333A" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_333C" addr="0x333C" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_333E" addr="0x333E" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_3340" addr="0x3340" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_3342" addr="0x3342" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_3344" addr="0x3344" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_3346" addr="0x3346" space="SOC1" confidential="Y" mask="0x1FFF" display_name="Reserved" range="0x0000 0x1FFF" default="0x0202"></reg>
		<reg  name="SPECIAL_EFFECTS" addr="0x3348" space="SOC1" mask="0xFFFF" display_name="special_effects" range="0x0000 0xFFFF" default="0x6440">
			<bitfield  name="SELECTION" mask="0x0007" display_name="0-2: selection" range="0x0000 0x0007"><detail>0: disabled   &#10;1: mono;   &#10;2: sepia;   &#10;3: negative;   &#10;4: solarization   &#10;5: solarization w/ UV</detail></bitfield>
			<bitfield  name="DITHER_BITWIDTH" mask="0x0038" display_name="3-5: dither_bitwidth" range="0x0000 0x0007"><detail>Valid values 1-4 otherwise no dither</detail></bitfield>
			<bitfield  name="DITHER_LUMA" mask="0x0040" display_name="6: dither_luma" range="0x0000 0x0001"><detail>0 = dither in all color channels; 1 = luma only</detail></bitfield>
			<bitfield  name="SOLARIZATION_THRESH" mask="0xFF00" display_name="8-15: solarization_thresh" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="SEPIA_CONSTANTS" addr="0x334A" space="SOC1" mask="0xFFFF" display_name="sepia_constants" range="0x0000 0xFFFF" default="0xB023">
			<bitfield  name="CR" mask="0x00FF" display_name="0-7: cr" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="CB" mask="0xFF00" display_name="8-15: cb" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="RESERVED_SOC1_3350" addr="0x3350" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_3352" addr="0x3352" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_3354" addr="0x3354" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_3356" addr="0x3356" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_3358" addr="0x3358" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_335A" addr="0x335A" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_335C" addr="0x335C" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_335E" addr="0x335E" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_3360" addr="0x3360" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="RESERVED_SOC1_3362" addr="0x3362" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved" range="0x0000 0x0FFF"></reg>
		<reg  name="GAMMA_CURVE_KNEES_0_1" addr="0x3364" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_0_1" range="0x0000 0xFFFF" default="0x2700">
			<bitfield  name="KNEE_0" mask="0x00FF" display_name="0-7: knee_0" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_1" mask="0xFF00" display_name="8-15: knee_1" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_2_3" addr="0x3366" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_2_3" range="0x0000 0xFFFF" default="0x4936">
			<bitfield  name="KNEE_2" mask="0x00FF" display_name="0-7: knee_2" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_3" mask="0xFF00" display_name="8-15: knee_3" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_4_5" addr="0x3368" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_4_5" range="0x0000 0xFFFF" default="0x7864">
			<bitfield  name="KNEE_4" mask="0x00FF" display_name="0-7: knee_4" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_5" mask="0xFF00" display_name="8-15: knee_5" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_6_7" addr="0x336A" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_6_7" range="0x0000 0xFFFF" default="0x9789">
			<bitfield  name="KNEE_6" mask="0x00FF" display_name="0-7: knee_6" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_7" mask="0xFF00" display_name="8-15: knee_7" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_8_9" addr="0x336C" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_8_9" range="0x0000 0xFFFF" default="0xB0A4">
			<bitfield  name="KNEE_8" mask="0x00FF" display_name="0-7: knee_8" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_9" mask="0xFF00" display_name="8-15: knee_9" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_10_11" addr="0x336E" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_10_11" range="0x0000 0xFFFF" default="0xC5BB">
			<bitfield  name="KNEE_10" mask="0x00FF" display_name="0-7: knee_10" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_11" mask="0xFF00" display_name="8-15: knee_11" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_12_13" addr="0x3370" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_12_13" range="0x0000 0xFFFF" default="0xD7CE">
			<bitfield  name="KNEE_12" mask="0x00FF" display_name="0-7: knee_12" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_13" mask="0xFF00" display_name="8-15: knee_13" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_14_15" addr="0x3372" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_14_15" range="0x0000 0xFFFF" default="0xE8E0">
			<bitfield  name="KNEE_14" mask="0x00FF" display_name="0-7: knee_14" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_15" mask="0xFF00" display_name="8-15: knee_15" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEES_16_17" addr="0x3374" space="SOC1" mask="0xFFFF" display_name="gamma_curve_knees_16_17" range="0x0000 0xFFFF" default="0xF8F0">
			<bitfield  name="KNEE_16" mask="0x00FF" display_name="0-7: knee_16" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="KNEE_17" mask="0xFF00" display_name="8-15: knee_17" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="GAMMA_CURVE_KNEE_18" addr="0x3376" space="SOC1" mask="0x00FF" display_name="gamma_curve_knee_18" range="0x0000 0x00FF" default="0x00FF"></reg>
		<reg  name="RESERVED_SOC1_3378" addr="0x3378" space="SOC1" confidential="Y" mask="0x0003" display_name="Reserved"></reg>
		<reg  name="YUV_YCBCR_CONTROL" addr="0x337C" space="SOC1" mask="0x000F" display_name="yuv_ycbcr_control" range="0x0000 0x000F" default="0x0006">
			<bitfield  name="MULT_Y_UV" mask="0x0001" display_name="0: mult_y_uv" range="0x0000 0x0001"><detail>Clips Y values to 16-235; clips UV values to 16-240.</detail></bitfield>
			<bitfield  name="COEFF_CONTROL" mask="0x0002" display_name="1: coeff_control" range="0x0000 0x0001"><detail>1=YCbCr coefficients &#10;0=YUV coefficients</detail></bitfield>
			<bitfield  name="ADD_128" mask="0x0004" display_name="2: add_128" range="0x0000 0x0001"><detail>Adds 128 to U and V values</detail></bitfield>
			<bitfield  name="CLIP" mask="0x0008" display_name="3: clip" range="0x0000 0x0001"><detail>Clips Y values to 16-235  &#10;Clips UV values to 16-240</detail></bitfield></reg>
		<reg  name="Y_RGB_OFFSET" addr="0x337E" space="SOC1" mask="0xFFFF" display_name="y_rgb_offset" range="0x0000 0xFFFF">
			<bitfield  name="RGB_OFFSET" mask="0x00FF" display_name="0-7: rgb_offset" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y_OFFSET" mask="0xFF00" display_name="8-15: y_offset" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="RESERVED_SOC1_3384" addr="0x3384" space="SOC1" confidential="Y" mask="0x000F" display_name="Reserved" range="0x0000 0x000F"></reg>
		<reg  name="MCU_BOOT_MODE" addr="0x3386" space="SOC1" mask="0xFFFF" display_name="mcu_boot_mode" range="0x0000 0xFFFF" volatile="Y">
			<bitfield  name="RESET_MCU" mask="0x0001" display_name="0: reset_mcu" range="0x0000 0x0001"><detail>1=Put MCU into reset  &#10;0=Release reset to MCU</detail></bitfield>
			<bitfield  name="MEM_TEST_ENABLED" mask="0x0002" display_name="1: mem_test_enabled" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MEM_TEST_TYPE" mask="0x0004" display_name="2: mem_test_type" range="0x0000 0x0001"><detail>Factory memory test select &#10;1=test MCU SRAM &#10;0=test MCU R</detail></bitfield>
			<bitfield  name="FORCE_SAFE_MODE" mask="0x0008" display_name="3: force_safe_mode" range="0x0000 0x0001"><detail>Boot in safe mode (do not run drivers)</detail></bitfield>
			<bitfield  name="NO_TABLES" mask="0x0010" display_name="4: no_tables" range="0x0000 0x0001"><detail>Do not initialize driver tables</detail></bitfield>
			<bitfield  name="RESERVED_5_6" mask="0x0060" display_name="5-6: reserved_5_6" range="0x0000 0x0003"><detail>Reserved</detail></bitfield>
			<bitfield  name="DEBUG_INDICATOR" mask="0x0080" display_name="7: debug_indicator" range="0x0000 0x0001"></bitfield>
			<bitfield  name="STEP_NUMBER" mask="0x0F00" display_name="8-11: step_number" range="0x0000 0x000F" rw="RO"><detail>Step number in MCU initialization sequence</detail></bitfield>
			<bitfield  name="RESERVED_12" mask="0x1000" display_name="12: reserved_12" range="0x0000 0x0001" rw="RO"><detail>Reserved</detail></bitfield>
			<bitfield  name="WARM_RESTART" mask="0x2000" display_name="13: warm_restart" range="0x0000 0x0001" rw="RO"><detail>1=warm restart occurred</detail></bitfield>
			<bitfield  name="WATCHDOG_RESTART" mask="0x4000" display_name="14: watchdog_restart" range="0x0000 0x0001" rw="RO"><detail>1=watchdog restart occurred</detail></bitfield>
			<bitfield  name="BADOP_RESTART" mask="0x8000" display_name="15: badop_restart" range="0x0000 0x0001" rw="RO"><detail>1=Illegal opcode restart occurred</detail></bitfield></reg>
		<reg  name="MCU_ADDRESS" addr="0x338C" space="SOC1" mask="0xFFFF" display_name="mcu_address" range="0x0000 0xFFFF">
			<bitfield  name="DRIVER_VARIABLE" mask="0x00FF" display_name="0-7: driver_variable" range="0x0000 0x00FF"><detail>driver variable offset for logical access</detail></bitfield>
			<bitfield  name="DRIVER_ID" mask="0x1F00" display_name="8-12: driver_id" range="0x0000 0x001F"></bitfield>
			<bitfield  name="SELECT_LOGICAL_ACCESS" mask="0x6000" display_name="13-14: select_logical_access" range="0x0000 0x0003"></bitfield>
			<bitfield  name="ACCESS_8_BIT" mask="0x8000" display_name="15: access_8_bit" range="0x0000 0x0001"><detail>1=8-bit access; 0=16-bit</detail></bitfield></reg>
		<reg  name="MCU_DATA_0" addr="0x3390" space="SOC1" mask="0xFFFF" display_name="mcu_data_0" range="0x0000 0xFFFF" volatile="Y"><detail>can be used for single data or burst mode</detail></reg>
		<reg  name="MCU_DATA_1" addr="0x3392" space="SOC1" mask="0xFFFF" display_name="mcu_data_1" range="0x0000 0xFFFF"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
		<reg  name="MCU_DATA_2" addr="0x3394" space="SOC1" mask="0xFFFF" display_name="mcu_data_2" range="0x0000 0xFFFF"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
		<reg  name="MCU_DATA_3" addr="0x3396" space="SOC1" mask="0xFFFF" display_name="mcu_data_3" range="0x0000 0xFFFF"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
		<reg  name="MCU_DATA_4" addr="0x3398" space="SOC1" mask="0xFFFF" display_name="mcu_data_4" range="0x0000 0xFFFF"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
		<reg  name="MCU_DATA_5" addr="0x339A" space="SOC1" mask="0xFFFF" display_name="mcu_data_5" range="0x0000 0xFFFF"></reg>
		<reg  name="MCU_DATA_6" addr="0x339C" space="SOC1" mask="0xFFFF" display_name="mcu_data_6" range="0x0000 0xFFFF"></reg>
		<reg  name="MCU_DATA_7" addr="0x339E" space="SOC1" mask="0xFFFF" display_name="mcu_data_7" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SOC1_33CC" addr="0x33CC" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
		<reg  name="RESERVED_SOC1_33CE" addr="0x33CE" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
		<reg  name="RESERVED_SOC1_33D0" addr="0x33D0" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
		<reg  name="RESERVED_SOC1_33D2" addr="0x33D2" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
		<reg  name="RESERVED_SOC1_33E8" addr="0x33E8" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x4001"></reg>
		<reg  name="RESERVED_SOC1_33EA" addr="0x33EA" space="SOC1" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x07FF" rw="RO"></reg>
		<reg  name="RESERVED_SOC1_33EC" addr="0x33EC" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="RESERVED_SOC1_33EE" addr="0x33EE" space="SOC1" confidential="Y" mask="0x07FF" display_name="Reserved" range="0x0000 0x07FF" rw="RO"></reg>
		<reg  name="RESERVED_SOC1_33F4" addr="0x33F4" space="SOC1" confidential="Y" mask="0x03FF" display_name="Reserved" range="0x0000 0x03FF" default="0x011D"></reg>
		<reg  name="THRESH_NOISE_REDUCTION_RED" addr="0x33F6" space="SOC1" mask="0x00FF" display_name="thresh_noise_reduction_red" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="THRESH_NOISE_REDUCTION_GREEN" addr="0x33F8" space="SOC1" mask="0x00FF" display_name="thresh_noise_reduction_green" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="THRESH_NOISE_REDUCTION_BLUE" addr="0x33FA" space="SOC1" mask="0x00FF" display_name="thresh_noise_reduction_blue" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="THRESH_NOISE_REDUCTION_MIN_MAX" addr="0x33FC" space="SOC1" mask="0x00FF" display_name="thresh_noise_reduction_min_max" range="0x0000 0x00FF" default="0x00FF"></reg>
		<reg  name="MIPI_CONTROL" addr="0x3400" space="SOC2" mask="0x001F" display_name="mipi_control" range="0x0000 0x001F" default="0x000C">
			<bitfield  name="ENABLE_MIPI" mask="0x0001" display_name="0: enable_mipi" range="0x0000 0x0001"><detail>Asserted by host or MCU to enable the MIPI interface</detail></bitfield>
			<bitfield  name="RESET_MIPI" mask="0x0002" display_name="1: reset_mipi"><detail>Immediately reset MIPI interface</detail></bitfield>
			<bitfield  name="STANDBY_ENABLE" mask="0x0004" display_name="2: standby_enable"></bitfield>
			<bitfield  name="CONT_MIPI_CLOCK" mask="0x0008" display_name="3: cont_mipi_clock"></bitfield>
			<bitfield  name="UPDATE_SYNC_REG" mask="0x0010" display_name="4: update_sync_reg"></bitfield></reg>
		<reg  name="MIPI_STATUS" addr="0x3402" space="SOC2" mask="0x01FF" display_name="mipi_status" range="0x0000 0x01FF" default="0x0111" rw="RO">
			<bitfield  name="MIPI_STBY" mask="0x0001" display_name="0: mipi_stby"></bitfield>
			<bitfield  name="FRAME_TRUNCATED" mask="0x0002" display_name="1: frame_truncated"></bitfield>
			<bitfield  name="FRAME_SIZE_MISMATCH" mask="0x0004" display_name="2: frame_size_mismatch"></bitfield>
			<bitfield  name="LINE_SIZE_MISMATCH" mask="0x0008" display_name="3: line_size_mismatch"></bitfield>
			<bitfield  name="MIPI_IDLE" mask="0x0010" display_name="4: mipi_idle"></bitfield>
			<bitfield  name="MIPI_RDY_FOR_DATA" mask="0x0020" display_name="5: mipi_rdy_for_data"></bitfield>
			<bitfield  name="FIFO_OVERFLOW" mask="0x0040" display_name="6: fifo_overflow"></bitfield>
			<bitfield  name="FIFO_UNDERFLOW" mask="0x0080" display_name="7: fifo_underflow"></bitfield>
			<bitfield  name="FIFO_EMPTY" mask="0x0100" display_name="8: fifo_empty"><detail>Asserted when the FIFO memory is empty. Read only</detail></bitfield></reg>
		<reg  name="MIPI_DATA_TYPE" addr="0x3404" space="SOC2" mask="0x1F3F" display_name="mipi_data_type" range="0x0000 0x1F3F" default="0x002B">
			<bitfield  name="LP_DATA_TYPE" mask="0x003F" display_name="0-5: lp_data_type"></bitfield>
			<bitfield  name="CUSTOM_SP_DATA_TYPE" mask="0x0700" display_name="8-10: custom_sp_data_type"></bitfield>
			<bitfield  name="CUSTOM_SP_REQ" mask="0x0800" display_name="11: custom_sp_req"></bitfield>
			<bitfield  name="CUSTOM_SP_FRAME_SYNC" mask="0x1000" display_name="12: custom_sp_frame_sync"></bitfield></reg>
		<reg  name="MIPI_FRAME_LINE_COUNT" addr="0x3406" space="SOC2" mask="0xFFFF" display_name="mipi_frame_line_count" range="0x0000 0xFFFF" default="0x04B0">
			<bitfield  name="FLC" mask="0xFFFF" display_name="0-15: flc"></bitfield></reg>
		<reg  name="RESERVED_SOC2_3408" addr="0x3408" space="SOC2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x07D0"></reg>
		<reg  name="MIPI_FIFO_WATERMARK" addr="0x340A" space="SOC2" mask="0x33FF" display_name="mipi_fifo_watermark" range="0x0000 0x33FF" default="0x02EE">
			<bitfield  name="FIFO_WATERMARK" mask="0x03FF" display_name="0-9: fifo_watermark"></bitfield>
			<bitfield  name="FRAME_COUNT_INSERT_DISABLE" mask="0x1000" display_name="12: frame_count_insert_disable"></bitfield>
			<bitfield  name="FRAME_COUNT_RESET" mask="0x2000" display_name="13: frame_count_reset"></bitfield></reg>
		<reg  name="MIPI_CUSTOM_SHORT_PACKET_A" addr="0x340C" space="SOC2" mask="0xFFFF" display_name="mipi_custom_short_packet_a" range="0x0000 0xFFFF"><detail>Value to insert in the WC field of a custom short packet</detail></reg>
		<reg  name="MIPI_TEST" addr="0x340E" space="SOC2" mask="0x171F" display_name="mipi_test" range="0x0000 0x171F">
			<bitfield  name="TEST_MODE" mask="0x000F" display_name="0-3: test_mode"></bitfield>
			<bitfield  name="TEST_EN" mask="0x0010" display_name="4: test_en"></bitfield>
			<bitfield  name="BIST_EN" mask="0x0100" display_name="8: bist_en"><detail>Trigger to start the BIST sequence for the FIFO memory</detail></bitfield>
			<bitfield  name="BIST_END" mask="0x0200" display_name="9: bist_end"></bitfield>
			<bitfield  name="BIST_PASS" mask="0x0400" display_name="10: bist_pass"></bitfield>
			<bitfield  name="IO_TST" mask="0x1000" display_name="12: io_tst"><detail>Forces the MIPI IO lanes to go tristate for test purposes</detail></bitfield></reg>
		<reg  name="MIPI_PRE_HS_TX" addr="0x3410" space="SOC2" mask="0x0F0F" display_name="mipi_pre_hs_tx" range="0x0000 0x0F0F" default="0x0B02">
			<bitfield  name="T_HS_PREPARE" mask="0x000F" display_name="0-3: t_hs_prepare"></bitfield>
			<bitfield  name="T_HS_ZERO" mask="0x0F00" display_name="8-11: t_hs_zero"></bitfield></reg>
		<reg  name="MIPI_POST_HS_TX" addr="0x3412" space="SOC2" mask="0x3F0F" display_name="mipi_post_hs_tx" range="0x0000 0x3F0F" default="0x0A05">
			<bitfield  name="T_HS_TRAIL" mask="0x000F" display_name="0-3: t_hs_trail"></bitfield>
			<bitfield  name="T_HS_EXIT" mask="0x3F00" display_name="8-13: t_hs_exit"><detail>Time to drive LP-11 after HS burst</detail></bitfield></reg>
		<reg  name="MIPI_CLOCK_OVERLAP" addr="0x3414" space="SOC2" mask="0x3F3F" display_name="mipi_clock_overlap" range="0x0000 0x3F3F" default="0x0A0A">
			<bitfield  name="T_CLK_PRE" mask="0x003F" display_name="0-5: t_clk_pre"></bitfield>
			<bitfield  name="T_CLK_POST" mask="0x3F00" display_name="8-13: t_clk_post"></bitfield></reg>
		<reg  name="CLOCK_TIMING" addr="0x3416" space="SOC2" mask="0x0F3F" display_name="clock_timing" range="0x0000 0x0F3F" default="0x060C">
			<bitfield  name="T_CLK_ZERO" mask="0x003F" display_name="0-5: t_clk_zero"></bitfield>
			<bitfield  name="T_CLK_TRAIL" mask="0x0F00" display_name="8-11: t_clk_trail"></bitfield></reg>
		<reg  name="MISC_TIMING" addr="0x3418" space="SOC2" mask="0x003F" display_name="misc_timing" range="0x0000 0x003F" default="0x0008">
			<bitfield  name="T_LPX" mask="0x003F" display_name="0-5: t_lpx"><detail>Length of any low power state period</detail></bitfield></reg>
		<reg  name="RESERVED_SOC2_341A" addr="0x341A" space="SOC2" confidential="Y" mask="0x7F7F" display_name="Reserved" range="0x0000 0x7F7F" default="0x0850"></reg>
		<reg  name="PLL_DIVIDERS1" addr="0x341C" space="SOC2" mask="0x3FFF" display_name="pll_dividers1" range="0x0000 0x3FFF" default="0x0150">
			<bitfield  name="PLL_M_DIV" mask="0x00FF" display_name="0-7: pll_m_div"><detail>PLL m-divider value</detail></bitfield>
			<bitfield  name="PLL_N_DIV" mask="0x3F00" display_name="8-13: pll_n_div"></bitfield></reg>
		<reg  name="PLL_CLK_IN_CONTROL" addr="0x341E" space="SOC2" mask="0xFF1F" display_name="pll_clk_in_control" range="0x0000 0xFF1F" default="0x8F0B">
			<bitfield  name="PLL_BYPASS" mask="0x0001" display_name="0: pll_bypass"><detail>Asserted to bypass the PLL (for test and low power modes)</detail></bitfield>
			<bitfield  name="PLL_PD" mask="0x0002" display_name="1: pll_pd"><detail>PLL power down</detail></bitfield>
			<bitfield  name="PHY_TEST" mask="0x0004" display_name="2: phy_test"></bitfield>
			<bitfield  name="HYST_EN" mask="0x0008" display_name="3: hyst_en"><detail>Asserted to enable hysteresis on the clock pin</detail></bitfield>
			<bitfield  name="IP_PD" mask="0x0010" display_name="4: ip_pd"><detail>Asserted to disable the clock input receiver</detail></bitfield>
			<bitfield  name="PLL_DIV8_EN" mask="0x0F00" display_name="8-11: pll_div8_en"></bitfield>
			<bitfield  name="PLL_PFD" mask="0xF000" display_name="12-15: pll_pfd"><detail>PLL phase detector gain</detail></bitfield></reg>
		<reg  name="BOUNDS_FIRST_AF_WIND_TOP_LEFT" addr="0x3480" space="SOC2" mask="0xFFFF" display_name="bounds_first_af_wind_top_left" range="0x0000 0xFFFF" default="0x0F14">
			<bitfield  name="LEFT" mask="0x00FF" display_name="0-7: left" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="TOP" mask="0xFF00" display_name="8-15: top" range="0x0000 0x00FF"><detail>Top window boundary</detail></bitfield></reg>
		<reg  name="BOUNDS_AF_WIND_HEIGHT_WIDTH" addr="0x3482" space="SOC2" mask="0xFFFF" display_name="bounds_af_wind_height_width" range="0x0000 0xFFFF" default="0x1E28">
			<bitfield  name="WIDTH" mask="0x00FF" display_name="0-7: width" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="HEIGHT" mask="0xFF00" display_name="8-15: height" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="AF_MEAS_WIN_SIZE" addr="0x3484" space="SOC2" mask="0xFFFF" display_name="af_meas_win_size" range="0x0000 0xFFFF" default="0x12C0"></reg>
		<reg  name="AVG_LUMINANCE_W11_W12" addr="0x3486" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w11_w12" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W11" mask="0x00FF" display_name="0-7: y_w11" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W12" mask="0xFF00" display_name="8-15: y_w12" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W13_W14" addr="0x3488" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w13_w14" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W13" mask="0x00FF" display_name="0-7: y_w13" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W14" mask="0xFF00" display_name="8-15: y_w14" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W21_W22" addr="0x348A" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w21_w22" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W21" mask="0x00FF" display_name="0-7: y_w21" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W22" mask="0xFF00" display_name="8-15: y_w22" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W23_W24" addr="0x348C" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w23_w24" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W23" mask="0x00FF" display_name="0-7: y_w23" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W24" mask="0xFF00" display_name="8-15: y_w24" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W31_W32" addr="0x348E" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w31_w32" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W31" mask="0x00FF" display_name="0-7: y_w31" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W32" mask="0xFF00" display_name="8-15: y_w32" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W33_W34" addr="0x3490" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w33_w34" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W33" mask="0x00FF" display_name="0-7: y_w33" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W34" mask="0xFF00" display_name="8-15: y_w34" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W41_W42" addr="0x3492" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w41_w42" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W41" mask="0x00FF" display_name="0-7: y_w41" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W42" mask="0xFF00" display_name="8-15: y_w42" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_W43_W44" addr="0x3494" space="SOC2" mask="0xFFFF" display_name="avg_luminance_w43_w44" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="Y_W43" mask="0x00FF" display_name="0-7: y_w43" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="Y_W44" mask="0xFF00" display_name="8-15: y_w44" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AF_FILTER_1" addr="0x3496" space="SOC2" mask="0xFFFF" display_name="af_filter_1" range="0x0000 0xFFFF" default="0x0028">
			<bitfield  name="C1" mask="0x000F" display_name="0-3: c1" range="0x0000 0x000F"></bitfield>
			<bitfield  name="C2" mask="0x00F0" display_name="4-7: c2" range="0x0000 0x000F"></bitfield>
			<bitfield  name="C3" mask="0x0F00" display_name="8-11: c3" range="0x0000 0x000F"></bitfield>
			<bitfield  name="C4" mask="0xF000" display_name="12-15: c4" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="AF_FILTER_1_PARAMETERS" addr="0x3498" space="SOC2" mask="0xFFFF" display_name="af_filter_1_parameters" range="0x0000 0xFFFF" default="0xC0B0">
			<bitfield  name="SCALE_FACTOR" mask="0x000F" display_name="0-3: scale_factor" range="0x0000 0x000F"></bitfield>
			<bitfield  name="ODD_EVEN_FILTER_SIZE" mask="0x0010" display_name="4: odd_even_filter_size" range="0x0000 0x0001"><detail>1=odd length (9 taps);  &#10;0=even length (8 taps, C0 ignored)</detail></bitfield>
			<bitfield  name="SYMMETRIC" mask="0x0020" display_name="5: symmetric" range="0x0000 0x0001"><detail>0: anti-symmetric; 1: symmetric</detail></bitfield>
			<bitfield  name="C0_SIGN" mask="0x0040" display_name="6: c0_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C1_SIGN" mask="0x0080" display_name="7: c1_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C2_SIGN" mask="0x0100" display_name="8: c2_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C3_SIGN" mask="0x0200" display_name="9: c3_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C4_SIGN" mask="0x0400" display_name="10: c4_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C0_COEFF" mask="0xF000" display_name="12-15: c0_coeff" range="0x0000 0x000F"><detail>for the center tap in odd-sized filter</detail></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W11_W12" addr="0x349A" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w11_w12" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W11" mask="0x00FF" display_name="0-7: w11" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W12" mask="0xFF00" display_name="8-15: w12" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W13_W14" addr="0x349C" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w13_w14" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W13" mask="0x00FF" display_name="0-7: w13" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W14" mask="0xFF00" display_name="8-15: w14" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W21_W22" addr="0x349E" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w21_w22" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W21" mask="0x00FF" display_name="0-7: w21" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W22" mask="0xFF00" display_name="8-15: w22" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W23_W24" addr="0x34A0" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w23_w24" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W23" mask="0x00FF" display_name="0-7: w23" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W24" mask="0xFF00" display_name="8-15: w24" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W31_W32" addr="0x34A2" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w31_w32" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W31" mask="0x00FF" display_name="0-7: w31" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W32" mask="0xFF00" display_name="8-15: w32" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W33_W34" addr="0x34A4" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w33_w34" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W33" mask="0x00FF" display_name="0-7: w33" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W34" mask="0xFF00" display_name="8-15: w34" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W41_W42" addr="0x34A6" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w41_w42" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W41" mask="0x00FF" display_name="0-7: w41" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W42" mask="0xFF00" display_name="8-15: w42" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_1_W43_W44" addr="0x34A8" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_1_w43_w44" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W43" mask="0x00FF" display_name="0-7: w43" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W44" mask="0xFF00" display_name="8-15: w44" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AF_FILTER_2" addr="0x34AA" space="SOC2" mask="0xFFFF" display_name="af_filter_2" range="0x0000 0xFFFF" default="0x2080">
			<bitfield  name="C1" mask="0x000F" display_name="0-3: c1" range="0x0000 0x000F"></bitfield>
			<bitfield  name="C2" mask="0x00F0" display_name="4-7: c2" range="0x0000 0x000F"></bitfield>
			<bitfield  name="C3" mask="0x0F00" display_name="8-11: c3" range="0x0000 0x000F"></bitfield>
			<bitfield  name="C4" mask="0xF000" display_name="12-15: c4" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="AF_FILTER_2_PARAMETERS" addr="0x34AC" space="SOC2" mask="0xFFFF" display_name="af_filter_2_parameters" range="0x0000 0xFFFF" default="0xC130">
			<bitfield  name="SCALE_FACTOR" mask="0x000F" display_name="0-3: scale_factor" range="0x0000 0x000F"></bitfield>
			<bitfield  name="ODD_EVEN_FILTER_SIZE" mask="0x0010" display_name="4: odd_even_filter_size" range="0x0000 0x0001"><detail>0: even length; 1: odd length</detail></bitfield>
			<bitfield  name="SYMMETRIC" mask="0x0020" display_name="5: symmetric" range="0x0000 0x0001"><detail>0: anti-symmetric; 1: symmetric</detail></bitfield>
			<bitfield  name="C0_SIGN" mask="0x0040" display_name="6: c0_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C1_SIGN" mask="0x0080" display_name="7: c1_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C2_SIGN" mask="0x0100" display_name="8: c2_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C3_SIGN" mask="0x0200" display_name="9: c3_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C4_SIGN" mask="0x0400" display_name="10: c4_sign" range="0x0000 0x0001"><detail>1=negative 0=positive</detail></bitfield>
			<bitfield  name="C0_COEFF" mask="0xF000" display_name="12-15: c0_coeff" range="0x0000 0x000F"><detail>for the center tap in odd-sized filter</detail></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W11_W12" addr="0x34AE" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w11_w12" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W11" mask="0x00FF" display_name="0-7: w11" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W12" mask="0xFF00" display_name="8-15: w12" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W13_W14" addr="0x34B0" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w13_w14" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W13" mask="0x00FF" display_name="0-7: w13" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W14" mask="0xFF00" display_name="8-15: w14" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W21_W22" addr="0x34B2" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w21_w22" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W21" mask="0x00FF" display_name="0-7: w21" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W22" mask="0xFF00" display_name="8-15: w22" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W23_W24" addr="0x34B4" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w23_w24" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W23" mask="0x00FF" display_name="0-7: w23" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W24" mask="0xFF00" display_name="8-15: w24" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W31_W32" addr="0x34B6" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w31_w32" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W31" mask="0x00FF" display_name="0-7: w31" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W32" mask="0xFF00" display_name="8-15: w32" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W33_W34" addr="0x34B8" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w33_w34" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W33" mask="0x00FF" display_name="0-7: w33" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W34" mask="0xFF00" display_name="8-15: w34" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W41_W42" addr="0x34BA" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w41_w42" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W41" mask="0x00FF" display_name="0-7: w41" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W42" mask="0xFF00" display_name="8-15: w42" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_SHARPNESS_2_W43_W44" addr="0x34BC" space="SOC2" mask="0xFFFF" display_name="avg_sharpness_2_w43_w44" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W43" mask="0x00FF" display_name="0-7: w43" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W44" mask="0xFF00" display_name="8-15: w44" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="RESERVED_SOC2_34BE" addr="0x34BE" space="SOC2" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" rw="RO"></reg>
		<reg  name="LENS_CORRECTION_CONTROL" addr="0x34CE" space="SOC2" mask="0xAFFE" display_name="lens_correction_control" range="0x0000 0xAFFE" default="0x0160"><detail>This register controls behavior of lens correction.</detail>
			<bitfield  name="X_DOUBLED" mask="0x0002" display_name="1: x_doubled" range="0x0000 0x0001"></bitfield>
			<bitfield  name="Y_DOUBLED" mask="0x0004" display_name="2: y_doubled" range="0x0000 0x0001"></bitfield>
			<bitfield  name="DIVISOR_DERIV_1_X" mask="0x0038" display_name="3-5: divisor_deriv_1_x" range="0x0000 0x0007"><detail>0:/1 1:/2 2:/4 7-/128.</detail></bitfield>
			<bitfield  name="DIVISOR_DERIV_1_Y" mask="0x01C0" display_name="6-8: divisor_deriv_1_y" range="0x0000 0x0007"><detail>0:/1 1:/2 2:/4 7:/128</detail></bitfield>
			<bitfield  name="SHIFT_COL" mask="0x0200" display_name="9: shift_col" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SHIFT_ROW" mask="0x0400" display_name="10: shift_row" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BIT_11" confidential="Y" mask="0x0800" display_name="11: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="CORNER_2XFACTOR" mask="0x2000" display_name="13: corner_2xfactor" range="0x0000 0x0001"><detail>2x factor to boost/deboost corner correction in the LC</detail></bitfield>
			<bitfield  name="CORNER_4XFACTOR" mask="0x8000" display_name="15: corner_4xfactor" range="0x0000 0x0001"><detail>4x factor to boost/deboost corner correction in the LC</detail></bitfield></reg>
		<reg  name="ZONE_BOUNDS_X1_X2" addr="0x34D0" space="SOC2" mask="0xFFFF" display_name="zone_bounds_x1_x2" range="0x0000 0xFFFF" default="0x6432"><detail>Boundaries for zone 1 and 2.</detail>
			<bitfield  name="X2" mask="0x00FF" display_name="0-7: x2" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="X1" mask="0xFF00" display_name="8-15: x1" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="ZONE_BOUNDS_X0_X3" addr="0x34D2" space="SOC2" mask="0xFFFF" display_name="zone_bounds_x0_x3" range="0x0000 0xFFFF" default="0x3296"><detail>Boundaries for zone 3 and 0.</detail>
			<bitfield  name="X0" mask="0x00FF" display_name="0-7: x0" range="0x0000 0x00FF"><detail>Zone 0 boundary [/4]. X direction</detail></bitfield>
			<bitfield  name="X3" mask="0xFF00" display_name="8-15: x3" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="ZONE_BOUNDS_X4_X5" addr="0x34D4" space="SOC2" mask="0xFFFF" display_name="zone_bounds_x4_x5" range="0x0000 0xFFFF" default="0x9664"><detail>Boundaries for zone 4 and 5.</detail>
			<bitfield  name="X4" mask="0x00FF" display_name="0-7: x4" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="X5" mask="0xFF00" display_name="8-15: x5" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="ZONE_BOUNDS_Y1_Y2" addr="0x34D6" space="SOC2" mask="0xFFFF" display_name="zone_bounds_y1_y2" range="0x0000 0xFFFF" default="0x5028"><detail>Boundaries for zone 1 and 2.</detail>
			<bitfield  name="Y2" mask="0x00FF" display_name="0-7: y2" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y1" mask="0xFF00" display_name="8-15: y1" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="ZONE_BOUNDS_Y0_Y3" addr="0x34D8" space="SOC2" mask="0xFFFF" display_name="zone_bounds_y0_y3" range="0x0000 0xFFFF" default="0x2878"><detail>Boundaries for zone 0 and 3.</detail>
			<bitfield  name="Y0" mask="0x00FF" display_name="0-7: y0" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y3" mask="0xFF00" display_name="8-15: y3" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="ZONE_BOUNDS_Y4_Y5" addr="0x34DA" space="SOC2" mask="0xFFFF" display_name="zone_bounds_y4_y5" range="0x0000 0xFFFF" default="0x7850"><detail>Boundaries for zone 4 and 5.</detail>
			<bitfield  name="Y4" mask="0x00FF" display_name="0-7: y4" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y5" mask="0xFF00" display_name="8-15: y5" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="CENTER_OFFSET" addr="0x34DC" space="SOC2" mask="0xFFFF" display_name="center_offset" range="0x0000 0xFFFF">
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="FX_RED" addr="0x34DE" space="SOC2" mask="0x0FFF" display_name="fx_red" range="0x0000 0x0FFF" default="0x015E"></reg>
		<reg  name="FX_GREEN" addr="0x34E0" space="SOC2" mask="0x0FFF" display_name="fx_green" range="0x0000 0x0FFF" default="0x0143"></reg>
		<reg  name="FX_GREEN2" addr="0x34E2" space="SOC2" mask="0x0FFF" display_name="fx_green2" range="0x0000 0x0FFF" default="0x0143"></reg>
		<reg  name="FX_BLUE" addr="0x34E4" space="SOC2" mask="0x0FFF" display_name="fx_blue" range="0x0000 0x0FFF" default="0x0127"></reg>
		<reg  name="FY_RED" addr="0x34E6" space="SOC2" mask="0x0FFF" display_name="fy_red" range="0x0000 0x0FFF" default="0x012C"></reg>
		<reg  name="FY_GREEN" addr="0x34E8" space="SOC2" mask="0x0FFF" display_name="fy_green" range="0x0000 0x0FFF" default="0x0103"></reg>
		<reg  name="FY_GREEN2" addr="0x34EA" space="SOC2" mask="0x0FFF" display_name="fy_green2" range="0x0000 0x0FFF" default="0x0103"></reg>
		<reg  name="FY_BLUE" addr="0x34EC" space="SOC2" mask="0x0FFF" display_name="fy_blue" range="0x0000 0x0FFF" default="0x00FD"></reg>
		<reg  name="DF_DX_RED" addr="0x34EE" space="SOC2" mask="0x0FFF" display_name="df_dx_red" range="0x0000 0x0FFF" default="0x0CEF" datatype="signed"></reg>
		<reg  name="DF_DX_GREEN" addr="0x34F0" space="SOC2" mask="0x0FFF" display_name="df_dx_green" range="0x0000 0x0FFF" default="0x0D38" datatype="signed"></reg>
		<reg  name="DF_DX_GREEN2" addr="0x34F2" space="SOC2" mask="0x0FFF" display_name="df_dx_green2" range="0x0000 0x0FFF" default="0x0D38" datatype="signed"></reg>
		<reg  name="DF_DX_BLUE" addr="0x34F4" space="SOC2" mask="0x0FFF" display_name="df_dx_blue" range="0x0000 0x0FFF" default="0x0D92" datatype="signed"></reg>
		<reg  name="DF_DY_RED" addr="0x34F6" space="SOC2" mask="0x0FFF" display_name="df_dy_red" range="0x0000 0x0FFF" default="0x0C18" datatype="signed"></reg>
		<reg  name="DF_DY_GREEN" addr="0x34F8" space="SOC2" mask="0x0FFF" display_name="df_dy_green" range="0x0000 0xFFFF" default="0x0CF1" datatype="signed"></reg>
		<reg  name="DF_DY_GREEN2" addr="0x34FA" space="SOC2" mask="0x0FFF" display_name="df_dy_green2" range="0x0000 0x0FFF" default="0x0CF1" datatype="signed"></reg>
		<reg  name="DF_DY_BLUE" addr="0x34FC" space="SOC2" mask="0x0FFF" display_name="df_dy_blue" range="0x0000 0x0FFF" default="0x0D05" datatype="signed"></reg>
		<reg  name="RESERVED_SOC2_34FE" addr="0x34FE" space="SOC2" confidential="Y" mask="0x0001" display_name="Reserved" range="0x0000 0x0001"></reg>
		<reg  name="SECOND_DERIV_ZONE_0_RED" addr="0x3500" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_0_red" range="0x0000 0xFFFF" default="0x0B03"><detail>Second derivative for red color in zone 0.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_0_GREEN" addr="0x3502" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_0_green" range="0x0000 0xFFFF"><detail>Second derivative for green color in zone 0.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_0_GREEN2" addr="0x3504" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_0_green2" range="0x0000 0xFFFF"><detail>Second derivative for green2 color in zone 0.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_0_BLUE" addr="0x3506" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_0_blue" range="0x0000 0xFFFF" default="0x0100"><detail>Second derivative for blue color in zone 0.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_1_RED" addr="0x3508" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_1_red" range="0x0000 0xFFFF" default="0x2534"><detail>Second derivative for red color in zone 1.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_1_GREEN" addr="0x350A" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_1_green" range="0x0000 0xFFFF" default="0x1C33"><detail>Second derivative for green color in zone 1.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_1_GREEN2" addr="0x350C" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_1_green2" range="0x0000 0xFFFF" default="0x1C33"><detail>Second derivative for green2 color in zone1.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_1_BLUE" addr="0x350E" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_1_blue" range="0x0000 0xFFFF" default="0x1A2E"><detail>Second derivative for blue color in zone 1.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_2_RED" addr="0x3510" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_2_red" range="0x0000 0xFFFF" default="0x2A3A"><detail>Second derivative for red color in zone 2.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_2_GREEN" addr="0x3512" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_2_green" range="0x0000 0xFFFF" default="0x252D"><detail>Second derivative for green color in zone 2.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_2_GREEN2" addr="0x3514" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_2_green2" range="0x0000 0xFFFF" default="0x252D"><detail>Second derivative for green2 color in zone 2.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_2_BLUE" addr="0x3516" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_2_blue" range="0x0000 0xFFFF" default="0x2823"><detail>Second derivative for blue color in zone 2.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_3_RED" addr="0x3518" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_3_red" range="0x0000 0xFFFF" default="0x0F14"><detail>Second derivative for red color in zone 3.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_3_GREEN" addr="0x351A" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_3_green" range="0x0000 0xFFFF" default="0x0D20"><detail>Second derivative for green color in zone 3.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_3_GREEN2" addr="0x351C" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_3_green2" range="0x0000 0xFFFF" default="0x0D20"><detail>Second derivative for green2 color in zone 3.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_3_BLUE" addr="0x351E" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_3_blue" range="0x0000 0xFFFF" default="0x0421"><detail>Second derivative for blue color in zone 3.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_4_RED" addr="0x3520" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_4_red" range="0x0000 0xFFFF" default="0x0D2A"><detail>Second derivative for red color in zone 4.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_4_GREEN" addr="0x3522" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_4_green" range="0x0000 0xFFFF" default="0x1017"><detail>Second derivative for green color in zone 4.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_4_GREEN2" addr="0x3524" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_4_green2" range="0x0000 0xFFFF" default="0x1017"><detail>Second derivative for green2 color in zone 4</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_4_BLUE" addr="0x3526" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_4_blue" range="0x0000 0xFFFF" default="0x1617"><detail>Second derivative for blue color in zone 4.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_5_RED" addr="0x3528" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_5_red" range="0x0000 0xFFFF" default="0x1642"><detail>Second derivative for red color in zone 5.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x0042" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_5_GREEN" addr="0x352A" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_5_green" range="0x0000 0xFFFF" default="0x1448"><detail>Second derivative for green color in zone 5.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_5_GREEN2" addr="0x352C" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_5_green2" range="0x0000 0xFFFF" default="0x1448"><detail>Second derivative for green2 color in zone 5.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_5_BLUE" addr="0x352E" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_5_blue" range="0x0000 0xFFFF" default="0x0F4E"><detail>Second derivative for blue color in zone 5.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_6_RED" addr="0x3530" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_6_red" range="0x0000 0xFFFF" default="0x1F27"><detail>Second derivative for red color in zone 6.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_6_GREEN" addr="0x3532" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_6_green" range="0x0000 0xFFFF" default="0x1A12"><detail>Second derivative for green color in zone 6.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_6_GREEN2" addr="0x3534" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_6_green2" range="0x0000 0xFFFF" default="0x1A12"><detail>Second derivative for green2 color in zone 6.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"><detail>d2F/dx2 for zone 6 green2 color</detail></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_6_BLUE" addr="0x3536" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_6_blue" range="0x0000 0xFFFF" default="0x1E16"><detail>Second derivative for blue color in zone 6.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_7_RED" addr="0x3538" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_7_red" range="0x0000 0xFFFF" default="0x16C7"><detail>Second derivative for red color in zone 7.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_7_GREEN" addr="0x353A" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_7_green" range="0x0000 0xFFFF" default="0x31C5"><detail>Second derivative for green color in zone 7.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_7_GREEN2" addr="0x353C" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_7_green2" range="0x0000 0xFFFF" default="0x31C5"><detail>Second derivative for green2 color in zone 7.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="SECOND_DERIV_ZONE_7_BLUE" addr="0x353E" space="SOC2" mask="0xFFFF" display_name="second_deriv_zone_7_blue" range="0x0000 0xFFFF" default="0x2AB6"><detail>Second derivative for blue color in zone 7.</detail>
			<bitfield  name="X" mask="0x00FF" display_name="0-7: x" range="0x0000 0x00FF" datatype="signed"></bitfield>
			<bitfield  name="Y" mask="0xFF00" display_name="8-15: y" range="0x0000 0x00FF" datatype="signed"></bitfield></reg>
		<reg  name="X2_FACTORS" addr="0x3540" space="SOC2" mask="0xFFFF" display_name="x2_factors" range="0x0000 0xFFFF"><detail>Each bit doubles 2nd deriv. values or corresponding zone.</detail>
			<bitfield  name="X_ZONES" mask="0x00FF" display_name="0-7: x_zones" range="0x0000 0x00FF"><detail>If 1 value of the value of d2F/dx2 is multiplied by 2</detail></bitfield>
			<bitfield  name="Y_ZONES" mask="0xFF00" display_name="8-15: y_zones" range="0x0000 0x00FF"><detail>If 1 value of the value of d2F/dy2 is multiplied by 2</detail></bitfield></reg>
		<reg  name="GLOBAL_OFFSET_FXY_FUNCTION" addr="0x3542" space="SOC2" mask="0x00FF" display_name="global_offset_fxy_function" range="0x0000 0x00FF" default="0x0002" datatype="signed"></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_R_TR" addr="0x3544" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_r_tr" range="0x0000 0xFFFF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G1_TR" addr="0x3546" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g1_tr" range="0x0000 0xFFFF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G2_TR" addr="0x3548" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g2_tr" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_B_TR" addr="0x354A" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_b_tr" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_R_TL" addr="0x354C" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_r_tl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G1_TL" addr="0x354E" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g1_tl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G2_TL" addr="0x3550" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g2_tl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_B_TL" addr="0x3552" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_b_tl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_R_BR" addr="0x3554" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_r_br" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G1_BR" addr="0x3556" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g1_br" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G2_BR" addr="0x3558" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g2_br" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_B_BR" addr="0x355A" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_b_br" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_R_BL" addr="0x355C" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_r_bl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G1_BL" addr="0x355E" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g1_bl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_G2_BL" addr="0x3560" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_g2_bl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="K_FACTOR_IN_K_FX_FY_B_BL" addr="0x3562" space="SOC2" mask="0x07FF" display_name="k_factor_in_k_fx_fy_b_bl" range="0x0000 0x07FF" default="0x018E" datatype="signmag">
			<bitfield  name="ABS_VALUE" mask="0x03FF" display_name="0-9: abs_value" range="0x0000 0x03FF"></bitfield>
			<bitfield  name="KFACTOR_SIGN" mask="0x0400" display_name="10: kfactor_sign" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="BOUNDS_1ST_AE_MEAS_WIN_TOPLEFT" addr="0x3580" space="SOC2" mask="0xFFFF" display_name="bounds_1st_ae_meas_win_topleft" range="0x0000 0xFFFF">
			<bitfield  name="LEFT" mask="0x00FF" display_name="0-7: left" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="TOP" mask="0xFF00" display_name="8-15: top" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="BOUNDS_1ST_AE_MEAS_WIN_HEIGHTWIDTH" addr="0x3582" space="SOC2" mask="0xFFFF" display_name="bounds_1st_ae_meas_win_heightwidth" range="0x0000 0xFFFF" default="0x3C50">
			<bitfield  name="WIDTH" mask="0x00FF" display_name="0-7: width" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="HEIGHT" mask="0xFF00" display_name="8-15: height" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="AE_MEAS_WIN_SIZE" addr="0x3584" space="SOC2" mask="0xFFFF" display_name="ae_meas_win_size" range="0x0000 0xFFFF" default="0x4B00"><detail>This register number of pixels in the window used by AE measurement engine.</detail></reg>
		<reg  name="AE_AF_MEASUREMENT_ENABLE" addr="0x3586" space="SOC2" mask="0x0007" display_name="ae_af_measurement_enable" range="0x0000 0x0007" default="0x0006">
			<bitfield  name="AE_W" mask="0x0001" display_name="0: ae_w" range="0x0000 0x0001"></bitfield>
			<bitfield  name="AE_ENABLE" mask="0x0002" display_name="1: ae_enable" range="0x0000 0x0001"></bitfield>
			<bitfield  name="AF_ENABLE" mask="0x0004" display_name="2: af_enable" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W11_W12" addr="0x3588" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w11_w12" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W11" mask="0x00FF" display_name="0-7: w11" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W12" mask="0xFF00" display_name="8-15: w12" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W13_W14" addr="0x358A" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w13_w14" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W13" mask="0x00FF" display_name="0-7: w13" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W14" mask="0xFF00" display_name="8-15: w14" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W21_W22" addr="0x358C" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w21_w22" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W21" mask="0x00FF" display_name="0-7: w21" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W22" mask="0xFF00" display_name="8-15: w22" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W23_W24" addr="0x358E" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w23_w24" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W23" mask="0x00FF" display_name="0-7: w23" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W24" mask="0xFF00" display_name="8-15: w24" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W31_W32" addr="0x3590" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w31_w32" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W31" mask="0x00FF" display_name="0-7: w31" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W32" mask="0xFF00" display_name="8-15: w32" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W33_W34" addr="0x3592" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w33_w34" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W33" mask="0x00FF" display_name="0-7: w33" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W34" mask="0xFF00" display_name="8-15: w34" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W41_W42" addr="0x3594" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w41_w42" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W41" mask="0x00FF" display_name="0-7: w41" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W42" mask="0xFF00" display_name="8-15: w42" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="AVG_LUMINANCE_AE_W43_W44" addr="0x3596" space="SOC2" mask="0xFFFF" display_name="avg_luminance_ae_w43_w44" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="W43" mask="0x00FF" display_name="0-7: w43" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="W44" mask="0xFF00" display_name="8-15: w44" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="DARK_COLOR_KILL_CONTROLS" addr="0x35A2" space="SOC2" mask="0x00FF" display_name="dark_color_kill_controls" range="0x0000 0x00FF" default="0x0014">
			<bitfield  name="BITS_0_2" confidential="Y" mask="0x0007" display_name="0-2: Reserved"></bitfield>
			<bitfield  name="BITS_3_5" confidential="Y" mask="0x0038" display_name="3-5: Reserved"></bitfield>
			<bitfield  name="BIT_6" confidential="Y" mask="0x0040" display_name="6: Reserved"></bitfield>
			<bitfield  name="DARK_COLOR_KILL_EN" mask="0x0080" display_name="7: dark_color_kill_en" range="0x0000 0x0001"><detail>Enables dark color kill operation</detail></bitfield></reg>
		<reg  name="BRIGHT_COLOR_KILL_CONTROLS" addr="0x35A4" space="SOC2" mask="0x07FF" display_name="bright_color_kill_controls" range="0x0000 0x07FF" default="0x0594">
			<bitfield  name="SATURATION_POINT" mask="0x0007" display_name="0-2: saturation_point" range="0x0000 0x0007"><detail>Saturation; 100 = 100 percent.  &#10;Scales linearly with value.</detail></bitfield>
			<bitfield  name="GAIN" mask="0x0038" display_name="3-5: gain" range="0x0000 0x0007"></bitfield>
			<bitfield  name="THRESHOLD" mask="0x01C0" display_name="6-8: threshold" range="0x0000 0x0007"></bitfield>
			<bitfield  name="BIT_9" confidential="Y" mask="0x0200" display_name="9: Reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BRIGHT_COLOR_KILL_EN" mask="0x0400" display_name="10: bright_color_kill_en"><detail>Enables bright color kill</detail></bitfield></reg>
		<reg  name="HISTOGRAM_LOWER_BOUNDS" addr="0x35A6" space="SOC2" mask="0xFFFF" display_name="histogram_lower_bounds" range="0x0000 0xFFFF">
			<bitfield  name="X0" mask="0x00FF" display_name="0-7: x0" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y0" mask="0xFF00" display_name="8-15: y0" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="HISTOGRAM_UPPER_BOUNDS" addr="0x35A8" space="SOC2" mask="0xFFFF" display_name="histogram_upper_bounds" range="0x0000 0xFFFF" default="0x95C7">
			<bitfield  name="X1" mask="0x00FF" display_name="0-7: x1" range="0x0000 0x00FF"></bitfield>
			<bitfield  name="Y1" mask="0xFF00" display_name="8-15: y1" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="BIN_DEFINITIONS_1" addr="0x35AA" space="SOC2" mask="0x1FFF" display_name="bin_definitions_1" range="0x0000 0x1FFF" default="0x030A">
			<bitfield  name="OFFSET_BIN_0" mask="0x00FF" display_name="0-7: offset_bin_0" range="0x0000 0x00FF"><detail>divided by 4 on 10-bit scale</detail></bitfield>
			<bitfield  name="BIN_WIDTH" mask="0x0700" display_name="8-10: bin_width" range="0x0000 0x0007"><detail>0-4LSB 1-8LSB 2-16LSB...7-512LSB on a 10-bit scale</detail></bitfield>
			<bitfield  name="HIST_CRITERIA" mask="0x1800" display_name="11-12: hist_criteria"></bitfield></reg>
		<reg  name="BIN_DEFINITIONS_2" addr="0x35AC" space="SOC2" mask="0x1FFF" display_name="bin_definitions_2" range="0x0000 0x1FFF" default="0x030A">
			<bitfield  name="OFFSET_BIN_0" mask="0x00FF" display_name="0-7: offset_bin_0" range="0x0000 0x00FF"><detail>divided by 4 on 10-bit scale</detail></bitfield>
			<bitfield  name="BIN_WIDTH" mask="0x0700" display_name="8-10: bin_width" range="0x0000 0x0007"><detail>0-4LSB 1-8LSB 2-16LSB ...7-512LSB on a 10-bit scale</detail></bitfield>
			<bitfield  name="HIST_CRITERIA" mask="0x1800" display_name="11-12: hist_criteria"></bitfield></reg>
		<reg  name="HISTOGRAM_PRESCALER" addr="0x35AE" space="SOC2" mask="0x7FFF" display_name="histogram_prescaler" range="0x0000 0x7FFF" default="0x000A">
			<bitfield  name="BITS_0_12" confidential="Y" mask="0x1FFF" display_name="0-12: Reserved" range="0x0000 0x1FFF"></bitfield>
			<bitfield  name="READ_BIN_SET" mask="0x2000" display_name="13: read_bin_set" range="0x0000 0x0001"><detail>0: bin set 1; 1: bin set 2</detail></bitfield>
			<bitfield  name="STATISTICS_TAP" mask="0x4000" display_name="14: statistics_tap" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="PIXEL_COUNTS_0_1" addr="0x35B0" space="SOC2" mask="0xFFFF" display_name="pixel_counts_0_1" range="0x0000 0xFFFF" rw="RO"><detail>through 0x35B6, based on value of bit 13 in reg 0x35AE[2].</detail></reg>
		<reg  name="PIXEL_COUNTS_2_3" addr="0x35B2" space="SOC2" mask="0xFFFF" display_name="pixel_counts_2_3" range="0x0000 0xFFFF" rw="RO"><detail>See 0x0x35B0</detail>
			<bitfield  name="BIN_2" mask="0x00FF" display_name="0-7: bin_2" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="BIN_3" mask="0xFF00" display_name="8-15: bin_3" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="PIXEL_COUNTS_4_5" addr="0x35B4" space="SOC2" mask="0xFFFF" display_name="pixel_counts_4_5" range="0x0000 0xFFFF" rw="RO"><detail>See 0x0x35B0</detail>
			<bitfield  name="BIN_4" mask="0x00FF" display_name="0-7: bin_4" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="BIN_5" mask="0xFF00" display_name="8-15: bin_5" range="0x0000 0x00FF" rw="RO"></bitfield></reg>
		<reg  name="PIXEL_COUNTS_6_7" addr="0x35B6" space="SOC2" mask="0xFFFF" display_name="pixel_counts_6_7" range="0x0000 0xFFFF" rw="RO">
			<bitfield  name="BIN_6" mask="0x00FF" display_name="0-7: bin_6" range="0x0000 0x00FF" rw="RO"></bitfield>
			<bitfield  name="BIN_7" mask="0xFF00" display_name="8-15: bin_7" range="0x0000 0x00DF" rw="RO"></bitfield></reg>
		<reg  name="DEFINITION_OUTLIER_COUNTERS" addr="0x35B8" space="SOC2" mask="0x1FFF" display_name="definition_outlier_counters" range="0x0000 0x1FFF">
			<bitfield  name="DIVISOR" mask="0x001F" display_name="0-4: divisor" range="0x0000 0x001F"></bitfield>
			<bitfield  name="L_STATS" mask="0x0060" display_name="5-6: l_stats" range="0x0000 0x0003"><detail>&#10; &#10; &#10;</detail></bitfield>
			<bitfield  name="U_STATS" mask="0x0180" display_name="7-8: u_stats" range="0x0000 0x0003"><detail>00-Y &#10;01-RGB_min &#10;10-RGB_max</detail></bitfield>
			<bitfield  name="ZONE" mask="0x1E00" display_name="9-12: zone" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="RANGE_FOR_U_AND_L_COUNTERS" addr="0x35BA" space="SOC2" mask="0xFFFF" display_name="range_for_u_and_l_counters" range="0x0000 0xFFFF" default="0xFA05">
			<bitfield  name="L_RANGE" mask="0x00FF" display_name="0-7: l_range"><detail>Statistics collected if (Pixel_val&lt;L_range)</detail></bitfield>
			<bitfield  name="U_RANGE" mask="0xFF00" display_name="8-15: u_range"><detail>Statistics collected if (Pixel_val&gt;U_range)</detail></bitfield></reg>
		<reg  name="VALUE_FOR_U_COUNTER" addr="0x35BC" space="SOC2" mask="0xFFFF" display_name="value_for_u_counter" rw="RO"></reg>
		<reg  name="VALUE_FOR_L_COUNTER" addr="0x35BE" space="SOC2" mask="0xFFFF" display_name="value_for_l_counter" rw="RO"></reg>
		<reg  name="RESERVED_CORE_3E00" addr="0x3E00" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_CORE_3F00" addr="0x3F00" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_MON_00" addr="0x0000" space="MON" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0xEE04"></reg>
		<reg  name="MON_CMD" addr="0x0002" space="MON" mask="0x00FF" display_name="mon_cmd" range="0x0000 0x00FF"></reg>
		<reg  name="MON_ARG1" addr="0x0003" space="MON" mask="0xFFFF" display_name="mon_arg1" range="0x0000 0xFFFF"><detail>First argument for monitor command</detail></reg>
		<reg  name="MON_ARG2" addr="0x0005" space="MON" mask="0xFFFF" display_name="mon_arg2" range="0x0000 0xFFFF"><detail>Second argument for monitor command</detail></reg>
		<reg  name="MON_MSGCOUNT" addr="0x0007" space="MON" mask="0x00FF" display_name="mon_msgcount" range="0x0000 0x00FF"></reg>
		<reg  name="MON_MSG_HI" addr="0x0008" space="MON" mask="0xFFFF" display_name="mon_msg_hi" range="0x0000 0xFFFF"><detail>First message (Hi)</detail></reg>
		<reg  name="MON_MSG_LO" addr="0x000A" space="MON" mask="0xFFFF" display_name="mon_msg_lo" range="0x0000 0xFFFF"><detail>First message (Lo)</detail></reg>
		<reg  name="MON_VER" addr="0x000C" space="MON" mask="0x00FF" display_name="mon_ver" range="0x0000 0x00FF" default="0x001A"><detail>Bits [6:0] = firmware version  &#10;Bit 7 = reserved</detail></reg>
		<reg  name="MON_MODID" addr="0x000D" space="MON" mask="0x00FF" display_name="mon_modid" range="0x0000 0x00FF"></reg>
		<reg  name="SEQ_VMT" addr="0x0000" space="SEQ" mask="0xFFFF" display_name="seq_vmt" range="0x0000 0xFFFF" default="0xEE5C"><detail>Pointer to virtual method table</detail></reg>
		<reg  name="SEQ_MODE" addr="0x0002" space="SEQ" mask="0x00FF" display_name="seq_mode" range="0x0000 0x00FF" default="0x000F"><detail>Setting bit enables corresponding driver</detail>
			<bitfield  name="AE" mask="0x0001" display_name="0: ae" range="0x0000 0x0001"><detail>ID=2</detail></bitfield>
			<bitfield  name="FD" mask="0x0002" display_name="1: fd" range="0x0000 0x0001"><detail>ID=4</detail></bitfield>
			<bitfield  name="AWB" mask="0x0004" display_name="2: awb" range="0x0000 0x0001"><detail>ID=3</detail></bitfield>
			<bitfield  name="HG" mask="0x0008" display_name="3: hg" range="0x0000 0x0001"><detail>ID=11</detail></bitfield>
			<bitfield  name="AF" mask="0x0010" display_name="4: af" range="0x0000 0x0001"><detail>ID=5</detail></bitfield>
			<bitfield  name="6500K_OUTDOOR_WB" mask="0x0020" display_name="5: 6500k_outdoor_wb" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BITS_5_7" mask="0x00C0" display_name="6-7: bits_5_7" range="0x0000 0x0003"><detail>TBD</detail></bitfield></reg>
		<reg  name="SEQ_CMD" addr="0x0003" space="SEQ" mask="0x00FF" display_name="seq_cmd" range="0x0000 0x00FF"><detail>0-Run;1-Preview;2-Capture;3-Standby;4-Lock;5-Refresh;6-Refresh Mode</detail></reg>
		<reg  name="SEQ_STATE" addr="0x0004" space="SEQ" mask="0x00FF" display_name="seq_state" range="0x0000 0x00FF"><detail>0-Run;1-ToPreview;2-Enter;3-Preview;4-Leave;5-ToCapture;6-Enter;7-Capture;8-Leave;9-Standby</detail></reg>
		<reg  name="SEQ_STEPMODE" addr="0x0005" space="SEQ" mask="0x00FF" display_name="seq_stepmode" range="0x0000 0x00FF">
			<bitfield  name="ON_OFF" mask="0x0001" display_name="0: on_off" range="0x0000 0x0001"><detail>1-On</detail></bitfield>
			<bitfield  name="FORCE_NEXT_STEP" mask="0x0002" display_name="1: force_next_step" range="0x0000 0x0001"><detail>1 forces the sequencer to do next step</detail></bitfield></reg>
		<reg  name="SEQ_FLASHTYPE" addr="0x0006" space="SEQ" mask="0x00FF" display_name="seq_flashtype" range="0x0000 0x00FF"><detail>Type of flash to be used</detail>
			<bitfield  name="FLASHTYPE" mask="0x007F" display_name="0-6: flashtype" range="0x0000 0x007F"><detail>0-None;1-LED;2-Xenon;3-XenonBurst</detail></bitfield>
			<bitfield  name="FLASH_ON_LOCK" mask="0x0080" display_name="7: flash_on_lock" range="0x0000 0x0001"><detail>Bit 7-1 means the flash was on in LOCK mode</detail></bitfield></reg>
		<reg  name="SEQ_AE_CONTBUFF" addr="0x0007" space="SEQ" mask="0x00FF" display_name="seq_ae_contbuff" range="0x0000 0x00FF" default="0x0008"></reg>
		<reg  name="SEQ_AE_CONTSTEP" addr="0x0008" space="SEQ" mask="0x00FF" display_name="seq_ae_contstep" range="0x0000 0x00FF" default="0x0002"></reg>
		<reg  name="SEQ_AE_FASTBUFF" addr="0x0009" space="SEQ" mask="0x00FF" display_name="seq_ae_fastbuff" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="SEQ_AE_FASTSTEP" addr="0x000A" space="SEQ" mask="0x00FF" display_name="seq_ae_faststep" range="0x0000 0x00FF" default="0x0001"></reg>
		<reg  name="SEQ_AWB_CONTBUFF" addr="0x000B" space="SEQ" mask="0x00FF" display_name="seq_awb_contbuff" range="0x0000 0x00FF" default="0x0008"></reg>
		<reg  name="SEQ_AWB_CONTSTEP" addr="0x000C" space="SEQ" mask="0x00FF" display_name="seq_awb_contstep" range="0x0000 0x00FF" default="0x0002"></reg>
		<reg  name="SEQ_AWB_FASTBUFF" addr="0x000D" space="SEQ" mask="0x00FF" display_name="seq_awb_fastbuff" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="SEQ_AWB_FASTSTEP" addr="0x000E" space="SEQ" mask="0x00FF" display_name="seq_awb_faststep" range="0x0000 0x00FF" default="0x0001"></reg>
		<reg  name="RESERVED_SEQ_0F" addr="0x000F" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_SEQ_10" addr="0x0010" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="SEQ_OPTIONS" addr="0x0011" space="SEQ" mask="0x00FF" display_name="seq_options" range="0x0000 0x00FF" default="0x00A8">
			<bitfield  name="SEQ_HIGHTLIGHT_ON" mask="0x0001" display_name="0: seq_hightlight_on" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_SYNC_EOF" mask="0x0002" display_name="1: seq_sync_eof" range="0x0000 0x0001"><detail>Synchronize sensor StandBy with EOF</detail></bitfield>
			<bitfield  name="SEQ_SKIP_MODECHANGE_STATES" mask="0x0004" display_name="2: seq_skip_modechange_states" range="0x0000 0x0001"><detail>Skip ModeChanange states</detail></bitfield>
			<bitfield  name="SEQ_CROP_WIN_AE" mask="0x0008" display_name="3: seq_crop_win_ae" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_CROP_WIN_AWB" mask="0x0010" display_name="4: seq_crop_win_awb" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_CROP_WIN_AF" mask="0x0020" display_name="5: seq_crop_win_af" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_POWERUP_DONE" mask="0x0080" display_name="7: seq_powerup_done" range="0x0000 0x0001"><detail>This bit indicates that powerup sequence was done</detail></bitfield></reg>
		<reg  name="SEQ_TOT_MAXFRAMES" addr="0x0012" space="SEQ" mask="0x00FF" display_name="seq_tot_maxframes" range="0x0000 0x00FF" default="0x0010"></reg>
		<reg  name="SEQ_FLASH_TH" addr="0x0013" space="SEQ" mask="0x00FF" display_name="seq_flash_th" range="0x0000 0x00FF"></reg>
		<reg  name="SEQ_OUTDOOR_TH" addr="0x0014" space="SEQ" mask="0x00FF" display_name="seq_outdoor_th" range="0x0000 0x00FF" default="0x000A"></reg>
		<reg  name="SEQ_LLMODE" addr="0x0015" space="SEQ" mask="0x00FF" display_name="seq_llmode" range="0x0000 0x00FF" default="0x006F"><detail>Low Light mode parameters. Changes take effect immediately.</detail>
			<bitfield  name="CHANGE_INTERP_THRESH" mask="0x0001" display_name="0: change_interp_thresh" range="0x0000 0x0001"></bitfield>
			<bitfield  name="REDUCE_SATURATION" mask="0x0002" display_name="1: reduce_saturation" range="0x0000 0x0001"></bitfield>
			<bitfield  name="REDUCE_AP_CORR" mask="0x0004" display_name="2: reduce_ap_corr" range="0x0000 0x0001"></bitfield>
			<bitfield  name="INCR_AP_THRESH" mask="0x0008" display_name="3: incr_ap_thresh" range="0x0000 0x0001"></bitfield>
			<bitfield  name="Y_FILTER_ON" mask="0x0010" display_name="4: y_filter_on" range="0x0000 0x0001"></bitfield>
			<bitfield  name="TXBOOST_VS_GAINS" mask="0x0020" display_name="5: txboost_vs_gains" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RESET_CLIP_LEVEL" mask="0x0040" display_name="6: reset_clip_level" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_CLUSTERDC_VC_GAIN_ON_OFF" mask="0x0080" display_name="7: seq_clusterdc_vc_gain_on_off" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="SEQ_LLVIRTGAIN1" addr="0x0016" space="SEQ" mask="0x00FF" display_name="seq_llvirtgain1" range="0x0000 0x00FF" default="0x0030"></reg>
		<reg  name="SEQ_LLVIRTGAIN2" addr="0x0017" space="SEQ" mask="0x00FF" display_name="seq_llvirtgain2" range="0x0000 0x00FF" default="0x0055"></reg>
		<reg  name="SEQ_LLSAT1" addr="0x0018" space="SEQ" mask="0x00FF" display_name="seq_llsat1" range="0x0000 0x00FF" default="0x0050"></reg>
		<reg  name="SEQ_LLSAT2" addr="0x0019" space="SEQ" mask="0x00FF" display_name="seq_llsat2" range="0x0000 0x00FF" default="0x0032"></reg>
		<reg  name="SEQ_LLINTERPTHRESH1" addr="0x001A" space="SEQ" mask="0x00FF" display_name="seq_llinterpthresh1" range="0x0000 0x00FF" default="0x0008"></reg>
		<reg  name="SEQ_LLINTERPTHRESH2" addr="0x001B" space="SEQ" mask="0x00FF" display_name="seq_llinterpthresh2" range="0x0000 0x00FF" default="0x000E"></reg>
		<reg  name="SEQ_LLAPCORR1" addr="0x001C" space="SEQ" mask="0x00FF" display_name="seq_llapcorr1" range="0x0000 0x00FF" default="0x0003"></reg>
		<reg  name="SEQ_LLAPCORR2" addr="0x001D" space="SEQ" mask="0x00FF" display_name="seq_llapcorr2" range="0x0000 0x00FF"></reg>
		<reg  name="SEQ_LLAPTHRESH1" addr="0x001E" space="SEQ" mask="0x00FF" display_name="seq_llapthresh1" range="0x0000 0x00FF" default="0x0004"></reg>
		<reg  name="SEQ_LLAPTHRESH2" addr="0x001F" space="SEQ" mask="0x00FF" display_name="seq_llapthresh2" range="0x0000 0x00FF" default="0x0014"></reg>
		<reg  name="SEQ_CAP_MODE" addr="0x0020" space="SEQ" mask="0x00FF" display_name="seq_cap_mode" range="0x0000 0x00FF"><detail>Capture mode parameters. Take effect in Capture state only.</detail>
			<bitfield  name="XENON_FLASH" mask="0x0001" display_name="0: xenon_flash" range="0x0000 0x0001"><detail>Still Only</detail></bitfield>
			<bitfield  name="VIDEO" mask="0x0002" display_name="1: video" range="0x0000 0x0001"></bitfield>
			<bitfield  name="FLASH_OFF_LAST_FRAME" mask="0x0004" display_name="2: flash_off_last_frame" range="0x0000 0x0001"><detail>Turn flash off before last frame in capture state</detail></bitfield>
			<bitfield  name="VIDEO_AF_ON" mask="0x0008" display_name="3: video_af_on" range="0x0000 0x0001"><detail>Video Only</detail></bitfield>
			<bitfield  name="VIDEO_AE_ON" mask="0x0010" display_name="4: video_ae_on" range="0x0000 0x0001"><detail>Video Only</detail></bitfield>
			<bitfield  name="VIDEO_AWB_ON" mask="0x0020" display_name="5: video_awb_on" range="0x0000 0x0001"><detail>Video Only</detail></bitfield>
			<bitfield  name="VIDEO_HG_ON" mask="0x0040" display_name="6: video_hg_on" range="0x0000 0x0001"><detail>Video Only</detail></bitfield></reg>
		<reg  name="SEQ_CAP_NUMFRAMES" addr="0x0021" space="SEQ" mask="0x00FF" display_name="seq_cap_numframes" range="0x0000 0x00FF" default="0x0003"><detail>Number of still frames captured</detail></reg>
		<reg  name="SEQ_PREVIEW_0_AE" addr="0x0022" space="SEQ" mask="0x00FF" display_name="seq_preview_0_ae" range="0x0000 0x0055"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-MDR</detail></reg>
		<reg  name="SEQ_PREVIEW_0_FD" addr="0x0023" space="SEQ" mask="0x00FF" display_name="seq_preview_0_fd" range="0x0000 0x00FF"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
		<reg  name="SEQ_PREVIEW_0_AWB" addr="0x0024" space="SEQ" mask="0x00FF" display_name="seq_preview_0_awb" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_0_AF" addr="0x0025" space="SEQ" mask="0x00FF" display_name="seq_preview_0_af" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
		<reg  name="SEQ_PREVIEW_0_HG" addr="0x0026" space="SEQ" mask="0x00FF" display_name="seq_preview_0_hg" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_0_FLASH" addr="0x0027" space="SEQ" mask="0x00FF" display_name="seq_preview_0_flash" range="0x0000 0x00FF"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail>
			<bitfield  name="FLASH_CONFIGURATION" mask="0x007F" display_name="0-6: flash_configuration"></bitfield>
			<bitfield  name="B16" mask="0x0080" display_name="7: b16" range="0x0000 0x0001"><detail>1 - Load user defined settings</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_0_SKIPFRAME" addr="0x0028" space="SEQ" mask="0x00FF" display_name="seq_preview_0_skipframe" range="0x0000 0x00FF" default="0x0040">
			<bitfield  name="SKIP_LED_ON" mask="0x0020" display_name="5: skip_led_on" range="0x0000 0x0001"><detail>1 - skip first frame when LED On</detail></bitfield>
			<bitfield  name="SKIP_STATE" mask="0x0040" display_name="6: skip_state" range="0x0000 0x0001"><detail>1 - skip state</detail></bitfield>
			<bitfield  name="TURN_OFF_FEN" mask="0x0080" display_name="7: turn_off_fen" range="0x0000 0x0001"><detail>1 - turn off frame enable output</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_1_AE" addr="0x0029" space="SEQ" mask="0x00FF" display_name="seq_preview_1_ae" range="0x0000 0x0055" default="0x0003"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_1_FD" addr="0x002A" space="SEQ" mask="0x00FF" display_name="seq_preview_1_fd" range="0x0000 0x00FF" default="0x0002"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
		<reg  name="SEQ_PREVIEW_1_AWB" addr="0x002B" space="SEQ" mask="0x00FF" display_name="seq_preview_1_awb" range="0x0000 0x00FF" default="0x0003"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_1_AF" addr="0x002C" space="SEQ" mask="0x00FF" display_name="seq_preview_1_af" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
		<reg  name="SEQ_PREVIEW_1_HG" addr="0x002D" space="SEQ" mask="0x00FF" display_name="seq_preview_1_hg" range="0x0000 0x00FF" default="0x0003"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_1_FLASH" addr="0x002E" space="SEQ" mask="0x00FF" display_name="seq_preview_1_flash" range="0x0000 0x00FF"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail>
			<bitfield  name="FLASH_CONFIGURATION_2" mask="0x007F" display_name="0-6: flash_configuration_2"></bitfield>
			<bitfield  name="B15" mask="0x0080" display_name="7: b15" range="0x0000 0x0001"><detail>1 - Load user defined settings</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_1_SKIPFRAME" addr="0x002F" space="SEQ" mask="0x00FF" display_name="seq_preview_1_skipframe" range="0x0000 0x00FF">
			<bitfield  name="SKIP_LED_ON" mask="0x0020" display_name="5: skip_led_on" range="0x0000 0x0001"><detail>1 - skip first frame when LED On</detail></bitfield>
			<bitfield  name="SKIP_STATE" mask="0x0040" display_name="6: skip_state" range="0x0000 0x0001"><detail>1 - skip state</detail></bitfield>
			<bitfield  name="TURN_OFF_FEN" mask="0x0080" display_name="7: turn_off_fen" range="0x0000 0x0001"><detail>1 - turn off frame enable output</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_2_AE" addr="0x0030" space="SEQ" mask="0x00FF" display_name="seq_preview_2_ae" range="0x0000 0x00FF" default="0x0004"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-MDR</detail></reg>
		<reg  name="SEQ_PREVIEW_2_FD" addr="0x0031" space="SEQ" mask="0x00FF" display_name="seq_preview_2_fd" range="0x0000 0x00FF"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
		<reg  name="SEQ_PREVIEW_2_AWB" addr="0x0032" space="SEQ" mask="0x00FF" display_name="seq_preview_2_awb" range="0x0000 0x00FF" default="0x0001"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_2_AF" addr="0x0033" space="SEQ" mask="0x00FF" display_name="seq_preview_2_af" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
		<reg  name="SEQ_PREVIEW_2_HG" addr="0x0034" space="SEQ" mask="0x00FF" display_name="seq_preview_2_hg" range="0x0000 0x00FF" default="0x0001"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_2_FLASH" addr="0x0035" space="SEQ" mask="0x00FF" display_name="seq_preview_2_flash" range="0x0000 0x00FF"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail>
			<bitfield  name="FLASH_CONFIGURATION_3" mask="0x007F" display_name="0-6: flash_configuration_3"></bitfield>
			<bitfield  name="B17" mask="0x0080" display_name="7: b17"><detail>1 - Load user defined settings</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_2_SKIPFRAME" addr="0x0036" space="SEQ" mask="0x00FF" display_name="seq_preview_2_skipframe" range="0x0000 0x00FF" default="0x0010">
			<bitfield  name="SKIP_STATE_IF_ALL_AUTO_DONE" mask="0x0010" display_name="4: skip_state_if_all_auto_done" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SKIP_LED_ON" mask="0x0020" display_name="5: skip_led_on" range="0x0000 0x0001"><detail>1 - skip first frame when LED On</detail></bitfield>
			<bitfield  name="SKIP_STATE" mask="0x0040" display_name="6: skip_state" range="0x0000 0x0001"><detail>1 - skip state</detail></bitfield>
			<bitfield  name="TURN_OFF_FEN" mask="0x0080" display_name="7: turn_off_fen" range="0x0000 0x0001"><detail>1 -  turn off frame enable output</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_3_AE" addr="0x0037" space="SEQ" mask="0x00FF" display_name="seq_preview_3_ae" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-MDR</detail></reg>
		<reg  name="SEQ_PREVIEW_3_FD" addr="0x0038" space="SEQ" mask="0x00FF" display_name="seq_preview_3_fd" range="0x0000 0x00FF"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
		<reg  name="SEQ_PREVIEW_3_AWB" addr="0x0039" space="SEQ" mask="0x00FF" display_name="seq_preview_3_awb" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_3_AF" addr="0x003A" space="SEQ" mask="0x00FF" display_name="seq_preview_3_af" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
		<reg  name="SEQ_PREVIEW_3_HG" addr="0x003B" space="SEQ" mask="0x00FF" display_name="seq_preview_3_hg" range="0x0000 0x00FF"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
		<reg  name="SEQ_PREVIEW_3_FLASH" addr="0x003C" space="SEQ" mask="0x00FF" display_name="seq_preview_3_flash" range="0x0000 0x00FF"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail>
			<bitfield  name="FLASH_CONFIGURATION_4" mask="0x007F" display_name="0-6: flash_configuration_4"></bitfield>
			<bitfield  name="B18" mask="0x0080" display_name="7: b18"><detail>1 - Load user defined settings</detail></bitfield></reg>
		<reg  name="SEQ_PREVIEW_3_SKIPFRAME" addr="0x003D" space="SEQ" mask="0x00FF" display_name="seq_preview_3_skipframe" range="0x0000 0x00FF" default="0x0040">
			<bitfield  name="SKIP_LED_ON" mask="0x0020" display_name="5: skip_led_on" range="0x0000 0x0001"><detail>1 - skip first frame when LED On</detail></bitfield>
			<bitfield  name="SKIP_STATE" mask="0x0040" display_name="6: skip_state" range="0x0000 0x0001"><detail>1 - skip state</detail></bitfield>
			<bitfield  name="TURN_OFF_FEN" mask="0x0080" display_name="7: turn_off_fen" range="0x0000 0x0001"><detail>1 -  turn off frame enable output</detail></bitfield></reg>
		<reg  name="SEQ_NR_TH1_R" addr="0x003E" space="SEQ" mask="0x00FF" display_name="seq_nr_th1_r" range="0x0000 0x00FF" default="0x0006"></reg>
		<reg  name="SEQ_NR_TH1_G" addr="0x003F" space="SEQ" mask="0x00FF" display_name="seq_nr_th1_g" range="0x0000 0x00FF" default="0x0006"></reg>
		<reg  name="SEQ_NR_TH1_B" addr="0x0040" space="SEQ" mask="0x00FF" display_name="seq_nr_th1_b" range="0x0000 0x00FF" default="0x0006"></reg>
		<reg  name="SEQ_NR_TH1_OL" addr="0x0041" space="SEQ" mask="0x00FF" display_name="seq_nr_th1_ol" range="0x0000 0x00FF" default="0x0006"></reg>
		<reg  name="SEQ_NR_TH2_R" addr="0x0042" space="SEQ" mask="0x00FF" display_name="seq_nr_th2_r" range="0x0000 0x00FF" default="0x003C"></reg>
		<reg  name="SEQ_NR_TH2_G" addr="0x0043" space="SEQ" mask="0x00FF" display_name="seq_nr_th2_g" range="0x0000 0x00FF" default="0x003C"></reg>
		<reg  name="SEQ_NR_TH2_B" addr="0x0044" space="SEQ" mask="0x00FF" display_name="seq_nr_th2_b" range="0x0000 0x00FF" default="0x003C"></reg>
		<reg  name="SEQ_NR_TH2_OL" addr="0x0045" space="SEQ" mask="0x00FF" display_name="seq_nr_th2_ol" range="0x0000 0x00FF" default="0x003C"></reg>
		<reg  name="SEQ_NR_GAINTH1" addr="0x0046" space="SEQ" mask="0x00FF" display_name="seq_nr_gainth1" range="0x0000 0x00FF" default="0x0004"></reg>
		<reg  name="SEQ_NR_GAINTH2" addr="0x0047" space="SEQ" mask="0x00FF" display_name="seq_nr_gainth2" range="0x0000 0x00FF" default="0x0080"></reg>
		<reg  name="SEQ_STANDBYSTATUS" addr="0x0048" space="SEQ" mask="0x00FF" display_name="seq_standbystatus" range="0x0000 0x00FF"><detail>Standby status</detail>
			<bitfield  name="SEQ_MODULE_ID_SET" mask="0x0001" display_name="0: seq_module_id_set" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_STANDBY_INTERRUPT_OCCUR" mask="0x0002" display_name="1: seq_standby_interrupt_occur" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_MIPI_USED" mask="0x0004" display_name="2: seq_mipi_used" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_ALLOW_STANDBY_IRQ_DURING_MCU_SLIP" mask="0x0008" display_name="3: seq_allow_standby_irq_during_mcu_slip" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_STANDBY_OPTION" mask="0x0010" display_name="4: seq_standby_option" range="0x0000 0x0001"></bitfield>
			<bitfield  name="RESERVED" mask="0x0020" display_name="5: reserved" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_PLL_POWERDOWN" mask="0x0040" display_name="6: seq_pll_powerdown" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SEQ_PLL_BYPASS" mask="0x0080" display_name="7: seq_pll_bypass" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="SEQ_STANDBYMODE" addr="0x0049" space="SEQ" mask="0xFFFF" display_name="seq_standbymode" range="0x0000 0xFFFF"></reg>
		<reg  name="RESERVED_SEQ_4B" addr="0x004B" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0044"></reg>
		<reg  name="RESERVED_SEQ_4C" addr="0x004C" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_SEQ_4D" addr="0x004D" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0002"></reg>
		<reg  name="RESERVED_SEQ_4E" addr="0x004E" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_SEQ_4F" addr="0x004F" space="SEQ" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x001E"></reg>
		<reg  name="SEQ_PADCLKFREQ" addr="0x0050" space="SEQ" mask="0xFFFF" display_name="seq_padclkfreq" range="0x0000 0xFFFF" default="0x0338"></reg>
		<reg  name="AE_VMT" addr="0x0000" space="AE" mask="0xFFFF" display_name="ae_vmt" range="0x0000 0xFFFF" default="0xEE98"><detail>Pointer to virtual method table</detail></reg>
		<reg  name="AE_WINDOW_POS" addr="0x0002" space="AE" mask="0x00FF" display_name="ae_window_pos" range="0x0000 0x00FF" default="0x0022"><detail>Y0 and X0 (1/16 frame size)</detail>
			<bitfield  name="B19" mask="0x000F" display_name="0-3: b19" range="0x0000 0x000F"><detail>X0 in units of 1/16th of frame width</detail></bitfield>
			<bitfield  name="B20" mask="0x00F0" display_name="4-7: b20" range="0x0000 0x000F"><detail>Y0 in units 1/16th of frame height</detail></bitfield></reg>
		<reg  name="AE_WINDOW_SIZE" addr="0x0003" space="AE" mask="0x00FF" display_name="ae_window_size" range="0x0000 0x00FF" default="0x00BB"><detail>Height and Width</detail>
			<bitfield  name="B21" mask="0x000F" display_name="0-3: b21" range="0x0000 0x000F"><detail>width (in units of 1/16th of frame width) decremented by 1</detail></bitfield>
			<bitfield  name="B22" mask="0x00F0" display_name="4-7: b22" range="0x0000 0x000F"><detail>height (in units of 1/16th of frame height) decremented by 1</detail></bitfield></reg>
		<reg  name="AE_WAKEUPLINE" addr="0x0004" space="AE" mask="0xFFFF" display_name="ae_wakeupline" range="0x0000 0xFFFF" default="0x024E"><detail>Line number when MCU wakes up</detail></reg>
		<reg  name="AE_TARGET" addr="0x0006" space="AE" mask="0x00FF" display_name="ae_target" range="0x0000 0x00FF" default="0x0032"><detail>Target brightness</detail></reg>
		<reg  name="AE_GATE" addr="0x0007" space="AE" mask="0x00FF" display_name="ae_gate" range="0x0000 0x00FF" default="0x000A"><detail>AE sensitivity</detail></reg>
		<reg  name="AE_SKIP_FRAMES" addr="0x0008" space="AE" mask="0x00FF" display_name="ae_skip_frames" range="0x0000 0x00FF"><detail>Frequency of AE update</detail></reg>
		<reg  name="AE_JUMP_DIVISOR" addr="0x0009" space="AE" mask="0x00FF" display_name="ae_jump_divisor" range="0x0000 0x00FF" default="0x0002"><detail>Shortens jump (1=fastest)</detail></reg>
		<reg  name="AE_LUMA_BUFFER_SPEED" addr="0x000A" space="AE" mask="0x00FF" display_name="ae_luma_buffer_speed" range="0x0000 0x00FF" default="0x0008"><detail>32=fastest; 1=slowest</detail></reg>
		<reg  name="AE_MIN_INDEX" addr="0x000B" space="AE" mask="0x00FF" display_name="ae_min_index" range="0x0000 0x00FF"></reg>
		<reg  name="AE_MAX_INDEX" addr="0x000C" space="AE" mask="0x00FF" display_name="ae_max_index" range="0x0000 0x00FF" default="0x0018"><detail>Max allowed zone number</detail></reg>
		<reg  name="AE_MIN_VIRTGAIN" addr="0x000D" space="AE" mask="0x00FF" display_name="ae_min_virtgain" range="0x0000 0x00FF" default="0x0010"><detail>Min allowed virtual gain</detail></reg>
		<reg  name="AE_MAX_VIRTGAIN" addr="0x000E" space="AE" mask="0x00FF" display_name="ae_max_virtgain" range="0x0000 0x00FF" default="0x0080"><detail>Max allowed virtual gain</detail></reg>
		<reg  name="AE_MAX_ADC_HI" addr="0x000F" space="AE" mask="0x00FF" display_name="ae_max_adc_hi" range="0x0000 0x00FF" default="0x000D"><detail>Max ADC Vref_hi</detail></reg>
		<reg  name="AE_MIN_ADC_HI" addr="0x0010" space="AE" mask="0x00FF" display_name="ae_min_adc_hi" range="0x0000 0x00FF" default="0x000B"><detail>Min ADC Vref_hi</detail></reg>
		<reg  name="AE_MIN_ADC_LO" addr="0x0011" space="AE" mask="0x00FF" display_name="ae_min_adc_lo" range="0x0000 0x00FF" default="0x0007"><detail>Min ADC Vref_lo</detail></reg>
		<reg  name="AE_MAX_DGAIN_AE1" addr="0x0012" space="AE" mask="0xFFFF" display_name="ae_max_dgain_ae1" range="0x0000 0xFFFF" default="0x0080"><detail>Max digital gain pre-LC</detail></reg>
		<reg  name="AE_MAX_DGAIN_AE2" addr="0x0014" space="AE" mask="0x00FF" display_name="ae_max_dgain_ae2" range="0x0000 0x00FF" default="0x0020"><detail>Max digital gain post-LC</detail></reg>
		<reg  name="AE_INDEX_TH23" addr="0x0015" space="AE" mask="0x00FF" display_name="ae_index_th23" range="0x0000 0x00FF" default="0x0008"><detail>Sets FPS at normal illumination</detail></reg>
		<reg  name="AE_MAXGAIN23" addr="0x0016" space="AE" mask="0x00FF" display_name="ae_maxgain23" range="0x0000 0x00FF" default="0x0078"><detail>Sets FPS at low-light</detail></reg>
		<reg  name="AE_WEIGHTS" addr="0x0017" space="AE" mask="0x00FF" display_name="ae_weights" range="0x0000 0x00FF" default="0x00FF"><detail>AE windows weights. Changes take effect immediately.</detail>
			<bitfield  name="CENTER_ZONE_WEIGHT" mask="0x000F" display_name="0-3: center_zone_weight" range="0x0000 0x000F"><detail>center zone weight</detail></bitfield>
			<bitfield  name="BACKGROUND_WEIGHT" mask="0x00F0" display_name="4-7: background_weight" range="0x0000 0x000F"><detail>background weight</detail></bitfield></reg>
		<reg  name="AE_STATUS" addr="0x0018" space="AE" mask="0x00FF" display_name="ae_status" range="0x0000 0x00FF" default="0x0084"><detail>AE Status</detail>
			<bitfield  name="AE_AT_LIMIT" mask="0x0001" display_name="0: ae_at_limit" range="0x0000 0x0001"><detail>1- AE reached limit</detail></bitfield>
			<bitfield  name="R9_CHANGED" mask="0x0002" display_name="1: r9_changed" range="0x0000 0x0001"><detail>1- Need to skip frame</detail></bitfield>
			<bitfield  name="READY" mask="0x0004" display_name="2: ready" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MDR_MODE" mask="0x0008" display_name="3: mdr_mode" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MDR_DONE" mask="0x0010" display_name="4: mdr_done" range="0x0000 0x0001"></bitfield>
			<bitfield  name="1STEP_MDR" mask="0x0020" display_name="5: 1step_mdr"></bitfield>
			<bitfield  name="16EV_OUTLIERS" mask="0x0040" display_name="6: 16ev_outliers" range="0x0000 0x0001"></bitfield>
			<bitfield  name="OVEREXPOSE_COMP" mask="0x0080" display_name="7: overexpose_comp" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="AE_CURRENT_Y" addr="0x0019" space="AE" mask="0x00FF" display_name="ae_current_y" range="0x0000 0x00FF"><detail>Last measured luminance</detail></reg>
		<reg  name="AE_R12" addr="0x001A" space="AE" mask="0xFFFF" display_name="ae_r12" range="0x0000 0xFFFF" default="0x0408"><detail>Current shutter delay value</detail></reg>
		<reg  name="AE_INDEX" addr="0x001C" space="AE" mask="0x00FF" display_name="ae_index" range="0x0000 0x00FF" default="0x0004"><detail>Current zone - integration time</detail></reg>
		<reg  name="AE_VIRTGAIN" addr="0x001D" space="AE" mask="0x00FF" display_name="ae_virtgain" range="0x0000 0x00FF" default="0x0010"><detail>Current virtual gain</detail></reg>
		<reg  name="AE_ADC_HI" addr="0x001E" space="AE" mask="0x00FF" display_name="ae_adc_hi" range="0x0000 0x00FF" default="0x000B"><detail>Current ADC VREF_HI value</detail></reg>
		<reg  name="AE_ADC_LO" addr="0x001F" space="AE" mask="0x00FF" display_name="ae_adc_lo" range="0x0000 0x00FF" default="0x0009"><detail>Current ADC VREF_LO value</detail></reg>
		<reg  name="AE_DGAIN_AE1" addr="0x0020" space="AE" mask="0xFFFF" display_name="ae_dgain_ae1" range="0x0000 0xFFFF" default="0x0080"><detail>Current digital gain pre-LC</detail></reg>
		<reg  name="AE_DGAIN_AE2" addr="0x0022" space="AE" mask="0x00FF" display_name="ae_dgain_ae2" range="0x0000 0x00FF" default="0x0020"><detail>Current digital gain post-LC</detail></reg>
		<reg  name="AE_R9" addr="0x0023" space="AE" mask="0xFFFF" display_name="ae_r9" range="0x0000 0xFFFF" default="0x001A"><detail>Current R9:0 value</detail></reg>
		<reg  name="AE_R65" addr="0x0025" space="AE" mask="0xFFFF" display_name="ae_r65" range="0x0000 0xFFFF" default="0x070D"><detail>Current ADC Vref value</detail></reg>
		<reg  name="RESERVED_AE_27" addr="0x0027" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="AE_GAINR12" addr="0x0029" space="AE" mask="0x00FF" display_name="ae_gainr12" range="0x0000 0x00FF" default="0x0080"><detail>Gain compensating too low maxR12 (128 = unit gain)</detail></reg>
		<reg  name="AE_SKIP_FRAMES_CNT" addr="0x002A" space="AE" mask="0x00FF" display_name="ae_skip_frames_cnt" range="0x0000 0x00FF"><detail>Counter of skipped frames</detail></reg>
		<reg  name="AE_BUFFERED_LUMA" addr="0x002B" space="AE" mask="0xFFFF" display_name="ae_buffered_luma" range="0x0000 0xFFFF"><detail>Current time-buffered measured luma</detail></reg>
		<reg  name="AE_DIR_AE_PREV" addr="0x002D" space="AE" mask="0x00FF" display_name="ae_dir_ae_prev" range="0x0000 0x00FF"><detail>Previous state of AE</detail></reg>
		<reg  name="AE_R9_STEP" addr="0x002E" space="AE" mask="0xFFFF" display_name="ae_r9_step" range="0x0000 0xFFFF" default="0x009D"><detail>Integration time of one zone</detail></reg>
		<reg  name="RESERVED_AE_30" addr="0x0030" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0002"></reg>
		<reg  name="AE_MAX_ADC_LO" addr="0x0031" space="AE" mask="0x00FF" display_name="ae_max_adc_lo" range="0x0000 0x00FF" default="0x000A"><detail>Max ADC Vref_lo</detail></reg>
		<reg  name="AE_PHYS_GAIN_R" addr="0x0032" space="AE" mask="0xFFFF" display_name="ae_phys_gain_r" range="0x0000 0xFFFF" default="0x0010"><detail>Physical R analog gain</detail></reg>
		<reg  name="AE_PHYS_GAIN_G" addr="0x0034" space="AE" mask="0xFFFF" display_name="ae_phys_gain_g" range="0x0000 0xFFFF" default="0x0010"><detail>Physical G analog gain</detail></reg>
		<reg  name="AE_PHYS_GAIN_B" addr="0x0036" space="AE" mask="0xFFFF" display_name="ae_phys_gain_b" range="0x0000 0xFFFF" default="0x0010"><detail>Physical B analog gain</detail></reg>
		<reg  name="RESERVED_AE_38" addr="0x0038" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0080"></reg>
		<reg  name="RESERVED_AE_3A" addr="0x003A" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x03C0"></reg>
		<reg  name="RESERVED_AE_3C" addr="0x003C" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF" default="0x0C00"></reg>
		<reg  name="RESERVED_AE_3E" addr="0x003E" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x000A"></reg>
		<reg  name="RESERVED_AE_3F" addr="0x003F" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x000E"></reg>
		<reg  name="RESERVED_AE_40" addr="0x0040" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" rw="RO"></reg>
		<reg  name="AE_MM_MEANEV" addr="0x0041" space="AE" mask="0x00FF" display_name="ae_mm_meanev" range="0x0000 0x00FF"><detail>Mean EV (Exposure Value)</detail></reg>
		<reg  name="AE_MM_SHIFTEV" addr="0x0042" space="AE" mask="0x00FF" display_name="ae_mm_shiftev" range="0x0000 0x00FF" default="0x000D"></reg>
		<reg  name="AE_NUM_OE" addr="0x0043" space="AE" mask="0x00FF" display_name="ae_num_oe" range="0x0000 0x00FF"><detail>Number of overexposed zones</detail></reg>
		<reg  name="AE_TARGETD" addr="0x0044" space="AE" mask="0xFFFF" display_name="ae_targetd" range="0x0000 0xFFFF" default="0x0032"></reg>
		<reg  name="AE_MAXNU" addr="0x0045" space="AE" mask="0xFFFF" display_name="ae_maxnu" range="0x0000 0xFFFF" default="0x0064"><detail>Maximal allowed number of upper outliers</detail></reg>
		<reg  name="RESERVED_AE_47" addr="0x0047" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0000 0xFFFF"></reg>
		<reg  name="AE_MIN_TARGETD" addr="0x0049" space="AE" mask="0x00FF" display_name="ae_min_targetd" range="0x0000 0x00FF" default="0x0028"></reg>
		<reg  name="AE_MAX_TARGETD" addr="0x004A" space="AE" mask="0x00FF" display_name="ae_max_targetd" range="0x0000 0x00FF" default="0x008C"></reg>
		<reg  name="RESERVED_AE_4B" addr="0x004B" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0028"></reg>
		<reg  name="RESERVED_AE_4C" addr="0x004C" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x008C"></reg>
		<reg  name="RESERVED_AE_4D" addr="0x004D" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF"></reg>
		<reg  name="RESERVED_AE_4E" addr="0x004E" space="AE" confidential="Y" mask="0x00FF" display_name="Reserved" range="0x0000 0x00FF" default="0x0003"></reg>
		<reg  name="COEFG2" addr="0x004F" space="AE" mask="0x00FF" display_name="coefg2" range="0x0000 0x00FF" default="0x0080"><detail>Green2 / Green1* 128 ratio</detail></reg>
		<reg  name="EV_HILO" addr="0x0050" space="AE" mask="0x00FF" display_name="ev_hilo" range="0x0000 0x00FF" default="0x00A6">
			<bitfield  name="EV_LO" mask="0x000F" display_name="0-3: ev_lo" range="0x0000 0x000F"></bitfield>
			<bitfield  name="EV_HI" mask="0x00F0" display_name="4-7: ev_hi" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="AE_TARGET_DELTA" addr="0x0051" space="AE" mask="0x00FF" display_name="ae_target_delta" range="0x0000 0x00FF" default="0x00A8"><detail>Changes take effect immediately.</detail>
			<bitfield  name="LO_TARGET_DELTA" mask="0x000F" display_name="0-3: lo_target_delta" range="0x0000 0x000F"></bitfield>
			<bitfield  name="HI_TARGET_DELTA" mask="0x00F0" display_name="4-7: hi_target_delta" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="MIN_TARGET_DELTA" addr="0x0052" space="AE" mask="0x00FF" display_name="min_target_delta" range="0x0000 0x00FF" default="0x0086">
			<bitfield  name="LO_MINTARGET_DELTA" mask="0x000F" display_name="0-3: lo_mintarget_delta" range="0x0000 0x000F"></bitfield>
			<bitfield  name="HI_MINTARGET_DELTA" mask="0x00F0" display_name="4-7: hi_mintarget_delta" range="0x0000 0x000F"></bitfield></reg>
		<reg  name="MAXNU_DELTA" addr="0x0053" space="AE" mask="0x00FF" display_name="maxnu_delta" range="0x0000 0x00FF" default="0x0019"></reg>
		<reg  name="OUTLIERS_SLOP" addr="0x0054" space="AE" mask="0x01FF" display_name="outliers_slop" range="0x0000 0x00FF" default="0x0010"></reg>
		<reg  name="RESERVED_AE_55" addr="0x0055" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0001 0xFFFF" default="0x013F"></reg>
		<reg  name="RESERVED_AE_57" addr="0x0057" space="AE" confidential="Y" mask="0xFFFF" display_name="Reserved" range="0x0002 0xFFFF" default="0x00AB"></reg>
		<reg  name="AWB_VMT" addr="0x0000" space="AWB" mask="0xFFFF" display_name="awb_vmt" range="0x0000 0xFFFF" default="0xEF42"><detail>Pointer to virtual method table</detail></reg>
		<reg  name="AWB_WINDOW_POS" addr="0x0002" space="AWB" mask="0x00FF" display_name="awb_window_pos" range="0x0000 0x00FF"><detail>Y0 and X0</detail>
			<bitfield  name="X0" mask="0x000F" display_name="0-3: x0" range="0x0000 0x000F"><detail>X0 in units of 1/16th of frame width</detail></bitfield>
			<bitfield  name="Y0" mask="0x00F0" display_name="4-7: y0" range="0x0000 0x000F"><detail>Y0 in units 1/16th of frame height</detail></bitfield></reg>
		<reg  name="AWB_WINDOW_SIZE" addr="0x0003" space="AWB" mask="0x00FF" display_name="awb_window_size" range="0x0000 0x00FF" default="0x00EF"><detail>Height and width</detail>
			<bitfield  name="WIDTH" mask="0x000F" display_name="0-3: width" range="0x0000 0x000F"><detail>Width (in units of 1/16th of frame width) decremented by 1</detail></bitfield>
			<bitfield  name="HEIGHT" mask="0x00F0" display_name="4-7: height" range="0x0000 0x000F"><detail>Height (in units of 1/16th of frame height) decremented by 1</detail></bitfield></reg>
		<reg  name="AWB_WAKEUPLINE" addr="0x0004" space="AWB" mask="0xFFFF" display_name="awb_wakeupline" range="0x0000 0xFFFF" default="0x023C"></reg>
		<reg  name="AWB_CCM_L_0" addr="0x0006" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_0" range="0x0000 0xFFFF" default="0x02EF" datatype="fixed8"><detail>Left CCM K11</detail></reg>
		<reg  name="AWB_CCM_L_1" addr="0x0008" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_1" range="0x0000 0xFFFF" default="0xFEA5" datatype="fixed8"><detail>Left CCM K12</detail></reg>
		<reg  name="AWB_CCM_L_2" addr="0x000A" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_2" range="0x0000 0xFFFF" default="0xFF98" datatype="fixed8"><detail>Left CCM K13</detail></reg>
		<reg  name="AWB_CCM_L_3" addr="0x000C" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_3" range="0x0000 0xFFFF" default="0xFF64" datatype="fixed8"><detail>Left CCM K21</detail></reg>
		<reg  name="AWB_CCM_L_4" addr="0x000E" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_4" range="0x0000 0xFFFF" default="0x02DA" datatype="fixed8"><detail>Left CCM K22</detail></reg>
		<reg  name="AWB_CCM_L_5" addr="0x0010" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_5" range="0x0000 0xFFFF" default="0xFF16" datatype="fixed8"><detail>Left CCM K23</detail></reg>
		<reg  name="AWB_CCM_L_6" addr="0x0012" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_6" range="0x0000 0xFFFF" default="0xFF74" datatype="fixed8"><detail>Left CCM K31</detail></reg>
		<reg  name="AWB_CCM_L_7" addr="0x0014" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_7" range="0x0000 0xFFFF" default="0xFD2A" datatype="fixed8"><detail>Left CCM K32</detail></reg>
		<reg  name="AWB_CCM_L_8" addr="0x0016" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_8" range="0x0000 0xFFFF" default="0x04EB" datatype="fixed8"><detail>Left CCM K33</detail></reg>
		<reg  name="AWB_CCM_L_9" addr="0x0018" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_9" range="0x0000 0xFFFF" default="0x0024" datatype="fixed5"><detail>Left CCM Red/Green gain</detail></reg>
		<reg  name="AWB_CCM_L_10" addr="0x001A" space="AWB" mask="0xFFFF" display_name="awb_ccm_l_10" range="0x0000 0xFFFF" default="0x003F" datatype="fixed5"><detail>Left CCM Blue/Green gain</detail></reg>
		<reg  name="AWB_CCM_RL_0" addr="0x001C" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_0" range="0x0000 0xFFFF" default="0xFFF3" datatype="fixed8"><detail>Delta CCM D11</detail></reg>
		<reg  name="AWB_CCM_RL_1" addr="0x001E" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_1" range="0x0000 0xFFFF" default="0x000D" datatype="fixed8"><detail>Delta CCM D12</detail></reg>
		<reg  name="AWB_CCM_RL_2" addr="0x0020" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_2" range="0x0000 0xFFFF" default="0x0049" datatype="fixed8"><detail>Delta CCM D13</detail></reg>
		<reg  name="AWB_CCM_RL_3" addr="0x0022" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_3" range="0x0000 0xFFFF" default="0x0029" datatype="fixed8"><detail>Delta CCM D21</detail></reg>
		<reg  name="AWB_CCM_RL_4" addr="0x0024" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_4" range="0x0000 0xFFFF" default="0xFFEE" datatype="fixed8"><detail>Delta CCM D22</detail></reg>
		<reg  name="AWB_CCM_RL_5" addr="0x0026" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_5" range="0x0000 0xFFFF" default="0xFFFB" datatype="fixed8"><detail>Delta CCM D23</detail></reg>
		<reg  name="AWB_CCM_RL_6" addr="0x0028" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_6" range="0x0000 0xFFFF" default="0x007E" datatype="fixed8"><detail>Delta CCM D31</detail></reg>
		<reg  name="AWB_CCM_RL_7" addr="0x002A" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_7" range="0x0000 0xFFFF" default="0x016F" datatype="fixed8"><detail>Delta CCM D32</detail></reg>
		<reg  name="AWB_CCM_RL_8" addr="0x002C" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_8" range="0x0000 0xFFFF" default="0xFDB5" datatype="fixed8"><detail>Delta CCM D33</detail></reg>
		<reg  name="AWB_CCM_RL_9" addr="0x002E" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_9" range="0x0000 0xFFFF" default="0x0018" datatype="fixed5"><detail>Delta CCM Red/Green gain</detail></reg>
		<reg  name="AWB_CCM_RL_10" addr="0x0030" space="AWB" mask="0xFFFF" display_name="awb_ccm_rl_10" range="0x0000 0xFFFF" default="0xFFEC" datatype="fixed5"><detail>Delta CCM Blue/Green gain</detail></reg>
		<reg  name="AWB_CCM_0" addr="0x0032" space="AWB" mask="0xFFFF" display_name="awb_ccm_0" range="0x0000 0xFFFF" default="0x01F0" datatype="fixed8"><detail>Current CCM C11</detail></reg>
		<reg  name="AWB_CCM_1" addr="0x0034" space="AWB" mask="0xFFFF" display_name="awb_ccm_1" range="0x0000 0xFFFF" default="0xFF44" datatype="fixed8"><detail>Current CCM C12</detail></reg>
		<reg  name="AWB_CCM_2" addr="0x0036" space="AWB" mask="0xFFFF" display_name="awb_ccm_2" range="0x0000 0xFFFF" default="0xFFF1" datatype="fixed8"><detail>Current CCM C13</detail></reg>
		<reg  name="AWB_CCM_3" addr="0x0038" space="AWB" mask="0xFFFF" display_name="awb_ccm_3" range="0x0000 0xFFFF" default="0xFFC7" datatype="fixed8"><detail>Current CCM C21</detail></reg>
		<reg  name="AWB_CCM_4" addr="0x003A" space="AWB" mask="0xFFFF" display_name="awb_ccm_4" range="0x0000 0xFFFF" default="0x01D7" datatype="fixed8"><detail>Current CCM C22</detail></reg>
		<reg  name="AWB_CCM_5" addr="0x003C" space="AWB" mask="0xFFFF" display_name="awb_ccm_5" range="0x0000 0xFFFF" default="0xFF82" datatype="fixed8"><detail>Current CCM C23</detail></reg>
		<reg  name="AWB_CCM_6" addr="0x003E" space="AWB" mask="0xFFFF" display_name="awb_ccm_6" range="0x0000 0xFFFF" default="0xFFD7" datatype="fixed8"><detail>Current CCM C31</detail></reg>
		<reg  name="AWB_CCM_7" addr="0x0040" space="AWB" mask="0xFFFF" display_name="awb_ccm_7" range="0x0000 0xFFFF" default="0xFEDB" datatype="fixed8"><detail>Current CCM C32</detail></reg>
		<reg  name="AWB_CCM_8" addr="0x0042" space="AWB" mask="0xFFFF" display_name="awb_ccm_8" range="0x0000 0xFFFF" default="0x025E" datatype="fixed8"><detail>Current CCM C33</detail></reg>
		<reg  name="AWB_CCM_9" addr="0x0044" space="AWB" mask="0xFFFF" display_name="awb_ccm_9" range="0x0000 0xFFFF" default="0x003C" datatype="fixed5"><detail>Current CCM Red/Green gain</detail></reg>
		<reg  name="AWB_CCM_10" addr="0x0046" space="AWB" mask="0xFFFF" display_name="awb_ccm_10" range="0x0000 0xFFFF" default="0x002B" datatype="fixed5"><detail>Current CCM Blue/Green gain</detail></reg>
		<reg  name="AWB_GAIN_BUFFER_SPEED" addr="0x0048" space="AWB" mask="0x00FF" display_name="awb_gain_buffer_speed" range="0x0000 0x00FF" default="0x0008"><detail>32=fastest; 1=slowest</detail></reg>
		<reg  name="AWB_JUMP_DIVISOR" addr="0x0049" space="AWB" mask="0x00FF" display_name="awb_jump_divisor" range="0x0000 0x00FF" default="0x0002"><detail>1=fastest</detail></reg>
		<reg  name="AWB_GAIN_MIN" addr="0x004A" space="AWB" mask="0x00FF" display_name="awb_gain_min" range="0x0000 0x00FF" default="0x0059" datatype="ufixed7"><detail>Min AWB digital gain</detail></reg>
		<reg  name="AWB_GAIN_MAX" addr="0x004B" space="AWB" mask="0x00FF" display_name="awb_gain_max" range="0x0000 0x00FF" default="0x00A6" datatype="ufixed7"><detail>Max allowed digital gain</detail></reg>
		<reg  name="AWB_GAIN_R" addr="0x004C" space="AWB" mask="0x00FF" display_name="awb_gain_r" range="0x0000 0x00FF" default="0x0080" datatype="ufixed7"><detail>Current R digital gain</detail></reg>
		<reg  name="AWB_GAIN_G" addr="0x004D" space="AWB" mask="0x00FF" display_name="awb_gain_g" range="0x0000 0x00FF" default="0x0080" datatype="ufixed7"><detail>Current G digital gain</detail></reg>
		<reg  name="AWB_GAIN_B" addr="0x004E" space="AWB" mask="0x00FF" display_name="awb_gain_b" range="0x0000 0x00FF" default="0x0080" datatype="ufixed7"><detail>Current B digital gain</detail></reg>
		<reg  name="AWB_CCM_POSITION_MIN" addr="0x004F" space="AWB" mask="0x00FF" display_name="awb_ccm_position_min" range="0x0000 0x00FF"><detail>leftmost - incandescent</detail></reg>
		<reg  name="AWB_CCM_POSITION_MAX" addr="0x0050" space="AWB" mask="0x00FF" display_name="awb_ccm_position_max" range="0x0000 0x00FF" default="0x007F"><detail>rightmost - daylight</detail></reg>
		<reg  name="AWB_CCM_POSITION" addr="0x0051" space="AWB" mask="0x00FF" display_name="awb_ccm_position" range="0x0000 0x00FF" default="0x0040"><detail>0=incandescent 127=daylight</detail></reg>
		<reg  name="AWB_SATURATION" addr="0x0052" space="AWB" mask="0x00FF" display_name="awb_saturation" range="0x0000 0x00FF" default="0x0080" datatype="ufixed7"><detail>128=100%</detail></reg>
		<reg  name="AWB_MODE" addr="0x0053" space="AWB" mask="0x00FF" display_name="awb_mode" range="0x0000 0x00FF">
			<bitfield  name="STEADY" mask="0x0001" display_name="0: steady" range="0x0000 0x0001"><detail>1 = AWB is done.</detail></bitfield>
			<bitfield  name="LIMITS_REACHED" mask="0x0002" display_name="1: limits_reached" range="0x0000 0x0001"><detail>1 = AWB limit is reached, 0 - limit not reach</detail></bitfield>
			<bitfield  name="TRUEGREY_OPEN" mask="0x0004" display_name="2: truegrey_open" range="0x0000 0x0001"><detail>1 =  reserved</detail></bitfield>
			<bitfield  name="NEW_AWB_LIMITS" mask="0x0008" display_name="3: new_awb_limits" range="0x0000 0x0001"><detail>1 =  debug</detail></bitfield>
			<bitfield  name="NO_AWB_STATISTIC" mask="0x0010" display_name="4: no_awb_statistic" range="0x0000 0x0001"><detail>1 = no awb statistic</detail></bitfield>
			<bitfield  name="FORCE_UNIT_DGAINS" mask="0x0020" display_name="5: force_unit_dgains" range="0x0000 0x0001"></bitfield>
			<bitfield  name="NORMCCM_OFF" mask="0x0040" display_name="6: normccm_off" range="0x0000 0x0001"><detail>1 = disable CCM normalization</detail></bitfield>
			<bitfield  name="FORCE_OUTDOOR" mask="0x0080" display_name="7: force_outdoor" range="0x0000 0x0001"><detail>1 = force outdoor settings, set by the sequencer</detail></bitfield></reg>
		<reg  name="AWB_GAINR_BUF" addr="0x0054" space="AWB" mask="0xFFFF" display_name="awb_gainr_buf" range="0x0000 0xFFFF"><detail>Time-buffered R gain</detail></reg>
		<reg  name="AWB_GAINB_BUF" addr="0x0056" space="AWB" mask="0xFFFF" display_name="awb_gainb_buf" range="0x0000 0xFFFF"><detail>Time-buffered B gain</detail></reg>
		<reg  name="AWB_SUMR" addr="0x0058" space="AWB" mask="0x00FF" display_name="awb_sumr" range="0x0000 0x00FF"><detail>AWB statistics. Scale normalized to an arbitrary number.</detail></reg>
		<reg  name="AWB_SUMY" addr="0x0059" space="AWB" mask="0x00FF" display_name="awb_sumy" range="0x0000 0x00FF"><detail>AWB statistics. Scale normalized to an arbitrary number.</detail></reg>
		<reg  name="AWB_SUMB" addr="0x005A" space="AWB" mask="0x00FF" display_name="awb_sumb" range="0x0000 0x00FF"><detail>AWB statistics. Scale normalized to an arbitrary number.</detail></reg>
		<reg  name="AWB_STEADY_BGAIN_OUT_MIN" addr="0x005B" space="AWB" mask="0x00FF" display_name="awb_steady_bgain_out_min" range="0x0000 0x00FF" default="0x0078" datatype="ufixed7"></reg>
		<reg  name="AWB_STEADY_BGAIN_OUT_MAX" addr="0x005C" space="AWB" mask="0x00FF" display_name="awb_steady_bgain_out_max" range="0x0000 0x00FF" default="0x0086" datatype="ufixed7"></reg>
		<reg  name="AWB_STEADY_BGAIN_IN_MIN" addr="0x005D" space="AWB" mask="0x00FF" display_name="awb_steady_bgain_in_min" range="0x0000 0x00FF" default="0x007E" datatype="ufixed7"></reg>
		<reg  name="AWB_STEADY_BGAIN_IN_MAX" addr="0x005E" space="AWB" mask="0x00FF" display_name="awb_steady_bgain_in_max" range="0x0000 0x00FF" default="0x0082" datatype="ufixed7"></reg>
		<reg  name="AWB_CNT_PXL_TH" addr="0x005F" space="AWB" mask="0xFFFF" display_name="awb_cnt_pxl_th" range="0x0000 0xFFFF" default="0x0040"><detail>Num pixels on edges to enable WB</detail></reg>
		<reg  name="AWB_TG_MIN0" addr="0x0061" space="AWB" mask="0x00FF" display_name="awb_tg_min0" range="0x0000 0x00FF" default="0x00E7"><detail>True Gray minimum</detail></reg>
		<reg  name="AWB_TG_MAX0" addr="0x0062" space="AWB" mask="0x00FF" display_name="awb_tg_max0" range="0x0000 0x00FF" default="0x00F6"><detail>True Gray maximum</detail></reg>
		<reg  name="AWB_X0" addr="0x0063" space="AWB" mask="0x00FF" display_name="awb_x0" range="0x0000 0x00FF" default="0x0010"></reg>
		<reg  name="AWB_KR_L" addr="0x0064" space="AWB" mask="0x00FF" display_name="awb_kr_l" range="0x0000 0x00FF" default="0x00AA"></reg>
		<reg  name="AWB_KG_L" addr="0x0065" space="AWB" mask="0x00FF" display_name="awb_kg_l" range="0x0000 0x00FF" default="0x0096"></reg>
		<reg  name="AWB_KB_L" addr="0x0066" space="AWB" mask="0x00FF" display_name="awb_kb_l" range="0x0000 0x00FF" default="0x0080"></reg>
		<reg  name="AWB_KR_R" addr="0x0067" space="AWB" mask="0x00FF" display_name="awb_kr_r" range="0x0000 0x00FF" default="0x0080"></reg>
		<reg  name="AWB_KG_R" addr="0x0068" space="AWB" mask="0x00FF" display_name="awb_kg_r" range="0x0000 0x00FF" default="0x0080"></reg>
		<reg  name="AWB_KB_R" addr="0x0069" space="AWB" mask="0x00FF" display_name="awb_kb_r" range="0x0000 0x00FF" default="0x0080"></reg>
		<reg  name="AWB_EDGETH" addr="0x006A" space="AWB" mask="0x00FF" display_name="awb_edgeth" range="0x0000 0x00FF" default="0x0018"><detail>current edge threshold for  WB statistic</detail></reg>
		<reg  name="AWB_EDGETH_MIN" addr="0x006B" space="AWB" mask="0x00FF" display_name="awb_edgeth_min" range="0x0000 0x00FF" default="0x0008"></reg>
		<reg  name="AWB_EDGETH_MAX" addr="0x006C" space="AWB" mask="0x00FF" display_name="awb_edgeth_max" range="0x0000 0x00FF" default="0x0018"></reg>
		<reg  name="FD_VMT" addr="0x0000" space="FD" mask="0xFFFF" display_name="fd_vmt" range="0x0000 0xFFFF" default="0xEFC3"><detail>Pointer to virtual method table</detail></reg>
		<reg  name="FD_WINDOW_POSH" addr="0x0002" space="FD" mask="0x00FF" display_name="fd_window_posh" range="0x0000 0x00FF" default="0x001D">
			<bitfield  name="WIDTH" mask="0x000F" display_name="0-3: width"><detail>width (in units of 1/16th of frame width) decremented by 1</detail></bitfield>
			<bitfield  name="X0" mask="0x00F0" display_name="4-7: x0"></bitfield></reg>
		<reg  name="FD_WINDOW_HEIGHT" addr="0x0003" space="FD" mask="0x00FF" display_name="fd_window_height" range="0x0000 0x00FF" default="0x0004"><detail>Bits [5:0]-flicker measurement window height in rows</detail>
			<bitfield  name="B24" mask="0x003F" display_name="0-5: b24"><detail>flicker measurement window height in rows</detail></bitfield></reg>
		<reg  name="FD_MODE" addr="0x0004" space="FD" mask="0x00FF" display_name="fd_mode" range="0x0000 0x00FF"><detail>Flicked detection switches and indicators.</detail>
			<bitfield  name="BITS_0_3" mask="0x000F" display_name="0-3: bits_0_3" range="0x0000 0x000F" rw="RO"><detail>read-only, reserved for auto FD</detail></bitfield>
			<bitfield  name="DEBUG_MODE" mask="0x0010" display_name="4: debug_mode" range="0x0000 0x0001"><detail>1 enables debug mode, 0 disables it</detail></bitfield>
			<bitfield  name="CURR_FLICKER_STATE" mask="0x0020" display_name="5: curr_flicker_state" range="0x0000 0x0001" rw="RO"><detail>0=60Hz 1=50Hz</detail></bitfield>
			<bitfield  name="CURR_SETTINGS" mask="0x0040" display_name="6: curr_settings" range="0x0000 0x0001"><detail>0=60Hz 1=50Hz</detail></bitfield>
			<bitfield  name="MANUAL_MODE" mask="0x0080" display_name="7: manual_mode" range="0x0000 0x0001"><detail>0=disable 1=enable</detail></bitfield></reg>
		<reg  name="FD_WAKEUPLINE" addr="0x0005" space="FD" mask="0xFFFF" display_name="fd_wakeupline" range="0x0000 0xFFFF" default="0x0040"></reg>
		<reg  name="FD_SMOOTH_CNT" addr="0x0007" space="FD" mask="0x00FF" display_name="fd_smooth_cnt" range="0x0000 0x00FF" default="0x0005"><detail>Reserved   &#10;</detail></reg>
		<reg  name="FD_SEARCH_F1_50" addr="0x0008" space="FD" mask="0x00FF" display_name="fd_search_f1_50" range="0x0000 0x00FF" default="0x001E"></reg>
		<reg  name="FD_SEARCH_F2_50" addr="0x0009" space="FD" mask="0x00FF" display_name="fd_search_f2_50" range="0x0000 0x00FF" default="0x0020"></reg>
		<reg  name="FD_SEARCH_F1_60" addr="0x000A" space="FD" mask="0x00FF" display_name="fd_search_f1_60" range="0x0000 0x00FF" default="0x0025"></reg>
		<reg  name="FD_SEARCH_F2_60" addr="0x000B" space="FD" mask="0x00FF" display_name="fd_search_f2_60" range="0x0000 0x00FF" default="0x0027"></reg>
		<reg  name="FD_SKIP_FRAME" addr="0x000C" space="FD" mask="0x00FF" display_name="fd_skip_frame" range="0x0000 0x00FF"><detail>Skip frame before subtracting two frames.</detail></reg>
		<reg  name="FD_STAT_MIN" addr="0x000D" space="FD" mask="0x00FF" display_name="fd_stat_min" range="0x0000 0x00FF" default="0x0003"></reg>
		<reg  name="FD_STAT_MAX" addr="0x000E" space="FD" mask="0x00FF" display_name="fd_stat_max" range="0x0000 0x00FF" default="0x0005"><detail>See fd.stat_min.</detail></reg>
		<reg  name="FD_STAT" addr="0x000F" space="FD" mask="0x00FF" display_name="fd_stat" range="0x0000 0x00FF"></reg>
		<reg  name="FD_MIN_AMPLITUDE" addr="0x0010" space="FD" mask="0x00FF" display_name="fd_min_amplitude" range="0x0000 0x00FF" default="0x0005"><detail>Reserved</detail></reg>
		<reg  name="FD_R9_STEP_F60_A" addr="0x0011" space="FD" mask="0xFFFF" display_name="fd_r9_step_f60_a" range="0x0000 0xFFFF" default="0x009D"><detail>Minimal shutter width step for 60Hz AC in context A.</detail></reg>
		<reg  name="FD_R9_STEP_F50_A" addr="0x0013" space="FD" mask="0xFFFF" display_name="fd_r9_step_f50_a" range="0x0000 0xFFFF" default="0x00BC"><detail>Minimal shutter width step for 50Hz AC in context A</detail></reg>
		<reg  name="FD_R9_STEP_F60_B" addr="0x0015" space="FD" mask="0xFFFF" display_name="fd_r9_step_f60_b" range="0x00BB 0xFFFF"><detail>Minimal shutter width step for 60Hz AC in context B.</detail></reg>
		<reg  name="FD_R9_STEP_F50_B" addr="0x0017" space="FD" mask="0xFFFF" display_name="fd_r9_step_f50_b" range="0x0000 0xFFFF" default="0x00E0"><detail>Minimal shutter width step for 50Hz AC in context B</detail></reg>
		<reg  name="FD_BUFFER_0" addr="0x0019" space="FD" mask="0x00FF" display_name="fd_buffer_0" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_1" addr="0x001A" space="FD" mask="0x00FF" display_name="fd_buffer_1" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_2" addr="0x001B" space="FD" mask="0x00FF" display_name="fd_buffer_2" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_3" addr="0x001C" space="FD" mask="0x00FF" display_name="fd_buffer_3" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_4" addr="0x001D" space="FD" mask="0x00FF" display_name="fd_buffer_4" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_5" addr="0x001E" space="FD" mask="0x00FF" display_name="fd_buffer_5" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_6" addr="0x001F" space="FD" mask="0x00FF" display_name="fd_buffer_6" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_7" addr="0x0020" space="FD" mask="0x00FF" display_name="fd_buffer_7" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_8" addr="0x0021" space="FD" mask="0x00FF" display_name="fd_buffer_8" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_9" addr="0x0022" space="FD" mask="0x00FF" display_name="fd_buffer_9" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_10" addr="0x0023" space="FD" mask="0x00FF" display_name="fd_buffer_10" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_11" addr="0x0024" space="FD" mask="0x00FF" display_name="fd_buffer_11" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_12" addr="0x0025" space="FD" mask="0x00FF" display_name="fd_buffer_12" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_13" addr="0x0026" space="FD" mask="0x00FF" display_name="fd_buffer_13" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_14" addr="0x0027" space="FD" mask="0x00FF" display_name="fd_buffer_14" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_15" addr="0x0028" space="FD" mask="0x00FF" display_name="fd_buffer_15" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_16" addr="0x0029" space="FD" mask="0x00FF" display_name="fd_buffer_16" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_17" addr="0x002A" space="FD" mask="0x00FF" display_name="fd_buffer_17" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_18" addr="0x002B" space="FD" mask="0x00FF" display_name="fd_buffer_18" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_19" addr="0x002C" space="FD" mask="0x00FF" display_name="fd_buffer_19" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_20" addr="0x002D" space="FD" mask="0x00FF" display_name="fd_buffer_20" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_21" addr="0x002E" space="FD" mask="0x00FF" display_name="fd_buffer_21" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_22" addr="0x002F" space="FD" mask="0x00FF" display_name="fd_buffer_22" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_23" addr="0x0030" space="FD" mask="0x00FF" display_name="fd_buffer_23" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_24" addr="0x0031" space="FD" mask="0x00FF" display_name="fd_buffer_24" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_25" addr="0x0032" space="FD" mask="0x00FF" display_name="fd_buffer_25" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_26" addr="0x0033" space="FD" mask="0x00FF" display_name="fd_buffer_26" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_27" addr="0x0034" space="FD" mask="0x00FF" display_name="fd_buffer_27" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_28" addr="0x0035" space="FD" mask="0x00FF" display_name="fd_buffer_28" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_29" addr="0x0036" space="FD" mask="0x00FF" display_name="fd_buffer_29" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_30" addr="0x0037" space="FD" mask="0x00FF" display_name="fd_buffer_30" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_31" addr="0x0038" space="FD" mask="0x00FF" display_name="fd_buffer_31" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_32" addr="0x0039" space="FD" mask="0x00FF" display_name="fd_buffer_32" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_33" addr="0x003A" space="FD" mask="0x00FF" display_name="fd_buffer_33" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_34" addr="0x003B" space="FD" mask="0x00FF" display_name="fd_buffer_34" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_35" addr="0x003C" space="FD" mask="0x00FF" display_name="fd_buffer_35" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_36" addr="0x003D" space="FD" mask="0x00FF" display_name="fd_buffer_36" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_37" addr="0x003E" space="FD" mask="0x00FF" display_name="fd_buffer_37" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_38" addr="0x003F" space="FD" mask="0x00FF" display_name="fd_buffer_38" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_39" addr="0x0040" space="FD" mask="0x00FF" display_name="fd_buffer_39" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_40" addr="0x0041" space="FD" mask="0x00FF" display_name="fd_buffer_40" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_41" addr="0x0042" space="FD" mask="0x00FF" display_name="fd_buffer_41" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_42" addr="0x0043" space="FD" mask="0x00FF" display_name="fd_buffer_42" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_43" addr="0x0044" space="FD" mask="0x00FF" display_name="fd_buffer_43" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_44" addr="0x0045" space="FD" mask="0x00FF" display_name="fd_buffer_44" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_45" addr="0x0046" space="FD" mask="0x00FF" display_name="fd_buffer_45" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_46" addr="0x0047" space="FD" mask="0x00FF" display_name="fd_buffer_46" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="FD_BUFFER_47" addr="0x0048" space="FD" mask="0x00FF" display_name="fd_buffer_47" range="0x0000 0x00FF"><detail>Temporary buffer for flicker.</detail></reg>
		<reg  name="AF_VMT" addr="0x0000" space="AF" mask="0xFFFF" display_name="af_vmt" range="0x0000 0xFFFF" default="0xEFCD"><detail>Pointer to AF driver VMT</detail></reg>
		<reg  name="AF_WINDOW_POS" addr="0x0002" space="AF" mask="0x00FF" display_name="af_window_pos" range="0x0000 0x00FF" default="0x0044"><detail>Encoded position of upper left corner of 1st AF window</detail>
			<bitfield  name="B25" mask="0x000F" display_name="0-3: b25"></bitfield>
			<bitfield  name="B26" mask="0x00F0" display_name="4-7: b26"></bitfield></reg>
		<reg  name="AF_WINDOW_SIZE" addr="0x0003" space="AF" mask="0x00FF" display_name="af_window_size" range="0x0000 0x00FF" default="0x0077"><detail>Encoded width and heigh of AF windows</detail>
			<bitfield  name="B27" mask="0x000F" display_name="0-3: b27"><detail>width (in units of 1/16th of frame width) decremented by 1,</detail></bitfield>
			<bitfield  name="B28" mask="0x00F0" display_name="4-7: b28"></bitfield></reg>
		<reg  name="AF_MODE" addr="0x0004" space="AF" mask="0x00FF" display_name="af_mode" range="0x0000 0x00FF">
			<bitfield  name="AF_TRIGGER" mask="0x0001" display_name="0: af_trigger" range="0x0000 0x0001"><detail>1: start auto focusing</detail></bitfield>
			<bitfield  name="CREEP_COMP" mask="0x0040" display_name="6: creep_comp" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="MANUAL" mask="0x0080" display_name="7: manual" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield></reg>
		<reg  name="AF_MODE_EX" addr="0x0005" space="AF" mask="0x00FF" display_name="af_mode_ex" range="0x0000 0x00FF" default="0x0080">
			<bitfield  name="AF_SCORES_ARE_READY" mask="0x0001" display_name="0: af_scores_are_ready" range="0x0000 0x0001"><detail>1: sharpness scores are ready</detail></bitfield>
			<bitfield  name="AF_FINE_SCAN_IS_ON" mask="0x0002" display_name="1: af_fine_scan_is_on" range="0x0000 0x0001"><detail>1: fine scan is in progress</detail></bitfield>
			<bitfield  name="AF_EXTRA_WAIT_IS_ON" mask="0x0004" display_name="2: af_extra_wait_is_on" range="0x0000 0x0001"><detail>1: extra wait is in progress</detail></bitfield>
			<bitfield  name="AF_EXTRA_WAIT" mask="0x0008" display_name="3: af_extra_wait" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="AF_ERROR" mask="0x0010" display_name="4: af_error" range="0x0000 0x0001"><detail>0: no error; 1: AF error occurred</detail></bitfield>
			<bitfield  name="AF_FINE_SCAN" mask="0x0020" display_name="5: af_fine_scan" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="AF_STEPPING_TO_BEST_POS" mask="0x0040" display_name="6: af_stepping_to_best_pos" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="AF_SECOND_FLYBACK" mask="0x0080" display_name="7: af_second_flyback" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield></reg>
		<reg  name="AF_NUM_STEPS" addr="0x0006" space="AF" mask="0x00FF" display_name="af_num_steps" range="0x0000 0x00FF" default="0x000A"><detail>Number of steps in 1st coarse scan</detail></reg>
		<reg  name="AF_INIT_POS" addr="0x0007" space="AF" mask="0x00FF" display_name="af_init_pos" range="0x0000 0x00FF"><detail>Number of starting position for 1st coarse scan</detail></reg>
		<reg  name="AF_NUM_STEPS_2" addr="0x0008" space="AF" mask="0x00FF" display_name="af_num_steps_2" range="0x0000 0x00FF" default="0x0006"><detail>Number of steps in 2nd fine scan</detail>
			<bitfield  name="DES_NUM_STEPS" mask="0x000F" display_name="0-3: des_num_steps" range="0x0000 0x000F"><detail>Des. num. of steps in 2nd scan</detail></bitfield>
			<bitfield  name="ACTUAL_NUM_STEPS" mask="0x00F0" display_name="4-7: actual_num_steps" range="0x0000 0x000F"><detail>Actual num. of steps in 2nd scan</detail></bitfield></reg>
		<reg  name="AF_STEP_SIZE" addr="0x0009" space="AF" mask="0x00FF" display_name="af_step_size" range="0x0000 0x00FF" default="0x0006"><detail>Step size used in 2nd fine scan</detail></reg>
		<reg  name="AF_WAKEUP_LINE" addr="0x000A" space="AF" mask="0xFFFF" display_name="af_wakeup_line" range="0x0000 0xFFFF" default="0x01C0"><detail>AF driver wake-up line</detail></reg>
		<reg  name="AF_ZONE_WEIGHTS_HI" addr="0x000C" space="AF" mask="0xFFFF" display_name="af_zone_weights_hi" range="0x0000 0xFFFF" default="0xFFFF"><detail>Weights for lower 8 AF windows</detail></reg>
		<reg  name="AF_ZONE_WEIGHTS_LO" addr="0x000E" space="AF" mask="0xFFFF" display_name="af_zone_weights_lo" range="0x0000 0xFFFF" default="0xFFFF"><detail>Weights for upper 8 AF windows</detail></reg>
		<reg  name="AF_DISTANCE_WEIGHT" addr="0x0010" space="AF" mask="0x00FF" display_name="af_distance_weight" range="0x0000 0x00FF" default="0x00FF"><detail>Reserved; unused</detail></reg>
		<reg  name="AF_BEST_POSITION" addr="0x0011" space="AF" mask="0x00FF" display_name="af_best_position" range="0x0000 0x00FF"><detail>In manual mode: user-selected position; otherwise: number (index) of best position</detail></reg>
		<reg  name="AF_SHA_TH" addr="0x0012" space="AF" mask="0x00FF" display_name="af_sha_th" range="0x0000 0x00FF" default="0x000A"><detail>Min. acceptable difference between max. and min. sharpness score</detail></reg>
		<reg  name="MODE_EX2" addr="0x0013" space="AF" mask="0x00FF" display_name="mode_ex2">
			<bitfield  name="AUTO_WEIGHT_ZONE" mask="0x0001" display_name="0: auto_weight_zone"></bitfield></reg>
		<reg  name="AF_POSITION_0" addr="0x0014" space="AF" mask="0x00FF" display_name="af_position_0" range="0x0000 0x0055"><detail>Programmable logical lens position 0</detail></reg>
		<reg  name="AF_POSITION_1" addr="0x0015" space="AF" mask="0x00FF" display_name="af_position_1" range="0x0000 0x00FF" default="0x001C"><detail>Programmable logical lens position 1</detail></reg>
		<reg  name="AF_POSITION_2" addr="0x0016" space="AF" mask="0x00FF" display_name="af_position_2" range="0x0000 0x00FF" default="0x0038"><detail>Programmable logical lens position 2</detail></reg>
		<reg  name="AF_POSITION_3" addr="0x0017" space="AF" mask="0x00FF" display_name="af_position_3" range="0x0000 0x00FF" default="0x0055"><detail>Programmable logical lens position 3</detail></reg>
		<reg  name="AF_POSITION_4" addr="0x0018" space="AF" mask="0x00FF" display_name="af_position_4" range="0x0000 0x00FF" default="0x0071"><detail>Programmable logical lens position 4</detail></reg>
		<reg  name="AF_POSITION_5" addr="0x0019" space="AF" mask="0x00FF" display_name="af_position_5" range="0x0000 0x00FF" default="0x008D"><detail>Programmable logical lens position 5</detail></reg>
		<reg  name="AF_POSITION_6" addr="0x001A" space="AF" mask="0x00FF" display_name="af_position_6" range="0x0000 0x00FF" default="0x00AA"><detail>Programmable logical lens position 6</detail></reg>
		<reg  name="AF_POSITION_7" addr="0x001B" space="AF" mask="0x00FF" display_name="af_position_7" range="0x0000 0x00FF" default="0x00C6"><detail>Programmable logical lens position 7</detail></reg>
		<reg  name="AF_POSITION_8" addr="0x001C" space="AF" mask="0x00FF" display_name="af_position_8" range="0x0000 0x00FF" default="0x00E2"><detail>Programmable logical lens position 8</detail></reg>
		<reg  name="AF_POSITION_9" addr="0x001D" space="AF" mask="0x00FF" display_name="af_position_9" range="0x0000 0x00FF" default="0x00FF"><detail>Programmable logical lens position 9</detail></reg>
		<reg  name="AF_POSITION_10" addr="0x001E" space="AF" mask="0x00FF" display_name="af_position_10" range="0x0000 0x00FF" default="0x001B"><detail>Programmable logical lens position 10</detail></reg>
		<reg  name="AF_POSITION_11" addr="0x001F" space="AF" mask="0x00FF" display_name="af_position_11" range="0x0000 0x00FF" default="0x0037"><detail>Programmable logical lens position 11</detail></reg>
		<reg  name="AF_POSITION_12" addr="0x0020" space="AF" mask="0x00FF" display_name="af_position_12" range="0x0000 0x00FF" default="0x0054"><detail>Programmable logical lens position 12</detail></reg>
		<reg  name="AF_POSITION_13" addr="0x0021" space="AF" mask="0x00FF" display_name="af_position_13" range="0x0000 0x00FF" default="0x0070"><detail>Programmable logical lens position 13</detail></reg>
		<reg  name="AF_POSITION_14" addr="0x0022" space="AF" mask="0x00FF" display_name="af_position_14" range="0x0000 0x00FF" default="0x008C"><detail>Programmable logical lens position 14</detail></reg>
		<reg  name="AF_POSITION_15" addr="0x0023" space="AF" mask="0x00FF" display_name="af_position_15" range="0x0000 0x00FF" default="0x00A9"><detail>Programmable logical lens position 15</detail></reg>
		<reg  name="AF_POSITION_16" addr="0x0024" space="AF" mask="0x00FF" display_name="af_position_16" range="0x0000 0x00FF" default="0x00C5"><detail>Programmable logical lens position 16</detail></reg>
		<reg  name="AF_POSITION_17" addr="0x0025" space="AF" mask="0x00FF" display_name="af_position_17" range="0x0000 0x00FF" default="0x00E1"><detail>Programmable logical lens position 17</detail></reg>
		<reg  name="AF_POSITION_18" addr="0x0026" space="AF" mask="0x00FF" display_name="af_position_18" range="0x0000 0x00FF" default="0x00FE"><detail>Programmable logical lens position 18</detail></reg>
		<reg  name="AF_POSITION_19" addr="0x0027" space="AF" mask="0x00FF" display_name="af_position_19" range="0x0000 0x00FF" default="0x001A"><detail>Programmable logical lens position 19</detail></reg>
		<reg  name="AFM_VMT" addr="0x0000" space="AFM" mask="0xFFFF" display_name="afm_vmt" range="0x0000 0xFFFF" default="0xEFDD"><detail>Pointer to AFM driver VMT</detail></reg>
		<reg  name="AFM_TYPE" addr="0x0002" space="AFM" mask="0x00FF" display_name="afm_type" range="0x0000 0x00FF"><detail>Type of AF lens actuator used (0: none; 1: helimorph; 2: stepper motor; 3: AD5398)</detail></reg>
		<reg  name="AFM_CURPOS" addr="0x0003" space="AFM" mask="0x00FF" display_name="afm_curpos" range="0x0000 0x00FF"><detail>Current logical position of AF lens.</detail></reg>
		<reg  name="AFM_PREPOS" addr="0x0004" space="AFM" mask="0x00FF" display_name="afm_prepos" range="0x0000 0x00FF"><detail>Previous logical position of AF lens</detail></reg>
		<reg  name="AFM_STATUS" addr="0x0005" space="AFM" mask="0x00FF" display_name="afm_status" range="0x0000 0x00FF"><detail>Status of AF lens actuator</detail>
			<bitfield  name="AFM_ERROR_INDICATOR" mask="0x0001" display_name="0: afm_error_indicator" range="0x0000 0x0001"><detail>0: no error; 1: some error message has been received from lens actuator</detail></bitfield>
			<bitfield  name="AFM_MOTION_INDICATOR" mask="0x0002" display_name="1: afm_motion_indicator" range="0x0000 0x0001"><detail>0: AF lens actuator is stationary; 1: AF lens actuator is moving</detail></bitfield>
			<bitfield  name="AFM_LAST_MOVE_DIR" mask="0x0004" display_name="2: afm_last_move_dir" range="0x0000 0x0001"><detail>0: forward (+); 1: backward (-)</detail></bitfield>
			<bitfield  name="AFM_SM_POS_MOD_4" mask="0x0018" display_name="3-4: afm_sm_pos_mod_4" range="0x0000 0x0003"><detail>Physical position modulo 4</detail></bitfield></reg>
		<reg  name="AFM_POSMIN" addr="0x0006" space="AFM" mask="0x00FF" display_name="afm_posmin" range="0x0000 0x00FF"><detail>Lower limit of physical motion range of AF lens</detail></reg>
		<reg  name="AFM_POSMAX" addr="0x0007" space="AFM" mask="0x00FF" display_name="afm_posmax" range="0x0000 0x00FF"><detail>Upper limit of physical motion range of AF lens</detail></reg>
		<reg  name="AFM_POSMACRO" addr="0x0008" space="AFM" mask="0x00FF" display_name="afm_posmacro" range="0x0000 0x00FF"><detail>Logical macro position of AF lens</detail></reg>
		<reg  name="AFM_BACKLASH" addr="0x0009" space="AFM" mask="0x00FF" display_name="afm_backlash" range="0x0000 0x00FF"><detail>Logical size of backlash-compensating step</detail></reg>
		<reg  name="AFM_CUSTCTRL" addr="0x000A" space="AFM" mask="0x00FF" display_name="afm_custctrl" range="0x0000 0x00FF"><detail>Custom controls; their function depends on type of lens actuator used</detail></reg>
		<reg  name="AFM_TIMER_VMT" addr="0x000B" space="AFM" mask="0xFFFF" display_name="afm_timer_vmt" range="0x0000 0xFFFF" default="0xEFFD"><detail>Pointer to timer VMT</detail></reg>
		<reg  name="AFM_TIMER_STARTTIME" addr="0x000D" space="AFM" mask="0xFFFF" display_name="afm_timer_starttime" range="0x0000 0xFFFF"><detail>Timer start time</detail></reg>
		<reg  name="AFM_TIMER_STOPTIME" addr="0x000F" space="AFM" mask="0xFFFF" display_name="afm_timer_stoptime" range="0x0000 0xFFFF"><detail>Timer stop time</detail></reg>
		<reg  name="AFM_TIMER_HIWORDMCLKFREQ" addr="0x0011" space="AFM" mask="0xFFFF" display_name="afm_timer_hiwordmclkfreq" range="0x0000 0xFFFF"><detail>Master clock frequency in Hz divided by 65535</detail></reg>
		<reg  name="AFM_TIMER_MAXSHORTDELAY" addr="0x0013" space="AFM" mask="0xFFFF" display_name="afm_timer_maxshortdelay" range="0x0000 0xFFFF"><detail>Max. expected duration of short lens move</detail></reg>
		<reg  name="AFM_TIMER_MAXLONGDELAY" addr="0x0015" space="AFM" mask="0xFFFF" display_name="afm_timer_maxlongdelay" range="0x0000 0xFFFF"><detail>Max. expected duration of long lens move</detail></reg>
		<reg  name="AFM_TIMER_MAXQUICKMOVE" addr="0x0017" space="AFM" mask="0x00FF" display_name="afm_timer_maxquickmove" range="0x0000 0x00FF"><detail>Max. length of short lens move</detail></reg>
		<reg  name="AFM_TIMER_CONFIG" addr="0x0018" space="AFM" mask="0x00FF" display_name="afm_timer_config" range="0x0000 0x00FF"><detail>Determines how AFM driver estimates time needed to move AF lens</detail>
			<bitfield  name="AFM_TIMER_CONFIG_TMOVE" mask="0x0001" display_name="0: afm_timer_config_tmove" range="0x0000 0x0001"><detail>0: linear; 1: time = (move&amp;gt;maxQuickMove) ? maxLongDelay:maxShortDelay</detail></bitfield>
			<bitfield  name="AFM_TIMER_CONFIG_T0" mask="0x0002" display_name="1: afm_timer_config_t0" range="0x0000 0x0001"><detail>0: 0; 1: timer_maxShortDelay</detail></bitfield></reg>
		<reg  name="AFM_SI_VMT" addr="0x0019" space="AFM" mask="0xFFFF" display_name="afm_si_vmt" range="0x0000 0xFFFF" default="0xF005"><detail>Pointer to serial interface VMT</detail></reg>
		<reg  name="AFM_SI_CLKMASK" addr="0x001B" space="AFM" mask="0xFFFF" display_name="afm_si_clkmask" range="0x0000 0xFFFF"><detail>Mask selecting serial interface clock pad</detail></reg>
		<reg  name="AFM_SI_DATAMASK" addr="0x001D" space="AFM" mask="0xFFFF" display_name="afm_si_datamask" range="0x0000 0xFFFF"><detail>Mask selecting serial interface data pad</detail></reg>
		<reg  name="AFM_SI_CLKQTRPRD" addr="0x001F" space="AFM" mask="0xFFFF" display_name="afm_si_clkqtrprd" range="0x0000 0xFFFF"><detail>Delay for slowing down serial interface clock</detail></reg>
		<reg  name="AFM_SI_NEEDSACK" addr="0x0021" space="AFM" mask="0x00FF" display_name="afm_si_needsack" range="0x0000 0x00FF"><detail>Switch enabling detection of slave ACK (0: disabled; 1:enabled)</detail></reg>
		<reg  name="AFM_SI_SLAVEADDR" addr="0x0022" space="AFM" mask="0x00FF" display_name="afm_si_slaveaddr" range="0x0000 0x00FF"><detail>Slave address used in serial interface transmissions</detail></reg>
		<reg  name="AFM_SM_ENABMASK" addr="0x0023" space="AFM" mask="0xFFFF" display_name="afm_sm_enabmask" range="0x0000 0xFFFF"><detail>Mask selecting stepper-motor-enabling output</detail></reg>
		<reg  name="AFM_SM_DRV0MASK" addr="0x0025" space="AFM" mask="0x00FF" display_name="afm_sm_drv0mask" range="0x0000 0x00FF"><detail>Mask selecting 1st stepper-motor-driving output</detail></reg>
		<reg  name="AFM_SM_DRV1MASK" addr="0x0026" space="AFM" mask="0x00FF" display_name="afm_sm_drv1mask" range="0x0000 0x00FF"><detail>Mask selecting 2nd stepper-motor-driving output</detail></reg>
		<reg  name="AFM_SM_DRV2MASK" addr="0x0027" space="AFM" mask="0x00FF" display_name="afm_sm_drv2mask" range="0x0000 0x00FF"><detail>Mask selecting 3rd stepper-motor-driving output</detail></reg>
		<reg  name="AFM_SM_DRV3MASK" addr="0x0028" space="AFM" mask="0x00FF" display_name="afm_sm_drv3mask" range="0x0000 0x00FF"><detail>Mask selecting 4th stepper-motor-driving output</detail></reg>
		<reg  name="AFM_SM_DRVSQTRPRD" addr="0x0029" space="AFM" mask="0xFFFF" display_name="afm_sm_drvsqtrprd" range="0x0000 0xFFFF"><detail>Delay for slowing stepper-motor-driving waveforms</detail></reg>
		<reg  name="AFM_SM_DRVSGENMODE" addr="0x002B" space="AFM" mask="0x00FF" display_name="afm_sm_drvsgenmode" range="0x0000 0x00FF"><detail>Controls generation of stepper-motor-driving waveforms by GPIO</detail>
			<bitfield  name="AFM_SM_FINEST_POS" mask="0x0001" display_name="0: afm_sm_finest_pos" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="AFM_SM_FINE_POS" mask="0x0002" display_name="1: afm_sm_fine_pos" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="AFM_SM_WG_CNT_MODE" mask="0x0004" display_name="2: afm_sm_wg_cnt_mode" range="0x0000 0x0001"><detail>0: 8-bit mode; 1: 16-bit mode</detail></bitfield>
			<bitfield  name="AFM_SM_WG_CLK_DIV_NUM" mask="0x0008" display_name="3: afm_sm_wg_clk_div_num" range="0x0000 0x0001"><detail>0: divider 1; 1: divider 2</detail></bitfield>
			<bitfield  name="AFM_SM_WG_CLK_DIV_MIN" mask="0x00F0" display_name="4-7: afm_sm_wg_clk_div_min"><detail>Can be used to force divider setting up  to slow stepper-driving waveforms</detail></bitfield></reg>
		<reg  name="AFM_SM_PIENABMASK" addr="0x002C" space="AFM" mask="0xFFFF" display_name="afm_sm_pienabmask" range="0x0000 0xFFFF"><detail>Mask selecting photointerrupter-enabling output</detail></reg>
		<reg  name="AFM_SM_PIOUTMASK" addr="0x002E" space="AFM" mask="0xFFFF" display_name="afm_sm_pioutmask" range="0x0000 0xFFFF"><detail>Mask selecting photointerrupter-sensing input</detail></reg>
		<reg  name="AFM_SM_PIEDGEOFFSET" addr="0x0030" space="AFM" mask="0x00FF" display_name="afm_sm_piedgeoffset" range="0x0000 0x00FF"><detail>Distance between PI signal edge and desired initial position of stepper motor</detail></reg>
		<reg  name="AFM_SM_PICONFIG" addr="0x0031" space="AFM" mask="0x00FF" display_name="afm_sm_piconfig" range="0x0000 0x00FF"><detail>Controls photointerrupter use in initial stepper motor positioning</detail>
			<bitfield  name="AFM_SM_PI_USE" mask="0x0001" display_name="0: afm_sm_pi_use" range="0x0000 0x0001"><detail>1: use PI; 0: do not use PI move motor to logical position indicated by bit 1</detail></bitfield>
			<bitfield  name="AFM_SM_PI_EDGE_LOC" mask="0x0002" display_name="1: afm_sm_pi_edge_loc" range="0x0000 0x0001"><detail>0: near logical position 0; 1: near logical position 255</detail></bitfield>
			<bitfield  name="AFM_SM_PI_ACTV_STATE" mask="0x0004" display_name="2: afm_sm_pi_actv_state" range="0x0000 0x0001"><detail>0: logical low; 1: logical high</detail></bitfield>
			<bitfield  name="AFM_SM_PI_END_STATE" mask="0x0008" display_name="3: afm_sm_pi_end_state" range="0x0000 0x0001"><detail>0: PI inactive state; 1: PI active state</detail></bitfield>
			<bitfield  name="AFM_SM_PI_INIT_LOG_POS" mask="0x0010" display_name="4: afm_sm_pi_init_log_pos" range="0x0000 0x0001"><detail>0: 0; 1: 255</detail></bitfield>
			<bitfield  name="AFM_SM_PI_MAX_STEP_SIZE" mask="0x0020" display_name="5: afm_sm_pi_max_step_size" range="0x0000 0x0001"><detail>0: disabled; 1: enabled</detail></bitfield>
			<bitfield  name="AFM_SM_PI_SETTLING_TIME" mask="0x00C0" display_name="6-7: afm_sm_pi_settling_time" range="0x0000 0x0003"><detail>Time in master clock cycles</detail></bitfield></reg>
		<reg  name="MODE_VMT" addr="0x0000" space="MODE" mask="0xFFFF" display_name="mode_vmt" range="0x0000 0xFFFF" default="0xF00D"><detail>Pointer to virtual method table.</detail></reg>
		<reg  name="MODE_CONTEXT" addr="0x0002" space="MODE" mask="0x00FF" display_name="mode_context" range="0x0000 0x00FF"><detail>Current context (0 = A, 1 = B).</detail></reg>
		<reg  name="MODE_OUTPUT_WIDTH_A" addr="0x0003" space="MODE" mask="0xFFFF" display_name="mode_output_width_a" range="0x0000 0xFFFF" default="0x0320"></reg>
		<reg  name="MODE_OUTPUT_HEIGHT_A" addr="0x0005" space="MODE" mask="0xFFFF" display_name="mode_output_height_a" range="0x0000 0xFFFF" default="0x0258"></reg>
		<reg  name="MODE_OUTPUT_WIDTH_B" addr="0x0007" space="MODE" mask="0xFFFF" display_name="mode_output_width_b" range="0x0000 0xFFFF" default="0x0640"></reg>
		<reg  name="MODE_OUTPUT_HEIGHT_B" addr="0x0009" space="MODE" mask="0xFFFF" display_name="mode_output_height_b" range="0x0000 0xFFFF" default="0x04B0"></reg>
		<reg  name="MODE_PLL_LOCK_DELAY" addr="0x000B" space="MODE" mask="0xFFFF" display_name="mode_pll_lock_delay" range="0x0000 0xFFFF" default="0x00C8"></reg>
		<reg  name="MODE_SENSOR_ROW_START_A" addr="0x000D" space="MODE" mask="0xFFFF" display_name="mode_sensor_row_start_a" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_SENSOR_COL_START_A" addr="0x000F" space="MODE" mask="0xFFFF" display_name="mode_sensor_col_start_a" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_SENSOR_ROW_END_A" addr="0x0011" space="MODE" mask="0xFFFF" display_name="mode_sensor_row_end_a" range="0x0000 0xFFFF" default="0x04BD"></reg>
		<reg  name="MODE_SENSOR_COL_END_A" addr="0x0013" space="MODE" mask="0xFFFF" display_name="mode_sensor_col_end_a" range="0x0000 0xFFFF" default="0x064D"></reg>
		<reg  name="MODE_SENSOR_X_DELAY_A" addr="0x0015" space="MODE" mask="0xFFFF" display_name="mode_sensor_x_delay_a" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_SENSOR_ROW_SPEED_A" addr="0x0017" space="MODE" mask="0xFFFF" display_name="mode_sensor_row_speed_a" range="0x0000 0xFFFF" default="0x2112">
			<bitfield  name="PIXCLK_SPEED" mask="0x0007" display_name="0-2: pixclk_speed" range="0x0000 0x0007"><detail>1ADC: Pclk = 2 mclks* bits[0:2]; 2ADC: bits[0:2]</detail></bitfield>
			<bitfield  name="BIT_3" mask="0x0008" display_name="3: bit_3" range="0x0000 0x0001"><detail>Reserved</detail></bitfield>
			<bitfield  name="PIXCLK_DELAY" mask="0x00F0" display_name="4-7: pixclk_delay" range="0x0000 0x000F"><detail>In half mclk compared to internal pixclk</detail></bitfield>
			<bitfield  name="PIXCLK_INVERT" mask="0x0300" display_name="8-9: pixclk_invert" range="0x0000 0x0003"><detail>Reserved. Do not change from default value.</detail></bitfield>
			<bitfield  name="DELAY_ADC_CLOCK" mask="0xE000" display_name="13-15: delay_adc_clock" range="0x0000 0x0007"><detail>Delay ADC clock in half mclk compared to col address</detail></bitfield></reg>
		<reg  name="MODE_SENSOR_READ_MODE_A" addr="0x0019" space="MODE" mask="0xFFFF" display_name="mode_sensor_read_mode_a" range="0x0000 0xFFFF" default="0x046C">
			<bitfield  name="HORIZ_MIRROR" mask="0x0001" display_name="0: horiz_mirror" range="0x0000 0x0001"></bitfield>
			<bitfield  name="VERT_FLIP" mask="0x0002" display_name="1: vert_flip" range="0x0000 0x0001"></bitfield>
			<bitfield  name="Y_ODD_INC" mask="0x001C" display_name="2-4: y_odd_inc" range="0x0000 0x0007"></bitfield>
			<bitfield  name="X_ODD_INC" mask="0x00E0" display_name="5-7: x_odd_inc" range="0x0000 0x0007"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved"></bitfield>
			<bitfield  name="XY_BIN_EN" mask="0x0400" display_name="10: xy_bin_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="X_BIN_EN" mask="0x0800" display_name="11: x_bin_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SPECIAL_LINE_VALID" mask="0xC000" display_name="14-15: special_line_valid" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="MODE_SENSOR_SAMPLE_TIME_PCK_A" addr="0x001B" space="MODE" mask="0xFFFF" display_name="mode_sensor_sample_time_pck_a" range="0x0000 0xFFFF" default="0x03D8"></reg>
		<reg  name="MODE_SENSOR_FINE_CORRECTION_A" addr="0x001D" space="MODE" mask="0xFFFF" display_name="mode_sensor_fine_correction_a" range="0x0000 0xFFFF" default="0x007B"></reg>
		<reg  name="MODE_SENSOR_FINE_IT_MIN_A" addr="0x001F" space="MODE" mask="0xFFFF" display_name="mode_sensor_fine_it_min_a" range="0x0000 0xFFFF" default="0x0408"></reg>
		<reg  name="MODE_SENSOR_FINE_IT_MAX_MARGIN_A" addr="0x0021" space="MODE" mask="0xFFFF" display_name="mode_sensor_fine_it_max_margin_a" range="0x0000 0xFFFF" default="0x00AB"></reg>
		<reg  name="MODE_SENSOR_FRAME_LENGTH_A" addr="0x0023" space="MODE" mask="0xFFFF" display_name="mode_sensor_frame_length_a" range="0x0000 0xFFFF" default="0x0293"></reg>
		<reg  name="MODE_SENSOR_LINE_LENGTH_PCK_A" addr="0x0025" space="MODE" mask="0xFFFF" display_name="mode_sensor_line_length_pck_a" range="0x0000 0xFFFF" default="0x07D0"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_4_5_A" addr="0x0027" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_4_5_a" range="0x0000 0xFFFF" default="0x1010"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_6_7_A" addr="0x0029" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_6_7_a" range="0x0000 0xFFFF" default="0x2010"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_8_9_A" addr="0x002B" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_8_9_a" range="0x0000 0xFFFF" default="0x1010"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_10_11_A" addr="0x002D" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_10_11_a" range="0x0000 0xFFFF" default="0x1007"></reg>
		<reg  name="MODE_SENSOR_ROW_START_B" addr="0x002F" space="MODE" mask="0xFFFF" display_name="mode_sensor_row_start_b" range="0x0000 0xFFFF" default="0x0004"></reg>
		<reg  name="MODE_SENSOR_COL_START_B" addr="0x0031" space="MODE" mask="0xFFFF" display_name="mode_sensor_col_start_b" range="0x0000 0xFFFF" default="0x0004"></reg>
		<reg  name="MODE_SENSOR_ROW_END_B" addr="0x0033" space="MODE" mask="0xFFFF" display_name="mode_sensor_row_end_b" range="0x0000 0xFFFF" default="0x04BB"></reg>
		<reg  name="MODE_SENSOR_COL_END_B" addr="0x0035" space="MODE" mask="0xFFFF" display_name="mode_sensor_col_end_b" range="0x0000 0xFFFF" default="0x064B"></reg>
		<reg  name="MODE_SENSOR_X_DELAY_B" addr="0x0037" space="MODE" mask="0xFFFF" display_name="mode_sensor_x_delay_b" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_SENSOR_ROW_SPEED_B" addr="0x0039" space="MODE" mask="0xFFFF" display_name="mode_sensor_row_speed_b" range="0x0000 0xFFFF" default="0x2111">
			<bitfield  name="PIXCLK_SPEED" mask="0x0007" display_name="0-2: pixclk_speed" range="0x0000 0x0007"><detail>1ADC: Pclk = 2 mclks* bits[0:2]; 2ADC: bits[0:2]</detail></bitfield>
			<bitfield  name="BIT_3" mask="0x0008" display_name="3: bit_3" range="0x0000 0x0001"></bitfield>
			<bitfield  name="PIXCLK_DELAY" mask="0x00F0" display_name="4-7: pixclk_delay" range="0x0000 0x000F"><detail>In half mclk compared to internal pixclk</detail></bitfield>
			<bitfield  name="PIXCLK_INVERT" mask="0x0300" display_name="8-9: pixclk_invert" range="0x0000 0x0003"><detail>Reserved. Do not change from default value.</detail></bitfield>
			<bitfield  name="DELAY_ADC_CLOCK" mask="0xE000" display_name="13-15: delay_adc_clock" range="0x0000 0x0007"><detail>Delay ADC clock in half mclk compared to col address</detail></bitfield></reg>
		<reg  name="MODE_SENSOR_READ_MODE_B" addr="0x003B" space="MODE" mask="0xFFFF" display_name="mode_sensor_read_mode_b" range="0x0000 0xFFFF" default="0x0024">
			<bitfield  name="HORIZ_MIRROR" mask="0x0001" display_name="0: horiz_mirror" range="0x0000 0x0001"></bitfield>
			<bitfield  name="VERT_FLIP" mask="0x0002" display_name="1: vert_flip" range="0x0000 0x0001"></bitfield>
			<bitfield  name="Y_ODD_INC" mask="0x001C" display_name="2-4: y_odd_inc" range="0x0000 0x0007"></bitfield>
			<bitfield  name="X_ODD_INC" mask="0x00E0" display_name="5-7: x_odd_inc" range="0x0000 0x0007"></bitfield>
			<bitfield  name="BIT_8" confidential="Y" mask="0x0100" display_name="8: Reserved"></bitfield>
			<bitfield  name="XY_BIN_EN" mask="0x0400" display_name="10: xy_bin_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="X_BIN_EN" mask="0x0800" display_name="11: x_bin_en" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SPECIAL_LINE_VALID" mask="0xC000" display_name="14-15: special_line_valid" range="0x0000 0x0003"></bitfield></reg>
		<reg  name="MODE_SENSOR_SAMPLE_TIME_PCK_B" addr="0x003D" space="MODE" mask="0xFFFF" display_name="mode_sensor_sample_time_pck_b" range="0x0000 0xFFFF" default="0x01EC"></reg>
		<reg  name="MODE_SENSOR_FINE_CORRECTION_B" addr="0x003F" space="MODE" mask="0xFFFF" display_name="mode_sensor_fine_correction_b" range="0x0000 0xFFFF" default="0x00A4"></reg>
		<reg  name="MODE_SENSOR_FINE_IT_MIN_B" addr="0x0041" space="MODE" mask="0xFFFF" display_name="mode_sensor_fine_it_min_b" range="0x0000 0xFFFF" default="0x0408"></reg>
		<reg  name="MODE_SENSOR_FINE_IT_MAX_MARGIN_B" addr="0x0043" space="MODE" mask="0xFFFF" display_name="mode_sensor_fine_it_max_margin_b" range="0x0000 0xFFFF" default="0x00A4"></reg>
		<reg  name="MODE_SENSOR_FRAME_LENGTH_B" addr="0x0045" space="MODE" mask="0xFFFF" display_name="mode_sensor_frame_length_b" range="0x0000 0xFFFF" default="0x04ED"></reg>
		<reg  name="MODE_SENSOR_LINE_LENGTH_PCK_B" addr="0x0047" space="MODE" mask="0xFFFF" display_name="mode_sensor_line_length_pck_b" range="0x0000 0xFFFF" default="0x0D06"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_4_5_B" addr="0x0049" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_4_5_b" range="0x0000 0xFFFF" default="0x2020"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_6_7_B" addr="0x004B" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_6_7_b" range="0x0000 0xFFFF" default="0x2020"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_8_9_B" addr="0x004D" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_8_9_b" range="0x0000 0xFFFF" default="0x1020"></reg>
		<reg  name="MODE_SENSOR_DAC_ID_10_11_B" addr="0x004F" space="MODE" mask="0xFFFF" display_name="mode_sensor_dac_id_10_11_b" range="0x0000 0xFFFF" default="0x2007"></reg>
		<reg  name="MODE_CROP_X0_A" addr="0x0051" space="MODE" mask="0xFFFF" display_name="mode_crop_x0_a" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_CROP_X1_A" addr="0x0053" space="MODE" mask="0xFFFF" display_name="mode_crop_x1_a" range="0x0000 0xFFFF" default="0x0320"></reg>
		<reg  name="MODE_CROP_Y0_A" addr="0x0055" space="MODE" mask="0xFFFF" display_name="mode_crop_y0_a" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_CROP_Y1_A" addr="0x0057" space="MODE" mask="0xFFFF" display_name="mode_crop_y1_a" range="0x0000 0xFFFF" default="0x0258"></reg>
		<reg  name="MODE_DEC_CTRL_A" addr="0x0059" space="MODE" mask="0xFFFF" display_name="mode_dec_ctrl_a" range="0x0000 0xFFFF">
			<bitfield  name="DECIMATOR_CONTROL_0" mask="0x0001" display_name="0: decimator_control_0" range="0x0000 0x0001"><detail>Reserved (not used)</detail></bitfield>
			<bitfield  name="U_FIRST" mask="0x0002" display_name="1: u_first" range="0x0000 0x0001"></bitfield>
			<bitfield  name="HIGH_PRECISION" mask="0x0004" display_name="2: high_precision" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MODE_DEC_CTRL_A_BIT_3" mask="0x0008" display_name="3: mode_dec_ctrl_a_bit_3" range="0x0000 0x0001"></bitfield>
			<bitfield  name="EN_4_2_0" mask="0x0010" display_name="4: en_4_2_0" range="0x0000 0x0001"></bitfield>
			<bitfield  name="COMPLETE_COL" mask="0x0020" display_name="5: complete_col" range="0x0000 0x0001"><detail>Completion for column</detail></bitfield>
			<bitfield  name="COMPLETE_ROW" mask="0x0040" display_name="6: complete_row" range="0x0000 0x0001"><detail>Completion for row</detail></bitfield></reg>
		<reg  name="MODE_WIDTH_RATIO_A" addr="0x005B" space="MODE" mask="0xFFFF" display_name="mode_width_ratio_a" range="0x0000 0xFFFF" default="0x0800"></reg>
		<reg  name="MODE_HEIGHT_RATIO_A" addr="0x005D" space="MODE" mask="0xFFFF" display_name="mode_height_ratio_a" range="0x0000 0xFFFF" default="0x0800"></reg>
		<reg  name="MODE_CROP_X0_B" addr="0x005F" space="MODE" mask="0xFFFF" display_name="mode_crop_x0_b" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_CROP_X1_B" addr="0x0061" space="MODE" mask="0xFFFF" display_name="mode_crop_x1_b" range="0x0000 0xFFFF" default="0x0640"></reg>
		<reg  name="MODE_CROP_Y0_B" addr="0x0063" space="MODE" mask="0xFFFF" display_name="mode_crop_y0_b" range="0x0000 0xFFFF"></reg>
		<reg  name="MODE_CROP_Y1_B" addr="0x0065" space="MODE" mask="0xFFFF" display_name="mode_crop_y1_b" range="0x0000 0xFFFF" default="0x04B0"></reg>
		<reg  name="MODE_DEC_CTRL_B" addr="0x0067" space="MODE" mask="0xFFFF" display_name="mode_dec_ctrl_b" range="0x0000 0xFFFF">
			<bitfield  name="DECIMATOR_CONTROL_0" mask="0x0001" display_name="0: decimator_control_0" range="0x0000 0x0001"><detail>Reserved (not used)</detail></bitfield>
			<bitfield  name="U_FIRST" mask="0x0002" display_name="1: u_first" range="0x0000 0x0001"></bitfield>
			<bitfield  name="HIGH_PRECISION" mask="0x0004" display_name="2: high_precision" range="0x0000 0x0001"></bitfield>
			<bitfield  name="MODE_DEC_CTRL_B_BIT_3" mask="0x0008" display_name="3: mode_dec_ctrl_b_bit_3" range="0x0000 0x0001"></bitfield>
			<bitfield  name="EN_4_2_0" mask="0x0010" display_name="4: en_4_2_0" range="0x0000 0x0001"></bitfield>
			<bitfield  name="COMPLETE_COL" mask="0x0020" display_name="5: complete_col" range="0x0000 0x0001"><detail>Completion for column</detail></bitfield>
			<bitfield  name="COMPLETE_ROW" mask="0x0040" display_name="6: complete_row" range="0x0000 0x0001"><detail>Completion for row</detail></bitfield></reg>
		<reg  name="MODE_WIDTH_RATIO_B" addr="0x0069" space="MODE" mask="0xFFFF" display_name="mode_width_ratio_b" range="0x0000 0xFFFF" default="0x0800"></reg>
		<reg  name="MODE_HEIGHT_RATIO_B" addr="0x006B" space="MODE" mask="0xFFFF" display_name="mode_height_ratio_b" range="0x0000 0xFFFF" default="0x0800"></reg>
		<reg  name="MODE_GAM_CONT_A" addr="0x006D" space="MODE" mask="0x00FF" display_name="mode_gam_cont_a" range="0x0000 0x00FF" default="0x0042">
			<bitfield  name="GAMMA" mask="0x0007" display_name="0-2: gamma" range="0x0000 0x0007"><detail>0:1.0 1:.56 2:.45 3:User def</detail></bitfield>
			<bitfield  name="CONTRAST" mask="0x0070" display_name="4-6: contrast" range="0x0000 0x0007"><detail>0:None 1:some 2:more 3:most 4:noise-reduction</detail></bitfield></reg>
		<reg  name="MODE_GAM_CONT_B" addr="0x006E" space="MODE" mask="0x00FF" display_name="mode_gam_cont_b" range="0x0000 0x00FF" default="0x0042">
			<bitfield  name="GAMMA" mask="0x0007" display_name="0-2: gamma" range="0x0000 0x0007"><detail>0:1.0 1:.56 2:.45 3:User def</detail></bitfield>
			<bitfield  name="CONTRAST" mask="0x0070" display_name="4-6: contrast" range="0x0000 0x0007"><detail>0:None incr 1:some 2:more 3:most 4:noise-reduction</detail></bitfield></reg>
		<reg  name="MODE_GAM_TABLE_A_0" addr="0x006F" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_0" range="0x0000 0x00FF"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_1" addr="0x0070" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_1" range="0x0000 0x00FF" default="0x0027"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_2" addr="0x0071" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_2" range="0x0000 0x00FF" default="0x0035"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_3" addr="0x0072" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_3" range="0x0000 0x00FF" default="0x0048"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_4" addr="0x0073" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_4" range="0x0000 0x00FF" default="0x0063"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_5" addr="0x0074" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_5" range="0x0000 0x00FF" default="0x0077"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_6" addr="0x0075" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_6" range="0x0000 0x00FF" default="0x0088"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_7" addr="0x0076" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_7" range="0x0000 0x00FF" default="0x0096"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_8" addr="0x0077" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_8" range="0x0000 0x00FF" default="0x00A3"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_9" addr="0x0078" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_9" range="0x0000 0x00FF" default="0x00AF"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_10" addr="0x0079" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_10" range="0x0000 0x00FF" default="0x00BA"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_11" addr="0x007A" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_11" range="0x0000 0x00FF" default="0x00C4"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_12" addr="0x007B" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_12" range="0x0000 0x00FF" default="0x00CE"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_13" addr="0x007C" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_13" range="0x0000 0x00FF" default="0x00D7"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_14" addr="0x007D" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_14" range="0x0000 0x00FF" default="0x00E0"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_15" addr="0x007E" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_15" range="0x0000 0x00FF" default="0x00E8"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_16" addr="0x007F" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_16" range="0x0000 0x00FF" default="0x00F0"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_17" addr="0x0080" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_17" range="0x0000 0x00FF" default="0x00F8"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_A_18" addr="0x0081" space="MODE" mask="0x00FF" display_name="mode_gam_table_a_18" range="0x0000 0x00FF" default="0x00FF"><detail>User-defined gamma table values (context A shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_0" addr="0x0082" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_0" range="0x0000 0x00FF"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_1" addr="0x0083" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_1" range="0x0000 0x00FF" default="0x0027"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_2" addr="0x0084" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_2" range="0x0000 0x00FF" default="0x0035"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_3" addr="0x0085" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_3" range="0x0000 0x00FF" default="0x0048"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_4" addr="0x0086" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_4" range="0x0000 0x00FF" default="0x0063"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_5" addr="0x0087" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_5" range="0x0000 0x00FF" default="0x0077"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_6" addr="0x0088" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_6" range="0x0000 0x00FF" default="0x0088"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_7" addr="0x0089" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_7" range="0x0000 0x00FF" default="0x0096"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_8" addr="0x008A" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_8" range="0x0000 0x00FF" default="0x00A3"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_9" addr="0x008B" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_9" range="0x0000 0x00FF" default="0x00AF"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_10" addr="0x008C" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_10" range="0x0000 0x00FF" default="0x00BA"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_11" addr="0x008D" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_11" range="0x0000 0x00FF" default="0x00C4"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_12" addr="0x008E" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_12" range="0x0000 0x00FF" default="0x00CE"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_13" addr="0x008F" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_13" range="0x0000 0x00FF" default="0x00D7"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_14" addr="0x0090" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_14" range="0x0000 0x00FF" default="0x00E0"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_15" addr="0x0091" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_15" range="0x0000 0x00FF" default="0x00E8"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_16" addr="0x0092" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_16" range="0x0000 0x00FF" default="0x00F0"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_17" addr="0x0093" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_17" range="0x0000 0x00FF" default="0x00F8"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_GAM_TABLE_B_18" addr="0x0094" space="MODE" mask="0x00FF" display_name="mode_gam_table_b_18" range="0x0000 0x00FF" default="0x00FF"><detail>User-defined gamma table values (context B shadow register).</detail></reg>
		<reg  name="MODE_OUTPUT_FORMAT_A" addr="0x0095" space="MODE" mask="0xFFFF" display_name="mode_output_format_a" range="0x0000 0xFFFF">
			<bitfield  name="SWAP_CHANNELS" mask="0x0001" display_name="0: swap_channels" range="0x0000 0x0001"><detail>swaps Cb Cr in YUV and R B in RGB</detail></bitfield>
			<bitfield  name="SWAP_CHROMINANCE_LUMA" mask="0x0002" display_name="1: swap_chrominance_luma" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BAYER_OUT" mask="0x0004" display_name="2: bayer_out" range="0x0000 0x0001"><detail>Progressive Bayer</detail></bitfield>
			<bitfield  name="MONOCHROME" mask="0x0008" display_name="3: monochrome" range="0x0000 0x0001"><detail>Monochrome output.</detail></bitfield>
			<bitfield  name="CCIR656" mask="0x0010" display_name="4: ccir656" range="0x0000 0x0001"></bitfield>
			<bitfield  name="OUTPUT_MODE" mask="0x0020" display_name="5: output_mode" range="0x0000 0x0001"><detail>0: YUV; 1: RGB</detail></bitfield>
			<bitfield  name="RGB_FORMAT" mask="0x00C0" display_name="6-7: rgb_format" range="0x0000 0x0003"><detail>0: 565; 1: 555; 2: 444x; 3: x444</detail></bitfield>
			<bitfield  name="PROCESSED_BAYER" mask="0x0100" display_name="8: processed_bayer" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="MODE_OUTPUT_FORMAT_B" addr="0x0097" space="MODE" mask="0xFFFF" display_name="mode_output_format_b" range="0x0000 0xFFFF">
			<bitfield  name="SWAP_CHANNELS" mask="0x0001" display_name="0: swap_channels" range="0x0000 0x0001"><detail>swaps Cb Cr in YUV and R B in RGB</detail></bitfield>
			<bitfield  name="SWAP_CHROMINANCE_LUMA" mask="0x0002" display_name="1: swap_chrominance_luma" range="0x0000 0x0001"></bitfield>
			<bitfield  name="BAYER_OUT" mask="0x0004" display_name="2: bayer_out" range="0x0000 0x0001"><detail>Progressive Bayer</detail></bitfield>
			<bitfield  name="MONOCHROME" mask="0x0008" display_name="3: monochrome" range="0x0000 0x0001"><detail>Monochrome output.</detail></bitfield>
			<bitfield  name="CCIR656" mask="0x0010" display_name="4: ccir656" range="0x0000 0x0001"></bitfield>
			<bitfield  name="OUTPUT_MODE" mask="0x0020" display_name="5: output_mode" range="0x0000 0x0001"><detail>0: YUV; 1: RGB</detail></bitfield>
			<bitfield  name="RGB_FORMAT" mask="0x00C0" display_name="6-7: rgb_format" range="0x0000 0x0003"><detail>0: 565; 1: 555; 2: 444x; 3: x444</detail></bitfield>
			<bitfield  name="PROCESSED_BAYER" mask="0x0100" display_name="8: processed_bayer" range="0x0000 0x0001"></bitfield></reg>
		<reg  name="MODE_SPEC_EFFECTS_A" addr="0x0099" space="MODE" mask="0xFFFF" display_name="mode_spec_effects_a" range="0x0000 0xFFFF" default="0x6440">
			<bitfield  name="SELECTION" mask="0x0007" display_name="0-2: selection" range="0x0000 0x0007"><detail>1: mono; 2: sepia; 3: negative; 4: solarization 5: solarization w/ UV</detail></bitfield>
			<bitfield  name="DITHER_BITWIDTH" mask="0x0038" display_name="3-5: dither_bitwidth"></bitfield>
			<bitfield  name="DITHER_LUMA" mask="0x0040" display_name="6: dither_luma" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SOLARIZATION_THRESH" mask="0xFF00" display_name="8-15: solarization_thresh" range="0x0000 0x00FF"></bitfield></reg>
		<reg  name="MODE_SPEC_EFFECTS_B" addr="0x009B" space="MODE" mask="0xFFFF" display_name="mode_spec_effects_b" range="0x0000 0xFFFF" default="0x6440">
			<bitfield  name="SELECTION" mask="0x0007" display_name="0-2: selection" range="0x0000 0x0007"><detail>1: mono; 2: sepia; 3: negative; 4: solarization 5: solarization w/ UV</detail></bitfield>
			<bitfield  name="DITHER_BITWIDTH" mask="0x0038" display_name="3-5: dither_bitwidth"></bitfield>
			<bitfield  name="DITHER_LUMA" mask="0x0040" display_name="6: dither_luma" range="0x0000 0x0001"></bitfield>
			<bitfield  name="SOLARIZATION_THRESH" mask="0xFF00" display_name="8-15: solarization_thresh" range="0x0000 0x0007"></bitfield></reg>
		<reg  name="MODE_Y_RGB_OFFSET_A" addr="0x009D" space="MODE" mask="0x00FF" display_name="mode_y_rgb_offset_a" range="0x0000 0x00FF"></reg>
		<reg  name="MODE_Y_RGB_OFFSET_B" addr="0x009E" space="MODE" mask="0x00FF" display_name="mode_y_rgb_offset_b" range="0x0000 0x00FF"></reg>
		<reg  name="MODE_GAM_SHADOW_0" addr="0x009F" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_0" range="0x0000 0x00FF"></reg>
		<reg  name="MODE_GAM_SHADOW_1" addr="0x00A0" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_1" range="0x0000 0x00FF" default="0x0014"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_2" addr="0x00A1" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_2" range="0x0000 0x00FF" default="0x0022"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_3" addr="0x00A2" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_3" range="0x0000 0x00FF" default="0x003A"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_4" addr="0x00A3" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_4" range="0x0000 0x00FF" default="0x005D"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_5" addr="0x00A4" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_5" range="0x0000 0x00FF" default="0x0076"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_6" addr="0x00A5" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_6" range="0x0000 0x00FF" default="0x0088"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_7" addr="0x00A6" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_7" range="0x0000 0x00FF" default="0x0096"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_8" addr="0x00A7" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_8" range="0x0000 0x00FF" default="0x00A3"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_9" addr="0x00A8" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_9" range="0x0000 0x00FF" default="0x00AF"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_10" addr="0x00A9" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_10" range="0x0000 0x00FF" default="0x00BA"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_11" addr="0x00AA" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_11" range="0x0000 0x00FF" default="0x00C4"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_12" addr="0x00AB" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_12" range="0x0000 0x00FF" default="0x00CE"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_13" addr="0x00AC" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_13" range="0x0000 0x00FF" default="0x00D7"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_14" addr="0x00AD" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_14" range="0x0000 0x00FF" default="0x00E0"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_15" addr="0x00AE" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_15" range="0x0000 0x00FF" default="0x00E8"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_16" addr="0x00AF" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_16" range="0x0000 0x00FF" default="0x00F0"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_17" addr="0x00B0" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_17" range="0x0000 0x00FF" default="0x00F8"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_GAM_SHADOW_18" addr="0x00B1" space="MODE" mask="0x00FF" display_name="mode_gam_shadow_18" range="0x0000 0x00FF" default="0x00FF"><detail>See gam_shadow_0.</detail></reg>
		<reg  name="MODE_MODE" addr="0x00B2" space="MODE" mask="0x00FF" display_name="mode_mode" range="0x0000 0x00FF" default="0x0001">
			<bitfield  name="FLIP_MIRROW" mask="0x0001" display_name="0: flip_mirrow" range="0x0000 0x0001"><detail>automatic support flip and mirror mode</detail></bitfield>
			<bitfield  name="LO_POWER_PREVIEW" mask="0x0002" display_name="1: lo_power_preview" range="0x0000 0x0001"><detail>load Low Power Preview settings</detail></bitfield>
			<bitfield  name="HI_POWER_PREVIEW" mask="0x0004" display_name="2: hi_power_preview" range="0x0000 0x0001"><detail>load High Power Preview settings</detail></bitfield></reg>
		<reg  name="HG_VMT" addr="0x0000" space="HG" mask="0xFFFF" display_name="hg_vmt" range="0x0000 0xFFFF" default="0xF0B2"><detail>Reserved.</detail></reg>
		<reg  name="HG_DLEVEL_BUFFERSPEED" addr="0x0002" space="HG" mask="0x00FF" display_name="hg_dlevel_bufferspeed" range="0x0000 0x00FF" default="0x0008"><detail>Response speed, 1-32; 32-maximum speed.</detail></reg>
		<reg  name="HG_SCALE_GFACTOR" addr="0x0003" space="HG" mask="0x00FF" display_name="hg_scale_gfactor" range="0x0000 0x00FF" default="0x0001"><detail>Scale factor for histogram window size.</detail></reg>
		<reg  name="HG_MAX_DLEVEL" addr="0x0004" space="HG" mask="0x00FF" display_name="hg_max_dlevel" range="0x0000 0x00FF" default="0x0040"></reg>
		<reg  name="HG_PERCENT" addr="0x0005" space="HG" mask="0x00FF" display_name="hg_percent" range="0x0000 0x00FF" default="0x0001"></reg>
		<reg  name="HG_LOWER_LIMIT_1" addr="0x0006" space="HG" mask="0x00FF" display_name="hg_lower_limit_1" range="0x0000 0x00FF"><detail>Offset for bin 0, divided by 4 on 10-bit scale.</detail></reg>
		<reg  name="HG_BINSIZE_1" addr="0x0007" space="HG" mask="0x00FF" display_name="hg_binsize_1" range="0x0000 0x00FF" default="0x0002"></reg>
		<reg  name="HG_LOWER_LIMIT_2" addr="0x0008" space="HG" mask="0x00FF" display_name="hg_lower_limit_2" range="0x0000 0x00FF" default="0x00C0"><detail>Offset for bin 0, divided by 4 on 10-bit scale.</detail></reg>
		<reg  name="HG_BINSIZE_2" addr="0x0009" space="HG" mask="0x00FF" display_name="hg_binsize_2" range="0x0000 0x00FF" default="0x0004"></reg>
		<reg  name="HG_DLEVEL" addr="0x000A" space="HG" mask="0x00FF" display_name="hg_dlevel" range="0x0000 0x00FF"><detail>Current subtracted offset.</detail></reg>
		<reg  name="HG_DLEVEL_BUF" addr="0x000B" space="HG" mask="0xFFFF" display_name="hg_dlevel_buf" range="0x0000 0xFFFF"><detail>Buffered current offset.</detail></reg>
		<reg  name="HG_FACTOR_HI" addr="0x000D" space="HG" mask="0x00FF" display_name="hg_factor_hi" range="0x0000 0x00FF" default="0x000A"><detail>Factor of overexposure compensation for metering mode</detail></reg>
		<reg  name="HG_PERCENT_HI" addr="0x000E" space="HG" mask="0x00FF" display_name="hg_percent_hi" range="0x0000 0x00FF"><detail>Highlight clipping 255 is 100%</detail></reg>
		<reg  name="HG_POSITION_HI" addr="0x000F" space="HG" mask="0xFFFF" display_name="hg_position_hi" range="0x0000 0xFFFF" default="0x007F" rw="RO"><detail>Reserved</detail></reg>
		<reg  name="HG_NL" addr="0x0011" space="HG" mask="0xFFFF" display_name="hg_nl" range="0x0000 0xFFFF"><detail>Outlier pixel count for L counter</detail></reg>
		<reg  name="HG_NU" addr="0x0013" space="HG" mask="0xFFFF" display_name="hg_nu" range="0x0000 0xFFFF"><detail>Outlier pixel count for U counter</detail></reg>
		<reg  name="GPIO_DATA" addr="0x1070" space="SFR" mask="0x0FFF" display_name="gpio_data" range="0x0000 0x0FFF">
			<bitfield  name="AF_GPIO_DATA" mask="0x00FF" display_name="0-7: af_gpio_data"></bitfield>
			<bitfield  name="GPIO_3_0_DATA" mask="0x0F00" display_name="8-11: gpio_3_0_data"></bitfield></reg>
		<reg  name="GPIO_OUTPUT_TOGGLE" addr="0x1072" space="SFR" mask="0x0FFF" display_name="gpio_output_toggle" range="0x0000 0x0FFF"><detail>(write only)</detail>
			<bitfield  name="AF_GPIO_OUTPUT_TOGGLE" mask="0x00FF" display_name="0-7: af_gpio_output_toggle"></bitfield>
			<bitfield  name="GPIO_3_0_OUTPUT_TOGGLE" mask="0x0F00" display_name="8-11: gpio_3_0_output_toggle"></bitfield></reg>
		<reg  name="GPIO_OUTPUT_SET" addr="0x1074" space="SFR" mask="0x0FFF" display_name="gpio_output_set" range="0x0000 0x0FFF"><detail>(write only)</detail>
			<bitfield  name="AF_GPIO_OUTPUT_SET" mask="0x00FF" display_name="0-7: af_gpio_output_set"></bitfield>
			<bitfield  name="GPIO_3_0_OUTPUT_SET" mask="0x0F00" display_name="8-11: gpio_3_0_output_set"></bitfield></reg>
		<reg  name="GPIO_OUTPUT_CLEAR" addr="0x1076" space="SFR" mask="0x0FFF" display_name="gpio_output_clear" range="0x0000 0x0FFF"><detail>(write only)</detail>
			<bitfield  name="AF_GPIO_OUTPUT_CLEAR" mask="0x00FF" display_name="0-7: af_gpio_output_clear"></bitfield>
			<bitfield  name="GPIO_3_0_OUTPUT_CLEAR" mask="0x0F00" display_name="8-11: gpio_3_0_output_clear"></bitfield></reg>
		<reg  name="GPIO_DIR" addr="0x1078" space="SFR" mask="0x0FFF" display_name="gpio_dir" range="0x0000 0x0FFF" default="0x0FFF"><detail>Clear the bit for an output; Set the bit for an input</detail>
			<bitfield  name="AF_GPIO_DIR" mask="0x00FF" display_name="0-7: af_gpio_dir"></bitfield>
			<bitfield  name="GPIO_3_0_DIR" mask="0x0F00" display_name="8-11: gpio_3_0_dir"></bitfield></reg>
		<reg  name="GPIO_DIR_REVERSE" addr="0x107A" space="SFR" mask="0x0FFF" display_name="gpio_dir_reverse" range="0x0000 0x0FFF"><detail>(write only)</detail>
			<bitfield  name="AF_GPIO_DIR_REVERSE" mask="0x00FF" display_name="0-7: af_gpio_dir_reverse"></bitfield>
			<bitfield  name="GPIO_3_0_DIR_REVERSE" mask="0x0F00" display_name="8-11: gpio_3_0_dir_reverse"></bitfield></reg>
		<reg  name="GPIO_DIR_IN" addr="0x107C" space="SFR" mask="0x0FFF" display_name="gpio_dir_in" range="0x0000 0x0FFF"><detail>(write only)</detail>
			<bitfield  name="AF_GPIO_DIR_IN" mask="0x00FF" display_name="0-7: af_gpio_dir_in"></bitfield>
			<bitfield  name="GPIO_3_0_DIR_IN" mask="0x0F00" display_name="8-11: gpio_3_0_dir_in"></bitfield></reg>
		<reg  name="GPIO_DIR_OUT" addr="0x107E" space="SFR" mask="0x0FFF" display_name="gpio_dir_out" range="0x0000 0x0FFF"><detail>(write only)</detail>
			<bitfield  name="AF_GPIO_DIR_OUT" mask="0x00FF" display_name="0-7: af_gpio_dir_out"></bitfield>
			<bitfield  name="GPIO_3_0_DIR_OUT" mask="0x0F00" display_name="8-11: gpio_3_0_dir_out"></bitfield></reg>
		<reg  name="GPIO_WG_T01" addr="0x1080" space="SFR" mask="0x00FF" display_name="gpio_wg_t01" range="0x0000 0x00FF"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T00" addr="0x1081" space="SFR" mask="0x00FF" display_name="gpio_wg_t00" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T11" addr="0x1082" space="SFR" mask="0x00FF" display_name="gpio_wg_t11" range="0x0000 0x00FF"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T10" addr="0x1083" space="SFR" mask="0x00FF" display_name="gpio_wg_t10" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T21" addr="0x1084" space="SFR" mask="0x00FF" display_name="gpio_wg_t21" range="0x0000 0x00FF"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T20" addr="0x1085" space="SFR" mask="0x00FF" display_name="gpio_wg_t20" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T31" addr="0x1086" space="SFR" mask="0x00FF" display_name="gpio_wg_t31" range="0x0000 0x00FF"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T30" addr="0x1087" space="SFR" mask="0x00FF" display_name="gpio_wg_t30" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T41" addr="0x1088" space="SFR" mask="0x00FF" display_name="gpio_wg_t41" range="0x0000 0x00FF"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T40" addr="0x1089" space="SFR" mask="0x00FF" display_name="gpio_wg_t40" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_N1" addr="0x108A" space="SFR" mask="0x00FF" display_name="gpio_wg_n1" range="0x0000 0x00FF"><detail>...or high byte at GPIO-0. Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_N0" addr="0x108B" space="SFR" mask="0x00FF" display_name="gpio_wg_n0" range="0x0000 0x00FF"><detail>Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_T03" addr="0x108C" space="SFR" mask="0x00FF" display_name="gpio_wg_t03" range="0x0000 0x00FF"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T02" addr="0x108D" space="SFR" mask="0x00FF" display_name="gpio_wg_t02" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T13" addr="0x108E" space="SFR" mask="0x00FF" display_name="gpio_wg_t13" range="0x0000 0x00FF"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T12" addr="0x108F" space="SFR" mask="0x00FF" display_name="gpio_wg_t12" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T23" addr="0x1090" space="SFR" mask="0x00FF" display_name="gpio_wg_t23" range="0x0000 0x00FF"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T22" addr="0x1091" space="SFR" mask="0x00FF" display_name="gpio_wg_t22" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T33" addr="0x1092" space="SFR" mask="0x00FF" display_name="gpio_wg_t33" range="0x0000 0x00FF"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T32" addr="0x1093" space="SFR" mask="0x00FF" display_name="gpio_wg_t32" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T43" addr="0x1094" space="SFR" mask="0x00FF" display_name="gpio_wg_t43" range="0x0000 0x00FF"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T42" addr="0x1095" space="SFR" mask="0x00FF" display_name="gpio_wg_t42" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_N3" addr="0x1096" space="SFR" mask="0x00FF" display_name="gpio_wg_n3" range="0x0000 0x00FF"><detail>...or high byte at GPIO-2. Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_N2" addr="0x1097" space="SFR" mask="0x00FF" display_name="gpio_wg_n2" range="0x0000 0x00FF"><detail>Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_T05" addr="0x1098" space="SFR" mask="0x00FF" display_name="gpio_wg_t05" range="0x0000 0x00FF"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T04" addr="0x1099" space="SFR" mask="0x00FF" display_name="gpio_wg_t04" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T15" addr="0x109A" space="SFR" mask="0x00FF" display_name="gpio_wg_t15" range="0x0000 0x00FF"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T14" addr="0x109B" space="SFR" mask="0x00FF" display_name="gpio_wg_t14" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T25" addr="0x109C" space="SFR" mask="0x00FF" display_name="gpio_wg_t25" range="0x0000 0x00FF"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T24" addr="0x109D" space="SFR" mask="0x00FF" display_name="gpio_wg_t24" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T35" addr="0x109E" space="SFR" mask="0x00FF" display_name="gpio_wg_t35" range="0x0000 0x00FF"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T34" addr="0x109F" space="SFR" mask="0x00FF" display_name="gpio_wg_t34" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T45" addr="0x10A0" space="SFR" mask="0x00FF" display_name="gpio_wg_t45" range="0x0000 0x00FF"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T44" addr="0x10A1" space="SFR" mask="0x00FF" display_name="gpio_wg_t44" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_N5" addr="0x10A2" space="SFR" mask="0x00FF" display_name="gpio_wg_n5" range="0x0000 0x00FF"><detail>...or high byte at GPIO-4. Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_N4" addr="0x10A3" space="SFR" mask="0x00FF" display_name="gpio_wg_n4" range="0x0000 0x00FF"><detail>Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_T07" addr="0x10A4" space="SFR" mask="0x00FF" display_name="gpio_wg_t07" range="0x0000 0x00FF"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T06" addr="0x10A5" space="SFR" mask="0x00FF" display_name="gpio_wg_t06" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T17" addr="0x10A6" space="SFR" mask="0x00FF" display_name="gpio_wg_t17" range="0x0000 0x00FF"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T16" addr="0x10A7" space="SFR" mask="0x00FF" display_name="gpio_wg_t16" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T27" addr="0x10A8" space="SFR" mask="0x00FF" display_name="gpio_wg_t27" range="0x0000 0x00FF"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T26" addr="0x10A9" space="SFR" mask="0x00FF" display_name="gpio_wg_t26" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T37" addr="0x10AA" space="SFR" mask="0x00FF" display_name="gpio_wg_t37" range="0x0000 0x00FF"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T36" addr="0x10AB" space="SFR" mask="0x00FF" display_name="gpio_wg_t36" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_T47" addr="0x10AC" space="SFR" mask="0x00FF" display_name="gpio_wg_t47" range="0x0000 0x00FF"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
		<reg  name="GPIO_WG_T46" addr="0x10AD" space="SFR" mask="0x00FF" display_name="gpio_wg_t46" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_N7" addr="0x10AE" space="SFR" mask="0x00FF" display_name="gpio_wg_n7" range="0x0000 0x00FF"><detail>...or high byte at GPIO-6. Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_N6" addr="0x10AF" space="SFR" mask="0x00FF" display_name="gpio_wg_n6" range="0x0000 0x00FF"><detail>Write: sets duration; Read: remaining duration</detail></reg>
		<reg  name="GPIO_WG_CONFIG" addr="0x10B0" space="SFR" mask="0x00FF" display_name="gpio_wg_config" range="0x0000 0x00FF"><detail>Configures the GPIO Waveform Generator.</detail>
			<bitfield  name="EN_8BIT_COUNTER" mask="0x000F" display_name="0-3: en_8bit_counter" range="0x0000 0x000F"><detail>Bit 0 = GPIO-0/1; Bit 1 = GPIO-2/3; etc.</detail></bitfield>
			<bitfield  name="EN_16BIT_COUNTER" mask="0x00F0" display_name="4-7: en_16bit_counter" range="0x0000 0x000F"><detail>Bit 0 = GPIO-0/1; Bit 1 = GPIO-2/3; etc.</detail></bitfield></reg>
		<reg  name="GPIO_WG_CHAIN" addr="0x10B1" space="SFR" mask="0x007F" display_name="gpio_wg_chain" range="0x0000 0x007F"></reg>
		<reg  name="GPIO_WG_CLKDIV" addr="0x10B2" space="SFR" mask="0x00FF" display_name="gpio_wg_clkdiv" range="0x0000 0x00FF">
			<bitfield  name="WG_CLKDIV_1" mask="0x000F" display_name="0-3: wg_clkdiv_1" range="0x0000 0x000F"><detail>Divide by 2^(n+1)</detail></bitfield>
			<bitfield  name="WG_CLKDIV_2" mask="0x00F0" display_name="4-7: wg_clkdiv_2" range="0x0000 0x000F"><detail>Divide by 2^(n+1)</detail></bitfield></reg>
		<reg  name="GPIO_WG_CLKDIV_SEL" addr="0x10B3" space="SFR" mask="0x00FF" display_name="gpio_wg_clkdiv_sel" range="0x0000 0x00FF"><detail>0 = divider 1; 1 = divider 2</detail></reg>
		<reg  name="GPIO_WG_FRAME_SYNC" addr="0x10B4" space="SFR" mask="0x00FF" display_name="gpio_wg_frame_sync" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_RESET" addr="0x10B5" space="SFR" mask="0x00FF" display_name="gpio_wg_reset" range="0x0000 0x00FF"><detail>Set bits to 1 to stop; 0 to start.</detail></reg>
		<reg  name="GPIO_WG_SUSPEND" addr="0x10B6" space="SFR" mask="0x00FF" display_name="gpio_wg_suspend" range="0x0000 0x00FF"><detail>Set bits to 1 to suspend; 0 to resume.</detail></reg>
		<reg  name="GPIO_NS_TYPE" addr="0x10B8" space="SFR" mask="0x00FF" display_name="gpio_ns_type" range="0x0000 0x00FF"><detail>Set bits to 1 to enable Notification Signal.</detail></reg>
		<reg  name="GPIO_NS_EDGE" addr="0x10B9" space="SFR" mask="0x0FFF" display_name="gpio_ns_edge" range="0x0000 0x0FFF"><detail>Write 1&apos;s for rising edge; 0&apos;s for falling edge.</detail>
			<bitfield  name="AF_GPIO_NS_EDGE" mask="0x00FF" display_name="0-7: af_gpio_ns_edge"></bitfield>
			<bitfield  name="GPIO_3_0_NS_EDGE" mask="0x0F00" display_name="8-11: gpio_3_0_ns_edge"></bitfield></reg>
		<reg  name="GPIO_NS_MASK" addr="0x10BB" space="SFR" mask="0x0FFF" display_name="gpio_ns_mask" range="0x0000 0x0FFF" default="0x0FFF"><detail>Trigger mask on notification signals.</detail>
			<bitfield  name="AF_GPIO_NS_MASK" mask="0x00FF" display_name="0-7: af_gpio_ns_mask"></bitfield>
			<bitfield  name="GPIO_3_0_NS_MASK" mask="0x0F00" display_name="8-11: gpio_3_0_ns_mask"></bitfield></reg>
		<reg  name="GPIO_WG_STROBE_SYNC" addr="0x10BD" space="SFR" mask="0x00FF" display_name="gpio_wg_strobe_sync" range="0x0000 0x00FF"></reg>
		<reg  name="GPIO_WG_STATUS" addr="0x10BE" space="SFR" mask="0x0FFF" display_name="gpio_wg_status" range="0x0000 0x0FFF"><detail>Write 1&apos;s to clear</detail>
			<bitfield  name="AF_GPIO_WG_STATUS" mask="0x00FF" display_name="0-7: af_gpio_wg_status"></bitfield>
			<bitfield  name="GPIO_3_0_WG_STATUS" mask="0x0F00" display_name="8-11: gpio_3_0_wg_status"></bitfield></reg>

	</registers>

<copyright>
  Copyright (c) 2013 Aptina Imaging Corporation.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by Aptina Imaging Corporation.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of Aptina Imaging Corporation or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision: 34474 $
// $Date: 2013-01-07 16:17:27 -0800 (Mon, 07 Jan 2013) $
//
// product last modified: none   version last modified: 2011-01-05 16:36:24   register last modified: 2009-07-27 12:34:27 
</revision>
</sensor>
