/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:18 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_OPU_TXDAC_2_H__
#define BCHP_OPU_TXDAC_2_H__

/***************************************************************************
 *OPU_TXDAC_2 - OPU Tx DAC Registers
 ***************************************************************************/
#define BCHP_OPU_TXDAC_2_PLLCTL_R0               0x00272200 /* [RW] PLL Control Register 0 */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1               0x00272204 /* [RW] PLL Control Register 1 */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2               0x00272208 /* [RW] PLL Control Register 2 */
#define BCHP_OPU_TXDAC_2_DACCTL_R0               0x0027220c /* [RW] DAC Control Register 0 */
#define BCHP_OPU_TXDAC_2_DACCTL_R1               0x00272210 /* [RW] DAC Control Register 1 */
#define BCHP_OPU_TXDAC_2_RCAL_R0                 0x00272214 /* [RW] Resistor Cali Control Register 0 */
#define BCHP_OPU_TXDAC_2_STATUS                  0x00272218 /* [RO] TX_DAC Status Register */
#define BCHP_OPU_TXDAC_2_PLL_STAT_OUT            0x0027221c /* [RO] PLL Stat Out Register */
#define BCHP_OPU_TXDAC_2_PLLCTL_R3               0x00272220 /* [RW] PLL Control Register 3 */
#define BCHP_OPU_TXDAC_2_SCRATCH1                0x00272224 /* [RW] 108 Clock Domain Scratch Register 1 */

/***************************************************************************
 *PLLCTL_R0 - PLL Control Register 0
 ***************************************************************************/
/* OPU_TXDAC_2 :: PLLCTL_R0 :: pll_pwron [31:31] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_pll_pwron_MASK                  0x80000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_pll_pwron_SHIFT                 31
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_pll_pwron_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R0 :: output_sel [30:28] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_output_sel_MASK                 0x70000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_output_sel_SHIFT                28
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_output_sel_DEFAULT              0x00000001

/* OPU_TXDAC_2 :: PLLCTL_R0 :: refclk_sel [27:27] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_refclk_sel_MASK                 0x08000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_refclk_sel_SHIFT                27
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_refclk_sel_DEFAULT              0x00000001

/* OPU_TXDAC_2 :: PLLCTL_R0 :: ldo_ctrl_tdc [26:25] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_tdc_MASK               0x06000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_tdc_SHIFT              25
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_tdc_DEFAULT            0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R0 :: ldo_ctrl_digital [24:23] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_digital_MASK           0x01800000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_digital_SHIFT          23
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_digital_DEFAULT        0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R0 :: ldo_ctrl_analog [22:21] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_analog_MASK            0x00600000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_analog_SHIFT           21
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ldo_ctrl_analog_DEFAULT         0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R0 :: kp [20:17] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_kp_MASK                         0x001e0000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_kp_SHIFT                        17
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_kp_DEFAULT                      0x00000005

/* OPU_TXDAC_2 :: PLLCTL_R0 :: ki [16:14] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ki_MASK                         0x0001c000
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ki_SHIFT                        14
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ki_DEFAULT                      0x00000003

/* OPU_TXDAC_2 :: PLLCTL_R0 :: pdiv [13:10] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_pdiv_MASK                       0x00003c00
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_pdiv_SHIFT                      10
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_pdiv_DEFAULT                    0x00000001

/* OPU_TXDAC_2 :: PLLCTL_R0 :: ndiv_int [09:00] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ndiv_int_MASK                   0x000003ff
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ndiv_int_SHIFT                  0
#define BCHP_OPU_TXDAC_2_PLLCTL_R0_ndiv_int_DEFAULT                0x00000040

/***************************************************************************
 *PLLCTL_R1 - PLL Control Register 1
 ***************************************************************************/
/* OPU_TXDAC_2 :: PLLCTL_R1 :: t2d_offset_b2_b0 [31:29] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_t2d_offset_b2_b0_MASK           0xe0000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_t2d_offset_b2_b0_SHIFT          29
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_t2d_offset_b2_b0_DEFAULT        0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: bb_enable [28:28] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_bb_enable_MASK                  0x10000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_bb_enable_SHIFT                 28
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_bb_enable_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: dco_bias_boost [27:27] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_bias_boost_MASK             0x08000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_bias_boost_SHIFT            27
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_bias_boost_DEFAULT          0x00000001

/* OPU_TXDAC_2 :: PLLCTL_R1 :: dco_div2_div4 [26:26] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_div2_div4_MASK              0x04000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_div2_div4_SHIFT             26
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_div2_div4_DEFAULT           0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: dco_enable [25:25] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_enable_MASK                 0x02000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_enable_SHIFT                25
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_enable_DEFAULT              0x00000001

/* OPU_TXDAC_2 :: PLLCTL_R1 :: state_update [24:24] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_update_MASK               0x01000000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_update_SHIFT              24
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_update_DEFAULT            0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: state_sel [23:21] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_sel_MASK                  0x00e00000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_sel_SHIFT                 21
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_sel_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: state_mode [20:19] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_mode_MASK                 0x00180000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_mode_SHIFT                19
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_mode_DEFAULT              0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: state_reset [18:18] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_reset_MASK                0x00040000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_reset_SHIFT               18
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_state_reset_DEFAULT             0x00000001

/* OPU_TXDAC_2 :: PLLCTL_R1 :: dco_dac_sel [17:17] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_sel_MASK                0x00020000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_sel_SHIFT               17
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_sel_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: dco_dac_bypass [16:16] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_bypass_MASK             0x00010000
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_bypass_SHIFT            16
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_bypass_DEFAULT          0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R1 :: dco_dac_ctrl [15:00] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_ctrl_MASK               0x0000ffff
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_ctrl_SHIFT              0
#define BCHP_OPU_TXDAC_2_PLLCTL_R1_dco_dac_ctrl_DEFAULT            0x00000000

/***************************************************************************
 *PLLCTL_R2 - PLL Control Register 2
 ***************************************************************************/
/* OPU_TXDAC_2 :: PLLCTL_R2 :: pll_spare_r2 [31:22] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_pll_spare_r2_MASK               0xffc00000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_pll_spare_r2_SHIFT              22
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_pll_spare_r2_DEFAULT            0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: o_fref_disable [21:21] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_o_fref_disable_MASK             0x00200000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_o_fref_disable_SHIFT            21
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_o_fref_disable_DEFAULT          0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: vco_post_mux_en [20:20] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_vco_post_mux_en_MASK            0x00100000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_vco_post_mux_en_SHIFT           20
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_vco_post_mux_en_DEFAULT         0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: ki_boost [19:19] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ki_boost_MASK                   0x00080000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ki_boost_SHIFT                  19
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ki_boost_DEFAULT                0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: refd2c_bias [18:16] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_refd2c_bias_MASK                0x00070000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_refd2c_bias_SHIFT               16
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_refd2c_bias_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: en_50ohm [15:15] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_en_50ohm_MASK                   0x00008000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_en_50ohm_SHIFT                  15
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_en_50ohm_DEFAULT                0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: ki_startlow [14:14] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ki_startlow_MASK                0x00004000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ki_startlow_SHIFT               14
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ki_startlow_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: ref_diff_sel [13:13] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ref_diff_sel_MASK               0x00002000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ref_diff_sel_SHIFT              13
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_ref_diff_sel_DEFAULT            0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: byp1_enable [12:12] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_byp1_enable_MASK                0x00001000
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_byp1_enable_SHIFT               12
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_byp1_enable_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: byp0_enable [11:11] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_byp0_enable_MASK                0x00000800
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_byp0_enable_SHIFT               11
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_byp0_enable_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: post_reset_mode [10:09] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_post_reset_mode_MASK            0x00000600
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_post_reset_mode_SHIFT           9
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_post_reset_mode_DEFAULT         0x00000003

/* OPU_TXDAC_2 :: PLLCTL_R2 :: pwm_ctrl [08:07] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_pwm_ctrl_MASK                   0x00000180
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_pwm_ctrl_SHIFT                  7
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_pwm_ctrl_DEFAULT                0x00000002

/* OPU_TXDAC_2 :: PLLCTL_R2 :: kpp [06:03] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_kpp_MASK                        0x00000078
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_kpp_SHIFT                       3
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_kpp_DEFAULT                     0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: t2d_clk_sel [02:02] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_clk_sel_MASK                0x00000004
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_clk_sel_SHIFT               2
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_clk_sel_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: t2d_clk_enable [01:01] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_clk_enable_MASK             0x00000002
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_clk_enable_SHIFT            1
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_clk_enable_DEFAULT          0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R2 :: t2d_offset_b3 [00:00] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_offset_b3_MASK              0x00000001
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_offset_b3_SHIFT             0
#define BCHP_OPU_TXDAC_2_PLLCTL_R2_t2d_offset_b3_DEFAULT           0x00000000

/***************************************************************************
 *DACCTL_R0 - DAC Control Register 0
 ***************************************************************************/
/* OPU_TXDAC_2 :: DACCTL_R0 :: cram_datain [31:29] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_cram_datain_MASK                0xe0000000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_cram_datain_SHIFT               29
#define BCHP_OPU_TXDAC_2_DACCTL_R0_cram_datain_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: crc_enable [28:28] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_crc_enable_MASK                 0x10000000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_crc_enable_SHIFT                28
#define BCHP_OPU_TXDAC_2_DACCTL_R0_crc_enable_DEFAULT              0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: crc_rstb [27:27] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_crc_rstb_MASK                   0x08000000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_crc_rstb_SHIFT                  27
#define BCHP_OPU_TXDAC_2_DACCTL_R0_crc_rstb_DEFAULT                0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: dac_resetb [26:26] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_resetb_MASK                 0x04000000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_resetb_SHIFT                26
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_resetb_DEFAULT              0x00000001

/* OPU_TXDAC_2 :: DACCTL_R0 :: dac_pwron [25:25] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_pwron_MASK                  0x02000000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_pwron_SHIFT                 25
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_pwron_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: cmiller_sel [24:23] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_cmiller_sel_MASK                0x01800000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_cmiller_sel_SHIFT               23
#define BCHP_OPU_TXDAC_2_DACCTL_R0_cmiller_sel_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: idiode_half [22:22] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_idiode_half_MASK                0x00400000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_idiode_half_SHIFT               22
#define BCHP_OPU_TXDAC_2_DACCTL_R0_idiode_half_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: bg_ctrl [21:19] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_bg_ctrl_MASK                    0x00380000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_bg_ctrl_SHIFT                   19
#define BCHP_OPU_TXDAC_2_DACCTL_R0_bg_ctrl_DEFAULT                 0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: hcas2_ctrl [18:17] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_hcas2_ctrl_MASK                 0x00060000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_hcas2_ctrl_SHIFT                17
#define BCHP_OPU_TXDAC_2_DACCTL_R0_hcas2_ctrl_DEFAULT              0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: lcas_ctrl [16:15] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_lcas_ctrl_MASK                  0x00018000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_lcas_ctrl_SHIFT                 15
#define BCHP_OPU_TXDAC_2_DACCTL_R0_lcas_ctrl_DEFAULT               0x00000002

/* OPU_TXDAC_2 :: DACCTL_R0 :: hcas_ctrl [14:13] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_hcas_ctrl_MASK                  0x00006000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_hcas_ctrl_SHIFT                 13
#define BCHP_OPU_TXDAC_2_DACCTL_R0_hcas_ctrl_DEFAULT               0x00000001

/* OPU_TXDAC_2 :: DACCTL_R0 :: row_dem_en [12:12] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_row_dem_en_MASK                 0x00001000
#define BCHP_OPU_TXDAC_2_DACCTL_R0_row_dem_en_SHIFT                12
#define BCHP_OPU_TXDAC_2_DACCTL_R0_row_dem_en_DEFAULT              0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: regout_sel [11:09] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_regout_sel_MASK                 0x00000e00
#define BCHP_OPU_TXDAC_2_DACCTL_R0_regout_sel_SHIFT                9
#define BCHP_OPU_TXDAC_2_DACCTL_R0_regout_sel_DEFAULT              0x00000004

/* OPU_TXDAC_2 :: DACCTL_R0 :: ck6600_phase [08:08] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_ck6600_phase_MASK               0x00000100
#define BCHP_OPU_TXDAC_2_DACCTL_R0_ck6600_phase_SHIFT              8
#define BCHP_OPU_TXDAC_2_DACCTL_R0_ck6600_phase_DEFAULT            0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: tc_obb [07:07] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_tc_obb_MASK                     0x00000080
#define BCHP_OPU_TXDAC_2_DACCTL_R0_tc_obb_SHIFT                    7
#define BCHP_OPU_TXDAC_2_DACCTL_R0_tc_obb_DEFAULT                  0x00000001

/* OPU_TXDAC_2 :: DACCTL_R0 :: dum_en [06:06] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dum_en_MASK                     0x00000040
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dum_en_SHIFT                    6
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dum_en_DEFAULT                  0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: col_dem_en [05:05] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_col_dem_en_MASK                 0x00000020
#define BCHP_OPU_TXDAC_2_DACCTL_R0_col_dem_en_SHIFT                5
#define BCHP_OPU_TXDAC_2_DACCTL_R0_col_dem_en_DEFAULT              0x00000000

/* OPU_TXDAC_2 :: DACCTL_R0 :: dac_pbo [04:00] */
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_pbo_MASK                    0x0000001f
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_pbo_SHIFT                   0
#define BCHP_OPU_TXDAC_2_DACCTL_R0_dac_pbo_DEFAULT                 0x00000017

/***************************************************************************
 *DACCTL_R1 - DAC Control Register 1
 ***************************************************************************/
/* OPU_TXDAC_2 :: DACCTL_R1 :: ulsb_dem_en [31:31] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_ulsb_dem_en_MASK                0x80000000
#define BCHP_OPU_TXDAC_2_DACCTL_R1_ulsb_dem_en_SHIFT               31
#define BCHP_OPU_TXDAC_2_DACCTL_R1_ulsb_dem_en_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: dc_en [30:30] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_dc_en_MASK                      0x40000000
#define BCHP_OPU_TXDAC_2_DACCTL_R1_dc_en_SHIFT                     30
#define BCHP_OPU_TXDAC_2_DACCTL_R1_dc_en_DEFAULT                   0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: dc_in [29:16] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_dc_in_MASK                      0x3fff0000
#define BCHP_OPU_TXDAC_2_DACCTL_R1_dc_in_SHIFT                     16
#define BCHP_OPU_TXDAC_2_DACCTL_R1_dc_in_DEFAULT                   0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: cram_add [15:11] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_cram_add_MASK                   0x0000f800
#define BCHP_OPU_TXDAC_2_DACCTL_R1_cram_add_SHIFT                  11
#define BCHP_OPU_TXDAC_2_DACCTL_R1_cram_add_DEFAULT                0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: rd_vbn [10:09] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_rd_vbn_MASK                     0x00000600
#define BCHP_OPU_TXDAC_2_DACCTL_R1_rd_vbn_SHIFT                    9
#define BCHP_OPU_TXDAC_2_DACCTL_R1_rd_vbn_DEFAULT                  0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: ulsb_pset [08:06] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_ulsb_pset_MASK                  0x000001c0
#define BCHP_OPU_TXDAC_2_DACCTL_R1_ulsb_pset_SHIFT                 6
#define BCHP_OPU_TXDAC_2_DACCTL_R1_ulsb_pset_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: row_pset [05:03] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_row_pset_MASK                   0x00000038
#define BCHP_OPU_TXDAC_2_DACCTL_R1_row_pset_SHIFT                  3
#define BCHP_OPU_TXDAC_2_DACCTL_R1_row_pset_DEFAULT                0x00000000

/* OPU_TXDAC_2 :: DACCTL_R1 :: col_pset [02:00] */
#define BCHP_OPU_TXDAC_2_DACCTL_R1_col_pset_MASK                   0x00000007
#define BCHP_OPU_TXDAC_2_DACCTL_R1_col_pset_SHIFT                  0
#define BCHP_OPU_TXDAC_2_DACCTL_R1_col_pset_DEFAULT                0x00000000

/***************************************************************************
 *RCAL_R0 - Resistor Cali Control Register 0
 ***************************************************************************/
/* OPU_TXDAC_2 :: RCAL_R0 :: rcal_spare_r0 [31:31] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_rcal_spare_r0_MASK                0x80000000
#define BCHP_OPU_TXDAC_2_RCAL_R0_rcal_spare_r0_SHIFT               31
#define BCHP_OPU_TXDAC_2_RCAL_R0_rcal_spare_r0_DEFAULT             0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: cram_resetb [30:30] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_resetb_MASK                  0x40000000
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_resetb_SHIFT                 30
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_resetb_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: cram_write [29:29] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_write_MASK                   0x20000000
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_write_SHIFT                  29
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_write_DEFAULT                0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: cram_read [28:28] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_read_MASK                    0x10000000
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_read_SHIFT                   28
#define BCHP_OPU_TXDAC_2_RCAL_R0_cram_read_DEFAULT                 0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: test_sel [27:25] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_test_sel_MASK                     0x0e000000
#define BCHP_OPU_TXDAC_2_RCAL_R0_test_sel_SHIFT                    25
#define BCHP_OPU_TXDAC_2_RCAL_R0_test_sel_DEFAULT                  0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: test_enable [24:24] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_test_enable_MASK                  0x01000000
#define BCHP_OPU_TXDAC_2_RCAL_R0_test_enable_SHIFT                 24
#define BCHP_OPU_TXDAC_2_RCAL_R0_test_enable_DEFAULT               0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: pd_adc [23:23] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_pd_adc_MASK                       0x00800000
#define BCHP_OPU_TXDAC_2_RCAL_R0_pd_adc_SHIFT                      23
#define BCHP_OPU_TXDAC_2_RCAL_R0_pd_adc_DEFAULT                    0x00000001

/* OPU_TXDAC_2 :: RCAL_R0 :: adc_rstb [22:22] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_adc_rstb_MASK                     0x00400000
#define BCHP_OPU_TXDAC_2_RCAL_R0_adc_rstb_SHIFT                    22
#define BCHP_OPU_TXDAC_2_RCAL_R0_adc_rstb_DEFAULT                  0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: ch0_mdiv [21:14] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_ch0_mdiv_MASK                     0x003fc000
#define BCHP_OPU_TXDAC_2_RCAL_R0_ch0_mdiv_SHIFT                    14
#define BCHP_OPU_TXDAC_2_RCAL_R0_ch0_mdiv_DEFAULT                  0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: enableb_ch [13:13] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_enableb_ch_MASK                   0x00002000
#define BCHP_OPU_TXDAC_2_RCAL_R0_enableb_ch_SHIFT                  13
#define BCHP_OPU_TXDAC_2_RCAL_R0_enableb_ch_DEFAULT                0x00000001

/* OPU_TXDAC_2 :: RCAL_R0 :: post_resetb [12:12] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_post_resetb_MASK                  0x00001000
#define BCHP_OPU_TXDAC_2_RCAL_R0_post_resetb_SHIFT                 12
#define BCHP_OPU_TXDAC_2_RCAL_R0_post_resetb_DEFAULT               0x00000001

/* OPU_TXDAC_2 :: RCAL_R0 :: rselb2 [11:11] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb2_MASK                       0x00000800
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb2_SHIFT                      11
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb2_DEFAULT                    0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: rselb1 [10:10] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb1_MASK                       0x00000400
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb1_SHIFT                      10
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb1_DEFAULT                    0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: rselb0 [09:09] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb0_MASK                       0x00000200
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb0_SHIFT                      9
#define BCHP_OPU_TXDAC_2_RCAL_R0_rselb0_DEFAULT                    0x00000001

/* OPU_TXDAC_2 :: RCAL_R0 :: monen [08:07] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_monen_MASK                        0x00000180
#define BCHP_OPU_TXDAC_2_RCAL_R0_monen_SHIFT                       7
#define BCHP_OPU_TXDAC_2_RCAL_R0_monen_DEFAULT                     0x00000000

/* OPU_TXDAC_2 :: RCAL_R0 :: r_cal [06:00] */
#define BCHP_OPU_TXDAC_2_RCAL_R0_r_cal_MASK                        0x0000007f
#define BCHP_OPU_TXDAC_2_RCAL_R0_r_cal_SHIFT                       0
#define BCHP_OPU_TXDAC_2_RCAL_R0_r_cal_DEFAULT                     0x00000040

/***************************************************************************
 *STATUS - TX_DAC Status Register
 ***************************************************************************/
/* OPU_TXDAC_2 :: STATUS :: reserved0 [31:14] */
#define BCHP_OPU_TXDAC_2_STATUS_reserved0_MASK                     0xffffc000
#define BCHP_OPU_TXDAC_2_STATUS_reserved0_SHIFT                    14

/* OPU_TXDAC_2 :: STATUS :: adc_data [13:04] */
#define BCHP_OPU_TXDAC_2_STATUS_adc_data_MASK                      0x00003ff0
#define BCHP_OPU_TXDAC_2_STATUS_adc_data_SHIFT                     4
#define BCHP_OPU_TXDAC_2_STATUS_adc_data_DEFAULT                   0x00000000

/* OPU_TXDAC_2 :: STATUS :: adc_strobe [03:03] */
#define BCHP_OPU_TXDAC_2_STATUS_adc_strobe_MASK                    0x00000008
#define BCHP_OPU_TXDAC_2_STATUS_adc_strobe_SHIFT                   3
#define BCHP_OPU_TXDAC_2_STATUS_adc_strobe_DEFAULT                 0x00000000

/* OPU_TXDAC_2 :: STATUS :: pll_lock [02:02] */
#define BCHP_OPU_TXDAC_2_STATUS_pll_lock_MASK                      0x00000004
#define BCHP_OPU_TXDAC_2_STATUS_pll_lock_SHIFT                     2
#define BCHP_OPU_TXDAC_2_STATUS_pll_lock_DEFAULT                   0x00000000

/* OPU_TXDAC_2 :: STATUS :: crc_status [01:00] */
#define BCHP_OPU_TXDAC_2_STATUS_crc_status_MASK                    0x00000003
#define BCHP_OPU_TXDAC_2_STATUS_crc_status_SHIFT                   0
#define BCHP_OPU_TXDAC_2_STATUS_crc_status_DEFAULT                 0x00000000

/***************************************************************************
 *PLL_STAT_OUT - PLL Stat Out Register
 ***************************************************************************/
/* OPU_TXDAC_2 :: PLL_STAT_OUT :: pll_stat_out [31:00] */
#define BCHP_OPU_TXDAC_2_PLL_STAT_OUT_pll_stat_out_MASK            0xffffffff
#define BCHP_OPU_TXDAC_2_PLL_STAT_OUT_pll_stat_out_SHIFT           0
#define BCHP_OPU_TXDAC_2_PLL_STAT_OUT_pll_stat_out_DEFAULT         0x00000000

/***************************************************************************
 *PLLCTL_R3 - PLL Control Register 3
 ***************************************************************************/
/* OPU_TXDAC_2 :: PLLCTL_R3 :: pllctrl_r3_spare [31:01] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R3_pllctrl_r3_spare_MASK           0xfffffffe
#define BCHP_OPU_TXDAC_2_PLLCTL_R3_pllctrl_r3_spare_SHIFT          1
#define BCHP_OPU_TXDAC_2_PLLCTL_R3_pllctrl_r3_spare_DEFAULT        0x00000000

/* OPU_TXDAC_2 :: PLLCTL_R3 :: isolation_en [00:00] */
#define BCHP_OPU_TXDAC_2_PLLCTL_R3_isolation_en_MASK               0x00000001
#define BCHP_OPU_TXDAC_2_PLLCTL_R3_isolation_en_SHIFT              0
#define BCHP_OPU_TXDAC_2_PLLCTL_R3_isolation_en_DEFAULT            0x00000001

/***************************************************************************
 *SCRATCH1 - 108 Clock Domain Scratch Register 1
 ***************************************************************************/
/* OPU_TXDAC_2 :: SCRATCH1 :: 108_scratch1 [31:00] */
#define BCHP_OPU_TXDAC_2_SCRATCH1_108_scratch1_MASK                0xffffffff
#define BCHP_OPU_TXDAC_2_SCRATCH1_108_scratch1_SHIFT               0
#define BCHP_OPU_TXDAC_2_SCRATCH1_108_scratch1_DEFAULT             0x00000000

#endif /* #ifndef BCHP_OPU_TXDAC_2_H__ */

/* End of File */
