srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "/tools/Xilinx/Vivado/2022.2/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
ERROR: cannot open Verilog file '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_12_0/BD_bidirec_12_0_sim_netlist.v' (SORT-1002)
ERROR: cannot open VHDL file '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_12_0/BD_bidirec_12_0_sim_netlist.vhdl' (SORT-1003)
ERROR: cannot open Verilog file '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_12_0/BD_bidirec_12_0_sim_netlist.v' (VERI-1517)
INFO: analyzing module bidirec (VERI-9002)
ERROR: cannot open VHDL file '/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.gen/sources_1/bd/BD/ip/BD_bidirec_12_0/BD_bidirec_12_0_sim_netlist.vhdl' (VHDL-1515)
Listing tops:
VeriTop library:xil_defaultlib mod:bidirec
END of tops
/home/fchacon/RVfpgaSoC/LabProjects/Lab1/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/bidir.v(26): INFO: compiling module 'bidirec_default' (VERI-1018)
srcscan exits with return value 0
