$date
	Sat Aug 24 11:13:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module bintogray_tb $end
$var wire 4 ! gray [3:0] $end
$var reg 4 " bin [3:0] $end
$scope module btg $end
$var wire 4 # bin [3:0] $end
$var reg 4 $ gray [3:0] $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 %
b11 $
b10 #
b10 "
b11 !
$end
#10
b11 %
b1111 !
b1111 $
b1010 "
b1010 #
#20
b11 %
b1 !
b1 $
b1 "
b1 #
#30
b10 !
b10 $
b11 %
b11 "
b11 #
#40
b1 !
b1 $
b11 %
b1 "
b1 #
#50
b11 %
b1101 !
b1101 $
b1001 "
b1001 #
#60
