
LORA_sample.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035c0  080001d0  080001d0  000101d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08003790  08003790  00013790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003828  08003828  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003828  08003828  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003828  08003828  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003828  08003828  00013828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800382c  0800382c  0001382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003830  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000070  080038a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  080038a0  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cfc6  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001f43  00000000  00000000  0002d05f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ea8  00000000  00000000  0002efa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000da0  00000000  00000000  0002fe50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00002480  00000000  00000000  00030bf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a822  00000000  00000000  00033070  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00058a5d  00000000  00000000  0003d892  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000962ef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040b4  00000000  00000000  0009636c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003778 	.word	0x08003778

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003778 	.word	0x08003778

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <Lcd_create>:
 */
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin)
{
 8000220:	b4b0      	push	{r4, r5, r7}
 8000222:	b08b      	sub	sp, #44	; 0x2c
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
 800022c:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.en_pin = en_pin;
 800022e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000232:	84bb      	strh	r3, [r7, #36]	; 0x24
	lcd.en_port = en_port;
 8000234:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000236:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000238:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800023a:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 800023c:	683b      	ldr	r3, [r7, #0]
 800023e:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	613b      	str	r3, [r7, #16]

	//Lcd_init(&lcd);

	return lcd;
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	461d      	mov	r5, r3
 800024c:	f107 0410 	add.w	r4, r7, #16
 8000250:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000252:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000254:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000258:	e885 0003 	stmia.w	r5, {r0, r1}
}
 800025c:	68f8      	ldr	r0, [r7, #12]
 800025e:	372c      	adds	r7, #44	; 0x2c
 8000260:	46bd      	mov	sp, r7
 8000262:	bcb0      	pop	{r4, r5, r7}
 8000264:	4770      	bx	lr

08000266 <Lcd_init>:

/**
 * Initialize 16x2-lcd without cursor
 */
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000266:	b580      	push	{r7, lr}
 8000268:	b082      	sub	sp, #8
 800026a:	af00      	add	r7, sp, #0
 800026c:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, 0x33);
 800026e:	2133      	movs	r1, #51	; 0x33
 8000270:	6878      	ldr	r0, [r7, #4]
 8000272:	f000 f85e 	bl	8000332 <lcd_write_command>
	lcd_write_command(lcd, 0x32);
 8000276:	2132      	movs	r1, #50	; 0x32
 8000278:	6878      	ldr	r0, [r7, #4]
 800027a:	f000 f85a 	bl	8000332 <lcd_write_command>
	lcd_write_command(lcd, FUNCTION_SET | OPT_N);				// 4-bit mode
 800027e:	2128      	movs	r1, #40	; 0x28
 8000280:	6878      	ldr	r0, [r7, #4]
 8000282:	f000 f856 	bl	8000332 <lcd_write_command>

	lcd_write_command(lcd, CLEAR_DISPLAY);						// Clear screen
 8000286:	2101      	movs	r1, #1
 8000288:	6878      	ldr	r0, [r7, #4]
 800028a:	f000 f852 	bl	8000332 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 800028e:	210c      	movs	r1, #12
 8000290:	6878      	ldr	r0, [r7, #4]
 8000292:	f000 f84e 	bl	8000332 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);			// Increment cursor
 8000296:	2106      	movs	r1, #6
 8000298:	6878      	ldr	r0, [r7, #4]
 800029a:	f000 f84a 	bl	8000332 <lcd_write_command>
}
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}

080002a6 <Lcd_printAt>:

	    //Closing argument list to necessary clean-up
	    va_end(arg);
}

void Lcd_printAt(Lcd_HandleTypeDef * lcd, char * format, ...) {
 80002a6:	b40e      	push	{r1, r2, r3}
 80002a8:	b580      	push	{r7, lr}
 80002aa:	b08d      	sub	sp, #52	; 0x34
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
	char buf[PRINTF_BUF];
	va_list ap;
	va_start(ap, format);
 80002b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80002b4:	60fb      	str	r3, [r7, #12]
    vsnprintf(buf, sizeof(buf), format, ap);
 80002b6:	f107 0010 	add.w	r0, r7, #16
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80002be:	2120      	movs	r1, #32
 80002c0:	f002 fe64 	bl	8002f8c <vsniprintf>
    Lcd_string(lcd, buf);
 80002c4:	f107 0310 	add.w	r3, r7, #16
 80002c8:	4619      	mov	r1, r3
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f000 f807 	bl	80002de <Lcd_string>
    va_end(ap);
}
 80002d0:	bf00      	nop
 80002d2:	3734      	adds	r7, #52	; 0x34
 80002d4:	46bd      	mov	sp, r7
 80002d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80002da:	b003      	add	sp, #12
 80002dc:	4770      	bx	lr

080002de <Lcd_string>:

/**
 * Write a string on the current position
 */
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 80002de:	b590      	push	{r4, r7, lr}
 80002e0:	b085      	sub	sp, #20
 80002e2:	af00      	add	r7, sp, #0
 80002e4:	6078      	str	r0, [r7, #4]
 80002e6:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 80002e8:	2300      	movs	r3, #0
 80002ea:	73fb      	strb	r3, [r7, #15]
 80002ec:	e00a      	b.n	8000304 <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 80002ee:	7bfb      	ldrb	r3, [r7, #15]
 80002f0:	683a      	ldr	r2, [r7, #0]
 80002f2:	4413      	add	r3, r2
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	4619      	mov	r1, r3
 80002f8:	6878      	ldr	r0, [r7, #4]
 80002fa:	f000 f83d 	bl	8000378 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 80002fe:	7bfb      	ldrb	r3, [r7, #15]
 8000300:	3301      	adds	r3, #1
 8000302:	73fb      	strb	r3, [r7, #15]
 8000304:	7bfc      	ldrb	r4, [r7, #15]
 8000306:	6838      	ldr	r0, [r7, #0]
 8000308:	f7ff ff82 	bl	8000210 <strlen>
 800030c:	4603      	mov	r3, r0
 800030e:	429c      	cmp	r4, r3
 8000310:	d3ed      	bcc.n	80002ee <Lcd_string+0x10>
	}
}
 8000312:	bf00      	nop
 8000314:	3714      	adds	r7, #20
 8000316:	46bd      	mov	sp, r7
 8000318:	bd90      	pop	{r4, r7, pc}

0800031a <Lcd_clear>:

/**
 * Clear the screen
 */
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 800031a:	b580      	push	{r7, lr}
 800031c:	b082      	sub	sp, #8
 800031e:	af00      	add	r7, sp, #0
 8000320:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8000322:	2101      	movs	r1, #1
 8000324:	6878      	ldr	r0, [r7, #4]
 8000326:	f000 f804 	bl	8000332 <lcd_write_command>
}
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}

08000332 <lcd_write_command>:

/**
 * Write a byte to the command register
 */
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000332:	b580      	push	{r7, lr}
 8000334:	b082      	sub	sp, #8
 8000336:	af00      	add	r7, sp, #0
 8000338:	6078      	str	r0, [r7, #4]
 800033a:	460b      	mov	r3, r1
 800033c:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);		// Write to command register
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	6898      	ldr	r0, [r3, #8]
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	899b      	ldrh	r3, [r3, #12]
 8000346:	2200      	movs	r2, #0
 8000348:	4619      	mov	r1, r3
 800034a:	f001 f9b1 	bl	80016b0 <HAL_GPIO_WritePin>

	lcd_write(lcd, (command >> 4), LCD_NIB);
 800034e:	78fb      	ldrb	r3, [r7, #3]
 8000350:	091b      	lsrs	r3, r3, #4
 8000352:	b2db      	uxtb	r3, r3
 8000354:	2204      	movs	r2, #4
 8000356:	4619      	mov	r1, r3
 8000358:	6878      	ldr	r0, [r7, #4]
 800035a:	f000 f830 	bl	80003be <lcd_write>
	lcd_write(lcd, command & 0x0F, LCD_NIB);
 800035e:	78fb      	ldrb	r3, [r7, #3]
 8000360:	f003 030f 	and.w	r3, r3, #15
 8000364:	b2db      	uxtb	r3, r3
 8000366:	2204      	movs	r2, #4
 8000368:	4619      	mov	r1, r3
 800036a:	6878      	ldr	r0, [r7, #4]
 800036c:	f000 f827 	bl	80003be <lcd_write>

}
 8000370:	bf00      	nop
 8000372:	3708      	adds	r7, #8
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}

08000378 <lcd_write_data>:

/**
 * Write a byte to the data register
 */
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b082      	sub	sp, #8
 800037c:	af00      	add	r7, sp, #0
 800037e:	6078      	str	r0, [r7, #4]
 8000380:	460b      	mov	r3, r1
 8000382:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);			// Write to data register
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	6898      	ldr	r0, [r3, #8]
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	899b      	ldrh	r3, [r3, #12]
 800038c:	2201      	movs	r2, #1
 800038e:	4619      	mov	r1, r3
 8000390:	f001 f98e 	bl	80016b0 <HAL_GPIO_WritePin>

	lcd_write(lcd, data >> 4, LCD_NIB);
 8000394:	78fb      	ldrb	r3, [r7, #3]
 8000396:	091b      	lsrs	r3, r3, #4
 8000398:	b2db      	uxtb	r3, r3
 800039a:	2204      	movs	r2, #4
 800039c:	4619      	mov	r1, r3
 800039e:	6878      	ldr	r0, [r7, #4]
 80003a0:	f000 f80d 	bl	80003be <lcd_write>
	lcd_write(lcd, data & 0x0F, LCD_NIB);
 80003a4:	78fb      	ldrb	r3, [r7, #3]
 80003a6:	f003 030f 	and.w	r3, r3, #15
 80003aa:	b2db      	uxtb	r3, r3
 80003ac:	2204      	movs	r2, #4
 80003ae:	4619      	mov	r1, r3
 80003b0:	6878      	ldr	r0, [r7, #4]
 80003b2:	f000 f804 	bl	80003be <lcd_write>

}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <lcd_write>:

/**
 * Set len bits on the bus and toggle the enable line
 */
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	b084      	sub	sp, #16
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	6078      	str	r0, [r7, #4]
 80003c6:	460b      	mov	r3, r1
 80003c8:	70fb      	strb	r3, [r7, #3]
 80003ca:	4613      	mov	r3, r2
 80003cc:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 80003ce:	2300      	movs	r3, #0
 80003d0:	73fb      	strb	r3, [r7, #15]
 80003d2:	e019      	b.n	8000408 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	681a      	ldr	r2, [r3, #0]
 80003d8:	7bfb      	ldrb	r3, [r7, #15]
 80003da:	009b      	lsls	r3, r3, #2
 80003dc:	4413      	add	r3, r2
 80003de:	6818      	ldr	r0, [r3, #0]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	685a      	ldr	r2, [r3, #4]
 80003e4:	7bfb      	ldrb	r3, [r7, #15]
 80003e6:	005b      	lsls	r3, r3, #1
 80003e8:	4413      	add	r3, r2
 80003ea:	8819      	ldrh	r1, [r3, #0]
 80003ec:	78fa      	ldrb	r2, [r7, #3]
 80003ee:	7bfb      	ldrb	r3, [r7, #15]
 80003f0:	fa42 f303 	asr.w	r3, r2, r3
 80003f4:	b2db      	uxtb	r3, r3
 80003f6:	f003 0301 	and.w	r3, r3, #1
 80003fa:	b2db      	uxtb	r3, r3
 80003fc:	461a      	mov	r2, r3
 80003fe:	f001 f957 	bl	80016b0 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8000402:	7bfb      	ldrb	r3, [r7, #15]
 8000404:	3301      	adds	r3, #1
 8000406:	73fb      	strb	r3, [r7, #15]
 8000408:	7bfa      	ldrb	r2, [r7, #15]
 800040a:	78bb      	ldrb	r3, [r7, #2]
 800040c:	429a      	cmp	r2, r3
 800040e:	d3e1      	bcc.n	80003d4 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	6918      	ldr	r0, [r3, #16]
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	8a9b      	ldrh	r3, [r3, #20]
 8000418:	2201      	movs	r2, #1
 800041a:	4619      	mov	r1, r3
 800041c:	f001 f948 	bl	80016b0 <HAL_GPIO_WritePin>
	DELAY(1);
 8000420:	2001      	movs	r0, #1
 8000422:	f000 fcdb 	bl	8000ddc <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 		// Data receive on falling edge
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	6918      	ldr	r0, [r3, #16]
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	8a9b      	ldrh	r3, [r3, #20]
 800042e:	2200      	movs	r2, #0
 8000430:	4619      	mov	r1, r3
 8000432:	f001 f93d 	bl	80016b0 <HAL_GPIO_WritePin>
}
 8000436:	bf00      	nop
 8000438:	3710      	adds	r7, #16
 800043a:	46bd      	mov	sp, r7
 800043c:	bd80      	pop	{r7, pc}
	...

08000440 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000440:	b5b0      	push	{r4, r5, r7, lr}
 8000442:	b096      	sub	sp, #88	; 0x58
 8000444:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  Lcd_PortType ports[] = {
 8000446:	4b25      	ldr	r3, [pc, #148]	; (80004dc <main+0x9c>)
 8000448:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800044c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800044e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  GPIOA, GPIOB, GPIOB, GPIOB
  };

  Lcd_PinType pins[] = {LCD_DB4_Pin, LCD_DB5_Pin, LCD_DB6_Pin, LCD_DB7_Pin};
 8000452:	4a23      	ldr	r2, [pc, #140]	; (80004e0 <main+0xa0>)
 8000454:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000458:	e892 0003 	ldmia.w	r2, {r0, r1}
 800045c:	e883 0003 	stmia.w	r3, {r0, r1}

  Lcd_HandleTypeDef lcd;
  lcd = Lcd_create(ports, pins, GPIOA, LCD_A0_Pin, GPIOA, LCD_E_Pin);
 8000460:	4638      	mov	r0, r7
 8000462:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000466:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800046a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800046e:	9302      	str	r3, [sp, #8]
 8000470:	4b1c      	ldr	r3, [pc, #112]	; (80004e4 <main+0xa4>)
 8000472:	9301      	str	r3, [sp, #4]
 8000474:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000478:	9300      	str	r3, [sp, #0]
 800047a:	4b1a      	ldr	r3, [pc, #104]	; (80004e4 <main+0xa4>)
 800047c:	f7ff fed0 	bl	8000220 <Lcd_create>
 8000480:	f107 0418 	add.w	r4, r7, #24
 8000484:	463d      	mov	r5, r7
 8000486:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000488:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800048a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800048e:	e884 0003 	stmia.w	r4, {r0, r1}
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000492:	f000 fc4a 	bl	8000d2a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000496:	f000 f82b 	bl	80004f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800049a:	f000 f993 	bl	80007c4 <MX_GPIO_Init>
  MX_ADC1_Init();
 800049e:	f000 f87d 	bl	800059c <MX_ADC1_Init>
  MX_SPI1_Init();
 80004a2:	f000 f8b9 	bl	8000618 <MX_SPI1_Init>
  MX_TIM2_Init();
 80004a6:	f000 f8ed 	bl	8000684 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80004aa:	f000 f961 	bl	8000770 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  Lcd_init(&lcd);
 80004ae:	f107 0318 	add.w	r3, r7, #24
 80004b2:	4618      	mov	r0, r3
 80004b4:	f7ff fed7 	bl	8000266 <Lcd_init>
  Lcd_clear(&lcd);
 80004b8:	f107 0318 	add.w	r3, r7, #24
 80004bc:	4618      	mov	r0, r3
 80004be:	f7ff ff2c 	bl	800031a <Lcd_clear>
  //Lcd_printf(&lcd, "Hello World %d", 9);
  Lcd_printAt(&lcd, "Hello World %d%d", 9, 12);
 80004c2:	f107 0018 	add.w	r0, r7, #24
 80004c6:	230c      	movs	r3, #12
 80004c8:	2209      	movs	r2, #9
 80004ca:	4907      	ldr	r1, [pc, #28]	; (80004e8 <main+0xa8>)
 80004cc:	f7ff feeb 	bl	80002a6 <Lcd_printAt>

  //Lcd_string(&lcd, "Hello World");
  //Lcd_blink(&lcd);

  HAL_GPIO_TogglePin(GPIOB, HL4_Pin);
 80004d0:	2102      	movs	r1, #2
 80004d2:	4806      	ldr	r0, [pc, #24]	; (80004ec <main+0xac>)
 80004d4:	f001 f904 	bl	80016e0 <HAL_GPIO_TogglePin>
  */
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004d8:	e7fe      	b.n	80004d8 <main+0x98>
 80004da:	bf00      	nop
 80004dc:	080037a4 	.word	0x080037a4
 80004e0:	080037b4 	.word	0x080037b4
 80004e4:	40010800 	.word	0x40010800
 80004e8:	08003790 	.word	0x08003790
 80004ec:	40010c00 	.word	0x40010c00

080004f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b092      	sub	sp, #72	; 0x48
 80004f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004f6:	f107 0320 	add.w	r3, r7, #32
 80004fa:	2228      	movs	r2, #40	; 0x28
 80004fc:	2100      	movs	r1, #0
 80004fe:	4618      	mov	r0, r3
 8000500:	f002 fd0f 	bl	8002f22 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000504:	f107 030c 	add.w	r3, r7, #12
 8000508:	2200      	movs	r2, #0
 800050a:	601a      	str	r2, [r3, #0]
 800050c:	605a      	str	r2, [r3, #4]
 800050e:	609a      	str	r2, [r3, #8]
 8000510:	60da      	str	r2, [r3, #12]
 8000512:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000514:	463b      	mov	r3, r7
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	605a      	str	r2, [r3, #4]
 800051c:	609a      	str	r2, [r3, #8]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800051e:	2301      	movs	r3, #1
 8000520:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000522:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000526:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000528:	2300      	movs	r3, #0
 800052a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052c:	2302      	movs	r3, #2
 800052e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000530:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000534:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000536:	2300      	movs	r3, #0
 8000538:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053a:	f107 0320 	add.w	r3, r7, #32
 800053e:	4618      	mov	r0, r3
 8000540:	f001 f8e6 	bl	8001710 <HAL_RCC_OscConfig>
 8000544:	4603      	mov	r3, r0
 8000546:	2b00      	cmp	r3, #0
 8000548:	d001      	beq.n	800054e <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800054a:	f000 f9c5 	bl	80008d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054e:	230f      	movs	r3, #15
 8000550:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000552:	2302      	movs	r3, #2
 8000554:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000556:	2300      	movs	r3, #0
 8000558:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800055a:	2300      	movs	r3, #0
 800055c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000562:	f107 030c 	add.w	r3, r7, #12
 8000566:	2100      	movs	r1, #0
 8000568:	4618      	mov	r0, r3
 800056a:	f001 fb51 	bl	8001c10 <HAL_RCC_ClockConfig>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000574:	f000 f9b0 	bl	80008d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000578:	2302      	movs	r3, #2
 800057a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800057c:	2300      	movs	r3, #0
 800057e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000580:	463b      	mov	r3, r7
 8000582:	4618      	mov	r0, r3
 8000584:	f001 fcb0 	bl	8001ee8 <HAL_RCCEx_PeriphCLKConfig>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800058e:	f000 f9a3 	bl	80008d8 <Error_Handler>
  }
}
 8000592:	bf00      	nop
 8000594:	3748      	adds	r7, #72	; 0x48
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
	...

0800059c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005a2:	1d3b      	adds	r3, r7, #4
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
 80005a8:	605a      	str	r2, [r3, #4]
 80005aa:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80005ac:	4b18      	ldr	r3, [pc, #96]	; (8000610 <MX_ADC1_Init+0x74>)
 80005ae:	4a19      	ldr	r2, [pc, #100]	; (8000614 <MX_ADC1_Init+0x78>)
 80005b0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005b2:	4b17      	ldr	r3, [pc, #92]	; (8000610 <MX_ADC1_Init+0x74>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005b8:	4b15      	ldr	r3, [pc, #84]	; (8000610 <MX_ADC1_Init+0x74>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005be:	4b14      	ldr	r3, [pc, #80]	; (8000610 <MX_ADC1_Init+0x74>)
 80005c0:	2200      	movs	r2, #0
 80005c2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005c4:	4b12      	ldr	r3, [pc, #72]	; (8000610 <MX_ADC1_Init+0x74>)
 80005c6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80005ca:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005cc:	4b10      	ldr	r3, [pc, #64]	; (8000610 <MX_ADC1_Init+0x74>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80005d2:	4b0f      	ldr	r3, [pc, #60]	; (8000610 <MX_ADC1_Init+0x74>)
 80005d4:	2201      	movs	r2, #1
 80005d6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80005d8:	480d      	ldr	r0, [pc, #52]	; (8000610 <MX_ADC1_Init+0x74>)
 80005da:	f000 fc21 	bl	8000e20 <HAL_ADC_Init>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80005e4:	f000 f978 	bl	80008d8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80005e8:	2301      	movs	r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ec:	2301      	movs	r3, #1
 80005ee:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80005f0:	2300      	movs	r3, #0
 80005f2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	4619      	mov	r1, r3
 80005f8:	4805      	ldr	r0, [pc, #20]	; (8000610 <MX_ADC1_Init+0x74>)
 80005fa:	f000 fce9 	bl	8000fd0 <HAL_ADC_ConfigChannel>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000604:	f000 f968 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000608:	bf00      	nop
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	200000d8 	.word	0x200000d8
 8000614:	40012400 	.word	0x40012400

08000618 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800061c:	4b17      	ldr	r3, [pc, #92]	; (800067c <MX_SPI1_Init+0x64>)
 800061e:	4a18      	ldr	r2, [pc, #96]	; (8000680 <MX_SPI1_Init+0x68>)
 8000620:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000622:	4b16      	ldr	r3, [pc, #88]	; (800067c <MX_SPI1_Init+0x64>)
 8000624:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000628:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800062a:	4b14      	ldr	r3, [pc, #80]	; (800067c <MX_SPI1_Init+0x64>)
 800062c:	2200      	movs	r2, #0
 800062e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <MX_SPI1_Init+0x64>)
 8000632:	2200      	movs	r2, #0
 8000634:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <MX_SPI1_Init+0x64>)
 8000638:	2200      	movs	r2, #0
 800063a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800063c:	4b0f      	ldr	r3, [pc, #60]	; (800067c <MX_SPI1_Init+0x64>)
 800063e:	2200      	movs	r2, #0
 8000640:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8000642:	4b0e      	ldr	r3, [pc, #56]	; (800067c <MX_SPI1_Init+0x64>)
 8000644:	2200      	movs	r2, #0
 8000646:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000648:	4b0c      	ldr	r3, [pc, #48]	; (800067c <MX_SPI1_Init+0x64>)
 800064a:	2200      	movs	r2, #0
 800064c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800064e:	4b0b      	ldr	r3, [pc, #44]	; (800067c <MX_SPI1_Init+0x64>)
 8000650:	2200      	movs	r2, #0
 8000652:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000654:	4b09      	ldr	r3, [pc, #36]	; (800067c <MX_SPI1_Init+0x64>)
 8000656:	2200      	movs	r2, #0
 8000658:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800065a:	4b08      	ldr	r3, [pc, #32]	; (800067c <MX_SPI1_Init+0x64>)
 800065c:	2200      	movs	r2, #0
 800065e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000660:	4b06      	ldr	r3, [pc, #24]	; (800067c <MX_SPI1_Init+0x64>)
 8000662:	220a      	movs	r2, #10
 8000664:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000666:	4805      	ldr	r0, [pc, #20]	; (800067c <MX_SPI1_Init+0x64>)
 8000668:	f001 fce4 	bl	8002034 <HAL_SPI_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_SPI1_Init+0x5e>
  {
    Error_Handler();
 8000672:	f000 f931 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20000108 	.word	0x20000108
 8000680:	40013000 	.word	0x40013000

08000684 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08e      	sub	sp, #56	; 0x38
 8000688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800068a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000698:	f107 0320 	add.w	r3, r7, #32
 800069c:	2200      	movs	r2, #0
 800069e:	601a      	str	r2, [r3, #0]
 80006a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006a2:	1d3b      	adds	r3, r7, #4
 80006a4:	2200      	movs	r2, #0
 80006a6:	601a      	str	r2, [r3, #0]
 80006a8:	605a      	str	r2, [r3, #4]
 80006aa:	609a      	str	r2, [r3, #8]
 80006ac:	60da      	str	r2, [r3, #12]
 80006ae:	611a      	str	r2, [r3, #16]
 80006b0:	615a      	str	r2, [r3, #20]
 80006b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006b4:	4b2d      	ldr	r3, [pc, #180]	; (800076c <MX_TIM2_Init+0xe8>)
 80006b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80006ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1000;
 80006bc:	4b2b      	ldr	r3, [pc, #172]	; (800076c <MX_TIM2_Init+0xe8>)
 80006be:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80006c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006c4:	4b29      	ldr	r3, [pc, #164]	; (800076c <MX_TIM2_Init+0xe8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 80006ca:	4b28      	ldr	r3, [pc, #160]	; (800076c <MX_TIM2_Init+0xe8>)
 80006cc:	220a      	movs	r2, #10
 80006ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006d0:	4b26      	ldr	r3, [pc, #152]	; (800076c <MX_TIM2_Init+0xe8>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006d6:	4b25      	ldr	r3, [pc, #148]	; (800076c <MX_TIM2_Init+0xe8>)
 80006d8:	2280      	movs	r2, #128	; 0x80
 80006da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80006dc:	4823      	ldr	r0, [pc, #140]	; (800076c <MX_TIM2_Init+0xe8>)
 80006de:	f001 fd02 	bl	80020e6 <HAL_TIM_Base_Init>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80006e8:	f000 f8f6 	bl	80008d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80006ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80006f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80006f6:	4619      	mov	r1, r3
 80006f8:	481c      	ldr	r0, [pc, #112]	; (800076c <MX_TIM2_Init+0xe8>)
 80006fa:	f001 fe19 	bl	8002330 <HAL_TIM_ConfigClockSource>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000704:	f000 f8e8 	bl	80008d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000708:	4818      	ldr	r0, [pc, #96]	; (800076c <MX_TIM2_Init+0xe8>)
 800070a:	f001 fd17 	bl	800213c <HAL_TIM_PWM_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000714:	f000 f8e0 	bl	80008d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800071c:	2300      	movs	r3, #0
 800071e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000720:	f107 0320 	add.w	r3, r7, #32
 8000724:	4619      	mov	r1, r3
 8000726:	4811      	ldr	r0, [pc, #68]	; (800076c <MX_TIM2_Init+0xe8>)
 8000728:	f002 f9ac 	bl	8002a84 <HAL_TIMEx_MasterConfigSynchronization>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000732:	f000 f8d1 	bl	80008d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000736:	2360      	movs	r3, #96	; 0x60
 8000738:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800073e:	2300      	movs	r3, #0
 8000740:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000746:	1d3b      	adds	r3, r7, #4
 8000748:	2200      	movs	r2, #0
 800074a:	4619      	mov	r1, r3
 800074c:	4807      	ldr	r0, [pc, #28]	; (800076c <MX_TIM2_Init+0xe8>)
 800074e:	f001 fd29 	bl	80021a4 <HAL_TIM_PWM_ConfigChannel>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000758:	f000 f8be 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800075c:	4803      	ldr	r0, [pc, #12]	; (800076c <MX_TIM2_Init+0xe8>)
 800075e:	f000 f995 	bl	8000a8c <HAL_TIM_MspPostInit>

}
 8000762:	bf00      	nop
 8000764:	3738      	adds	r7, #56	; 0x38
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000160 	.word	0x20000160

08000770 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000774:	4b11      	ldr	r3, [pc, #68]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 8000776:	4a12      	ldr	r2, [pc, #72]	; (80007c0 <MX_USART3_UART_Init+0x50>)
 8000778:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800077a:	4b10      	ldr	r3, [pc, #64]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 800077c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000780:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000782:	4b0e      	ldr	r3, [pc, #56]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000788:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800078e:	4b0b      	ldr	r3, [pc, #44]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 8000790:	2200      	movs	r2, #0
 8000792:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000794:	4b09      	ldr	r3, [pc, #36]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 8000796:	220c      	movs	r2, #12
 8000798:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079a:	4b08      	ldr	r3, [pc, #32]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a0:	4b06      	ldr	r3, [pc, #24]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007a6:	4805      	ldr	r0, [pc, #20]	; (80007bc <MX_USART3_UART_Init+0x4c>)
 80007a8:	f002 f9b0 	bl	8002b0c <HAL_UART_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80007b2:	f000 f891 	bl	80008d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007b6:	bf00      	nop
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000098 	.word	0x20000098
 80007c0:	40004800 	.word	0x40004800

080007c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ca:	f107 0310 	add.w	r3, r7, #16
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007d8:	4b3b      	ldr	r3, [pc, #236]	; (80008c8 <MX_GPIO_Init+0x104>)
 80007da:	699b      	ldr	r3, [r3, #24]
 80007dc:	4a3a      	ldr	r2, [pc, #232]	; (80008c8 <MX_GPIO_Init+0x104>)
 80007de:	f043 0310 	orr.w	r3, r3, #16
 80007e2:	6193      	str	r3, [r2, #24]
 80007e4:	4b38      	ldr	r3, [pc, #224]	; (80008c8 <MX_GPIO_Init+0x104>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	f003 0310 	and.w	r3, r3, #16
 80007ec:	60fb      	str	r3, [r7, #12]
 80007ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007f0:	4b35      	ldr	r3, [pc, #212]	; (80008c8 <MX_GPIO_Init+0x104>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	4a34      	ldr	r2, [pc, #208]	; (80008c8 <MX_GPIO_Init+0x104>)
 80007f6:	f043 0320 	orr.w	r3, r3, #32
 80007fa:	6193      	str	r3, [r2, #24]
 80007fc:	4b32      	ldr	r3, [pc, #200]	; (80008c8 <MX_GPIO_Init+0x104>)
 80007fe:	699b      	ldr	r3, [r3, #24]
 8000800:	f003 0320 	and.w	r3, r3, #32
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000808:	4b2f      	ldr	r3, [pc, #188]	; (80008c8 <MX_GPIO_Init+0x104>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	4a2e      	ldr	r2, [pc, #184]	; (80008c8 <MX_GPIO_Init+0x104>)
 800080e:	f043 0304 	orr.w	r3, r3, #4
 8000812:	6193      	str	r3, [r2, #24]
 8000814:	4b2c      	ldr	r3, [pc, #176]	; (80008c8 <MX_GPIO_Init+0x104>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f003 0304 	and.w	r3, r3, #4
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000820:	4b29      	ldr	r3, [pc, #164]	; (80008c8 <MX_GPIO_Init+0x104>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a28      	ldr	r2, [pc, #160]	; (80008c8 <MX_GPIO_Init+0x104>)
 8000826:	f043 0308 	orr.w	r3, r3, #8
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b26      	ldr	r3, [pc, #152]	; (80008c8 <MX_GPIO_Init+0x104>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0308 	and.w	r3, r3, #8
 8000834:	603b      	str	r3, [r7, #0]
 8000836:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_RST_Pin|LORA_DIO0_Pin|LCD_DB4_Pin|LCD_E_Pin
 8000838:	2200      	movs	r2, #0
 800083a:	f240 710c 	movw	r1, #1804	; 0x70c
 800083e:	4823      	ldr	r0, [pc, #140]	; (80008cc <MX_GPIO_Init+0x108>)
 8000840:	f000 ff36 	bl	80016b0 <HAL_GPIO_WritePin>
                          |LCD_A0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HL3_Pin|HL4_Pin|Relay_Pin|BL_E_Pin
 8000844:	2200      	movs	r2, #0
 8000846:	f24f 2107 	movw	r1, #61959	; 0xf207
 800084a:	4821      	ldr	r0, [pc, #132]	; (80008d0 <MX_GPIO_Init+0x10c>)
 800084c:	f000 ff30 	bl	80016b0 <HAL_GPIO_WritePin>
                          |LCD_DB7_Pin|LCD_DB6_Pin|LCD_DB5_Pin|PB6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : but_1_Pin but_2_Pin */
  GPIO_InitStruct.Pin = but_1_Pin|but_2_Pin;
 8000850:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000854:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000856:	2300      	movs	r3, #0
 8000858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085a:	2300      	movs	r3, #0
 800085c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800085e:	f107 0310 	add.w	r3, r7, #16
 8000862:	4619      	mov	r1, r3
 8000864:	481b      	ldr	r0, [pc, #108]	; (80008d4 <MX_GPIO_Init+0x110>)
 8000866:	f000 fdc9 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_RST_Pin LORA_DIO0_Pin LCD_DB4_Pin LCD_E_Pin
                           LCD_A0_Pin */
  GPIO_InitStruct.Pin = LORA_RST_Pin|LORA_DIO0_Pin|LCD_DB4_Pin|LCD_E_Pin
 800086a:	f240 730c 	movw	r3, #1804	; 0x70c
 800086e:	613b      	str	r3, [r7, #16]
                          |LCD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000870:	2301      	movs	r3, #1
 8000872:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000874:	2300      	movs	r3, #0
 8000876:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000878:	2302      	movs	r3, #2
 800087a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087c:	f107 0310 	add.w	r3, r7, #16
 8000880:	4619      	mov	r1, r3
 8000882:	4812      	ldr	r0, [pc, #72]	; (80008cc <MX_GPIO_Init+0x108>)
 8000884:	f000 fdba 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : HL3_Pin HL4_Pin Relay_Pin BL_E_Pin
                           LCD_DB7_Pin LCD_DB6_Pin LCD_DB5_Pin PB6_Pin */
  GPIO_InitStruct.Pin = HL3_Pin|HL4_Pin|Relay_Pin|BL_E_Pin
 8000888:	f24f 2307 	movw	r3, #61959	; 0xf207
 800088c:	613b      	str	r3, [r7, #16]
                          |LCD_DB7_Pin|LCD_DB6_Pin|LCD_DB5_Pin|PB6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088e:	2301      	movs	r3, #1
 8000890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000896:	2302      	movs	r3, #2
 8000898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089a:	f107 0310 	add.w	r3, r7, #16
 800089e:	4619      	mov	r1, r3
 80008a0:	480b      	ldr	r0, [pc, #44]	; (80008d0 <MX_GPIO_Init+0x10c>)
 80008a2:	f000 fdab 	bl	80013fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA12_Pin PA11_Pin PB5_Pin PB8_Pin
                           PB7_Pin */
  GPIO_InitStruct.Pin = PA12_Pin|PA11_Pin|PB5_Pin|PB8_Pin
 80008a6:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 80008aa:	613b      	str	r3, [r7, #16]
                          |PB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b4:	f107 0310 	add.w	r3, r7, #16
 80008b8:	4619      	mov	r1, r3
 80008ba:	4805      	ldr	r0, [pc, #20]	; (80008d0 <MX_GPIO_Init+0x10c>)
 80008bc:	f000 fd9e 	bl	80013fc <HAL_GPIO_Init>

}
 80008c0:	bf00      	nop
 80008c2:	3720      	adds	r7, #32
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40021000 	.word	0x40021000
 80008cc:	40010800 	.word	0x40010800
 80008d0:	40010c00 	.word	0x40010c00
 80008d4:	40011000 	.word	0x40011000

080008d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b085      	sub	sp, #20
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008ea:	4b15      	ldr	r3, [pc, #84]	; (8000940 <HAL_MspInit+0x5c>)
 80008ec:	699b      	ldr	r3, [r3, #24]
 80008ee:	4a14      	ldr	r2, [pc, #80]	; (8000940 <HAL_MspInit+0x5c>)
 80008f0:	f043 0301 	orr.w	r3, r3, #1
 80008f4:	6193      	str	r3, [r2, #24]
 80008f6:	4b12      	ldr	r3, [pc, #72]	; (8000940 <HAL_MspInit+0x5c>)
 80008f8:	699b      	ldr	r3, [r3, #24]
 80008fa:	f003 0301 	and.w	r3, r3, #1
 80008fe:	60bb      	str	r3, [r7, #8]
 8000900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000902:	4b0f      	ldr	r3, [pc, #60]	; (8000940 <HAL_MspInit+0x5c>)
 8000904:	69db      	ldr	r3, [r3, #28]
 8000906:	4a0e      	ldr	r2, [pc, #56]	; (8000940 <HAL_MspInit+0x5c>)
 8000908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800090c:	61d3      	str	r3, [r2, #28]
 800090e:	4b0c      	ldr	r3, [pc, #48]	; (8000940 <HAL_MspInit+0x5c>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800091a:	4b0a      	ldr	r3, [pc, #40]	; (8000944 <HAL_MspInit+0x60>)
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800092e:	60fb      	str	r3, [r7, #12]
 8000930:	4a04      	ldr	r2, [pc, #16]	; (8000944 <HAL_MspInit+0x60>)
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000936:	bf00      	nop
 8000938:	3714      	adds	r7, #20
 800093a:	46bd      	mov	sp, r7
 800093c:	bc80      	pop	{r7}
 800093e:	4770      	bx	lr
 8000940:	40021000 	.word	0x40021000
 8000944:	40010000 	.word	0x40010000

08000948 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	b088      	sub	sp, #32
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000950:	f107 0310 	add.w	r3, r7, #16
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	4a14      	ldr	r2, [pc, #80]	; (80009b4 <HAL_ADC_MspInit+0x6c>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d121      	bne.n	80009ac <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000968:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <HAL_ADC_MspInit+0x70>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	4a12      	ldr	r2, [pc, #72]	; (80009b8 <HAL_ADC_MspInit+0x70>)
 800096e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000972:	6193      	str	r3, [r2, #24]
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <HAL_ADC_MspInit+0x70>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000980:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <HAL_ADC_MspInit+0x70>)
 8000982:	699b      	ldr	r3, [r3, #24]
 8000984:	4a0c      	ldr	r2, [pc, #48]	; (80009b8 <HAL_ADC_MspInit+0x70>)
 8000986:	f043 0304 	orr.w	r3, r3, #4
 800098a:	6193      	str	r3, [r2, #24]
 800098c:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <HAL_ADC_MspInit+0x70>)
 800098e:	699b      	ldr	r3, [r3, #24]
 8000990:	f003 0304 	and.w	r3, r3, #4
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = TEMP_Pin|Cell_Voltage_Pin;
 8000998:	2303      	movs	r3, #3
 800099a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800099c:	2303      	movs	r3, #3
 800099e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a0:	f107 0310 	add.w	r3, r7, #16
 80009a4:	4619      	mov	r1, r3
 80009a6:	4805      	ldr	r0, [pc, #20]	; (80009bc <HAL_ADC_MspInit+0x74>)
 80009a8:	f000 fd28 	bl	80013fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80009ac:	bf00      	nop
 80009ae:	3720      	adds	r7, #32
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	40012400 	.word	0x40012400
 80009b8:	40021000 	.word	0x40021000
 80009bc:	40010800 	.word	0x40010800

080009c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b088      	sub	sp, #32
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0310 	add.w	r3, r7, #16
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	4a1b      	ldr	r2, [pc, #108]	; (8000a48 <HAL_SPI_MspInit+0x88>)
 80009dc:	4293      	cmp	r3, r2
 80009de:	d12f      	bne.n	8000a40 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009e0:	4b1a      	ldr	r3, [pc, #104]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 80009e2:	699b      	ldr	r3, [r3, #24]
 80009e4:	4a19      	ldr	r2, [pc, #100]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 80009e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009ea:	6193      	str	r3, [r2, #24]
 80009ec:	4b17      	ldr	r3, [pc, #92]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009f8:	4b14      	ldr	r3, [pc, #80]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 80009fa:	699b      	ldr	r3, [r3, #24]
 80009fc:	4a13      	ldr	r2, [pc, #76]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 80009fe:	f043 0304 	orr.w	r3, r3, #4
 8000a02:	6193      	str	r3, [r2, #24]
 8000a04:	4b11      	ldr	r3, [pc, #68]	; (8000a4c <HAL_SPI_MspInit+0x8c>)
 8000a06:	699b      	ldr	r3, [r3, #24]
 8000a08:	f003 0304 	and.w	r3, r3, #4
 8000a0c:	60bb      	str	r3, [r7, #8]
 8000a0e:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000a10:	2350      	movs	r3, #80	; 0x50
 8000a12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1c:	f107 0310 	add.w	r3, r7, #16
 8000a20:	4619      	mov	r1, r3
 8000a22:	480b      	ldr	r0, [pc, #44]	; (8000a50 <HAL_SPI_MspInit+0x90>)
 8000a24:	f000 fcea 	bl	80013fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000a28:	23a0      	movs	r3, #160	; 0xa0
 8000a2a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a30:	2303      	movs	r3, #3
 8000a32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a34:	f107 0310 	add.w	r3, r7, #16
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4805      	ldr	r0, [pc, #20]	; (8000a50 <HAL_SPI_MspInit+0x90>)
 8000a3c:	f000 fcde 	bl	80013fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a40:	bf00      	nop
 8000a42:	3720      	adds	r7, #32
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40013000 	.word	0x40013000
 8000a4c:	40021000 	.word	0x40021000
 8000a50:	40010800 	.word	0x40010800

08000a54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000a64:	d10b      	bne.n	8000a7e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a66:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_TIM_Base_MspInit+0x34>)
 8000a68:	69db      	ldr	r3, [r3, #28]
 8000a6a:	4a07      	ldr	r2, [pc, #28]	; (8000a88 <HAL_TIM_Base_MspInit+0x34>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	61d3      	str	r3, [r2, #28]
 8000a72:	4b05      	ldr	r3, [pc, #20]	; (8000a88 <HAL_TIM_Base_MspInit+0x34>)
 8000a74:	69db      	ldr	r3, [r3, #28]
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000a7e:	bf00      	nop
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr
 8000a88:	40021000 	.word	0x40021000

08000a8c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 030c 	add.w	r3, r7, #12
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000aaa:	d12a      	bne.n	8000b02 <HAL_TIM_MspPostInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aac:	4b17      	ldr	r3, [pc, #92]	; (8000b0c <HAL_TIM_MspPostInit+0x80>)
 8000aae:	699b      	ldr	r3, [r3, #24]
 8000ab0:	4a16      	ldr	r2, [pc, #88]	; (8000b0c <HAL_TIM_MspPostInit+0x80>)
 8000ab2:	f043 0304 	orr.w	r3, r3, #4
 8000ab6:	6193      	str	r3, [r2, #24]
 8000ab8:	4b14      	ldr	r3, [pc, #80]	; (8000b0c <HAL_TIM_MspPostInit+0x80>)
 8000aba:	699b      	ldr	r3, [r3, #24]
 8000abc:	f003 0304 	and.w	r3, r3, #4
 8000ac0:	60bb      	str	r3, [r7, #8]
 8000ac2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000ac4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ac8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aca:	2302      	movs	r3, #2
 8000acc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad2:	f107 030c 	add.w	r3, r7, #12
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	480d      	ldr	r0, [pc, #52]	; (8000b10 <HAL_TIM_MspPostInit+0x84>)
 8000ada:	f000 fc8f 	bl	80013fc <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8000ade:	4b0d      	ldr	r3, [pc, #52]	; (8000b14 <HAL_TIM_MspPostInit+0x88>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	61fb      	str	r3, [r7, #28]
 8000ae4:	69fb      	ldr	r3, [r7, #28]
 8000ae6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000aea:	61fb      	str	r3, [r7, #28]
 8000aec:	69fb      	ldr	r3, [r7, #28]
 8000aee:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000af2:	61fb      	str	r3, [r7, #28]
 8000af4:	69fb      	ldr	r3, [r7, #28]
 8000af6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000afa:	61fb      	str	r3, [r7, #28]
 8000afc:	4a05      	ldr	r2, [pc, #20]	; (8000b14 <HAL_TIM_MspPostInit+0x88>)
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000b02:	bf00      	nop
 8000b04:	3720      	adds	r7, #32
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	40010800 	.word	0x40010800
 8000b14:	40010000 	.word	0x40010000

08000b18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b088      	sub	sp, #32
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b20:	f107 0310 	add.w	r3, r7, #16
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
 8000b28:	605a      	str	r2, [r3, #4]
 8000b2a:	609a      	str	r2, [r3, #8]
 8000b2c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a1c      	ldr	r2, [pc, #112]	; (8000ba4 <HAL_UART_MspInit+0x8c>)
 8000b34:	4293      	cmp	r3, r2
 8000b36:	d131      	bne.n	8000b9c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000b38:	4b1b      	ldr	r3, [pc, #108]	; (8000ba8 <HAL_UART_MspInit+0x90>)
 8000b3a:	69db      	ldr	r3, [r3, #28]
 8000b3c:	4a1a      	ldr	r2, [pc, #104]	; (8000ba8 <HAL_UART_MspInit+0x90>)
 8000b3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b42:	61d3      	str	r3, [r2, #28]
 8000b44:	4b18      	ldr	r3, [pc, #96]	; (8000ba8 <HAL_UART_MspInit+0x90>)
 8000b46:	69db      	ldr	r3, [r3, #28]
 8000b48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000b4c:	60fb      	str	r3, [r7, #12]
 8000b4e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b50:	4b15      	ldr	r3, [pc, #84]	; (8000ba8 <HAL_UART_MspInit+0x90>)
 8000b52:	699b      	ldr	r3, [r3, #24]
 8000b54:	4a14      	ldr	r2, [pc, #80]	; (8000ba8 <HAL_UART_MspInit+0x90>)
 8000b56:	f043 0308 	orr.w	r3, r3, #8
 8000b5a:	6193      	str	r3, [r2, #24]
 8000b5c:	4b12      	ldr	r3, [pc, #72]	; (8000ba8 <HAL_UART_MspInit+0x90>)
 8000b5e:	699b      	ldr	r3, [r3, #24]
 8000b60:	f003 0308 	and.w	r3, r3, #8
 8000b64:	60bb      	str	r3, [r7, #8]
 8000b66:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b72:	2303      	movs	r3, #3
 8000b74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	480b      	ldr	r0, [pc, #44]	; (8000bac <HAL_UART_MspInit+0x94>)
 8000b7e:	f000 fc3d 	bl	80013fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000b82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000b86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b90:	f107 0310 	add.w	r3, r7, #16
 8000b94:	4619      	mov	r1, r3
 8000b96:	4805      	ldr	r0, [pc, #20]	; (8000bac <HAL_UART_MspInit+0x94>)
 8000b98:	f000 fc30 	bl	80013fc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000b9c:	bf00      	nop
 8000b9e:	3720      	adds	r7, #32
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40004800 	.word	0x40004800
 8000ba8:	40021000 	.word	0x40021000
 8000bac:	40010c00 	.word	0x40010c00

08000bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc0:	e7fe      	b.n	8000bc0 <HardFault_Handler+0x4>

08000bc2 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bc2:	b480      	push	{r7}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <MemManage_Handler+0x4>

08000bc8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bcc:	e7fe      	b.n	8000bcc <BusFault_Handler+0x4>

08000bce <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd2:	e7fe      	b.n	8000bd2 <UsageFault_Handler+0x4>

08000bd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr

08000be0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bc80      	pop	{r7}
 8000bea:	4770      	bx	lr

08000bec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr

08000bf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bfc:	f000 f8d2 	bl	8000da4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c0c:	4a14      	ldr	r2, [pc, #80]	; (8000c60 <_sbrk+0x5c>)
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <_sbrk+0x60>)
 8000c10:	1ad3      	subs	r3, r2, r3
 8000c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c18:	4b13      	ldr	r3, [pc, #76]	; (8000c68 <_sbrk+0x64>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d102      	bne.n	8000c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c20:	4b11      	ldr	r3, [pc, #68]	; (8000c68 <_sbrk+0x64>)
 8000c22:	4a12      	ldr	r2, [pc, #72]	; (8000c6c <_sbrk+0x68>)
 8000c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c26:	4b10      	ldr	r3, [pc, #64]	; (8000c68 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	693a      	ldr	r2, [r7, #16]
 8000c30:	429a      	cmp	r2, r3
 8000c32:	d207      	bcs.n	8000c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c34:	f002 f940 	bl	8002eb8 <__errno>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	230c      	movs	r3, #12
 8000c3c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4a:	4b07      	ldr	r3, [pc, #28]	; (8000c68 <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	4a05      	ldr	r2, [pc, #20]	; (8000c68 <_sbrk+0x64>)
 8000c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3718      	adds	r7, #24
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20002000 	.word	0x20002000
 8000c64:	00000400 	.word	0x00000400
 8000c68:	2000008c 	.word	0x2000008c
 8000c6c:	200001a8 	.word	0x200001a8

08000c70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000c74:	4b17      	ldr	r3, [pc, #92]	; (8000cd4 <SystemInit+0x64>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	4a16      	ldr	r2, [pc, #88]	; (8000cd4 <SystemInit+0x64>)
 8000c7a:	f043 0301 	orr.w	r3, r3, #1
 8000c7e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000c80:	4b14      	ldr	r3, [pc, #80]	; (8000cd4 <SystemInit+0x64>)
 8000c82:	685a      	ldr	r2, [r3, #4]
 8000c84:	4913      	ldr	r1, [pc, #76]	; (8000cd4 <SystemInit+0x64>)
 8000c86:	4b14      	ldr	r3, [pc, #80]	; (8000cd8 <SystemInit+0x68>)
 8000c88:	4013      	ands	r3, r2
 8000c8a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000c8c:	4b11      	ldr	r3, [pc, #68]	; (8000cd4 <SystemInit+0x64>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a10      	ldr	r2, [pc, #64]	; (8000cd4 <SystemInit+0x64>)
 8000c92:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000c96:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c9a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000c9c:	4b0d      	ldr	r3, [pc, #52]	; (8000cd4 <SystemInit+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a0c      	ldr	r2, [pc, #48]	; (8000cd4 <SystemInit+0x64>)
 8000ca2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000ca8:	4b0a      	ldr	r3, [pc, #40]	; (8000cd4 <SystemInit+0x64>)
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	4a09      	ldr	r2, [pc, #36]	; (8000cd4 <SystemInit+0x64>)
 8000cae:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000cb2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;
#elif defined(STM32F100xB) || defined(STM32F100xE)
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000cb4:	4b07      	ldr	r3, [pc, #28]	; (8000cd4 <SystemInit+0x64>)
 8000cb6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000cba:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
 8000cbc:	4b05      	ldr	r3, [pc, #20]	; (8000cd4 <SystemInit+0x64>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000cc2:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <SystemInit+0x6c>)
 8000cc4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cc8:	609a      	str	r2, [r3, #8]
#endif 
}
 8000cca:	bf00      	nop
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bc80      	pop	{r7}
 8000cd0:	4770      	bx	lr
 8000cd2:	bf00      	nop
 8000cd4:	40021000 	.word	0x40021000
 8000cd8:	f8ff0000 	.word	0xf8ff0000
 8000cdc:	e000ed00 	.word	0xe000ed00

08000ce0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000ce0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000ce2:	e003      	b.n	8000cec <LoopCopyDataInit>

08000ce4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000ce4:	4b0b      	ldr	r3, [pc, #44]	; (8000d14 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000ce6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000ce8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000cea:	3104      	adds	r1, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000cec:	480a      	ldr	r0, [pc, #40]	; (8000d18 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000cee:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000cf0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000cf2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000cf4:	d3f6      	bcc.n	8000ce4 <CopyDataInit>
  ldr r2, =_sbss
 8000cf6:	4a0a      	ldr	r2, [pc, #40]	; (8000d20 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000cf8:	e002      	b.n	8000d00 <LoopFillZerobss>

08000cfa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000cfa:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000cfc:	f842 3b04 	str.w	r3, [r2], #4

08000d00 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000d00:	4b08      	ldr	r3, [pc, #32]	; (8000d24 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000d02:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000d04:	d3f9      	bcc.n	8000cfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000d06:	f7ff ffb3 	bl	8000c70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d0a:	f002 f8db 	bl	8002ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d0e:	f7ff fb97 	bl	8000440 <main>
  bx lr
 8000d12:	4770      	bx	lr
  ldr r3, =_sidata
 8000d14:	08003830 	.word	0x08003830
  ldr r0, =_sdata
 8000d18:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000d1c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000d20:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000d24:	200001a8 	.word	0x200001a8

08000d28 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d28:	e7fe      	b.n	8000d28 <ADC1_IRQHandler>

08000d2a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d2e:	2003      	movs	r0, #3
 8000d30:	f000 fb30 	bl	8001394 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d34:	2000      	movs	r0, #0
 8000d36:	f000 f805 	bl	8000d44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d3a:	f7ff fdd3 	bl	80008e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d3e:	2300      	movs	r3, #0
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	bd80      	pop	{r7, pc}

08000d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d4c:	4b12      	ldr	r3, [pc, #72]	; (8000d98 <HAL_InitTick+0x54>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	4b12      	ldr	r3, [pc, #72]	; (8000d9c <HAL_InitTick+0x58>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	4619      	mov	r1, r3
 8000d56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 fb3d 	bl	80013e2 <HAL_SYSTICK_Config>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	e00e      	b.n	8000d90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2b0f      	cmp	r3, #15
 8000d76:	d80a      	bhi.n	8000d8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	6879      	ldr	r1, [r7, #4]
 8000d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8000d80:	f000 fb13 	bl	80013aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d84:	4a06      	ldr	r2, [pc, #24]	; (8000da0 <HAL_InitTick+0x5c>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	e000      	b.n	8000d90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	20000000 	.word	0x20000000
 8000d9c:	20000008 	.word	0x20000008
 8000da0:	20000004 	.word	0x20000004

08000da4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000da8:	4b05      	ldr	r3, [pc, #20]	; (8000dc0 <HAL_IncTick+0x1c>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	461a      	mov	r2, r3
 8000dae:	4b05      	ldr	r3, [pc, #20]	; (8000dc4 <HAL_IncTick+0x20>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4413      	add	r3, r2
 8000db4:	4a03      	ldr	r2, [pc, #12]	; (8000dc4 <HAL_IncTick+0x20>)
 8000db6:	6013      	str	r3, [r2, #0]
}
 8000db8:	bf00      	nop
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr
 8000dc0:	20000008 	.word	0x20000008
 8000dc4:	200001a0 	.word	0x200001a0

08000dc8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return uwTick;
 8000dcc:	4b02      	ldr	r3, [pc, #8]	; (8000dd8 <HAL_GetTick+0x10>)
 8000dce:	681b      	ldr	r3, [r3, #0]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bc80      	pop	{r7}
 8000dd6:	4770      	bx	lr
 8000dd8:	200001a0 	.word	0x200001a0

08000ddc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b084      	sub	sp, #16
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000de4:	f7ff fff0 	bl	8000dc8 <HAL_GetTick>
 8000de8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df4:	d005      	beq.n	8000e02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000df6:	4b09      	ldr	r3, [pc, #36]	; (8000e1c <HAL_Delay+0x40>)
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	4413      	add	r3, r2
 8000e00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e02:	bf00      	nop
 8000e04:	f7ff ffe0 	bl	8000dc8 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	68fa      	ldr	r2, [r7, #12]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d8f7      	bhi.n	8000e04 <HAL_Delay+0x28>
  {
  }
}
 8000e14:	bf00      	nop
 8000e16:	3710      	adds	r7, #16
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000008 	.word	0x20000008

08000e20 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b086      	sub	sp, #24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000e30:	2300      	movs	r3, #0
 8000e32:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000e34:	2300      	movs	r3, #0
 8000e36:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d101      	bne.n	8000e42 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e0be      	b.n	8000fc0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d109      	bne.n	8000e64 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff fd72 	bl	8000948 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000e64:	6878      	ldr	r0, [r7, #4]
 8000e66:	f000 f9ab 	bl	80011c0 <ADC_ConversionStop_Disable>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e72:	f003 0310 	and.w	r3, r3, #16
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	f040 8099 	bne.w	8000fae <HAL_ADC_Init+0x18e>
 8000e7c:	7dfb      	ldrb	r3, [r7, #23]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	f040 8095 	bne.w	8000fae <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e88:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000e8c:	f023 0302 	bic.w	r3, r3, #2
 8000e90:	f043 0202 	orr.w	r2, r3, #2
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ea0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	7b1b      	ldrb	r3, [r3, #12]
 8000ea6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ea8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000eaa:	68ba      	ldr	r2, [r7, #8]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000eb8:	d003      	beq.n	8000ec2 <HAL_ADC_Init+0xa2>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	689b      	ldr	r3, [r3, #8]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d102      	bne.n	8000ec8 <HAL_ADC_Init+0xa8>
 8000ec2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ec6:	e000      	b.n	8000eca <HAL_ADC_Init+0xaa>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	7d1b      	ldrb	r3, [r3, #20]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d119      	bne.n	8000f0c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	7b1b      	ldrb	r3, [r3, #12]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d109      	bne.n	8000ef4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	3b01      	subs	r3, #1
 8000ee6:	035a      	lsls	r2, r3, #13
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	4313      	orrs	r3, r2
 8000eec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ef0:	613b      	str	r3, [r7, #16]
 8000ef2:	e00b      	b.n	8000f0c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ef8:	f043 0220 	orr.w	r2, r3, #32
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f04:	f043 0201 	orr.w	r2, r3, #1
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	689a      	ldr	r2, [r3, #8]
 8000f26:	4b28      	ldr	r3, [pc, #160]	; (8000fc8 <HAL_ADC_Init+0x1a8>)
 8000f28:	4013      	ands	r3, r2
 8000f2a:	687a      	ldr	r2, [r7, #4]
 8000f2c:	6812      	ldr	r2, [r2, #0]
 8000f2e:	68b9      	ldr	r1, [r7, #8]
 8000f30:	430b      	orrs	r3, r1
 8000f32:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000f3c:	d003      	beq.n	8000f46 <HAL_ADC_Init+0x126>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	2b01      	cmp	r3, #1
 8000f44:	d104      	bne.n	8000f50 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	691b      	ldr	r3, [r3, #16]
 8000f4a:	3b01      	subs	r3, #1
 8000f4c:	051b      	lsls	r3, r3, #20
 8000f4e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f56:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	68fa      	ldr	r2, [r7, #12]
 8000f60:	430a      	orrs	r2, r1
 8000f62:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	689a      	ldr	r2, [r3, #8]
 8000f6a:	4b18      	ldr	r3, [pc, #96]	; (8000fcc <HAL_ADC_Init+0x1ac>)
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	68ba      	ldr	r2, [r7, #8]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d10b      	bne.n	8000f8c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f7e:	f023 0303 	bic.w	r3, r3, #3
 8000f82:	f043 0201 	orr.w	r2, r3, #1
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000f8a:	e018      	b.n	8000fbe <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f90:	f023 0312 	bic.w	r3, r3, #18
 8000f94:	f043 0210 	orr.w	r2, r3, #16
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa0:	f043 0201 	orr.w	r2, r3, #1
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000fac:	e007      	b.n	8000fbe <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000fb2:	f043 0210 	orr.w	r2, r3, #16
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	3718      	adds	r7, #24
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}
 8000fc8:	ffe1f7fd 	.word	0xffe1f7fd
 8000fcc:	ff1f0efe 	.word	0xff1f0efe

08000fd0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000fd0:	b480      	push	{r7}
 8000fd2:	b085      	sub	sp, #20
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d101      	bne.n	8000ff0 <HAL_ADC_ConfigChannel+0x20>
 8000fec:	2302      	movs	r3, #2
 8000fee:	e0dc      	b.n	80011aa <HAL_ADC_ConfigChannel+0x1da>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b06      	cmp	r3, #6
 8000ffe:	d81c      	bhi.n	800103a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685a      	ldr	r2, [r3, #4]
 800100a:	4613      	mov	r3, r2
 800100c:	009b      	lsls	r3, r3, #2
 800100e:	4413      	add	r3, r2
 8001010:	3b05      	subs	r3, #5
 8001012:	221f      	movs	r2, #31
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	43db      	mvns	r3, r3
 800101a:	4019      	ands	r1, r3
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685a      	ldr	r2, [r3, #4]
 8001024:	4613      	mov	r3, r2
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	4413      	add	r3, r2
 800102a:	3b05      	subs	r3, #5
 800102c:	fa00 f203 	lsl.w	r2, r0, r3
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	430a      	orrs	r2, r1
 8001036:	635a      	str	r2, [r3, #52]	; 0x34
 8001038:	e03c      	b.n	80010b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	2b0c      	cmp	r3, #12
 8001040:	d81c      	bhi.n	800107c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685a      	ldr	r2, [r3, #4]
 800104c:	4613      	mov	r3, r2
 800104e:	009b      	lsls	r3, r3, #2
 8001050:	4413      	add	r3, r2
 8001052:	3b23      	subs	r3, #35	; 0x23
 8001054:	221f      	movs	r2, #31
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43db      	mvns	r3, r3
 800105c:	4019      	ands	r1, r3
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	6818      	ldr	r0, [r3, #0]
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685a      	ldr	r2, [r3, #4]
 8001066:	4613      	mov	r3, r2
 8001068:	009b      	lsls	r3, r3, #2
 800106a:	4413      	add	r3, r2
 800106c:	3b23      	subs	r3, #35	; 0x23
 800106e:	fa00 f203 	lsl.w	r2, r0, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	430a      	orrs	r2, r1
 8001078:	631a      	str	r2, [r3, #48]	; 0x30
 800107a:	e01b      	b.n	80010b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685a      	ldr	r2, [r3, #4]
 8001086:	4613      	mov	r3, r2
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	4413      	add	r3, r2
 800108c:	3b41      	subs	r3, #65	; 0x41
 800108e:	221f      	movs	r2, #31
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	4019      	ands	r1, r3
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	6818      	ldr	r0, [r3, #0]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685a      	ldr	r2, [r3, #4]
 80010a0:	4613      	mov	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	3b41      	subs	r3, #65	; 0x41
 80010a8:	fa00 f203 	lsl.w	r2, r0, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	430a      	orrs	r2, r1
 80010b2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	2b09      	cmp	r3, #9
 80010ba:	d91c      	bls.n	80010f6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	68d9      	ldr	r1, [r3, #12]
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4613      	mov	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	4413      	add	r3, r2
 80010cc:	3b1e      	subs	r3, #30
 80010ce:	2207      	movs	r2, #7
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	43db      	mvns	r3, r3
 80010d6:	4019      	ands	r1, r3
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	6898      	ldr	r0, [r3, #8]
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	4613      	mov	r3, r2
 80010e2:	005b      	lsls	r3, r3, #1
 80010e4:	4413      	add	r3, r2
 80010e6:	3b1e      	subs	r3, #30
 80010e8:	fa00 f203 	lsl.w	r2, r0, r3
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	430a      	orrs	r2, r1
 80010f2:	60da      	str	r2, [r3, #12]
 80010f4:	e019      	b.n	800112a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	6919      	ldr	r1, [r3, #16]
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	4613      	mov	r3, r2
 8001102:	005b      	lsls	r3, r3, #1
 8001104:	4413      	add	r3, r2
 8001106:	2207      	movs	r2, #7
 8001108:	fa02 f303 	lsl.w	r3, r2, r3
 800110c:	43db      	mvns	r3, r3
 800110e:	4019      	ands	r1, r3
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	6898      	ldr	r0, [r3, #8]
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4613      	mov	r3, r2
 800111a:	005b      	lsls	r3, r3, #1
 800111c:	4413      	add	r3, r2
 800111e:	fa00 f203 	lsl.w	r2, r0, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	430a      	orrs	r2, r1
 8001128:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2b10      	cmp	r3, #16
 8001130:	d003      	beq.n	800113a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001136:	2b11      	cmp	r3, #17
 8001138:	d132      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a1d      	ldr	r2, [pc, #116]	; (80011b4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d125      	bne.n	8001190 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d126      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001160:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2b10      	cmp	r3, #16
 8001168:	d11a      	bne.n	80011a0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800116a:	4b13      	ldr	r3, [pc, #76]	; (80011b8 <HAL_ADC_ConfigChannel+0x1e8>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a13      	ldr	r2, [pc, #76]	; (80011bc <HAL_ADC_ConfigChannel+0x1ec>)
 8001170:	fba2 2303 	umull	r2, r3, r2, r3
 8001174:	0c9a      	lsrs	r2, r3, #18
 8001176:	4613      	mov	r3, r2
 8001178:	009b      	lsls	r3, r3, #2
 800117a:	4413      	add	r3, r2
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001180:	e002      	b.n	8001188 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	3b01      	subs	r3, #1
 8001186:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001188:	68bb      	ldr	r3, [r7, #8]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1f9      	bne.n	8001182 <HAL_ADC_ConfigChannel+0x1b2>
 800118e:	e007      	b.n	80011a0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001194:	f043 0220 	orr.w	r2, r3, #32
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800119c:	2301      	movs	r3, #1
 800119e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80011a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3714      	adds	r7, #20
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	40012400 	.word	0x40012400
 80011b8:	20000000 	.word	0x20000000
 80011bc:	431bde83 	.word	0x431bde83

080011c0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80011c8:	2300      	movs	r3, #0
 80011ca:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	689b      	ldr	r3, [r3, #8]
 80011d2:	f003 0301 	and.w	r3, r3, #1
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d127      	bne.n	800122a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	689a      	ldr	r2, [r3, #8]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f022 0201 	bic.w	r2, r2, #1
 80011e8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011ea:	f7ff fded 	bl	8000dc8 <HAL_GetTick>
 80011ee:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011f0:	e014      	b.n	800121c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011f2:	f7ff fde9 	bl	8000dc8 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d90d      	bls.n	800121c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001204:	f043 0210 	orr.w	r2, r3, #16
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001210:	f043 0201 	orr.w	r2, r3, #1
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8001218:	2301      	movs	r3, #1
 800121a:	e007      	b.n	800122c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	2b01      	cmp	r3, #1
 8001228:	d0e3      	beq.n	80011f2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800122a:	2300      	movs	r3, #0
}
 800122c:	4618      	mov	r0, r3
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f003 0307 	and.w	r3, r3, #7
 8001242:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001244:	4b0c      	ldr	r3, [pc, #48]	; (8001278 <__NVIC_SetPriorityGrouping+0x44>)
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001250:	4013      	ands	r3, r2
 8001252:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800125c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001260:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001264:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001266:	4a04      	ldr	r2, [pc, #16]	; (8001278 <__NVIC_SetPriorityGrouping+0x44>)
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	60d3      	str	r3, [r2, #12]
}
 800126c:	bf00      	nop
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	e000ed00 	.word	0xe000ed00

0800127c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001280:	4b04      	ldr	r3, [pc, #16]	; (8001294 <__NVIC_GetPriorityGrouping+0x18>)
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	0a1b      	lsrs	r3, r3, #8
 8001286:	f003 0307 	and.w	r3, r3, #7
}
 800128a:	4618      	mov	r0, r3
 800128c:	46bd      	mov	sp, r7
 800128e:	bc80      	pop	{r7}
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	e000ed00 	.word	0xe000ed00

08001298 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001298:	b480      	push	{r7}
 800129a:	b083      	sub	sp, #12
 800129c:	af00      	add	r7, sp, #0
 800129e:	4603      	mov	r3, r0
 80012a0:	6039      	str	r1, [r7, #0]
 80012a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	db0a      	blt.n	80012c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	b2da      	uxtb	r2, r3
 80012b0:	490c      	ldr	r1, [pc, #48]	; (80012e4 <__NVIC_SetPriority+0x4c>)
 80012b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b6:	0112      	lsls	r2, r2, #4
 80012b8:	b2d2      	uxtb	r2, r2
 80012ba:	440b      	add	r3, r1
 80012bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012c0:	e00a      	b.n	80012d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	4908      	ldr	r1, [pc, #32]	; (80012e8 <__NVIC_SetPriority+0x50>)
 80012c8:	79fb      	ldrb	r3, [r7, #7]
 80012ca:	f003 030f 	and.w	r3, r3, #15
 80012ce:	3b04      	subs	r3, #4
 80012d0:	0112      	lsls	r2, r2, #4
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	440b      	add	r3, r1
 80012d6:	761a      	strb	r2, [r3, #24]
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	bc80      	pop	{r7}
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	e000e100 	.word	0xe000e100
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b089      	sub	sp, #36	; 0x24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60f8      	str	r0, [r7, #12]
 80012f4:	60b9      	str	r1, [r7, #8]
 80012f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	f003 0307 	and.w	r3, r3, #7
 80012fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	f1c3 0307 	rsb	r3, r3, #7
 8001306:	2b04      	cmp	r3, #4
 8001308:	bf28      	it	cs
 800130a:	2304      	movcs	r3, #4
 800130c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800130e:	69fb      	ldr	r3, [r7, #28]
 8001310:	3304      	adds	r3, #4
 8001312:	2b06      	cmp	r3, #6
 8001314:	d902      	bls.n	800131c <NVIC_EncodePriority+0x30>
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	3b03      	subs	r3, #3
 800131a:	e000      	b.n	800131e <NVIC_EncodePriority+0x32>
 800131c:	2300      	movs	r3, #0
 800131e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001320:	f04f 32ff 	mov.w	r2, #4294967295
 8001324:	69bb      	ldr	r3, [r7, #24]
 8001326:	fa02 f303 	lsl.w	r3, r2, r3
 800132a:	43da      	mvns	r2, r3
 800132c:	68bb      	ldr	r3, [r7, #8]
 800132e:	401a      	ands	r2, r3
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001334:	f04f 31ff 	mov.w	r1, #4294967295
 8001338:	697b      	ldr	r3, [r7, #20]
 800133a:	fa01 f303 	lsl.w	r3, r1, r3
 800133e:	43d9      	mvns	r1, r3
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001344:	4313      	orrs	r3, r2
         );
}
 8001346:	4618      	mov	r0, r3
 8001348:	3724      	adds	r7, #36	; 0x24
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3b01      	subs	r3, #1
 800135c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001360:	d301      	bcc.n	8001366 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001362:	2301      	movs	r3, #1
 8001364:	e00f      	b.n	8001386 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <SysTick_Config+0x40>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	3b01      	subs	r3, #1
 800136c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800136e:	210f      	movs	r1, #15
 8001370:	f04f 30ff 	mov.w	r0, #4294967295
 8001374:	f7ff ff90 	bl	8001298 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <SysTick_Config+0x40>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800137e:	4b04      	ldr	r3, [pc, #16]	; (8001390 <SysTick_Config+0x40>)
 8001380:	2207      	movs	r2, #7
 8001382:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	e000e010 	.word	0xe000e010

08001394 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b082      	sub	sp, #8
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800139c:	6878      	ldr	r0, [r7, #4]
 800139e:	f7ff ff49 	bl	8001234 <__NVIC_SetPriorityGrouping>
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}

080013aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013aa:	b580      	push	{r7, lr}
 80013ac:	b086      	sub	sp, #24
 80013ae:	af00      	add	r7, sp, #0
 80013b0:	4603      	mov	r3, r0
 80013b2:	60b9      	str	r1, [r7, #8]
 80013b4:	607a      	str	r2, [r7, #4]
 80013b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013b8:	2300      	movs	r3, #0
 80013ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013bc:	f7ff ff5e 	bl	800127c <__NVIC_GetPriorityGrouping>
 80013c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f7ff ff90 	bl	80012ec <NVIC_EncodePriority>
 80013cc:	4602      	mov	r2, r0
 80013ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013d2:	4611      	mov	r1, r2
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ff5f 	bl	8001298 <__NVIC_SetPriority>
}
 80013da:	bf00      	nop
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b082      	sub	sp, #8
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ea:	6878      	ldr	r0, [r7, #4]
 80013ec:	f7ff ffb0 	bl	8001350 <SysTick_Config>
 80013f0:	4603      	mov	r3, r0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3708      	adds	r7, #8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
	...

080013fc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b08b      	sub	sp, #44	; 0x2c
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001406:	2300      	movs	r3, #0
 8001408:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800140a:	2300      	movs	r3, #0
 800140c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140e:	e127      	b.n	8001660 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001410:	2201      	movs	r2, #1
 8001412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	69fa      	ldr	r2, [r7, #28]
 8001420:	4013      	ands	r3, r2
 8001422:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001424:	69ba      	ldr	r2, [r7, #24]
 8001426:	69fb      	ldr	r3, [r7, #28]
 8001428:	429a      	cmp	r2, r3
 800142a:	f040 8116 	bne.w	800165a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	2b12      	cmp	r3, #18
 8001434:	d034      	beq.n	80014a0 <HAL_GPIO_Init+0xa4>
 8001436:	2b12      	cmp	r3, #18
 8001438:	d80d      	bhi.n	8001456 <HAL_GPIO_Init+0x5a>
 800143a:	2b02      	cmp	r3, #2
 800143c:	d02b      	beq.n	8001496 <HAL_GPIO_Init+0x9a>
 800143e:	2b02      	cmp	r3, #2
 8001440:	d804      	bhi.n	800144c <HAL_GPIO_Init+0x50>
 8001442:	2b00      	cmp	r3, #0
 8001444:	d031      	beq.n	80014aa <HAL_GPIO_Init+0xae>
 8001446:	2b01      	cmp	r3, #1
 8001448:	d01c      	beq.n	8001484 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800144a:	e048      	b.n	80014de <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800144c:	2b03      	cmp	r3, #3
 800144e:	d043      	beq.n	80014d8 <HAL_GPIO_Init+0xdc>
 8001450:	2b11      	cmp	r3, #17
 8001452:	d01b      	beq.n	800148c <HAL_GPIO_Init+0x90>
          break;
 8001454:	e043      	b.n	80014de <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001456:	4a89      	ldr	r2, [pc, #548]	; (800167c <HAL_GPIO_Init+0x280>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d026      	beq.n	80014aa <HAL_GPIO_Init+0xae>
 800145c:	4a87      	ldr	r2, [pc, #540]	; (800167c <HAL_GPIO_Init+0x280>)
 800145e:	4293      	cmp	r3, r2
 8001460:	d806      	bhi.n	8001470 <HAL_GPIO_Init+0x74>
 8001462:	4a87      	ldr	r2, [pc, #540]	; (8001680 <HAL_GPIO_Init+0x284>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d020      	beq.n	80014aa <HAL_GPIO_Init+0xae>
 8001468:	4a86      	ldr	r2, [pc, #536]	; (8001684 <HAL_GPIO_Init+0x288>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d01d      	beq.n	80014aa <HAL_GPIO_Init+0xae>
          break;
 800146e:	e036      	b.n	80014de <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001470:	4a85      	ldr	r2, [pc, #532]	; (8001688 <HAL_GPIO_Init+0x28c>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d019      	beq.n	80014aa <HAL_GPIO_Init+0xae>
 8001476:	4a85      	ldr	r2, [pc, #532]	; (800168c <HAL_GPIO_Init+0x290>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d016      	beq.n	80014aa <HAL_GPIO_Init+0xae>
 800147c:	4a84      	ldr	r2, [pc, #528]	; (8001690 <HAL_GPIO_Init+0x294>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d013      	beq.n	80014aa <HAL_GPIO_Init+0xae>
          break;
 8001482:	e02c      	b.n	80014de <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	623b      	str	r3, [r7, #32]
          break;
 800148a:	e028      	b.n	80014de <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800148c:	683b      	ldr	r3, [r7, #0]
 800148e:	68db      	ldr	r3, [r3, #12]
 8001490:	3304      	adds	r3, #4
 8001492:	623b      	str	r3, [r7, #32]
          break;
 8001494:	e023      	b.n	80014de <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	68db      	ldr	r3, [r3, #12]
 800149a:	3308      	adds	r3, #8
 800149c:	623b      	str	r3, [r7, #32]
          break;
 800149e:	e01e      	b.n	80014de <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	68db      	ldr	r3, [r3, #12]
 80014a4:	330c      	adds	r3, #12
 80014a6:	623b      	str	r3, [r7, #32]
          break;
 80014a8:	e019      	b.n	80014de <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d102      	bne.n	80014b8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014b2:	2304      	movs	r3, #4
 80014b4:	623b      	str	r3, [r7, #32]
          break;
 80014b6:	e012      	b.n	80014de <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d105      	bne.n	80014cc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014c0:	2308      	movs	r3, #8
 80014c2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	69fa      	ldr	r2, [r7, #28]
 80014c8:	611a      	str	r2, [r3, #16]
          break;
 80014ca:	e008      	b.n	80014de <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014cc:	2308      	movs	r3, #8
 80014ce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	69fa      	ldr	r2, [r7, #28]
 80014d4:	615a      	str	r2, [r3, #20]
          break;
 80014d6:	e002      	b.n	80014de <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014d8:	2300      	movs	r3, #0
 80014da:	623b      	str	r3, [r7, #32]
          break;
 80014dc:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	2bff      	cmp	r3, #255	; 0xff
 80014e2:	d801      	bhi.n	80014e8 <HAL_GPIO_Init+0xec>
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	e001      	b.n	80014ec <HAL_GPIO_Init+0xf0>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	3304      	adds	r3, #4
 80014ec:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014ee:	69bb      	ldr	r3, [r7, #24]
 80014f0:	2bff      	cmp	r3, #255	; 0xff
 80014f2:	d802      	bhi.n	80014fa <HAL_GPIO_Init+0xfe>
 80014f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	e002      	b.n	8001500 <HAL_GPIO_Init+0x104>
 80014fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fc:	3b08      	subs	r3, #8
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001502:	697b      	ldr	r3, [r7, #20]
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	210f      	movs	r1, #15
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	43db      	mvns	r3, r3
 8001510:	401a      	ands	r2, r3
 8001512:	6a39      	ldr	r1, [r7, #32]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	fa01 f303 	lsl.w	r3, r1, r3
 800151a:	431a      	orrs	r2, r3
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001528:	2b00      	cmp	r3, #0
 800152a:	f000 8096 	beq.w	800165a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800152e:	4b59      	ldr	r3, [pc, #356]	; (8001694 <HAL_GPIO_Init+0x298>)
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	4a58      	ldr	r2, [pc, #352]	; (8001694 <HAL_GPIO_Init+0x298>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6193      	str	r3, [r2, #24]
 800153a:	4b56      	ldr	r3, [pc, #344]	; (8001694 <HAL_GPIO_Init+0x298>)
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001546:	4a54      	ldr	r2, [pc, #336]	; (8001698 <HAL_GPIO_Init+0x29c>)
 8001548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800154a:	089b      	lsrs	r3, r3, #2
 800154c:	3302      	adds	r3, #2
 800154e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001552:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001556:	f003 0303 	and.w	r3, r3, #3
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	220f      	movs	r2, #15
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43db      	mvns	r3, r3
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	4013      	ands	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4a4b      	ldr	r2, [pc, #300]	; (800169c <HAL_GPIO_Init+0x2a0>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d013      	beq.n	800159a <HAL_GPIO_Init+0x19e>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4a4a      	ldr	r2, [pc, #296]	; (80016a0 <HAL_GPIO_Init+0x2a4>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d00d      	beq.n	8001596 <HAL_GPIO_Init+0x19a>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a49      	ldr	r2, [pc, #292]	; (80016a4 <HAL_GPIO_Init+0x2a8>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d007      	beq.n	8001592 <HAL_GPIO_Init+0x196>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4a48      	ldr	r2, [pc, #288]	; (80016a8 <HAL_GPIO_Init+0x2ac>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d101      	bne.n	800158e <HAL_GPIO_Init+0x192>
 800158a:	2303      	movs	r3, #3
 800158c:	e006      	b.n	800159c <HAL_GPIO_Init+0x1a0>
 800158e:	2304      	movs	r3, #4
 8001590:	e004      	b.n	800159c <HAL_GPIO_Init+0x1a0>
 8001592:	2302      	movs	r3, #2
 8001594:	e002      	b.n	800159c <HAL_GPIO_Init+0x1a0>
 8001596:	2301      	movs	r3, #1
 8001598:	e000      	b.n	800159c <HAL_GPIO_Init+0x1a0>
 800159a:	2300      	movs	r3, #0
 800159c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800159e:	f002 0203 	and.w	r2, r2, #3
 80015a2:	0092      	lsls	r2, r2, #2
 80015a4:	4093      	lsls	r3, r2
 80015a6:	68fa      	ldr	r2, [r7, #12]
 80015a8:	4313      	orrs	r3, r2
 80015aa:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015ac:	493a      	ldr	r1, [pc, #232]	; (8001698 <HAL_GPIO_Init+0x29c>)
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	089b      	lsrs	r3, r3, #2
 80015b2:	3302      	adds	r3, #2
 80015b4:	68fa      	ldr	r2, [r7, #12]
 80015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015ba:	683b      	ldr	r3, [r7, #0]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d006      	beq.n	80015d4 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80015c6:	4b39      	ldr	r3, [pc, #228]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	4938      	ldr	r1, [pc, #224]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	4313      	orrs	r3, r2
 80015d0:	600b      	str	r3, [r1, #0]
 80015d2:	e006      	b.n	80015e2 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015d4:	4b35      	ldr	r3, [pc, #212]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	43db      	mvns	r3, r3
 80015dc:	4933      	ldr	r1, [pc, #204]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015de:	4013      	ands	r3, r2
 80015e0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d006      	beq.n	80015fc <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80015ee:	4b2f      	ldr	r3, [pc, #188]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015f0:	685a      	ldr	r2, [r3, #4]
 80015f2:	492e      	ldr	r1, [pc, #184]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	604b      	str	r3, [r1, #4]
 80015fa:	e006      	b.n	800160a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80015fc:	4b2b      	ldr	r3, [pc, #172]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 80015fe:	685a      	ldr	r2, [r3, #4]
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	43db      	mvns	r3, r3
 8001604:	4929      	ldr	r1, [pc, #164]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 8001606:	4013      	ands	r3, r2
 8001608:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d006      	beq.n	8001624 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001616:	4b25      	ldr	r3, [pc, #148]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 8001618:	689a      	ldr	r2, [r3, #8]
 800161a:	4924      	ldr	r1, [pc, #144]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 800161c:	69bb      	ldr	r3, [r7, #24]
 800161e:	4313      	orrs	r3, r2
 8001620:	608b      	str	r3, [r1, #8]
 8001622:	e006      	b.n	8001632 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001624:	4b21      	ldr	r3, [pc, #132]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 8001626:	689a      	ldr	r2, [r3, #8]
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	43db      	mvns	r3, r3
 800162c:	491f      	ldr	r1, [pc, #124]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 800162e:	4013      	ands	r3, r2
 8001630:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d006      	beq.n	800164c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800163e:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 8001640:	68da      	ldr	r2, [r3, #12]
 8001642:	491a      	ldr	r1, [pc, #104]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 8001644:	69bb      	ldr	r3, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	60cb      	str	r3, [r1, #12]
 800164a:	e006      	b.n	800165a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800164c:	4b17      	ldr	r3, [pc, #92]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	43db      	mvns	r3, r3
 8001654:	4915      	ldr	r1, [pc, #84]	; (80016ac <HAL_GPIO_Init+0x2b0>)
 8001656:	4013      	ands	r3, r2
 8001658:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	3301      	adds	r3, #1
 800165e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	681a      	ldr	r2, [r3, #0]
 8001664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001666:	fa22 f303 	lsr.w	r3, r2, r3
 800166a:	2b00      	cmp	r3, #0
 800166c:	f47f aed0 	bne.w	8001410 <HAL_GPIO_Init+0x14>
  }
}
 8001670:	bf00      	nop
 8001672:	372c      	adds	r7, #44	; 0x2c
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	10210000 	.word	0x10210000
 8001680:	10110000 	.word	0x10110000
 8001684:	10120000 	.word	0x10120000
 8001688:	10310000 	.word	0x10310000
 800168c:	10320000 	.word	0x10320000
 8001690:	10220000 	.word	0x10220000
 8001694:	40021000 	.word	0x40021000
 8001698:	40010000 	.word	0x40010000
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00
 80016a4:	40011000 	.word	0x40011000
 80016a8:	40011400 	.word	0x40011400
 80016ac:	40010400 	.word	0x40010400

080016b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
 80016bc:	4613      	mov	r3, r2
 80016be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016c0:	787b      	ldrb	r3, [r7, #1]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d003      	beq.n	80016ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016c6:	887a      	ldrh	r2, [r7, #2]
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016cc:	e003      	b.n	80016d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80016ce:	887b      	ldrh	r3, [r7, #2]
 80016d0:	041a      	lsls	r2, r3, #16
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	611a      	str	r2, [r3, #16]
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	460b      	mov	r3, r1
 80016ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	68da      	ldr	r2, [r3, #12]
 80016f0:	887b      	ldrh	r3, [r7, #2]
 80016f2:	4013      	ands	r3, r2
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80016f8:	887a      	ldrh	r2, [r7, #2]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80016fe:	e002      	b.n	8001706 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001700:	887a      	ldrh	r2, [r7, #2]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	611a      	str	r2, [r3, #16]
}
 8001706:	bf00      	nop
 8001708:	370c      	adds	r7, #12
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b086      	sub	sp, #24
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d101      	bne.n	8001722 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e26c      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b00      	cmp	r3, #0
 800172c:	f000 8087 	beq.w	800183e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001730:	4b92      	ldr	r3, [pc, #584]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f003 030c 	and.w	r3, r3, #12
 8001738:	2b04      	cmp	r3, #4
 800173a:	d00c      	beq.n	8001756 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800173c:	4b8f      	ldr	r3, [pc, #572]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 030c 	and.w	r3, r3, #12
 8001744:	2b08      	cmp	r3, #8
 8001746:	d112      	bne.n	800176e <HAL_RCC_OscConfig+0x5e>
 8001748:	4b8c      	ldr	r3, [pc, #560]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001754:	d10b      	bne.n	800176e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001756:	4b89      	ldr	r3, [pc, #548]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d06c      	beq.n	800183c <HAL_RCC_OscConfig+0x12c>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d168      	bne.n	800183c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e246      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001776:	d106      	bne.n	8001786 <HAL_RCC_OscConfig+0x76>
 8001778:	4b80      	ldr	r3, [pc, #512]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a7f      	ldr	r2, [pc, #508]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 800177e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001782:	6013      	str	r3, [r2, #0]
 8001784:	e02e      	b.n	80017e4 <HAL_RCC_OscConfig+0xd4>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d10c      	bne.n	80017a8 <HAL_RCC_OscConfig+0x98>
 800178e:	4b7b      	ldr	r3, [pc, #492]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	4a7a      	ldr	r2, [pc, #488]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001794:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001798:	6013      	str	r3, [r2, #0]
 800179a:	4b78      	ldr	r3, [pc, #480]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4a77      	ldr	r2, [pc, #476]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017a0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017a4:	6013      	str	r3, [r2, #0]
 80017a6:	e01d      	b.n	80017e4 <HAL_RCC_OscConfig+0xd4>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017b0:	d10c      	bne.n	80017cc <HAL_RCC_OscConfig+0xbc>
 80017b2:	4b72      	ldr	r3, [pc, #456]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a71      	ldr	r2, [pc, #452]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	4b6f      	ldr	r3, [pc, #444]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a6e      	ldr	r2, [pc, #440]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017c8:	6013      	str	r3, [r2, #0]
 80017ca:	e00b      	b.n	80017e4 <HAL_RCC_OscConfig+0xd4>
 80017cc:	4b6b      	ldr	r3, [pc, #428]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a6a      	ldr	r2, [pc, #424]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017d6:	6013      	str	r3, [r2, #0]
 80017d8:	4b68      	ldr	r3, [pc, #416]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a67      	ldr	r2, [pc, #412]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80017de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017e2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d013      	beq.n	8001814 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ec:	f7ff faec 	bl	8000dc8 <HAL_GetTick>
 80017f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f4:	f7ff fae8 	bl	8000dc8 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b64      	cmp	r3, #100	; 0x64
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e1fa      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001806:	4b5d      	ldr	r3, [pc, #372]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d0f0      	beq.n	80017f4 <HAL_RCC_OscConfig+0xe4>
 8001812:	e014      	b.n	800183e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001814:	f7ff fad8 	bl	8000dc8 <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800181c:	f7ff fad4 	bl	8000dc8 <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b64      	cmp	r3, #100	; 0x64
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e1e6      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800182e:	4b53      	ldr	r3, [pc, #332]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x10c>
 800183a:	e000      	b.n	800183e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800183c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b00      	cmp	r3, #0
 8001848:	d063      	beq.n	8001912 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800184a:	4b4c      	ldr	r3, [pc, #304]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f003 030c 	and.w	r3, r3, #12
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00b      	beq.n	800186e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001856:	4b49      	ldr	r3, [pc, #292]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 030c 	and.w	r3, r3, #12
 800185e:	2b08      	cmp	r3, #8
 8001860:	d11c      	bne.n	800189c <HAL_RCC_OscConfig+0x18c>
 8001862:	4b46      	ldr	r3, [pc, #280]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d116      	bne.n	800189c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186e:	4b43      	ldr	r3, [pc, #268]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d005      	beq.n	8001886 <HAL_RCC_OscConfig+0x176>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	691b      	ldr	r3, [r3, #16]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d001      	beq.n	8001886 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e1ba      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001886:	4b3d      	ldr	r3, [pc, #244]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	695b      	ldr	r3, [r3, #20]
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	4939      	ldr	r1, [pc, #228]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001896:	4313      	orrs	r3, r2
 8001898:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189a:	e03a      	b.n	8001912 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	691b      	ldr	r3, [r3, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d020      	beq.n	80018e6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018a4:	4b36      	ldr	r3, [pc, #216]	; (8001980 <HAL_RCC_OscConfig+0x270>)
 80018a6:	2201      	movs	r2, #1
 80018a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018aa:	f7ff fa8d 	bl	8000dc8 <HAL_GetTick>
 80018ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b0:	e008      	b.n	80018c4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018b2:	f7ff fa89 	bl	8000dc8 <HAL_GetTick>
 80018b6:	4602      	mov	r2, r0
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d901      	bls.n	80018c4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018c0:	2303      	movs	r3, #3
 80018c2:	e19b      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c4:	4b2d      	ldr	r3, [pc, #180]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0f0      	beq.n	80018b2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d0:	4b2a      	ldr	r3, [pc, #168]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	695b      	ldr	r3, [r3, #20]
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	4927      	ldr	r1, [pc, #156]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	600b      	str	r3, [r1, #0]
 80018e4:	e015      	b.n	8001912 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018e6:	4b26      	ldr	r3, [pc, #152]	; (8001980 <HAL_RCC_OscConfig+0x270>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ec:	f7ff fa6c 	bl	8000dc8 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f2:	e008      	b.n	8001906 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f4:	f7ff fa68 	bl	8000dc8 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e17a      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001906:	4b1d      	ldr	r3, [pc, #116]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d1f0      	bne.n	80018f4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0308 	and.w	r3, r3, #8
 800191a:	2b00      	cmp	r3, #0
 800191c:	d03a      	beq.n	8001994 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	699b      	ldr	r3, [r3, #24]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d019      	beq.n	800195a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001926:	4b17      	ldr	r3, [pc, #92]	; (8001984 <HAL_RCC_OscConfig+0x274>)
 8001928:	2201      	movs	r2, #1
 800192a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800192c:	f7ff fa4c 	bl	8000dc8 <HAL_GetTick>
 8001930:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001932:	e008      	b.n	8001946 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001934:	f7ff fa48 	bl	8000dc8 <HAL_GetTick>
 8001938:	4602      	mov	r2, r0
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	1ad3      	subs	r3, r2, r3
 800193e:	2b02      	cmp	r3, #2
 8001940:	d901      	bls.n	8001946 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001942:	2303      	movs	r3, #3
 8001944:	e15a      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001946:	4b0d      	ldr	r3, [pc, #52]	; (800197c <HAL_RCC_OscConfig+0x26c>)
 8001948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	2b00      	cmp	r3, #0
 8001950:	d0f0      	beq.n	8001934 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001952:	2001      	movs	r0, #1
 8001954:	f000 faaa 	bl	8001eac <RCC_Delay>
 8001958:	e01c      	b.n	8001994 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800195a:	4b0a      	ldr	r3, [pc, #40]	; (8001984 <HAL_RCC_OscConfig+0x274>)
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001960:	f7ff fa32 	bl	8000dc8 <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001966:	e00f      	b.n	8001988 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001968:	f7ff fa2e 	bl	8000dc8 <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d908      	bls.n	8001988 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e140      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	42420000 	.word	0x42420000
 8001984:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001988:	4b9e      	ldr	r3, [pc, #632]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 800198a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198c:	f003 0302 	and.w	r3, r3, #2
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1e9      	bne.n	8001968 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	2b00      	cmp	r3, #0
 800199e:	f000 80a6 	beq.w	8001aee <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a2:	2300      	movs	r3, #0
 80019a4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019a6:	4b97      	ldr	r3, [pc, #604]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 80019a8:	69db      	ldr	r3, [r3, #28]
 80019aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d10d      	bne.n	80019ce <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b2:	4b94      	ldr	r3, [pc, #592]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 80019b4:	69db      	ldr	r3, [r3, #28]
 80019b6:	4a93      	ldr	r2, [pc, #588]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 80019b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019bc:	61d3      	str	r3, [r2, #28]
 80019be:	4b91      	ldr	r3, [pc, #580]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 80019c0:	69db      	ldr	r3, [r3, #28]
 80019c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ca:	2301      	movs	r3, #1
 80019cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ce:	4b8e      	ldr	r3, [pc, #568]	; (8001c08 <HAL_RCC_OscConfig+0x4f8>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d118      	bne.n	8001a0c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019da:	4b8b      	ldr	r3, [pc, #556]	; (8001c08 <HAL_RCC_OscConfig+0x4f8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a8a      	ldr	r2, [pc, #552]	; (8001c08 <HAL_RCC_OscConfig+0x4f8>)
 80019e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019e6:	f7ff f9ef 	bl	8000dc8 <HAL_GetTick>
 80019ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ec:	e008      	b.n	8001a00 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019ee:	f7ff f9eb 	bl	8000dc8 <HAL_GetTick>
 80019f2:	4602      	mov	r2, r0
 80019f4:	693b      	ldr	r3, [r7, #16]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	2b64      	cmp	r3, #100	; 0x64
 80019fa:	d901      	bls.n	8001a00 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80019fc:	2303      	movs	r3, #3
 80019fe:	e0fd      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	4b81      	ldr	r3, [pc, #516]	; (8001c08 <HAL_RCC_OscConfig+0x4f8>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d0f0      	beq.n	80019ee <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	68db      	ldr	r3, [r3, #12]
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d106      	bne.n	8001a22 <HAL_RCC_OscConfig+0x312>
 8001a14:	4b7b      	ldr	r3, [pc, #492]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a16:	6a1b      	ldr	r3, [r3, #32]
 8001a18:	4a7a      	ldr	r2, [pc, #488]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a1a:	f043 0301 	orr.w	r3, r3, #1
 8001a1e:	6213      	str	r3, [r2, #32]
 8001a20:	e02d      	b.n	8001a7e <HAL_RCC_OscConfig+0x36e>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d10c      	bne.n	8001a44 <HAL_RCC_OscConfig+0x334>
 8001a2a:	4b76      	ldr	r3, [pc, #472]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a2c:	6a1b      	ldr	r3, [r3, #32]
 8001a2e:	4a75      	ldr	r2, [pc, #468]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a30:	f023 0301 	bic.w	r3, r3, #1
 8001a34:	6213      	str	r3, [r2, #32]
 8001a36:	4b73      	ldr	r3, [pc, #460]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	4a72      	ldr	r2, [pc, #456]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a3c:	f023 0304 	bic.w	r3, r3, #4
 8001a40:	6213      	str	r3, [r2, #32]
 8001a42:	e01c      	b.n	8001a7e <HAL_RCC_OscConfig+0x36e>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b05      	cmp	r3, #5
 8001a4a:	d10c      	bne.n	8001a66 <HAL_RCC_OscConfig+0x356>
 8001a4c:	4b6d      	ldr	r3, [pc, #436]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a4e:	6a1b      	ldr	r3, [r3, #32]
 8001a50:	4a6c      	ldr	r2, [pc, #432]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a52:	f043 0304 	orr.w	r3, r3, #4
 8001a56:	6213      	str	r3, [r2, #32]
 8001a58:	4b6a      	ldr	r3, [pc, #424]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	4a69      	ldr	r2, [pc, #420]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	6213      	str	r3, [r2, #32]
 8001a64:	e00b      	b.n	8001a7e <HAL_RCC_OscConfig+0x36e>
 8001a66:	4b67      	ldr	r3, [pc, #412]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a68:	6a1b      	ldr	r3, [r3, #32]
 8001a6a:	4a66      	ldr	r2, [pc, #408]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a6c:	f023 0301 	bic.w	r3, r3, #1
 8001a70:	6213      	str	r3, [r2, #32]
 8001a72:	4b64      	ldr	r3, [pc, #400]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a74:	6a1b      	ldr	r3, [r3, #32]
 8001a76:	4a63      	ldr	r2, [pc, #396]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001a78:	f023 0304 	bic.w	r3, r3, #4
 8001a7c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68db      	ldr	r3, [r3, #12]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d015      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a86:	f7ff f99f 	bl	8000dc8 <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a8c:	e00a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a8e:	f7ff f99b 	bl	8000dc8 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e0ab      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa4:	4b57      	ldr	r3, [pc, #348]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0ee      	beq.n	8001a8e <HAL_RCC_OscConfig+0x37e>
 8001ab0:	e014      	b.n	8001adc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab2:	f7ff f989 	bl	8000dc8 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ab8:	e00a      	b.n	8001ad0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aba:	f7ff f985 	bl	8000dc8 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d901      	bls.n	8001ad0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e095      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad0:	4b4c      	ldr	r3, [pc, #304]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001ad2:	6a1b      	ldr	r3, [r3, #32]
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1ee      	bne.n	8001aba <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001adc:	7dfb      	ldrb	r3, [r7, #23]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d105      	bne.n	8001aee <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ae2:	4b48      	ldr	r3, [pc, #288]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	4a47      	ldr	r2, [pc, #284]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001ae8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aec:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	f000 8081 	beq.w	8001bfa <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af8:	4b42      	ldr	r3, [pc, #264]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f003 030c 	and.w	r3, r3, #12
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d061      	beq.n	8001bc8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	69db      	ldr	r3, [r3, #28]
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	d146      	bne.n	8001b9a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0c:	4b3f      	ldr	r3, [pc, #252]	; (8001c0c <HAL_RCC_OscConfig+0x4fc>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b12:	f7ff f959 	bl	8000dc8 <HAL_GetTick>
 8001b16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1a:	f7ff f955 	bl	8000dc8 <HAL_GetTick>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	693b      	ldr	r3, [r7, #16]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e067      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b2c:	4b35      	ldr	r3, [pc, #212]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d1f0      	bne.n	8001b1a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6a1b      	ldr	r3, [r3, #32]
 8001b3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b40:	d108      	bne.n	8001b54 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b42:	4b30      	ldr	r3, [pc, #192]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b46:	f023 020f 	bic.w	r2, r3, #15
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	492d      	ldr	r1, [pc, #180]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b54:	4b2b      	ldr	r3, [pc, #172]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6a19      	ldr	r1, [r3, #32]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b64:	430b      	orrs	r3, r1
 8001b66:	4927      	ldr	r1, [pc, #156]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b6c:	4b27      	ldr	r3, [pc, #156]	; (8001c0c <HAL_RCC_OscConfig+0x4fc>)
 8001b6e:	2201      	movs	r2, #1
 8001b70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b72:	f7ff f929 	bl	8000dc8 <HAL_GetTick>
 8001b76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b78:	e008      	b.n	8001b8c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b7a:	f7ff f925 	bl	8000dc8 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	1ad3      	subs	r3, r2, r3
 8001b84:	2b02      	cmp	r3, #2
 8001b86:	d901      	bls.n	8001b8c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	e037      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b8c:	4b1d      	ldr	r3, [pc, #116]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d0f0      	beq.n	8001b7a <HAL_RCC_OscConfig+0x46a>
 8001b98:	e02f      	b.n	8001bfa <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9a:	4b1c      	ldr	r3, [pc, #112]	; (8001c0c <HAL_RCC_OscConfig+0x4fc>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba0:	f7ff f912 	bl	8000dc8 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba8:	f7ff f90e 	bl	8000dc8 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e020      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bba:	4b12      	ldr	r3, [pc, #72]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d1f0      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x498>
 8001bc6:	e018      	b.n	8001bfa <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	69db      	ldr	r3, [r3, #28]
 8001bcc:	2b01      	cmp	r3, #1
 8001bce:	d101      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e013      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001bd4:	4b0b      	ldr	r3, [pc, #44]	; (8001c04 <HAL_RCC_OscConfig+0x4f4>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6a1b      	ldr	r3, [r3, #32]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d001      	beq.n	8001bfa <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e000      	b.n	8001bfc <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3718      	adds	r7, #24
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40021000 	.word	0x40021000
 8001c08:	40007000 	.word	0x40007000
 8001c0c:	42420060 	.word	0x42420060

08001c10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d101      	bne.n	8001c24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c20:	2301      	movs	r3, #1
 8001c22:	e0a0      	b.n	8001d66 <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0302 	and.w	r3, r3, #2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d020      	beq.n	8001c72 <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f003 0304 	and.w	r3, r3, #4
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d005      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c3c:	4b4c      	ldr	r3, [pc, #304]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	4a4b      	ldr	r2, [pc, #300]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c42:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c46:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d005      	beq.n	8001c60 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c54:	4b46      	ldr	r3, [pc, #280]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	4a45      	ldr	r2, [pc, #276]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c5a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c5e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c60:	4b43      	ldr	r3, [pc, #268]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	4940      	ldr	r1, [pc, #256]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0301 	and.w	r3, r3, #1
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d040      	beq.n	8001d00 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d107      	bne.n	8001c96 <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c86:	4b3a      	ldr	r3, [pc, #232]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d115      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e067      	b.n	8001d66 <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	d107      	bne.n	8001cae <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c9e:	4b34      	ldr	r3, [pc, #208]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d109      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e05b      	b.n	8001d66 <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cae:	4b30      	ldr	r3, [pc, #192]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d101      	bne.n	8001cbe <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e053      	b.n	8001d66 <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cbe:	4b2c      	ldr	r3, [pc, #176]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f023 0203 	bic.w	r2, r3, #3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	4929      	ldr	r1, [pc, #164]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001cd0:	f7ff f87a 	bl	8000dc8 <HAL_GetTick>
 8001cd4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cd6:	e00a      	b.n	8001cee <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cd8:	f7ff f876 	bl	8000dc8 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e03b      	b.n	8001d66 <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cee:	4b20      	ldr	r3, [pc, #128]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	f003 020c 	and.w	r2, r3, #12
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	d1eb      	bne.n	8001cd8 <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d008      	beq.n	8001d1e <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d0c:	4b18      	ldr	r3, [pc, #96]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	68db      	ldr	r3, [r3, #12]
 8001d18:	4915      	ldr	r1, [pc, #84]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0308 	and.w	r3, r3, #8
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d009      	beq.n	8001d3e <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d2a:	4b11      	ldr	r3, [pc, #68]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	00db      	lsls	r3, r3, #3
 8001d38:	490d      	ldr	r1, [pc, #52]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d3e:	f000 f81f 	bl	8001d80 <HAL_RCC_GetSysClockFreq>
 8001d42:	4601      	mov	r1, r0
 8001d44:	4b0a      	ldr	r3, [pc, #40]	; (8001d70 <HAL_RCC_ClockConfig+0x160>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	091b      	lsrs	r3, r3, #4
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	4a09      	ldr	r2, [pc, #36]	; (8001d74 <HAL_RCC_ClockConfig+0x164>)
 8001d50:	5cd3      	ldrb	r3, [r2, r3]
 8001d52:	fa21 f303 	lsr.w	r3, r1, r3
 8001d56:	4a08      	ldr	r2, [pc, #32]	; (8001d78 <HAL_RCC_ClockConfig+0x168>)
 8001d58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d5a:	4b08      	ldr	r3, [pc, #32]	; (8001d7c <HAL_RCC_ClockConfig+0x16c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fff0 	bl	8000d44 <HAL_InitTick>

  return HAL_OK;
 8001d64:	2300      	movs	r3, #0
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000
 8001d74:	080037dc 	.word	0x080037dc
 8001d78:	20000000 	.word	0x20000000
 8001d7c:	20000004 	.word	0x20000004

08001d80 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d80:	b490      	push	{r4, r7}
 8001d82:	b08e      	sub	sp, #56	; 0x38
 8001d84:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d86:	4b2b      	ldr	r3, [pc, #172]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001d88:	f107 0414 	add.w	r4, r7, #20
 8001d8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d8e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8001d92:	4b29      	ldr	r3, [pc, #164]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001d94:	1d3c      	adds	r4, r7, #4
 8001d96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001da0:	2300      	movs	r3, #0
 8001da2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001da4:	2300      	movs	r3, #0
 8001da6:	637b      	str	r3, [r7, #52]	; 0x34
 8001da8:	2300      	movs	r3, #0
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001db0:	4b22      	ldr	r3, [pc, #136]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d002      	beq.n	8001dc6 <HAL_RCC_GetSysClockFreq+0x46>
 8001dc0:	2b08      	cmp	r3, #8
 8001dc2:	d003      	beq.n	8001dcc <HAL_RCC_GetSysClockFreq+0x4c>
 8001dc4:	e02c      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001dc6:	4b1e      	ldr	r3, [pc, #120]	; (8001e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001dc8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001dca:	e02c      	b.n	8001e26 <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dce:	0c9b      	lsrs	r3, r3, #18
 8001dd0:	f003 030f 	and.w	r3, r3, #15
 8001dd4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001dd8:	4413      	add	r3, r2
 8001dda:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001de2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d012      	beq.n	8001e10 <HAL_RCC_GetSysClockFreq+0x90>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001dea:	4b14      	ldr	r3, [pc, #80]	; (8001e3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dee:	f003 030f 	and.w	r3, r3, #15
 8001df2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001df6:	4413      	add	r3, r2
 8001df8:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8001dfc:	62bb      	str	r3, [r7, #40]	; 0x28
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e00:	4a0f      	ldr	r2, [pc, #60]	; (8001e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e02:	fb02 f203 	mul.w	r2, r2, r3
 8001e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e0c:	637b      	str	r3, [r7, #52]	; 0x34
 8001e0e:	e004      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0x9a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e12:	4a0c      	ldr	r2, [pc, #48]	; (8001e44 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e14:	fb02 f303 	mul.w	r3, r2, r3
 8001e18:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8001e1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e1c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e1e:	e002      	b.n	8001e26 <HAL_RCC_GetSysClockFreq+0xa6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e20:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e22:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3738      	adds	r7, #56	; 0x38
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bc90      	pop	{r4, r7}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	080037bc 	.word	0x080037bc
 8001e38:	080037cc 	.word	0x080037cc
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	007a1200 	.word	0x007a1200
 8001e44:	003d0900 	.word	0x003d0900

08001e48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e4c:	4b02      	ldr	r3, [pc, #8]	; (8001e58 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr
 8001e58:	20000000 	.word	0x20000000

08001e5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e60:	f7ff fff2 	bl	8001e48 <HAL_RCC_GetHCLKFreq>
 8001e64:	4601      	mov	r1, r0
 8001e66:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	0a1b      	lsrs	r3, r3, #8
 8001e6c:	f003 0307 	and.w	r3, r3, #7
 8001e70:	4a03      	ldr	r2, [pc, #12]	; (8001e80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e72:	5cd3      	ldrb	r3, [r2, r3]
 8001e74:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40021000 	.word	0x40021000
 8001e80:	080037ec 	.word	0x080037ec

08001e84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e88:	f7ff ffde 	bl	8001e48 <HAL_RCC_GetHCLKFreq>
 8001e8c:	4601      	mov	r1, r0
 8001e8e:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	0adb      	lsrs	r3, r3, #11
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	4a03      	ldr	r2, [pc, #12]	; (8001ea8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e9a:	5cd3      	ldrb	r3, [r2, r3]
 8001e9c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	080037ec 	.word	0x080037ec

08001eac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b085      	sub	sp, #20
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001eb4:	4b0a      	ldr	r3, [pc, #40]	; (8001ee0 <RCC_Delay+0x34>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <RCC_Delay+0x38>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	0a5b      	lsrs	r3, r3, #9
 8001ec0:	687a      	ldr	r2, [r7, #4]
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ec8:	bf00      	nop
  }
  while (Delay --);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1e5a      	subs	r2, r3, #1
 8001ece:	60fa      	str	r2, [r7, #12]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d1f9      	bne.n	8001ec8 <RCC_Delay+0x1c>
}
 8001ed4:	bf00      	nop
 8001ed6:	3714      	adds	r7, #20
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bc80      	pop	{r7}
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	10624dd3 	.word	0x10624dd3

08001ee8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d07d      	beq.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8001f04:	2300      	movs	r3, #0
 8001f06:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f08:	4b47      	ldr	r3, [pc, #284]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001f0a:	69db      	ldr	r3, [r3, #28]
 8001f0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d10d      	bne.n	8001f30 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f14:	4b44      	ldr	r3, [pc, #272]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001f16:	69db      	ldr	r3, [r3, #28]
 8001f18:	4a43      	ldr	r2, [pc, #268]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001f1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f1e:	61d3      	str	r3, [r2, #28]
 8001f20:	4b41      	ldr	r3, [pc, #260]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001f22:	69db      	ldr	r3, [r3, #28]
 8001f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f30:	4b3e      	ldr	r3, [pc, #248]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d118      	bne.n	8001f6e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f3c:	4b3b      	ldr	r3, [pc, #236]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a3a      	ldr	r2, [pc, #232]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8001f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f46:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f48:	f7fe ff3e 	bl	8000dc8 <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f4e:	e008      	b.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f50:	f7fe ff3a 	bl	8000dc8 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	; 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e05e      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x138>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f62:	4b32      	ldr	r3, [pc, #200]	; (800202c <HAL_RCCEx_PeriphCLKConfig+0x144>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d0f0      	beq.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f6e:	4b2e      	ldr	r3, [pc, #184]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001f70:	6a1b      	ldr	r3, [r3, #32]
 8001f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f76:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d02e      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f86:	68fa      	ldr	r2, [r7, #12]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d027      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f8c:	4b26      	ldr	r3, [pc, #152]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001f8e:	6a1b      	ldr	r3, [r3, #32]
 8001f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f94:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f96:	4b26      	ldr	r3, [pc, #152]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8001f98:	2201      	movs	r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f9c:	4b24      	ldr	r3, [pc, #144]	; (8002030 <HAL_RCCEx_PeriphCLKConfig+0x148>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001fa2:	4a21      	ldr	r2, [pc, #132]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d014      	beq.n	8001fdc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb2:	f7fe ff09 	bl	8000dc8 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fb8:	e00a      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fba:	f7fe ff05 	bl	8000dc8 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e027      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x138>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fd0:	4b15      	ldr	r3, [pc, #84]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001fd2:	6a1b      	ldr	r3, [r3, #32]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0ee      	beq.n	8001fba <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001fdc:	4b12      	ldr	r3, [pc, #72]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	490f      	ldr	r1, [pc, #60]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001fea:	4313      	orrs	r3, r2
 8001fec:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d105      	bne.n	8002000 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001ff6:	69db      	ldr	r3, [r3, #28]
 8001ff8:	4a0b      	ldr	r2, [pc, #44]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8001ffa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ffe:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d008      	beq.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	4903      	ldr	r1, [pc, #12]	; (8002028 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800201a:	4313      	orrs	r3, r2
 800201c:	604b      	str	r3, [r1, #4]
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800201e:	2300      	movs	r3, #0
}
 8002020:	4618      	mov	r0, r3
 8002022:	3718      	adds	r7, #24
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021000 	.word	0x40021000
 800202c:	40007000 	.word	0x40007000
 8002030:	42420440 	.word	0x42420440

08002034 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e04b      	b.n	80020de <HAL_SPI_Init+0xaa>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d106      	bne.n	8002066 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f7fe fcad 	bl	80009c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2202      	movs	r2, #2
 800206a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800207c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685a      	ldr	r2, [r3, #4]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	431a      	orrs	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	431a      	orrs	r2, r3
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	431a      	orrs	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020a2:	431a      	orrs	r2, r3
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	431a      	orrs	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	ea42 0103 	orr.w	r1, r2, r3
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	0c1a      	lsrs	r2, r3, #16
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f002 0204 	and.w	r2, r2, #4
 80020cc:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b082      	sub	sp, #8
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d101      	bne.n	80020f8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e01d      	b.n	8002134 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020fe:	b2db      	uxtb	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	d106      	bne.n	8002112 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7fe fca1 	bl	8000a54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2202      	movs	r2, #2
 8002116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3304      	adds	r3, #4
 8002122:	4619      	mov	r1, r3
 8002124:	4610      	mov	r0, r2
 8002126:	f000 f9bb 	bl	80024a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e01d      	b.n	800218a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d106      	bne.n	8002168 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2200      	movs	r2, #0
 800215e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f815 	bl	8002192 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2202      	movs	r2, #2
 800216c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3304      	adds	r3, #4
 8002178:	4619      	mov	r1, r3
 800217a:	4610      	mov	r0, r2
 800217c:	f000 f990 	bl	80024a0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2201      	movs	r2, #1
 8002184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002188:	2300      	movs	r3, #0
}
 800218a:	4618      	mov	r0, r3
 800218c:	3708      	adds	r7, #8
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}

08002192 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002192:	b480      	push	{r7}
 8002194:	b083      	sub	sp, #12
 8002196:	af00      	add	r7, sp, #0
 8002198:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800219a:	bf00      	nop
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b084      	sub	sp, #16
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	60f8      	str	r0, [r7, #12]
 80021ac:	60b9      	str	r1, [r7, #8]
 80021ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021b6:	2b01      	cmp	r3, #1
 80021b8:	d101      	bne.n	80021be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80021ba:	2302      	movs	r3, #2
 80021bc:	e0b4      	b.n	8002328 <HAL_TIM_PWM_ConfigChannel+0x184>
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2201      	movs	r2, #1
 80021c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	2202      	movs	r2, #2
 80021ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b0c      	cmp	r3, #12
 80021d2:	f200 809f 	bhi.w	8002314 <HAL_TIM_PWM_ConfigChannel+0x170>
 80021d6:	a201      	add	r2, pc, #4	; (adr r2, 80021dc <HAL_TIM_PWM_ConfigChannel+0x38>)
 80021d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021dc:	08002211 	.word	0x08002211
 80021e0:	08002315 	.word	0x08002315
 80021e4:	08002315 	.word	0x08002315
 80021e8:	08002315 	.word	0x08002315
 80021ec:	08002251 	.word	0x08002251
 80021f0:	08002315 	.word	0x08002315
 80021f4:	08002315 	.word	0x08002315
 80021f8:	08002315 	.word	0x08002315
 80021fc:	08002293 	.word	0x08002293
 8002200:	08002315 	.word	0x08002315
 8002204:	08002315 	.word	0x08002315
 8002208:	08002315 	.word	0x08002315
 800220c:	080022d3 	.word	0x080022d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	68b9      	ldr	r1, [r7, #8]
 8002216:	4618      	mov	r0, r3
 8002218:	f000 f9c2 	bl	80025a0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	699a      	ldr	r2, [r3, #24]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0208 	orr.w	r2, r2, #8
 800222a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	699a      	ldr	r2, [r3, #24]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 0204 	bic.w	r2, r2, #4
 800223a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6999      	ldr	r1, [r3, #24]
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	691a      	ldr	r2, [r3, #16]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	430a      	orrs	r2, r1
 800224c:	619a      	str	r2, [r3, #24]
      break;
 800224e:	e062      	b.n	8002316 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	68b9      	ldr	r1, [r7, #8]
 8002256:	4618      	mov	r0, r3
 8002258:	f000 fa26 	bl	80026a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	699a      	ldr	r2, [r3, #24]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800226a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	699a      	ldr	r2, [r3, #24]
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800227a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6999      	ldr	r1, [r3, #24]
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	691b      	ldr	r3, [r3, #16]
 8002286:	021a      	lsls	r2, r3, #8
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	619a      	str	r2, [r3, #24]
      break;
 8002290:	e041      	b.n	8002316 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	68b9      	ldr	r1, [r7, #8]
 8002298:	4618      	mov	r0, r3
 800229a:	f000 fa81 	bl	80027a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	69da      	ldr	r2, [r3, #28]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f042 0208 	orr.w	r2, r2, #8
 80022ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	69da      	ldr	r2, [r3, #28]
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f022 0204 	bic.w	r2, r2, #4
 80022bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	69d9      	ldr	r1, [r3, #28]
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	691a      	ldr	r2, [r3, #16]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	430a      	orrs	r2, r1
 80022ce:	61da      	str	r2, [r3, #28]
      break;
 80022d0:	e021      	b.n	8002316 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	68b9      	ldr	r1, [r7, #8]
 80022d8:	4618      	mov	r0, r3
 80022da:	f000 fadd 	bl	8002898 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	69da      	ldr	r2, [r3, #28]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	69da      	ldr	r2, [r3, #28]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	69d9      	ldr	r1, [r3, #28]
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	021a      	lsls	r2, r3, #8
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	430a      	orrs	r2, r1
 8002310:	61da      	str	r2, [r3, #28]
      break;
 8002312:	e000      	b.n	8002316 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8002314:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002326:	2300      	movs	r3, #0
}
 8002328:	4618      	mov	r0, r3
 800232a:	3710      	adds	r7, #16
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}

08002330 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b084      	sub	sp, #16
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <HAL_TIM_ConfigClockSource+0x18>
 8002344:	2302      	movs	r3, #2
 8002346:	e0a6      	b.n	8002496 <HAL_TIM_ConfigClockSource+0x166>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2201      	movs	r2, #1
 800234c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2202      	movs	r2, #2
 8002354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002366:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800236e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	68fa      	ldr	r2, [r7, #12]
 8002376:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b40      	cmp	r3, #64	; 0x40
 800237e:	d067      	beq.n	8002450 <HAL_TIM_ConfigClockSource+0x120>
 8002380:	2b40      	cmp	r3, #64	; 0x40
 8002382:	d80b      	bhi.n	800239c <HAL_TIM_ConfigClockSource+0x6c>
 8002384:	2b10      	cmp	r3, #16
 8002386:	d073      	beq.n	8002470 <HAL_TIM_ConfigClockSource+0x140>
 8002388:	2b10      	cmp	r3, #16
 800238a:	d802      	bhi.n	8002392 <HAL_TIM_ConfigClockSource+0x62>
 800238c:	2b00      	cmp	r3, #0
 800238e:	d06f      	beq.n	8002470 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002390:	e078      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002392:	2b20      	cmp	r3, #32
 8002394:	d06c      	beq.n	8002470 <HAL_TIM_ConfigClockSource+0x140>
 8002396:	2b30      	cmp	r3, #48	; 0x30
 8002398:	d06a      	beq.n	8002470 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800239a:	e073      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800239c:	2b70      	cmp	r3, #112	; 0x70
 800239e:	d00d      	beq.n	80023bc <HAL_TIM_ConfigClockSource+0x8c>
 80023a0:	2b70      	cmp	r3, #112	; 0x70
 80023a2:	d804      	bhi.n	80023ae <HAL_TIM_ConfigClockSource+0x7e>
 80023a4:	2b50      	cmp	r3, #80	; 0x50
 80023a6:	d033      	beq.n	8002410 <HAL_TIM_ConfigClockSource+0xe0>
 80023a8:	2b60      	cmp	r3, #96	; 0x60
 80023aa:	d041      	beq.n	8002430 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80023ac:	e06a      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80023ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023b2:	d066      	beq.n	8002482 <HAL_TIM_ConfigClockSource+0x152>
 80023b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023b8:	d017      	beq.n	80023ea <HAL_TIM_ConfigClockSource+0xba>
      break;
 80023ba:	e063      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6818      	ldr	r0, [r3, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	6899      	ldr	r1, [r3, #8]
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685a      	ldr	r2, [r3, #4]
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	f000 fb3b 	bl	8002a46 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023de:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	68fa      	ldr	r2, [r7, #12]
 80023e6:	609a      	str	r2, [r3, #8]
      break;
 80023e8:	e04c      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6818      	ldr	r0, [r3, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	6899      	ldr	r1, [r3, #8]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685a      	ldr	r2, [r3, #4]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	f000 fb24 	bl	8002a46 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689a      	ldr	r2, [r3, #8]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800240c:	609a      	str	r2, [r3, #8]
      break;
 800240e:	e039      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6818      	ldr	r0, [r3, #0]
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	6859      	ldr	r1, [r3, #4]
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	461a      	mov	r2, r3
 800241e:	f000 fa9b 	bl	8002958 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2150      	movs	r1, #80	; 0x50
 8002428:	4618      	mov	r0, r3
 800242a:	f000 faf2 	bl	8002a12 <TIM_ITRx_SetConfig>
      break;
 800242e:	e029      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	6859      	ldr	r1, [r3, #4]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	68db      	ldr	r3, [r3, #12]
 800243c:	461a      	mov	r2, r3
 800243e:	f000 fab9 	bl	80029b4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2160      	movs	r1, #96	; 0x60
 8002448:	4618      	mov	r0, r3
 800244a:	f000 fae2 	bl	8002a12 <TIM_ITRx_SetConfig>
      break;
 800244e:	e019      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6818      	ldr	r0, [r3, #0]
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	6859      	ldr	r1, [r3, #4]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	461a      	mov	r2, r3
 800245e:	f000 fa7b 	bl	8002958 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	2140      	movs	r1, #64	; 0x40
 8002468:	4618      	mov	r0, r3
 800246a:	f000 fad2 	bl	8002a12 <TIM_ITRx_SetConfig>
      break;
 800246e:	e009      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4619      	mov	r1, r3
 800247a:	4610      	mov	r0, r2
 800247c:	f000 fac9 	bl	8002a12 <TIM_ITRx_SetConfig>
      break;
 8002480:	e000      	b.n	8002484 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002482:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3710      	adds	r7, #16
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}
	...

080024a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a35      	ldr	r2, [pc, #212]	; (8002588 <TIM_Base_SetConfig+0xe8>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d00b      	beq.n	80024d0 <TIM_Base_SetConfig+0x30>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024be:	d007      	beq.n	80024d0 <TIM_Base_SetConfig+0x30>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a32      	ldr	r2, [pc, #200]	; (800258c <TIM_Base_SetConfig+0xec>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d003      	beq.n	80024d0 <TIM_Base_SetConfig+0x30>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a31      	ldr	r2, [pc, #196]	; (8002590 <TIM_Base_SetConfig+0xf0>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d108      	bne.n	80024e2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	4313      	orrs	r3, r2
 80024e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	4a28      	ldr	r2, [pc, #160]	; (8002588 <TIM_Base_SetConfig+0xe8>)
 80024e6:	4293      	cmp	r3, r2
 80024e8:	d017      	beq.n	800251a <TIM_Base_SetConfig+0x7a>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024f0:	d013      	beq.n	800251a <TIM_Base_SetConfig+0x7a>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a25      	ldr	r2, [pc, #148]	; (800258c <TIM_Base_SetConfig+0xec>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00f      	beq.n	800251a <TIM_Base_SetConfig+0x7a>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a24      	ldr	r2, [pc, #144]	; (8002590 <TIM_Base_SetConfig+0xf0>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d00b      	beq.n	800251a <TIM_Base_SetConfig+0x7a>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a23      	ldr	r2, [pc, #140]	; (8002594 <TIM_Base_SetConfig+0xf4>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d007      	beq.n	800251a <TIM_Base_SetConfig+0x7a>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a22      	ldr	r2, [pc, #136]	; (8002598 <TIM_Base_SetConfig+0xf8>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d003      	beq.n	800251a <TIM_Base_SetConfig+0x7a>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a21      	ldr	r2, [pc, #132]	; (800259c <TIM_Base_SetConfig+0xfc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d108      	bne.n	800252c <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	4313      	orrs	r3, r2
 800252a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	695b      	ldr	r3, [r3, #20]
 8002536:	4313      	orrs	r3, r2
 8002538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	689a      	ldr	r2, [r3, #8]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4a0d      	ldr	r2, [pc, #52]	; (8002588 <TIM_Base_SetConfig+0xe8>)
 8002554:	4293      	cmp	r3, r2
 8002556:	d00b      	beq.n	8002570 <TIM_Base_SetConfig+0xd0>
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	4a0e      	ldr	r2, [pc, #56]	; (8002594 <TIM_Base_SetConfig+0xf4>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d007      	beq.n	8002570 <TIM_Base_SetConfig+0xd0>
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	4a0d      	ldr	r2, [pc, #52]	; (8002598 <TIM_Base_SetConfig+0xf8>)
 8002564:	4293      	cmp	r3, r2
 8002566:	d003      	beq.n	8002570 <TIM_Base_SetConfig+0xd0>
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	4a0c      	ldr	r2, [pc, #48]	; (800259c <TIM_Base_SetConfig+0xfc>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d103      	bne.n	8002578 <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	691a      	ldr	r2, [r3, #16]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	615a      	str	r2, [r3, #20]
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	40012c00 	.word	0x40012c00
 800258c:	40000400 	.word	0x40000400
 8002590:	40000800 	.word	0x40000800
 8002594:	40014000 	.word	0x40014000
 8002598:	40014400 	.word	0x40014400
 800259c:	40014800 	.word	0x40014800

080025a0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b087      	sub	sp, #28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	f023 0201 	bic.w	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a1b      	ldr	r3, [r3, #32]
 80025ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 0303 	bic.w	r3, r3, #3
 80025d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68fa      	ldr	r2, [r7, #12]
 80025de:	4313      	orrs	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	f023 0302 	bic.w	r3, r3, #2
 80025e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a28      	ldr	r2, [pc, #160]	; (8002698 <TIM_OC1_SetConfig+0xf8>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d00b      	beq.n	8002614 <TIM_OC1_SetConfig+0x74>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a27      	ldr	r2, [pc, #156]	; (800269c <TIM_OC1_SetConfig+0xfc>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d007      	beq.n	8002614 <TIM_OC1_SetConfig+0x74>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	4a26      	ldr	r2, [pc, #152]	; (80026a0 <TIM_OC1_SetConfig+0x100>)
 8002608:	4293      	cmp	r3, r2
 800260a:	d003      	beq.n	8002614 <TIM_OC1_SetConfig+0x74>
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4a25      	ldr	r2, [pc, #148]	; (80026a4 <TIM_OC1_SetConfig+0x104>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d10c      	bne.n	800262e <TIM_OC1_SetConfig+0x8e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	f023 0308 	bic.w	r3, r3, #8
 800261a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	4313      	orrs	r3, r2
 8002624:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	f023 0304 	bic.w	r3, r3, #4
 800262c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	4a19      	ldr	r2, [pc, #100]	; (8002698 <TIM_OC1_SetConfig+0xf8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d00b      	beq.n	800264e <TIM_OC1_SetConfig+0xae>
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	4a18      	ldr	r2, [pc, #96]	; (800269c <TIM_OC1_SetConfig+0xfc>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d007      	beq.n	800264e <TIM_OC1_SetConfig+0xae>
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a17      	ldr	r2, [pc, #92]	; (80026a0 <TIM_OC1_SetConfig+0x100>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d003      	beq.n	800264e <TIM_OC1_SetConfig+0xae>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a16      	ldr	r2, [pc, #88]	; (80026a4 <TIM_OC1_SetConfig+0x104>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d111      	bne.n	8002672 <TIM_OC1_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002654:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800265c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	693a      	ldr	r2, [r7, #16]
 8002664:	4313      	orrs	r3, r2
 8002666:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	693a      	ldr	r2, [r7, #16]
 8002676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	68fa      	ldr	r2, [r7, #12]
 800267c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	697a      	ldr	r2, [r7, #20]
 800268a:	621a      	str	r2, [r3, #32]
}
 800268c:	bf00      	nop
 800268e:	371c      	adds	r7, #28
 8002690:	46bd      	mov	sp, r7
 8002692:	bc80      	pop	{r7}
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	40012c00 	.word	0x40012c00
 800269c:	40014000 	.word	0x40014000
 80026a0:	40014400 	.word	0x40014400
 80026a4:	40014800 	.word	0x40014800

080026a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b087      	sub	sp, #28
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	f023 0210 	bic.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	699b      	ldr	r3, [r3, #24]
 80026ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	021b      	lsls	r3, r3, #8
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f023 0320 	bic.w	r3, r3, #32
 80026f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	011b      	lsls	r3, r3, #4
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	4313      	orrs	r3, r2
 80026fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a23      	ldr	r2, [pc, #140]	; (8002790 <TIM_OC2_SetConfig+0xe8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d10d      	bne.n	8002724 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800270e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	697a      	ldr	r2, [r7, #20]
 8002718:	4313      	orrs	r3, r2
 800271a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800271c:	697b      	ldr	r3, [r7, #20]
 800271e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002722:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	4a1a      	ldr	r2, [pc, #104]	; (8002790 <TIM_OC2_SetConfig+0xe8>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d00b      	beq.n	8002744 <TIM_OC2_SetConfig+0x9c>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a19      	ldr	r2, [pc, #100]	; (8002794 <TIM_OC2_SetConfig+0xec>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d007      	beq.n	8002744 <TIM_OC2_SetConfig+0x9c>
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	4a18      	ldr	r2, [pc, #96]	; (8002798 <TIM_OC2_SetConfig+0xf0>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d003      	beq.n	8002744 <TIM_OC2_SetConfig+0x9c>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a17      	ldr	r2, [pc, #92]	; (800279c <TIM_OC2_SetConfig+0xf4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d113      	bne.n	800276c <TIM_OC2_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800274a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002752:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	009b      	lsls	r3, r3, #2
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	4313      	orrs	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	4313      	orrs	r3, r2
 800276a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68fa      	ldr	r2, [r7, #12]
 8002776:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	621a      	str	r2, [r3, #32]
}
 8002786:	bf00      	nop
 8002788:	371c      	adds	r7, #28
 800278a:	46bd      	mov	sp, r7
 800278c:	bc80      	pop	{r7}
 800278e:	4770      	bx	lr
 8002790:	40012c00 	.word	0x40012c00
 8002794:	40014000 	.word	0x40014000
 8002798:	40014400 	.word	0x40014400
 800279c:	40014800 	.word	0x40014800

080027a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b087      	sub	sp, #28
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a1b      	ldr	r3, [r3, #32]
 80027ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f023 0303 	bic.w	r3, r3, #3
 80027d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	4313      	orrs	r3, r2
 80027e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80027e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	021b      	lsls	r3, r3, #8
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a23      	ldr	r2, [pc, #140]	; (8002888 <TIM_OC3_SetConfig+0xe8>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10d      	bne.n	800281a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002804:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	021b      	lsls	r3, r3, #8
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	4313      	orrs	r3, r2
 8002810:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002818:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	4a1a      	ldr	r2, [pc, #104]	; (8002888 <TIM_OC3_SetConfig+0xe8>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d00b      	beq.n	800283a <TIM_OC3_SetConfig+0x9a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	4a19      	ldr	r2, [pc, #100]	; (800288c <TIM_OC3_SetConfig+0xec>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d007      	beq.n	800283a <TIM_OC3_SetConfig+0x9a>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4a18      	ldr	r2, [pc, #96]	; (8002890 <TIM_OC3_SetConfig+0xf0>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d003      	beq.n	800283a <TIM_OC3_SetConfig+0x9a>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	4a17      	ldr	r2, [pc, #92]	; (8002894 <TIM_OC3_SetConfig+0xf4>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d113      	bne.n	8002862 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800283a:	693b      	ldr	r3, [r7, #16]
 800283c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002840:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002848:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	695b      	ldr	r3, [r3, #20]
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4313      	orrs	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	699b      	ldr	r3, [r3, #24]
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	4313      	orrs	r3, r2
 8002860:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	68fa      	ldr	r2, [r7, #12]
 800286c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685a      	ldr	r2, [r3, #4]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	697a      	ldr	r2, [r7, #20]
 800287a:	621a      	str	r2, [r3, #32]
}
 800287c:	bf00      	nop
 800287e:	371c      	adds	r7, #28
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	40012c00 	.word	0x40012c00
 800288c:	40014000 	.word	0x40014000
 8002890:	40014400 	.word	0x40014400
 8002894:	40014800 	.word	0x40014800

08002898 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002898:	b480      	push	{r7}
 800289a:	b087      	sub	sp, #28
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a1b      	ldr	r3, [r3, #32]
 80028b2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69db      	ldr	r3, [r3, #28]
 80028be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	021b      	lsls	r3, r3, #8
 80028d6:	68fa      	ldr	r2, [r7, #12]
 80028d8:	4313      	orrs	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80028dc:	693b      	ldr	r3, [r7, #16]
 80028de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	031b      	lsls	r3, r3, #12
 80028ea:	693a      	ldr	r2, [r7, #16]
 80028ec:	4313      	orrs	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a15      	ldr	r2, [pc, #84]	; (8002948 <TIM_OC4_SetConfig+0xb0>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d00b      	beq.n	8002910 <TIM_OC4_SetConfig+0x78>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a14      	ldr	r2, [pc, #80]	; (800294c <TIM_OC4_SetConfig+0xb4>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d007      	beq.n	8002910 <TIM_OC4_SetConfig+0x78>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a13      	ldr	r2, [pc, #76]	; (8002950 <TIM_OC4_SetConfig+0xb8>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d003      	beq.n	8002910 <TIM_OC4_SetConfig+0x78>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a12      	ldr	r2, [pc, #72]	; (8002954 <TIM_OC4_SetConfig+0xbc>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d109      	bne.n	8002924 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002910:	697b      	ldr	r3, [r7, #20]
 8002912:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002916:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	695b      	ldr	r3, [r3, #20]
 800291c:	019b      	lsls	r3, r3, #6
 800291e:	697a      	ldr	r2, [r7, #20]
 8002920:	4313      	orrs	r3, r2
 8002922:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685a      	ldr	r2, [r3, #4]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	693a      	ldr	r2, [r7, #16]
 800293c:	621a      	str	r2, [r3, #32]
}
 800293e:	bf00      	nop
 8002940:	371c      	adds	r7, #28
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr
 8002948:	40012c00 	.word	0x40012c00
 800294c:	40014000 	.word	0x40014000
 8002950:	40014400 	.word	0x40014400
 8002954:	40014800 	.word	0x40014800

08002958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002958:	b480      	push	{r7}
 800295a:	b087      	sub	sp, #28
 800295c:	af00      	add	r7, sp, #0
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6a1b      	ldr	r3, [r3, #32]
 8002968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a1b      	ldr	r3, [r3, #32]
 800296e:	f023 0201 	bic.w	r2, r3, #1
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	011b      	lsls	r3, r3, #4
 8002988:	693a      	ldr	r2, [r7, #16]
 800298a:	4313      	orrs	r3, r2
 800298c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f023 030a 	bic.w	r3, r3, #10
 8002994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002996:	697a      	ldr	r2, [r7, #20]
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	4313      	orrs	r3, r2
 800299c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	693a      	ldr	r2, [r7, #16]
 80029a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	621a      	str	r2, [r3, #32]
}
 80029aa:	bf00      	nop
 80029ac:	371c      	adds	r7, #28
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b087      	sub	sp, #28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	f023 0210 	bic.w	r2, r3, #16
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	699b      	ldr	r3, [r3, #24]
 80029d0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	6a1b      	ldr	r3, [r3, #32]
 80029d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029de:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	031b      	lsls	r3, r3, #12
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029f0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	697a      	ldr	r2, [r7, #20]
 8002a00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	621a      	str	r2, [r3, #32]
}
 8002a08:	bf00      	nop
 8002a0a:	371c      	adds	r7, #28
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bc80      	pop	{r7}
 8002a10:	4770      	bx	lr

08002a12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a12:	b480      	push	{r7}
 8002a14:	b085      	sub	sp, #20
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	6078      	str	r0, [r7, #4]
 8002a1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	f043 0307 	orr.w	r3, r3, #7
 8002a34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	609a      	str	r2, [r3, #8]
}
 8002a3c:	bf00      	nop
 8002a3e:	3714      	adds	r7, #20
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr

08002a46 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b087      	sub	sp, #28
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	60b9      	str	r1, [r7, #8]
 8002a50:	607a      	str	r2, [r7, #4]
 8002a52:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a60:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	021a      	lsls	r2, r3, #8
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	431a      	orrs	r2, r3
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	697a      	ldr	r2, [r7, #20]
 8002a70:	4313      	orrs	r3, r2
 8002a72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	697a      	ldr	r2, [r7, #20]
 8002a78:	609a      	str	r2, [r3, #8]
}
 8002a7a:	bf00      	nop
 8002a7c:	371c      	adds	r7, #28
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bc80      	pop	{r7}
 8002a82:	4770      	bx	lr

08002a84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b085      	sub	sp, #20
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e032      	b.n	8002b02 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ac2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68fa      	ldr	r2, [r7, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002ad4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	68ba      	ldr	r2, [r7, #8]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68fa      	ldr	r2, [r7, #12]
 8002ae6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b00:	2300      	movs	r3, #0
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e03f      	b.n	8002b9e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d106      	bne.n	8002b38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fd fff0 	bl	8000b18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2224      	movs	r2, #36	; 0x24
 8002b3c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f829 	bl	8002ba8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	695a      	ldr	r2, [r3, #20]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68da      	ldr	r2, [r3, #12]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
	...

08002ba8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b084      	sub	sp, #16
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	68da      	ldr	r2, [r3, #12]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	611a      	str	r2, [r3, #16]
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

#if defined(USART_CR1_OVER8)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	695b      	ldr	r3, [r3, #20]
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	69db      	ldr	r3, [r3, #28]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002be8:	f023 030c 	bic.w	r3, r3, #12
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	6812      	ldr	r2, [r2, #0]
 8002bf0:	68f9      	ldr	r1, [r7, #12]
 8002bf2:	430b      	orrs	r3, r1
 8002bf4:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	695b      	ldr	r3, [r3, #20]
 8002bfc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	699a      	ldr	r2, [r3, #24]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	615a      	str	r2, [r3, #20]

#if defined(USART_CR1_OVER8)
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	69db      	ldr	r3, [r3, #28]
 8002c10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c14:	f040 80a5 	bne.w	8002d62 <UART_SetConfig+0x1ba>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if(huart->Instance == USART1)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4aa4      	ldr	r2, [pc, #656]	; (8002eb0 <UART_SetConfig+0x308>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d14f      	bne.n	8002cc2 <UART_SetConfig+0x11a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c22:	f7ff f92f 	bl	8001e84 <HAL_RCC_GetPCLK2Freq>
 8002c26:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c28:	68ba      	ldr	r2, [r7, #8]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	009a      	lsls	r2, r3, #2
 8002c32:	441a      	add	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	005b      	lsls	r3, r3, #1
 8002c3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3e:	4a9d      	ldr	r2, [pc, #628]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002c40:	fba2 2303 	umull	r2, r3, r2, r3
 8002c44:	095b      	lsrs	r3, r3, #5
 8002c46:	0119      	lsls	r1, r3, #4
 8002c48:	68ba      	ldr	r2, [r7, #8]
 8002c4a:	4613      	mov	r3, r2
 8002c4c:	009b      	lsls	r3, r3, #2
 8002c4e:	4413      	add	r3, r2
 8002c50:	009a      	lsls	r2, r3, #2
 8002c52:	441a      	add	r2, r3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	005b      	lsls	r3, r3, #1
 8002c5a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c5e:	4b95      	ldr	r3, [pc, #596]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002c60:	fba3 0302 	umull	r0, r3, r3, r2
 8002c64:	095b      	lsrs	r3, r3, #5
 8002c66:	2064      	movs	r0, #100	; 0x64
 8002c68:	fb00 f303 	mul.w	r3, r0, r3
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	00db      	lsls	r3, r3, #3
 8002c70:	3332      	adds	r3, #50	; 0x32
 8002c72:	4a90      	ldr	r2, [pc, #576]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002c74:	fba2 2303 	umull	r2, r3, r2, r3
 8002c78:	095b      	lsrs	r3, r3, #5
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002c80:	4419      	add	r1, r3
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	4613      	mov	r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	4413      	add	r3, r2
 8002c8a:	009a      	lsls	r2, r3, #2
 8002c8c:	441a      	add	r2, r3
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c98:	4b86      	ldr	r3, [pc, #536]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002c9a:	fba3 0302 	umull	r0, r3, r3, r2
 8002c9e:	095b      	lsrs	r3, r3, #5
 8002ca0:	2064      	movs	r0, #100	; 0x64
 8002ca2:	fb00 f303 	mul.w	r3, r0, r3
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	00db      	lsls	r3, r3, #3
 8002caa:	3332      	adds	r3, #50	; 0x32
 8002cac:	4a81      	ldr	r2, [pc, #516]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	095b      	lsrs	r3, r3, #5
 8002cb4:	f003 0207 	and.w	r2, r3, #7
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	440a      	add	r2, r1
 8002cbe:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002cc0:	e0f1      	b.n	8002ea6 <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002cc2:	f7ff f8cb 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8002cc6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002cc8:	68ba      	ldr	r2, [r7, #8]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	4413      	add	r3, r2
 8002cd0:	009a      	lsls	r2, r3, #2
 8002cd2:	441a      	add	r2, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cde:	4a75      	ldr	r2, [pc, #468]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002ce0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce4:	095b      	lsrs	r3, r3, #5
 8002ce6:	0119      	lsls	r1, r3, #4
 8002ce8:	68ba      	ldr	r2, [r7, #8]
 8002cea:	4613      	mov	r3, r2
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	009a      	lsls	r2, r3, #2
 8002cf2:	441a      	add	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	fbb2 f2f3 	udiv	r2, r2, r3
 8002cfe:	4b6d      	ldr	r3, [pc, #436]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002d00:	fba3 0302 	umull	r0, r3, r3, r2
 8002d04:	095b      	lsrs	r3, r3, #5
 8002d06:	2064      	movs	r0, #100	; 0x64
 8002d08:	fb00 f303 	mul.w	r3, r0, r3
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	00db      	lsls	r3, r3, #3
 8002d10:	3332      	adds	r3, #50	; 0x32
 8002d12:	4a68      	ldr	r2, [pc, #416]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002d14:	fba2 2303 	umull	r2, r3, r2, r3
 8002d18:	095b      	lsrs	r3, r3, #5
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d20:	4419      	add	r1, r3
 8002d22:	68ba      	ldr	r2, [r7, #8]
 8002d24:	4613      	mov	r3, r2
 8002d26:	009b      	lsls	r3, r3, #2
 8002d28:	4413      	add	r3, r2
 8002d2a:	009a      	lsls	r2, r3, #2
 8002d2c:	441a      	add	r2, r3
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d38:	4b5e      	ldr	r3, [pc, #376]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002d3a:	fba3 0302 	umull	r0, r3, r3, r2
 8002d3e:	095b      	lsrs	r3, r3, #5
 8002d40:	2064      	movs	r0, #100	; 0x64
 8002d42:	fb00 f303 	mul.w	r3, r0, r3
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	3332      	adds	r3, #50	; 0x32
 8002d4c:	4a59      	ldr	r2, [pc, #356]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002d4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d52:	095b      	lsrs	r3, r3, #5
 8002d54:	f003 0207 	and.w	r2, r3, #7
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	440a      	add	r2, r1
 8002d5e:	609a      	str	r2, [r3, #8]
}
 8002d60:	e0a1      	b.n	8002ea6 <UART_SetConfig+0x2fe>
    if(huart->Instance == USART1)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a52      	ldr	r2, [pc, #328]	; (8002eb0 <UART_SetConfig+0x308>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d14e      	bne.n	8002e0a <UART_SetConfig+0x262>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d6c:	f7ff f88a 	bl	8001e84 <HAL_RCC_GetPCLK2Freq>
 8002d70:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d72:	68ba      	ldr	r2, [r7, #8]
 8002d74:	4613      	mov	r3, r2
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	009a      	lsls	r2, r3, #2
 8002d7c:	441a      	add	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d88:	4a4a      	ldr	r2, [pc, #296]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	0119      	lsls	r1, r3, #4
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	4613      	mov	r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	4413      	add	r3, r2
 8002d9a:	009a      	lsls	r2, r3, #2
 8002d9c:	441a      	add	r2, r3
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	fbb2 f2f3 	udiv	r2, r2, r3
 8002da8:	4b42      	ldr	r3, [pc, #264]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002daa:	fba3 0302 	umull	r0, r3, r3, r2
 8002dae:	095b      	lsrs	r3, r3, #5
 8002db0:	2064      	movs	r0, #100	; 0x64
 8002db2:	fb00 f303 	mul.w	r3, r0, r3
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	011b      	lsls	r3, r3, #4
 8002dba:	3332      	adds	r3, #50	; 0x32
 8002dbc:	4a3d      	ldr	r2, [pc, #244]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc2:	095b      	lsrs	r3, r3, #5
 8002dc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dc8:	4419      	add	r1, r3
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	4613      	mov	r3, r2
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	009a      	lsls	r2, r3, #2
 8002dd4:	441a      	add	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002de0:	4b34      	ldr	r3, [pc, #208]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002de2:	fba3 0302 	umull	r0, r3, r3, r2
 8002de6:	095b      	lsrs	r3, r3, #5
 8002de8:	2064      	movs	r0, #100	; 0x64
 8002dea:	fb00 f303 	mul.w	r3, r0, r3
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	011b      	lsls	r3, r3, #4
 8002df2:	3332      	adds	r3, #50	; 0x32
 8002df4:	4a2f      	ldr	r2, [pc, #188]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002df6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfa:	095b      	lsrs	r3, r3, #5
 8002dfc:	f003 020f 	and.w	r2, r3, #15
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	440a      	add	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]
}
 8002e08:	e04d      	b.n	8002ea6 <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002e0a:	f7ff f827 	bl	8001e5c <HAL_RCC_GetPCLK1Freq>
 8002e0e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	4413      	add	r3, r2
 8002e18:	009a      	lsls	r2, r3, #2
 8002e1a:	441a      	add	r2, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	4a23      	ldr	r2, [pc, #140]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002e28:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2c:	095b      	lsrs	r3, r3, #5
 8002e2e:	0119      	lsls	r1, r3, #4
 8002e30:	68ba      	ldr	r2, [r7, #8]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	009a      	lsls	r2, r3, #2
 8002e3a:	441a      	add	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e46:	4b1b      	ldr	r3, [pc, #108]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002e48:	fba3 0302 	umull	r0, r3, r3, r2
 8002e4c:	095b      	lsrs	r3, r3, #5
 8002e4e:	2064      	movs	r0, #100	; 0x64
 8002e50:	fb00 f303 	mul.w	r3, r0, r3
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	3332      	adds	r3, #50	; 0x32
 8002e5a:	4a16      	ldr	r2, [pc, #88]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	095b      	lsrs	r3, r3, #5
 8002e62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e66:	4419      	add	r1, r3
 8002e68:	68ba      	ldr	r2, [r7, #8]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	4413      	add	r3, r2
 8002e70:	009a      	lsls	r2, r3, #2
 8002e72:	441a      	add	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e7e:	4b0d      	ldr	r3, [pc, #52]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002e80:	fba3 0302 	umull	r0, r3, r3, r2
 8002e84:	095b      	lsrs	r3, r3, #5
 8002e86:	2064      	movs	r0, #100	; 0x64
 8002e88:	fb00 f303 	mul.w	r3, r0, r3
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	3332      	adds	r3, #50	; 0x32
 8002e92:	4a08      	ldr	r2, [pc, #32]	; (8002eb4 <UART_SetConfig+0x30c>)
 8002e94:	fba2 2303 	umull	r2, r3, r2, r3
 8002e98:	095b      	lsrs	r3, r3, #5
 8002e9a:	f003 020f 	and.w	r2, r3, #15
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	440a      	add	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
}
 8002ea6:	bf00      	nop
 8002ea8:	3710      	adds	r7, #16
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	40013800 	.word	0x40013800
 8002eb4:	51eb851f 	.word	0x51eb851f

08002eb8 <__errno>:
 8002eb8:	4b01      	ldr	r3, [pc, #4]	; (8002ec0 <__errno+0x8>)
 8002eba:	6818      	ldr	r0, [r3, #0]
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	2000000c 	.word	0x2000000c

08002ec4 <__libc_init_array>:
 8002ec4:	b570      	push	{r4, r5, r6, lr}
 8002ec6:	2500      	movs	r5, #0
 8002ec8:	4e0c      	ldr	r6, [pc, #48]	; (8002efc <__libc_init_array+0x38>)
 8002eca:	4c0d      	ldr	r4, [pc, #52]	; (8002f00 <__libc_init_array+0x3c>)
 8002ecc:	1ba4      	subs	r4, r4, r6
 8002ece:	10a4      	asrs	r4, r4, #2
 8002ed0:	42a5      	cmp	r5, r4
 8002ed2:	d109      	bne.n	8002ee8 <__libc_init_array+0x24>
 8002ed4:	f000 fc50 	bl	8003778 <_init>
 8002ed8:	2500      	movs	r5, #0
 8002eda:	4e0a      	ldr	r6, [pc, #40]	; (8002f04 <__libc_init_array+0x40>)
 8002edc:	4c0a      	ldr	r4, [pc, #40]	; (8002f08 <__libc_init_array+0x44>)
 8002ede:	1ba4      	subs	r4, r4, r6
 8002ee0:	10a4      	asrs	r4, r4, #2
 8002ee2:	42a5      	cmp	r5, r4
 8002ee4:	d105      	bne.n	8002ef2 <__libc_init_array+0x2e>
 8002ee6:	bd70      	pop	{r4, r5, r6, pc}
 8002ee8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002eec:	4798      	blx	r3
 8002eee:	3501      	adds	r5, #1
 8002ef0:	e7ee      	b.n	8002ed0 <__libc_init_array+0xc>
 8002ef2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ef6:	4798      	blx	r3
 8002ef8:	3501      	adds	r5, #1
 8002efa:	e7f2      	b.n	8002ee2 <__libc_init_array+0x1e>
 8002efc:	08003828 	.word	0x08003828
 8002f00:	08003828 	.word	0x08003828
 8002f04:	08003828 	.word	0x08003828
 8002f08:	0800382c 	.word	0x0800382c

08002f0c <memcpy>:
 8002f0c:	b510      	push	{r4, lr}
 8002f0e:	1e43      	subs	r3, r0, #1
 8002f10:	440a      	add	r2, r1
 8002f12:	4291      	cmp	r1, r2
 8002f14:	d100      	bne.n	8002f18 <memcpy+0xc>
 8002f16:	bd10      	pop	{r4, pc}
 8002f18:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f20:	e7f7      	b.n	8002f12 <memcpy+0x6>

08002f22 <memset>:
 8002f22:	4603      	mov	r3, r0
 8002f24:	4402      	add	r2, r0
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d100      	bne.n	8002f2c <memset+0xa>
 8002f2a:	4770      	bx	lr
 8002f2c:	f803 1b01 	strb.w	r1, [r3], #1
 8002f30:	e7f9      	b.n	8002f26 <memset+0x4>

08002f32 <_vsniprintf_r>:
 8002f32:	b530      	push	{r4, r5, lr}
 8002f34:	1e14      	subs	r4, r2, #0
 8002f36:	4605      	mov	r5, r0
 8002f38:	b09b      	sub	sp, #108	; 0x6c
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	da05      	bge.n	8002f4a <_vsniprintf_r+0x18>
 8002f3e:	238b      	movs	r3, #139	; 0x8b
 8002f40:	f04f 30ff 	mov.w	r0, #4294967295
 8002f44:	602b      	str	r3, [r5, #0]
 8002f46:	b01b      	add	sp, #108	; 0x6c
 8002f48:	bd30      	pop	{r4, r5, pc}
 8002f4a:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002f4e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8002f52:	bf0c      	ite	eq
 8002f54:	4623      	moveq	r3, r4
 8002f56:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002f5a:	9302      	str	r3, [sp, #8]
 8002f5c:	9305      	str	r3, [sp, #20]
 8002f5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f62:	9100      	str	r1, [sp, #0]
 8002f64:	9104      	str	r1, [sp, #16]
 8002f66:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002f6e:	4669      	mov	r1, sp
 8002f70:	4628      	mov	r0, r5
 8002f72:	f000 f873 	bl	800305c <_svfiprintf_r>
 8002f76:	1c43      	adds	r3, r0, #1
 8002f78:	bfbc      	itt	lt
 8002f7a:	238b      	movlt	r3, #139	; 0x8b
 8002f7c:	602b      	strlt	r3, [r5, #0]
 8002f7e:	2c00      	cmp	r4, #0
 8002f80:	d0e1      	beq.n	8002f46 <_vsniprintf_r+0x14>
 8002f82:	2200      	movs	r2, #0
 8002f84:	9b00      	ldr	r3, [sp, #0]
 8002f86:	701a      	strb	r2, [r3, #0]
 8002f88:	e7dd      	b.n	8002f46 <_vsniprintf_r+0x14>
	...

08002f8c <vsniprintf>:
 8002f8c:	b507      	push	{r0, r1, r2, lr}
 8002f8e:	9300      	str	r3, [sp, #0]
 8002f90:	4613      	mov	r3, r2
 8002f92:	460a      	mov	r2, r1
 8002f94:	4601      	mov	r1, r0
 8002f96:	4803      	ldr	r0, [pc, #12]	; (8002fa4 <vsniprintf+0x18>)
 8002f98:	6800      	ldr	r0, [r0, #0]
 8002f9a:	f7ff ffca 	bl	8002f32 <_vsniprintf_r>
 8002f9e:	b003      	add	sp, #12
 8002fa0:	f85d fb04 	ldr.w	pc, [sp], #4
 8002fa4:	2000000c 	.word	0x2000000c

08002fa8 <__ssputs_r>:
 8002fa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fac:	688e      	ldr	r6, [r1, #8]
 8002fae:	4682      	mov	sl, r0
 8002fb0:	429e      	cmp	r6, r3
 8002fb2:	460c      	mov	r4, r1
 8002fb4:	4690      	mov	r8, r2
 8002fb6:	4699      	mov	r9, r3
 8002fb8:	d837      	bhi.n	800302a <__ssputs_r+0x82>
 8002fba:	898a      	ldrh	r2, [r1, #12]
 8002fbc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002fc0:	d031      	beq.n	8003026 <__ssputs_r+0x7e>
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	6825      	ldr	r5, [r4, #0]
 8002fc6:	6909      	ldr	r1, [r1, #16]
 8002fc8:	1a6f      	subs	r7, r5, r1
 8002fca:	6965      	ldr	r5, [r4, #20]
 8002fcc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002fd0:	fb95 f5f3 	sdiv	r5, r5, r3
 8002fd4:	f109 0301 	add.w	r3, r9, #1
 8002fd8:	443b      	add	r3, r7
 8002fda:	429d      	cmp	r5, r3
 8002fdc:	bf38      	it	cc
 8002fde:	461d      	movcc	r5, r3
 8002fe0:	0553      	lsls	r3, r2, #21
 8002fe2:	d530      	bpl.n	8003046 <__ssputs_r+0x9e>
 8002fe4:	4629      	mov	r1, r5
 8002fe6:	f000 fb2d 	bl	8003644 <_malloc_r>
 8002fea:	4606      	mov	r6, r0
 8002fec:	b950      	cbnz	r0, 8003004 <__ssputs_r+0x5c>
 8002fee:	230c      	movs	r3, #12
 8002ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ff4:	f8ca 3000 	str.w	r3, [sl]
 8002ff8:	89a3      	ldrh	r3, [r4, #12]
 8002ffa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ffe:	81a3      	strh	r3, [r4, #12]
 8003000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003004:	463a      	mov	r2, r7
 8003006:	6921      	ldr	r1, [r4, #16]
 8003008:	f7ff ff80 	bl	8002f0c <memcpy>
 800300c:	89a3      	ldrh	r3, [r4, #12]
 800300e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003012:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003016:	81a3      	strh	r3, [r4, #12]
 8003018:	6126      	str	r6, [r4, #16]
 800301a:	443e      	add	r6, r7
 800301c:	6026      	str	r6, [r4, #0]
 800301e:	464e      	mov	r6, r9
 8003020:	6165      	str	r5, [r4, #20]
 8003022:	1bed      	subs	r5, r5, r7
 8003024:	60a5      	str	r5, [r4, #8]
 8003026:	454e      	cmp	r6, r9
 8003028:	d900      	bls.n	800302c <__ssputs_r+0x84>
 800302a:	464e      	mov	r6, r9
 800302c:	4632      	mov	r2, r6
 800302e:	4641      	mov	r1, r8
 8003030:	6820      	ldr	r0, [r4, #0]
 8003032:	f000 faa1 	bl	8003578 <memmove>
 8003036:	68a3      	ldr	r3, [r4, #8]
 8003038:	2000      	movs	r0, #0
 800303a:	1b9b      	subs	r3, r3, r6
 800303c:	60a3      	str	r3, [r4, #8]
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	441e      	add	r6, r3
 8003042:	6026      	str	r6, [r4, #0]
 8003044:	e7dc      	b.n	8003000 <__ssputs_r+0x58>
 8003046:	462a      	mov	r2, r5
 8003048:	f000 fb56 	bl	80036f8 <_realloc_r>
 800304c:	4606      	mov	r6, r0
 800304e:	2800      	cmp	r0, #0
 8003050:	d1e2      	bne.n	8003018 <__ssputs_r+0x70>
 8003052:	6921      	ldr	r1, [r4, #16]
 8003054:	4650      	mov	r0, sl
 8003056:	f000 faa9 	bl	80035ac <_free_r>
 800305a:	e7c8      	b.n	8002fee <__ssputs_r+0x46>

0800305c <_svfiprintf_r>:
 800305c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003060:	461d      	mov	r5, r3
 8003062:	898b      	ldrh	r3, [r1, #12]
 8003064:	b09d      	sub	sp, #116	; 0x74
 8003066:	061f      	lsls	r7, r3, #24
 8003068:	4680      	mov	r8, r0
 800306a:	460c      	mov	r4, r1
 800306c:	4616      	mov	r6, r2
 800306e:	d50f      	bpl.n	8003090 <_svfiprintf_r+0x34>
 8003070:	690b      	ldr	r3, [r1, #16]
 8003072:	b96b      	cbnz	r3, 8003090 <_svfiprintf_r+0x34>
 8003074:	2140      	movs	r1, #64	; 0x40
 8003076:	f000 fae5 	bl	8003644 <_malloc_r>
 800307a:	6020      	str	r0, [r4, #0]
 800307c:	6120      	str	r0, [r4, #16]
 800307e:	b928      	cbnz	r0, 800308c <_svfiprintf_r+0x30>
 8003080:	230c      	movs	r3, #12
 8003082:	f8c8 3000 	str.w	r3, [r8]
 8003086:	f04f 30ff 	mov.w	r0, #4294967295
 800308a:	e0c8      	b.n	800321e <_svfiprintf_r+0x1c2>
 800308c:	2340      	movs	r3, #64	; 0x40
 800308e:	6163      	str	r3, [r4, #20]
 8003090:	2300      	movs	r3, #0
 8003092:	9309      	str	r3, [sp, #36]	; 0x24
 8003094:	2320      	movs	r3, #32
 8003096:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800309a:	2330      	movs	r3, #48	; 0x30
 800309c:	f04f 0b01 	mov.w	fp, #1
 80030a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80030a4:	9503      	str	r5, [sp, #12]
 80030a6:	4637      	mov	r7, r6
 80030a8:	463d      	mov	r5, r7
 80030aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80030ae:	b10b      	cbz	r3, 80030b4 <_svfiprintf_r+0x58>
 80030b0:	2b25      	cmp	r3, #37	; 0x25
 80030b2:	d13e      	bne.n	8003132 <_svfiprintf_r+0xd6>
 80030b4:	ebb7 0a06 	subs.w	sl, r7, r6
 80030b8:	d00b      	beq.n	80030d2 <_svfiprintf_r+0x76>
 80030ba:	4653      	mov	r3, sl
 80030bc:	4632      	mov	r2, r6
 80030be:	4621      	mov	r1, r4
 80030c0:	4640      	mov	r0, r8
 80030c2:	f7ff ff71 	bl	8002fa8 <__ssputs_r>
 80030c6:	3001      	adds	r0, #1
 80030c8:	f000 80a4 	beq.w	8003214 <_svfiprintf_r+0x1b8>
 80030cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80030ce:	4453      	add	r3, sl
 80030d0:	9309      	str	r3, [sp, #36]	; 0x24
 80030d2:	783b      	ldrb	r3, [r7, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 809d 	beq.w	8003214 <_svfiprintf_r+0x1b8>
 80030da:	2300      	movs	r3, #0
 80030dc:	f04f 32ff 	mov.w	r2, #4294967295
 80030e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80030e4:	9304      	str	r3, [sp, #16]
 80030e6:	9307      	str	r3, [sp, #28]
 80030e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80030ec:	931a      	str	r3, [sp, #104]	; 0x68
 80030ee:	462f      	mov	r7, r5
 80030f0:	2205      	movs	r2, #5
 80030f2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80030f6:	4850      	ldr	r0, [pc, #320]	; (8003238 <_svfiprintf_r+0x1dc>)
 80030f8:	f000 fa30 	bl	800355c <memchr>
 80030fc:	9b04      	ldr	r3, [sp, #16]
 80030fe:	b9d0      	cbnz	r0, 8003136 <_svfiprintf_r+0xda>
 8003100:	06d9      	lsls	r1, r3, #27
 8003102:	bf44      	itt	mi
 8003104:	2220      	movmi	r2, #32
 8003106:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800310a:	071a      	lsls	r2, r3, #28
 800310c:	bf44      	itt	mi
 800310e:	222b      	movmi	r2, #43	; 0x2b
 8003110:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003114:	782a      	ldrb	r2, [r5, #0]
 8003116:	2a2a      	cmp	r2, #42	; 0x2a
 8003118:	d015      	beq.n	8003146 <_svfiprintf_r+0xea>
 800311a:	462f      	mov	r7, r5
 800311c:	2000      	movs	r0, #0
 800311e:	250a      	movs	r5, #10
 8003120:	9a07      	ldr	r2, [sp, #28]
 8003122:	4639      	mov	r1, r7
 8003124:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003128:	3b30      	subs	r3, #48	; 0x30
 800312a:	2b09      	cmp	r3, #9
 800312c:	d94d      	bls.n	80031ca <_svfiprintf_r+0x16e>
 800312e:	b1b8      	cbz	r0, 8003160 <_svfiprintf_r+0x104>
 8003130:	e00f      	b.n	8003152 <_svfiprintf_r+0xf6>
 8003132:	462f      	mov	r7, r5
 8003134:	e7b8      	b.n	80030a8 <_svfiprintf_r+0x4c>
 8003136:	4a40      	ldr	r2, [pc, #256]	; (8003238 <_svfiprintf_r+0x1dc>)
 8003138:	463d      	mov	r5, r7
 800313a:	1a80      	subs	r0, r0, r2
 800313c:	fa0b f000 	lsl.w	r0, fp, r0
 8003140:	4318      	orrs	r0, r3
 8003142:	9004      	str	r0, [sp, #16]
 8003144:	e7d3      	b.n	80030ee <_svfiprintf_r+0x92>
 8003146:	9a03      	ldr	r2, [sp, #12]
 8003148:	1d11      	adds	r1, r2, #4
 800314a:	6812      	ldr	r2, [r2, #0]
 800314c:	9103      	str	r1, [sp, #12]
 800314e:	2a00      	cmp	r2, #0
 8003150:	db01      	blt.n	8003156 <_svfiprintf_r+0xfa>
 8003152:	9207      	str	r2, [sp, #28]
 8003154:	e004      	b.n	8003160 <_svfiprintf_r+0x104>
 8003156:	4252      	negs	r2, r2
 8003158:	f043 0302 	orr.w	r3, r3, #2
 800315c:	9207      	str	r2, [sp, #28]
 800315e:	9304      	str	r3, [sp, #16]
 8003160:	783b      	ldrb	r3, [r7, #0]
 8003162:	2b2e      	cmp	r3, #46	; 0x2e
 8003164:	d10c      	bne.n	8003180 <_svfiprintf_r+0x124>
 8003166:	787b      	ldrb	r3, [r7, #1]
 8003168:	2b2a      	cmp	r3, #42	; 0x2a
 800316a:	d133      	bne.n	80031d4 <_svfiprintf_r+0x178>
 800316c:	9b03      	ldr	r3, [sp, #12]
 800316e:	3702      	adds	r7, #2
 8003170:	1d1a      	adds	r2, r3, #4
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	9203      	str	r2, [sp, #12]
 8003176:	2b00      	cmp	r3, #0
 8003178:	bfb8      	it	lt
 800317a:	f04f 33ff 	movlt.w	r3, #4294967295
 800317e:	9305      	str	r3, [sp, #20]
 8003180:	4d2e      	ldr	r5, [pc, #184]	; (800323c <_svfiprintf_r+0x1e0>)
 8003182:	2203      	movs	r2, #3
 8003184:	7839      	ldrb	r1, [r7, #0]
 8003186:	4628      	mov	r0, r5
 8003188:	f000 f9e8 	bl	800355c <memchr>
 800318c:	b138      	cbz	r0, 800319e <_svfiprintf_r+0x142>
 800318e:	2340      	movs	r3, #64	; 0x40
 8003190:	1b40      	subs	r0, r0, r5
 8003192:	fa03 f000 	lsl.w	r0, r3, r0
 8003196:	9b04      	ldr	r3, [sp, #16]
 8003198:	3701      	adds	r7, #1
 800319a:	4303      	orrs	r3, r0
 800319c:	9304      	str	r3, [sp, #16]
 800319e:	7839      	ldrb	r1, [r7, #0]
 80031a0:	2206      	movs	r2, #6
 80031a2:	4827      	ldr	r0, [pc, #156]	; (8003240 <_svfiprintf_r+0x1e4>)
 80031a4:	1c7e      	adds	r6, r7, #1
 80031a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80031aa:	f000 f9d7 	bl	800355c <memchr>
 80031ae:	2800      	cmp	r0, #0
 80031b0:	d038      	beq.n	8003224 <_svfiprintf_r+0x1c8>
 80031b2:	4b24      	ldr	r3, [pc, #144]	; (8003244 <_svfiprintf_r+0x1e8>)
 80031b4:	bb13      	cbnz	r3, 80031fc <_svfiprintf_r+0x1a0>
 80031b6:	9b03      	ldr	r3, [sp, #12]
 80031b8:	3307      	adds	r3, #7
 80031ba:	f023 0307 	bic.w	r3, r3, #7
 80031be:	3308      	adds	r3, #8
 80031c0:	9303      	str	r3, [sp, #12]
 80031c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031c4:	444b      	add	r3, r9
 80031c6:	9309      	str	r3, [sp, #36]	; 0x24
 80031c8:	e76d      	b.n	80030a6 <_svfiprintf_r+0x4a>
 80031ca:	fb05 3202 	mla	r2, r5, r2, r3
 80031ce:	2001      	movs	r0, #1
 80031d0:	460f      	mov	r7, r1
 80031d2:	e7a6      	b.n	8003122 <_svfiprintf_r+0xc6>
 80031d4:	2300      	movs	r3, #0
 80031d6:	250a      	movs	r5, #10
 80031d8:	4619      	mov	r1, r3
 80031da:	3701      	adds	r7, #1
 80031dc:	9305      	str	r3, [sp, #20]
 80031de:	4638      	mov	r0, r7
 80031e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80031e4:	3a30      	subs	r2, #48	; 0x30
 80031e6:	2a09      	cmp	r2, #9
 80031e8:	d903      	bls.n	80031f2 <_svfiprintf_r+0x196>
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d0c8      	beq.n	8003180 <_svfiprintf_r+0x124>
 80031ee:	9105      	str	r1, [sp, #20]
 80031f0:	e7c6      	b.n	8003180 <_svfiprintf_r+0x124>
 80031f2:	fb05 2101 	mla	r1, r5, r1, r2
 80031f6:	2301      	movs	r3, #1
 80031f8:	4607      	mov	r7, r0
 80031fa:	e7f0      	b.n	80031de <_svfiprintf_r+0x182>
 80031fc:	ab03      	add	r3, sp, #12
 80031fe:	9300      	str	r3, [sp, #0]
 8003200:	4622      	mov	r2, r4
 8003202:	4b11      	ldr	r3, [pc, #68]	; (8003248 <_svfiprintf_r+0x1ec>)
 8003204:	a904      	add	r1, sp, #16
 8003206:	4640      	mov	r0, r8
 8003208:	f3af 8000 	nop.w
 800320c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003210:	4681      	mov	r9, r0
 8003212:	d1d6      	bne.n	80031c2 <_svfiprintf_r+0x166>
 8003214:	89a3      	ldrh	r3, [r4, #12]
 8003216:	065b      	lsls	r3, r3, #25
 8003218:	f53f af35 	bmi.w	8003086 <_svfiprintf_r+0x2a>
 800321c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800321e:	b01d      	add	sp, #116	; 0x74
 8003220:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003224:	ab03      	add	r3, sp, #12
 8003226:	9300      	str	r3, [sp, #0]
 8003228:	4622      	mov	r2, r4
 800322a:	4b07      	ldr	r3, [pc, #28]	; (8003248 <_svfiprintf_r+0x1ec>)
 800322c:	a904      	add	r1, sp, #16
 800322e:	4640      	mov	r0, r8
 8003230:	f000 f882 	bl	8003338 <_printf_i>
 8003234:	e7ea      	b.n	800320c <_svfiprintf_r+0x1b0>
 8003236:	bf00      	nop
 8003238:	080037f4 	.word	0x080037f4
 800323c:	080037fa 	.word	0x080037fa
 8003240:	080037fe 	.word	0x080037fe
 8003244:	00000000 	.word	0x00000000
 8003248:	08002fa9 	.word	0x08002fa9

0800324c <_printf_common>:
 800324c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003250:	4691      	mov	r9, r2
 8003252:	461f      	mov	r7, r3
 8003254:	688a      	ldr	r2, [r1, #8]
 8003256:	690b      	ldr	r3, [r1, #16]
 8003258:	4606      	mov	r6, r0
 800325a:	4293      	cmp	r3, r2
 800325c:	bfb8      	it	lt
 800325e:	4613      	movlt	r3, r2
 8003260:	f8c9 3000 	str.w	r3, [r9]
 8003264:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003268:	460c      	mov	r4, r1
 800326a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800326e:	b112      	cbz	r2, 8003276 <_printf_common+0x2a>
 8003270:	3301      	adds	r3, #1
 8003272:	f8c9 3000 	str.w	r3, [r9]
 8003276:	6823      	ldr	r3, [r4, #0]
 8003278:	0699      	lsls	r1, r3, #26
 800327a:	bf42      	ittt	mi
 800327c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003280:	3302      	addmi	r3, #2
 8003282:	f8c9 3000 	strmi.w	r3, [r9]
 8003286:	6825      	ldr	r5, [r4, #0]
 8003288:	f015 0506 	ands.w	r5, r5, #6
 800328c:	d107      	bne.n	800329e <_printf_common+0x52>
 800328e:	f104 0a19 	add.w	sl, r4, #25
 8003292:	68e3      	ldr	r3, [r4, #12]
 8003294:	f8d9 2000 	ldr.w	r2, [r9]
 8003298:	1a9b      	subs	r3, r3, r2
 800329a:	42ab      	cmp	r3, r5
 800329c:	dc29      	bgt.n	80032f2 <_printf_common+0xa6>
 800329e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80032a2:	6822      	ldr	r2, [r4, #0]
 80032a4:	3300      	adds	r3, #0
 80032a6:	bf18      	it	ne
 80032a8:	2301      	movne	r3, #1
 80032aa:	0692      	lsls	r2, r2, #26
 80032ac:	d42e      	bmi.n	800330c <_printf_common+0xc0>
 80032ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80032b2:	4639      	mov	r1, r7
 80032b4:	4630      	mov	r0, r6
 80032b6:	47c0      	blx	r8
 80032b8:	3001      	adds	r0, #1
 80032ba:	d021      	beq.n	8003300 <_printf_common+0xb4>
 80032bc:	6823      	ldr	r3, [r4, #0]
 80032be:	68e5      	ldr	r5, [r4, #12]
 80032c0:	f003 0306 	and.w	r3, r3, #6
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	bf18      	it	ne
 80032c8:	2500      	movne	r5, #0
 80032ca:	f8d9 2000 	ldr.w	r2, [r9]
 80032ce:	f04f 0900 	mov.w	r9, #0
 80032d2:	bf08      	it	eq
 80032d4:	1aad      	subeq	r5, r5, r2
 80032d6:	68a3      	ldr	r3, [r4, #8]
 80032d8:	6922      	ldr	r2, [r4, #16]
 80032da:	bf08      	it	eq
 80032dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80032e0:	4293      	cmp	r3, r2
 80032e2:	bfc4      	itt	gt
 80032e4:	1a9b      	subgt	r3, r3, r2
 80032e6:	18ed      	addgt	r5, r5, r3
 80032e8:	341a      	adds	r4, #26
 80032ea:	454d      	cmp	r5, r9
 80032ec:	d11a      	bne.n	8003324 <_printf_common+0xd8>
 80032ee:	2000      	movs	r0, #0
 80032f0:	e008      	b.n	8003304 <_printf_common+0xb8>
 80032f2:	2301      	movs	r3, #1
 80032f4:	4652      	mov	r2, sl
 80032f6:	4639      	mov	r1, r7
 80032f8:	4630      	mov	r0, r6
 80032fa:	47c0      	blx	r8
 80032fc:	3001      	adds	r0, #1
 80032fe:	d103      	bne.n	8003308 <_printf_common+0xbc>
 8003300:	f04f 30ff 	mov.w	r0, #4294967295
 8003304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003308:	3501      	adds	r5, #1
 800330a:	e7c2      	b.n	8003292 <_printf_common+0x46>
 800330c:	2030      	movs	r0, #48	; 0x30
 800330e:	18e1      	adds	r1, r4, r3
 8003310:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800331a:	4422      	add	r2, r4
 800331c:	3302      	adds	r3, #2
 800331e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003322:	e7c4      	b.n	80032ae <_printf_common+0x62>
 8003324:	2301      	movs	r3, #1
 8003326:	4622      	mov	r2, r4
 8003328:	4639      	mov	r1, r7
 800332a:	4630      	mov	r0, r6
 800332c:	47c0      	blx	r8
 800332e:	3001      	adds	r0, #1
 8003330:	d0e6      	beq.n	8003300 <_printf_common+0xb4>
 8003332:	f109 0901 	add.w	r9, r9, #1
 8003336:	e7d8      	b.n	80032ea <_printf_common+0x9e>

08003338 <_printf_i>:
 8003338:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800333c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003340:	460c      	mov	r4, r1
 8003342:	7e09      	ldrb	r1, [r1, #24]
 8003344:	b085      	sub	sp, #20
 8003346:	296e      	cmp	r1, #110	; 0x6e
 8003348:	4617      	mov	r7, r2
 800334a:	4606      	mov	r6, r0
 800334c:	4698      	mov	r8, r3
 800334e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003350:	f000 80b3 	beq.w	80034ba <_printf_i+0x182>
 8003354:	d822      	bhi.n	800339c <_printf_i+0x64>
 8003356:	2963      	cmp	r1, #99	; 0x63
 8003358:	d036      	beq.n	80033c8 <_printf_i+0x90>
 800335a:	d80a      	bhi.n	8003372 <_printf_i+0x3a>
 800335c:	2900      	cmp	r1, #0
 800335e:	f000 80b9 	beq.w	80034d4 <_printf_i+0x19c>
 8003362:	2958      	cmp	r1, #88	; 0x58
 8003364:	f000 8083 	beq.w	800346e <_printf_i+0x136>
 8003368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800336c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003370:	e032      	b.n	80033d8 <_printf_i+0xa0>
 8003372:	2964      	cmp	r1, #100	; 0x64
 8003374:	d001      	beq.n	800337a <_printf_i+0x42>
 8003376:	2969      	cmp	r1, #105	; 0x69
 8003378:	d1f6      	bne.n	8003368 <_printf_i+0x30>
 800337a:	6820      	ldr	r0, [r4, #0]
 800337c:	6813      	ldr	r3, [r2, #0]
 800337e:	0605      	lsls	r5, r0, #24
 8003380:	f103 0104 	add.w	r1, r3, #4
 8003384:	d52a      	bpl.n	80033dc <_printf_i+0xa4>
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6011      	str	r1, [r2, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	da03      	bge.n	8003396 <_printf_i+0x5e>
 800338e:	222d      	movs	r2, #45	; 0x2d
 8003390:	425b      	negs	r3, r3
 8003392:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003396:	486f      	ldr	r0, [pc, #444]	; (8003554 <_printf_i+0x21c>)
 8003398:	220a      	movs	r2, #10
 800339a:	e039      	b.n	8003410 <_printf_i+0xd8>
 800339c:	2973      	cmp	r1, #115	; 0x73
 800339e:	f000 809d 	beq.w	80034dc <_printf_i+0x1a4>
 80033a2:	d808      	bhi.n	80033b6 <_printf_i+0x7e>
 80033a4:	296f      	cmp	r1, #111	; 0x6f
 80033a6:	d020      	beq.n	80033ea <_printf_i+0xb2>
 80033a8:	2970      	cmp	r1, #112	; 0x70
 80033aa:	d1dd      	bne.n	8003368 <_printf_i+0x30>
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	f043 0320 	orr.w	r3, r3, #32
 80033b2:	6023      	str	r3, [r4, #0]
 80033b4:	e003      	b.n	80033be <_printf_i+0x86>
 80033b6:	2975      	cmp	r1, #117	; 0x75
 80033b8:	d017      	beq.n	80033ea <_printf_i+0xb2>
 80033ba:	2978      	cmp	r1, #120	; 0x78
 80033bc:	d1d4      	bne.n	8003368 <_printf_i+0x30>
 80033be:	2378      	movs	r3, #120	; 0x78
 80033c0:	4865      	ldr	r0, [pc, #404]	; (8003558 <_printf_i+0x220>)
 80033c2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80033c6:	e055      	b.n	8003474 <_printf_i+0x13c>
 80033c8:	6813      	ldr	r3, [r2, #0]
 80033ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80033ce:	1d19      	adds	r1, r3, #4
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6011      	str	r1, [r2, #0]
 80033d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033d8:	2301      	movs	r3, #1
 80033da:	e08c      	b.n	80034f6 <_printf_i+0x1be>
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80033e2:	6011      	str	r1, [r2, #0]
 80033e4:	bf18      	it	ne
 80033e6:	b21b      	sxthne	r3, r3
 80033e8:	e7cf      	b.n	800338a <_printf_i+0x52>
 80033ea:	6813      	ldr	r3, [r2, #0]
 80033ec:	6825      	ldr	r5, [r4, #0]
 80033ee:	1d18      	adds	r0, r3, #4
 80033f0:	6010      	str	r0, [r2, #0]
 80033f2:	0628      	lsls	r0, r5, #24
 80033f4:	d501      	bpl.n	80033fa <_printf_i+0xc2>
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	e002      	b.n	8003400 <_printf_i+0xc8>
 80033fa:	0668      	lsls	r0, r5, #25
 80033fc:	d5fb      	bpl.n	80033f6 <_printf_i+0xbe>
 80033fe:	881b      	ldrh	r3, [r3, #0]
 8003400:	296f      	cmp	r1, #111	; 0x6f
 8003402:	bf14      	ite	ne
 8003404:	220a      	movne	r2, #10
 8003406:	2208      	moveq	r2, #8
 8003408:	4852      	ldr	r0, [pc, #328]	; (8003554 <_printf_i+0x21c>)
 800340a:	2100      	movs	r1, #0
 800340c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003410:	6865      	ldr	r5, [r4, #4]
 8003412:	2d00      	cmp	r5, #0
 8003414:	60a5      	str	r5, [r4, #8]
 8003416:	f2c0 8095 	blt.w	8003544 <_printf_i+0x20c>
 800341a:	6821      	ldr	r1, [r4, #0]
 800341c:	f021 0104 	bic.w	r1, r1, #4
 8003420:	6021      	str	r1, [r4, #0]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d13d      	bne.n	80034a2 <_printf_i+0x16a>
 8003426:	2d00      	cmp	r5, #0
 8003428:	f040 808e 	bne.w	8003548 <_printf_i+0x210>
 800342c:	4665      	mov	r5, ip
 800342e:	2a08      	cmp	r2, #8
 8003430:	d10b      	bne.n	800344a <_printf_i+0x112>
 8003432:	6823      	ldr	r3, [r4, #0]
 8003434:	07db      	lsls	r3, r3, #31
 8003436:	d508      	bpl.n	800344a <_printf_i+0x112>
 8003438:	6923      	ldr	r3, [r4, #16]
 800343a:	6862      	ldr	r2, [r4, #4]
 800343c:	429a      	cmp	r2, r3
 800343e:	bfde      	ittt	le
 8003440:	2330      	movle	r3, #48	; 0x30
 8003442:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003446:	f105 35ff 	addle.w	r5, r5, #4294967295
 800344a:	ebac 0305 	sub.w	r3, ip, r5
 800344e:	6123      	str	r3, [r4, #16]
 8003450:	f8cd 8000 	str.w	r8, [sp]
 8003454:	463b      	mov	r3, r7
 8003456:	aa03      	add	r2, sp, #12
 8003458:	4621      	mov	r1, r4
 800345a:	4630      	mov	r0, r6
 800345c:	f7ff fef6 	bl	800324c <_printf_common>
 8003460:	3001      	adds	r0, #1
 8003462:	d14d      	bne.n	8003500 <_printf_i+0x1c8>
 8003464:	f04f 30ff 	mov.w	r0, #4294967295
 8003468:	b005      	add	sp, #20
 800346a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800346e:	4839      	ldr	r0, [pc, #228]	; (8003554 <_printf_i+0x21c>)
 8003470:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003474:	6813      	ldr	r3, [r2, #0]
 8003476:	6821      	ldr	r1, [r4, #0]
 8003478:	1d1d      	adds	r5, r3, #4
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	6015      	str	r5, [r2, #0]
 800347e:	060a      	lsls	r2, r1, #24
 8003480:	d50b      	bpl.n	800349a <_printf_i+0x162>
 8003482:	07ca      	lsls	r2, r1, #31
 8003484:	bf44      	itt	mi
 8003486:	f041 0120 	orrmi.w	r1, r1, #32
 800348a:	6021      	strmi	r1, [r4, #0]
 800348c:	b91b      	cbnz	r3, 8003496 <_printf_i+0x15e>
 800348e:	6822      	ldr	r2, [r4, #0]
 8003490:	f022 0220 	bic.w	r2, r2, #32
 8003494:	6022      	str	r2, [r4, #0]
 8003496:	2210      	movs	r2, #16
 8003498:	e7b7      	b.n	800340a <_printf_i+0xd2>
 800349a:	064d      	lsls	r5, r1, #25
 800349c:	bf48      	it	mi
 800349e:	b29b      	uxthmi	r3, r3
 80034a0:	e7ef      	b.n	8003482 <_printf_i+0x14a>
 80034a2:	4665      	mov	r5, ip
 80034a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80034a8:	fb02 3311 	mls	r3, r2, r1, r3
 80034ac:	5cc3      	ldrb	r3, [r0, r3]
 80034ae:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80034b2:	460b      	mov	r3, r1
 80034b4:	2900      	cmp	r1, #0
 80034b6:	d1f5      	bne.n	80034a4 <_printf_i+0x16c>
 80034b8:	e7b9      	b.n	800342e <_printf_i+0xf6>
 80034ba:	6813      	ldr	r3, [r2, #0]
 80034bc:	6825      	ldr	r5, [r4, #0]
 80034be:	1d18      	adds	r0, r3, #4
 80034c0:	6961      	ldr	r1, [r4, #20]
 80034c2:	6010      	str	r0, [r2, #0]
 80034c4:	0628      	lsls	r0, r5, #24
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	d501      	bpl.n	80034ce <_printf_i+0x196>
 80034ca:	6019      	str	r1, [r3, #0]
 80034cc:	e002      	b.n	80034d4 <_printf_i+0x19c>
 80034ce:	066a      	lsls	r2, r5, #25
 80034d0:	d5fb      	bpl.n	80034ca <_printf_i+0x192>
 80034d2:	8019      	strh	r1, [r3, #0]
 80034d4:	2300      	movs	r3, #0
 80034d6:	4665      	mov	r5, ip
 80034d8:	6123      	str	r3, [r4, #16]
 80034da:	e7b9      	b.n	8003450 <_printf_i+0x118>
 80034dc:	6813      	ldr	r3, [r2, #0]
 80034de:	1d19      	adds	r1, r3, #4
 80034e0:	6011      	str	r1, [r2, #0]
 80034e2:	681d      	ldr	r5, [r3, #0]
 80034e4:	6862      	ldr	r2, [r4, #4]
 80034e6:	2100      	movs	r1, #0
 80034e8:	4628      	mov	r0, r5
 80034ea:	f000 f837 	bl	800355c <memchr>
 80034ee:	b108      	cbz	r0, 80034f4 <_printf_i+0x1bc>
 80034f0:	1b40      	subs	r0, r0, r5
 80034f2:	6060      	str	r0, [r4, #4]
 80034f4:	6863      	ldr	r3, [r4, #4]
 80034f6:	6123      	str	r3, [r4, #16]
 80034f8:	2300      	movs	r3, #0
 80034fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034fe:	e7a7      	b.n	8003450 <_printf_i+0x118>
 8003500:	6923      	ldr	r3, [r4, #16]
 8003502:	462a      	mov	r2, r5
 8003504:	4639      	mov	r1, r7
 8003506:	4630      	mov	r0, r6
 8003508:	47c0      	blx	r8
 800350a:	3001      	adds	r0, #1
 800350c:	d0aa      	beq.n	8003464 <_printf_i+0x12c>
 800350e:	6823      	ldr	r3, [r4, #0]
 8003510:	079b      	lsls	r3, r3, #30
 8003512:	d413      	bmi.n	800353c <_printf_i+0x204>
 8003514:	68e0      	ldr	r0, [r4, #12]
 8003516:	9b03      	ldr	r3, [sp, #12]
 8003518:	4298      	cmp	r0, r3
 800351a:	bfb8      	it	lt
 800351c:	4618      	movlt	r0, r3
 800351e:	e7a3      	b.n	8003468 <_printf_i+0x130>
 8003520:	2301      	movs	r3, #1
 8003522:	464a      	mov	r2, r9
 8003524:	4639      	mov	r1, r7
 8003526:	4630      	mov	r0, r6
 8003528:	47c0      	blx	r8
 800352a:	3001      	adds	r0, #1
 800352c:	d09a      	beq.n	8003464 <_printf_i+0x12c>
 800352e:	3501      	adds	r5, #1
 8003530:	68e3      	ldr	r3, [r4, #12]
 8003532:	9a03      	ldr	r2, [sp, #12]
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	42ab      	cmp	r3, r5
 8003538:	dcf2      	bgt.n	8003520 <_printf_i+0x1e8>
 800353a:	e7eb      	b.n	8003514 <_printf_i+0x1dc>
 800353c:	2500      	movs	r5, #0
 800353e:	f104 0919 	add.w	r9, r4, #25
 8003542:	e7f5      	b.n	8003530 <_printf_i+0x1f8>
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1ac      	bne.n	80034a2 <_printf_i+0x16a>
 8003548:	7803      	ldrb	r3, [r0, #0]
 800354a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800354e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003552:	e76c      	b.n	800342e <_printf_i+0xf6>
 8003554:	08003805 	.word	0x08003805
 8003558:	08003816 	.word	0x08003816

0800355c <memchr>:
 800355c:	b510      	push	{r4, lr}
 800355e:	b2c9      	uxtb	r1, r1
 8003560:	4402      	add	r2, r0
 8003562:	4290      	cmp	r0, r2
 8003564:	4603      	mov	r3, r0
 8003566:	d101      	bne.n	800356c <memchr+0x10>
 8003568:	2300      	movs	r3, #0
 800356a:	e003      	b.n	8003574 <memchr+0x18>
 800356c:	781c      	ldrb	r4, [r3, #0]
 800356e:	3001      	adds	r0, #1
 8003570:	428c      	cmp	r4, r1
 8003572:	d1f6      	bne.n	8003562 <memchr+0x6>
 8003574:	4618      	mov	r0, r3
 8003576:	bd10      	pop	{r4, pc}

08003578 <memmove>:
 8003578:	4288      	cmp	r0, r1
 800357a:	b510      	push	{r4, lr}
 800357c:	eb01 0302 	add.w	r3, r1, r2
 8003580:	d807      	bhi.n	8003592 <memmove+0x1a>
 8003582:	1e42      	subs	r2, r0, #1
 8003584:	4299      	cmp	r1, r3
 8003586:	d00a      	beq.n	800359e <memmove+0x26>
 8003588:	f811 4b01 	ldrb.w	r4, [r1], #1
 800358c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8003590:	e7f8      	b.n	8003584 <memmove+0xc>
 8003592:	4283      	cmp	r3, r0
 8003594:	d9f5      	bls.n	8003582 <memmove+0xa>
 8003596:	1881      	adds	r1, r0, r2
 8003598:	1ad2      	subs	r2, r2, r3
 800359a:	42d3      	cmn	r3, r2
 800359c:	d100      	bne.n	80035a0 <memmove+0x28>
 800359e:	bd10      	pop	{r4, pc}
 80035a0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80035a4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80035a8:	e7f7      	b.n	800359a <memmove+0x22>
	...

080035ac <_free_r>:
 80035ac:	b538      	push	{r3, r4, r5, lr}
 80035ae:	4605      	mov	r5, r0
 80035b0:	2900      	cmp	r1, #0
 80035b2:	d043      	beq.n	800363c <_free_r+0x90>
 80035b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035b8:	1f0c      	subs	r4, r1, #4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	bfb8      	it	lt
 80035be:	18e4      	addlt	r4, r4, r3
 80035c0:	f000 f8d0 	bl	8003764 <__malloc_lock>
 80035c4:	4a1e      	ldr	r2, [pc, #120]	; (8003640 <_free_r+0x94>)
 80035c6:	6813      	ldr	r3, [r2, #0]
 80035c8:	4610      	mov	r0, r2
 80035ca:	b933      	cbnz	r3, 80035da <_free_r+0x2e>
 80035cc:	6063      	str	r3, [r4, #4]
 80035ce:	6014      	str	r4, [r2, #0]
 80035d0:	4628      	mov	r0, r5
 80035d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035d6:	f000 b8c6 	b.w	8003766 <__malloc_unlock>
 80035da:	42a3      	cmp	r3, r4
 80035dc:	d90b      	bls.n	80035f6 <_free_r+0x4a>
 80035de:	6821      	ldr	r1, [r4, #0]
 80035e0:	1862      	adds	r2, r4, r1
 80035e2:	4293      	cmp	r3, r2
 80035e4:	bf01      	itttt	eq
 80035e6:	681a      	ldreq	r2, [r3, #0]
 80035e8:	685b      	ldreq	r3, [r3, #4]
 80035ea:	1852      	addeq	r2, r2, r1
 80035ec:	6022      	streq	r2, [r4, #0]
 80035ee:	6063      	str	r3, [r4, #4]
 80035f0:	6004      	str	r4, [r0, #0]
 80035f2:	e7ed      	b.n	80035d0 <_free_r+0x24>
 80035f4:	4613      	mov	r3, r2
 80035f6:	685a      	ldr	r2, [r3, #4]
 80035f8:	b10a      	cbz	r2, 80035fe <_free_r+0x52>
 80035fa:	42a2      	cmp	r2, r4
 80035fc:	d9fa      	bls.n	80035f4 <_free_r+0x48>
 80035fe:	6819      	ldr	r1, [r3, #0]
 8003600:	1858      	adds	r0, r3, r1
 8003602:	42a0      	cmp	r0, r4
 8003604:	d10b      	bne.n	800361e <_free_r+0x72>
 8003606:	6820      	ldr	r0, [r4, #0]
 8003608:	4401      	add	r1, r0
 800360a:	1858      	adds	r0, r3, r1
 800360c:	4282      	cmp	r2, r0
 800360e:	6019      	str	r1, [r3, #0]
 8003610:	d1de      	bne.n	80035d0 <_free_r+0x24>
 8003612:	6810      	ldr	r0, [r2, #0]
 8003614:	6852      	ldr	r2, [r2, #4]
 8003616:	4401      	add	r1, r0
 8003618:	6019      	str	r1, [r3, #0]
 800361a:	605a      	str	r2, [r3, #4]
 800361c:	e7d8      	b.n	80035d0 <_free_r+0x24>
 800361e:	d902      	bls.n	8003626 <_free_r+0x7a>
 8003620:	230c      	movs	r3, #12
 8003622:	602b      	str	r3, [r5, #0]
 8003624:	e7d4      	b.n	80035d0 <_free_r+0x24>
 8003626:	6820      	ldr	r0, [r4, #0]
 8003628:	1821      	adds	r1, r4, r0
 800362a:	428a      	cmp	r2, r1
 800362c:	bf01      	itttt	eq
 800362e:	6811      	ldreq	r1, [r2, #0]
 8003630:	6852      	ldreq	r2, [r2, #4]
 8003632:	1809      	addeq	r1, r1, r0
 8003634:	6021      	streq	r1, [r4, #0]
 8003636:	6062      	str	r2, [r4, #4]
 8003638:	605c      	str	r4, [r3, #4]
 800363a:	e7c9      	b.n	80035d0 <_free_r+0x24>
 800363c:	bd38      	pop	{r3, r4, r5, pc}
 800363e:	bf00      	nop
 8003640:	20000090 	.word	0x20000090

08003644 <_malloc_r>:
 8003644:	b570      	push	{r4, r5, r6, lr}
 8003646:	1ccd      	adds	r5, r1, #3
 8003648:	f025 0503 	bic.w	r5, r5, #3
 800364c:	3508      	adds	r5, #8
 800364e:	2d0c      	cmp	r5, #12
 8003650:	bf38      	it	cc
 8003652:	250c      	movcc	r5, #12
 8003654:	2d00      	cmp	r5, #0
 8003656:	4606      	mov	r6, r0
 8003658:	db01      	blt.n	800365e <_malloc_r+0x1a>
 800365a:	42a9      	cmp	r1, r5
 800365c:	d903      	bls.n	8003666 <_malloc_r+0x22>
 800365e:	230c      	movs	r3, #12
 8003660:	6033      	str	r3, [r6, #0]
 8003662:	2000      	movs	r0, #0
 8003664:	bd70      	pop	{r4, r5, r6, pc}
 8003666:	f000 f87d 	bl	8003764 <__malloc_lock>
 800366a:	4a21      	ldr	r2, [pc, #132]	; (80036f0 <_malloc_r+0xac>)
 800366c:	6814      	ldr	r4, [r2, #0]
 800366e:	4621      	mov	r1, r4
 8003670:	b991      	cbnz	r1, 8003698 <_malloc_r+0x54>
 8003672:	4c20      	ldr	r4, [pc, #128]	; (80036f4 <_malloc_r+0xb0>)
 8003674:	6823      	ldr	r3, [r4, #0]
 8003676:	b91b      	cbnz	r3, 8003680 <_malloc_r+0x3c>
 8003678:	4630      	mov	r0, r6
 800367a:	f000 f863 	bl	8003744 <_sbrk_r>
 800367e:	6020      	str	r0, [r4, #0]
 8003680:	4629      	mov	r1, r5
 8003682:	4630      	mov	r0, r6
 8003684:	f000 f85e 	bl	8003744 <_sbrk_r>
 8003688:	1c43      	adds	r3, r0, #1
 800368a:	d124      	bne.n	80036d6 <_malloc_r+0x92>
 800368c:	230c      	movs	r3, #12
 800368e:	4630      	mov	r0, r6
 8003690:	6033      	str	r3, [r6, #0]
 8003692:	f000 f868 	bl	8003766 <__malloc_unlock>
 8003696:	e7e4      	b.n	8003662 <_malloc_r+0x1e>
 8003698:	680b      	ldr	r3, [r1, #0]
 800369a:	1b5b      	subs	r3, r3, r5
 800369c:	d418      	bmi.n	80036d0 <_malloc_r+0x8c>
 800369e:	2b0b      	cmp	r3, #11
 80036a0:	d90f      	bls.n	80036c2 <_malloc_r+0x7e>
 80036a2:	600b      	str	r3, [r1, #0]
 80036a4:	18cc      	adds	r4, r1, r3
 80036a6:	50cd      	str	r5, [r1, r3]
 80036a8:	4630      	mov	r0, r6
 80036aa:	f000 f85c 	bl	8003766 <__malloc_unlock>
 80036ae:	f104 000b 	add.w	r0, r4, #11
 80036b2:	1d23      	adds	r3, r4, #4
 80036b4:	f020 0007 	bic.w	r0, r0, #7
 80036b8:	1ac3      	subs	r3, r0, r3
 80036ba:	d0d3      	beq.n	8003664 <_malloc_r+0x20>
 80036bc:	425a      	negs	r2, r3
 80036be:	50e2      	str	r2, [r4, r3]
 80036c0:	e7d0      	b.n	8003664 <_malloc_r+0x20>
 80036c2:	684b      	ldr	r3, [r1, #4]
 80036c4:	428c      	cmp	r4, r1
 80036c6:	bf16      	itet	ne
 80036c8:	6063      	strne	r3, [r4, #4]
 80036ca:	6013      	streq	r3, [r2, #0]
 80036cc:	460c      	movne	r4, r1
 80036ce:	e7eb      	b.n	80036a8 <_malloc_r+0x64>
 80036d0:	460c      	mov	r4, r1
 80036d2:	6849      	ldr	r1, [r1, #4]
 80036d4:	e7cc      	b.n	8003670 <_malloc_r+0x2c>
 80036d6:	1cc4      	adds	r4, r0, #3
 80036d8:	f024 0403 	bic.w	r4, r4, #3
 80036dc:	42a0      	cmp	r0, r4
 80036de:	d005      	beq.n	80036ec <_malloc_r+0xa8>
 80036e0:	1a21      	subs	r1, r4, r0
 80036e2:	4630      	mov	r0, r6
 80036e4:	f000 f82e 	bl	8003744 <_sbrk_r>
 80036e8:	3001      	adds	r0, #1
 80036ea:	d0cf      	beq.n	800368c <_malloc_r+0x48>
 80036ec:	6025      	str	r5, [r4, #0]
 80036ee:	e7db      	b.n	80036a8 <_malloc_r+0x64>
 80036f0:	20000090 	.word	0x20000090
 80036f4:	20000094 	.word	0x20000094

080036f8 <_realloc_r>:
 80036f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036fa:	4607      	mov	r7, r0
 80036fc:	4614      	mov	r4, r2
 80036fe:	460e      	mov	r6, r1
 8003700:	b921      	cbnz	r1, 800370c <_realloc_r+0x14>
 8003702:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003706:	4611      	mov	r1, r2
 8003708:	f7ff bf9c 	b.w	8003644 <_malloc_r>
 800370c:	b922      	cbnz	r2, 8003718 <_realloc_r+0x20>
 800370e:	f7ff ff4d 	bl	80035ac <_free_r>
 8003712:	4625      	mov	r5, r4
 8003714:	4628      	mov	r0, r5
 8003716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003718:	f000 f826 	bl	8003768 <_malloc_usable_size_r>
 800371c:	42a0      	cmp	r0, r4
 800371e:	d20f      	bcs.n	8003740 <_realloc_r+0x48>
 8003720:	4621      	mov	r1, r4
 8003722:	4638      	mov	r0, r7
 8003724:	f7ff ff8e 	bl	8003644 <_malloc_r>
 8003728:	4605      	mov	r5, r0
 800372a:	2800      	cmp	r0, #0
 800372c:	d0f2      	beq.n	8003714 <_realloc_r+0x1c>
 800372e:	4631      	mov	r1, r6
 8003730:	4622      	mov	r2, r4
 8003732:	f7ff fbeb 	bl	8002f0c <memcpy>
 8003736:	4631      	mov	r1, r6
 8003738:	4638      	mov	r0, r7
 800373a:	f7ff ff37 	bl	80035ac <_free_r>
 800373e:	e7e9      	b.n	8003714 <_realloc_r+0x1c>
 8003740:	4635      	mov	r5, r6
 8003742:	e7e7      	b.n	8003714 <_realloc_r+0x1c>

08003744 <_sbrk_r>:
 8003744:	b538      	push	{r3, r4, r5, lr}
 8003746:	2300      	movs	r3, #0
 8003748:	4c05      	ldr	r4, [pc, #20]	; (8003760 <_sbrk_r+0x1c>)
 800374a:	4605      	mov	r5, r0
 800374c:	4608      	mov	r0, r1
 800374e:	6023      	str	r3, [r4, #0]
 8003750:	f7fd fa58 	bl	8000c04 <_sbrk>
 8003754:	1c43      	adds	r3, r0, #1
 8003756:	d102      	bne.n	800375e <_sbrk_r+0x1a>
 8003758:	6823      	ldr	r3, [r4, #0]
 800375a:	b103      	cbz	r3, 800375e <_sbrk_r+0x1a>
 800375c:	602b      	str	r3, [r5, #0]
 800375e:	bd38      	pop	{r3, r4, r5, pc}
 8003760:	200001a4 	.word	0x200001a4

08003764 <__malloc_lock>:
 8003764:	4770      	bx	lr

08003766 <__malloc_unlock>:
 8003766:	4770      	bx	lr

08003768 <_malloc_usable_size_r>:
 8003768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800376c:	1f18      	subs	r0, r3, #4
 800376e:	2b00      	cmp	r3, #0
 8003770:	bfbc      	itt	lt
 8003772:	580b      	ldrlt	r3, [r1, r0]
 8003774:	18c0      	addlt	r0, r0, r3
 8003776:	4770      	bx	lr

08003778 <_init>:
 8003778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800377a:	bf00      	nop
 800377c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800377e:	bc08      	pop	{r3}
 8003780:	469e      	mov	lr, r3
 8003782:	4770      	bx	lr

08003784 <_fini>:
 8003784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003786:	bf00      	nop
 8003788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800378a:	bc08      	pop	{r3}
 800378c:	469e      	mov	lr, r3
 800378e:	4770      	bx	lr
