{"sha": "5202c5fea43373ecc71110db9b660358168a6ae4", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NTIwMmM1ZmVhNDMzNzNlY2M3MTExMGRiOWI2NjAzNTgxNjhhNmFlNA==", "commit": {"author": {"name": "Eric Botcazou", "email": "ebotcazou@libertysurf.fr", "date": "2004-02-01T15:19:12Z"}, "committer": {"name": "Eric Botcazou", "email": "ebotcazou@gcc.gnu.org", "date": "2004-02-01T15:19:12Z"}, "message": "sol2-bi.h: Handle TARGET_CPU_ultrasparc3.\n\n\t* config/sparc/sol2-bi.h: Handle TARGET_CPU_ultrasparc3.\n\t(CPP_CPU_SPEC): Handle -mcpu=ultrasparc3.\n\t(ASM_CPU_SPEC): Likewise\n\t* config/sparc/sol2.h: Handle TARGET_CPU_ultrasparc3.\n\t(ASM_CPU_SPEC): Remove -mcpu=v8plus.  Handle -mcpu=ultrasparc3.\n\nFrom-SVN: r77074", "tree": {"sha": "e52b99655362926acd7cd1d41dcde88cbb5e5ca0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/e52b99655362926acd7cd1d41dcde88cbb5e5ca0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/5202c5fea43373ecc71110db9b660358168a6ae4", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5202c5fea43373ecc71110db9b660358168a6ae4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5202c5fea43373ecc71110db9b660358168a6ae4", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5202c5fea43373ecc71110db9b660358168a6ae4/comments", "author": {"login": "ebotcazou", "id": 48091907, "node_id": "MDQ6VXNlcjQ4MDkxOTA3", "avatar_url": "https://avatars.githubusercontent.com/u/48091907?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ebotcazou", "html_url": "https://github.com/ebotcazou", "followers_url": "https://api.github.com/users/ebotcazou/followers", "following_url": "https://api.github.com/users/ebotcazou/following{/other_user}", "gists_url": "https://api.github.com/users/ebotcazou/gists{/gist_id}", "starred_url": "https://api.github.com/users/ebotcazou/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ebotcazou/subscriptions", "organizations_url": "https://api.github.com/users/ebotcazou/orgs", "repos_url": "https://api.github.com/users/ebotcazou/repos", "events_url": "https://api.github.com/users/ebotcazou/events{/privacy}", "received_events_url": "https://api.github.com/users/ebotcazou/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "38394947aadf94f0c4612719f059632bd0003560", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/38394947aadf94f0c4612719f059632bd0003560", "html_url": "https://github.com/Rust-GCC/gccrs/commit/38394947aadf94f0c4612719f059632bd0003560"}], "stats": {"total": 32, "additions": 28, "deletions": 4}, "files": [{"sha": "63063ce999a67cc71083f462d77ec21e0952152d", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5202c5fea43373ecc71110db9b660358168a6ae4/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5202c5fea43373ecc71110db9b660358168a6ae4/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=5202c5fea43373ecc71110db9b660358168a6ae4", "patch": "@@ -1,3 +1,11 @@\n+2004-02-01  Eric Botcazou  <ebotcazou@libertysurf.fr>\n+\n+\t* config/sparc/sol2-bi.h: Handle TARGET_CPU_ultrasparc3.\n+\t(CPP_CPU_SPEC): Handle -mcpu=ultrasparc3.\n+\t(ASM_CPU_SPEC): Likewise\n+\t* config/sparc/sol2.h: Handle TARGET_CPU_ultrasparc3.\n+\t(ASM_CPU_SPEC): Remove -mcpu=v8plus.  Handle -mcpu=ultrasparc3.\n+\n 2004-02-01  Roger Sayle  <roger@eyesopen.com>\n \n \t* builtins.c (expand_builtin_pow): If flag_unsafe_math_optimizations"}, {"sha": "43180c971bd6f09ec74c1e61c80f61e3a7a19597", "filename": "gcc/config/sparc/sol2-bi.h", "status": "modified", "additions": 14, "deletions": 3, "changes": 17, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5202c5fea43373ecc71110db9b660358168a6ae4/gcc%2Fconfig%2Fsparc%2Fsol2-bi.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5202c5fea43373ecc71110db9b660358168a6ae4/gcc%2Fconfig%2Fsparc%2Fsol2-bi.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsol2-bi.h?ref=5202c5fea43373ecc71110db9b660358168a6ae4", "patch": "@@ -18,6 +18,7 @@\n #undef ASM_CPU32_DEFAULT_SPEC\n #define ASM_CPU32_DEFAULT_SPEC \"-xarch=v8plus\"\n #endif\n+\n #if TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc\n #undef CPP_CPU64_DEFAULT_SPEC\n #define CPP_CPU64_DEFAULT_SPEC \"\"\n@@ -27,6 +28,15 @@\n #define ASM_CPU64_DEFAULT_SPEC AS_SPARC64_FLAG \"a\"\n #endif\n \n+#if TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc3\n+#undef CPP_CPU64_DEFAULT_SPEC\n+#define CPP_CPU64_DEFAULT_SPEC \"\"\n+#undef ASM_CPU32_DEFAULT_SPEC\n+#define ASM_CPU32_DEFAULT_SPEC \"-xarch=v8plusb\"\n+#undef ASM_CPU64_DEFAULT_SPEC\n+#define ASM_CPU64_DEFAULT_SPEC AS_SPARC64_FLAG \"b\"\n+#endif\n+\n #if DEFAULT_ARCH32_P\n #define DEF_ARCH32_SPEC(__str) \"%{!m64:\" __str \"}\"\n #define DEF_ARCH64_SPEC(__str) \"%{m64:\" __str \"}\"\n@@ -45,15 +55,16 @@\n %{mcpu=sparclite|mcpu-f930|mcpu=f934:-D__sparclite__} \\\n %{mcpu=v8:\" DEF_ARCH32_SPEC(\"-D__sparcv8\") \"} \\\n %{mcpu=supersparc:-D__supersparc__ \" DEF_ARCH32_SPEC(\"-D__sparcv8\") \"} \\\n-%{mcpu=v9|mcpu=ultrasparc:\" DEF_ARCH32_SPEC(\"-D__sparcv8\") \"} \\\n+%{mcpu=v9|mcpu=ultrasparc|mcpu=ultrasparc3:\" DEF_ARCH32_SPEC(\"-D__sparcv8\") \"} \\\n %{!mcpu*:%{!mcypress:%{!msparclite:%{!mf930:%{!mf934:%{!mv8:%{!msupersparc:%(cpp_cpu_default)}}}}}}} \\\n \"\n \n #undef ASM_CPU_SPEC\n #define ASM_CPU_SPEC \"\\\n-%{mcpu=ultrasparc:\" DEF_ARCH32_SPEC(\"-xarch=v8plusa\") DEF_ARCH64_SPEC(AS_SPARC64_FLAG \"a\") \"} \\\n %{mcpu=v9:\" DEF_ARCH32_SPEC(\"-xarch=v8plus\") DEF_ARCH64_SPEC(AS_SPARC64_FLAG) \"} \\\n-%{!mcpu=ultrasparc:%{!mcpu=v9:%{mcpu*:\" DEF_ARCH32_SPEC(\"-xarch=v8\") DEF_ARCH64_SPEC(AS_SPARC64_FLAG) \"}}} \\\n+%{mcpu=ultrasparc:\" DEF_ARCH32_SPEC(\"-xarch=v8plusa\") DEF_ARCH64_SPEC(AS_SPARC64_FLAG \"a\") \"} \\\n+%{mcpu=ultrasparc3:\" DEF_ARCH32_SPEC(\"-xarch=v8plusb\") DEF_ARCH64_SPEC(AS_SPARC64_FLAG \"b\") \"} \\\n+%{!mcpu=ultrasparc3:%{!mcpu=ultrasparc:%{!mcpu=v9:%{mcpu*:\" DEF_ARCH32_SPEC(\"-xarch=v8\") DEF_ARCH64_SPEC(AS_SPARC64_FLAG) \"}}}} \\\n %{!mcpu*:%(asm_cpu_default)} \\\n \"\n "}, {"sha": "113894199008152b3b170b081177226635795ec0", "filename": "gcc/config/sparc/sol2.h", "status": "modified", "additions": 6, "deletions": 1, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/5202c5fea43373ecc71110db9b660358168a6ae4/gcc%2Fconfig%2Fsparc%2Fsol2.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/5202c5fea43373ecc71110db9b660358168a6ae4/gcc%2Fconfig%2Fsparc%2Fsol2.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fsparc%2Fsol2.h?ref=5202c5fea43373ecc71110db9b660358168a6ae4", "patch": "@@ -36,11 +36,16 @@ Boston, MA 02111-1307, USA.  */\n #define ASM_CPU_DEFAULT_SPEC \"-xarch=v8plusa\"\n #endif\n \n+#if TARGET_CPU_DEFAULT == TARGET_CPU_ultrasparc3\n+#undef ASM_CPU_DEFAULT_SPEC\n+#define ASM_CPU_DEFAULT_SPEC \"-xarch=v8plusb\"\n+#endif\n+\n #undef ASM_CPU_SPEC\n #define ASM_CPU_SPEC \"\\\n-%{mcpu=v8plus:-xarch=v8plus} \\\n %{mcpu=v9:-xarch=v8plus} \\\n %{mcpu=ultrasparc:-xarch=v8plusa} \\\n+%{mcpu=ultrasparc3:-xarch=v8plusb} \\\n %{!mcpu*:%(asm_cpu_default)} \\\n \"\n "}]}