<root><simulation><result_generated_time />2023-05-17 18:40:57<layer><layer_spec />{'B': 1, 'K': 16, 'C': 256, 'OY': 3, 'OX': 3, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />331776<total_data_size_element />{'W': 36864, 'I': 20736, 'O': 144}<total_data_reuse />{'W': 9, 'I': 16.0, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [512, 1, 1], 'I': [16, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 16)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 16)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 16)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('OY', 3), ('OX', 3)], [('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], []]<I />[[('C', 2)], [('OY', 3), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], []]<O />[[('C', 2)], [('OY', 3), ('OX', 3), ('FX', 3), ('FY', 3), ('C', 2), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 9, 1, 1], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [16.0, 2, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 589824, 589824], 'I': [16, 165888, 165888], 'O': [8, 2304, 2304], 'O_partial': [8, 2304, 0], 'O_final': [0, 0, 2304]}<actual_mem_utilization_individual />{'W': [0.03, 0.02, 0.0], 'I': [0.03, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.02, 0.0], 'I': [0.03, 0.02, 0.0], 'O': [0.02, 0.02, 0.0]}<effective_mem_size_bit />{'W': [16, 196608, 589824], 'I': [8, 82944, 165888], 'O': [8, 2304, 2304], 'O_partial': [8, 2304, 0], 'O_final': [0, 0, 2304]}<total_unit_count />{'W': [512, 512, 1, 1], 'I': [512, 16, 1, 1], 'O': [512, 32, 1, 1]}<unique_unit_count />{'W': [512, 512, 1, 1], 'I': [16, 16, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [32.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[331776, 36864], [36864, 36864], [36864, 0]]<I />[[20736, 20736], [20736, 20736], [20736, 0]]<O />[[(20592, 20736), (10368, 10224)], [(10224, 10368), (144, 0)], [(0, 144), (0, 0)]]<O_partial />[[(20592, 20736), (10368, 10224)], [(10224, 10368), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (144, 0)], [(0, 144), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[41472, 4608], [576, 576], [144, 0]]<I />[[2592, 2592], [324, 324], [81, 0]]<O />[[(2574, 2592), (1296, 1278)], [(160, 162), (2, 0)], [(0, 1), (0, 0)]]<O_partial />[([2574, 2592], [1296, 1278]), ([160, 162], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [2, 0]), ([0, 1], [0, 0])]</mem_access_count_word><mac_count><active />331776<idle />331776</mac_count></basic_info><energy><total_energy />742382.2<mem_energy_breakdown><W />[15.6, 114.2, 191.8]<I />[1.8, 64.2, 107.9]<O />[2.7, 32.1, 0.7]</mem_energy_breakdown><MAC_energy><active_MAC />725262.3<idle_MAC />16588.8<total />741851.1000000001</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2337<utilization_without_data_loading />0.5<utilization_spatial />0.5<utilization_temporal_with_data_loading />0.4674<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />2773<latency_cycle_without_data_loading />1296<ideal_computing_cycle />1296<data_loading><load_cycle_total />1477<load_cycle_individual />{'W': [16, 1152, 0], 'I': [1, 324, 0]}<load_cycle_combined />{'W': 1152, 'I': 324}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1295], [-1278, -142], [-1296, -1296]], 'I': [[-1295], [-1294, -1294], [-1296, -1296]], 'O': [[-1296], [-1296, -1296], [-1292, -1295]]}<mem_stall_cycle_shared />{'W': [[-1295], [-1278, 0], [0, 0]], 'I': [[-1295], [-1294, 0], [0, 0]], 'O': [[-1296], [-1296, -1296], [-1292, -1295]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 589824, 589824], 'I': [16, 165888, 165888], 'O': [8, 2304, 2304], 'O_partial': [8, 2304, 0], 'O_final': [0, 0, 2304]}<data_size_each_level_total />{'W': [8192, 589824, 589824], 'I': [256, 165888, 165888], 'O': [256, 2304, 2304]}<loop_cycles_each_level />{'W': [18, 1296, 1296], 'I': [2, 1296, 1296], 'O': [2, 1296, 1296]}<top_ir_loop_size />{'W': [9, 1, 1], 'I': [1, 1, 1], 'O': [2, 72, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.9], [455.1, 455.1], [455.1, 455.1]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 4.0], [128.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4096.0, 455.1], [455.1, 455.1]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [256.0, 128.0], [128.0, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.9], [455.1, 455.1], [455.1, 0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'O': [[8.0, 4.0], [128.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.9], [712.9, 711.1], [583.1, 1.8]], 'I': [[8.0, 8.0], [712.9, 711.1], [583.1, 1.8]], 'O': [[8.0, 4.0], [712.9, 711.1], [583.1, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1296], [18, 18, 72], [1296, 1296, 1]], 'I': [[1, 1, 1296], [2, 2, 648], [1296, 1296, 1]], 'O': [[1, 1, 1296], [2, 2, 648], [1296, 1296, 1]]}<trans_time_real />{'W': [[0, 1, 1296], [[0, 18, 72], [16, 18, 72]], [[1152, 1296, 1], [288, 1296, 1]]], 'I': [[0, 1, 1296], [[0, 2, 648], [0, 2, 648]], [[324, 1296, 1], [81, 1296, 1]]], 'O': [[0, 1, 1296], [[0, 2, 648], [0, 2, 648]], [[4, 1296, 1], [1, 1296, 1]]]}<single_stall_cycle />{'W': [[-1], [-18, -2], [-144, -1008]], 'I': [[-1], [-2, -2], [-972, -1215]], 'O': [[-1], [-2, -2], [-1292, -1295]]}<single_stall_count />{'W': [1295, 71, 0], 'I': [1295, 647, 0], 'O': [1296, 648, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [4, 0]}, 1: {'W': [1136, 0], 'I': [0, 0], 'O': [0, 4]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1296, -1296], [-1292, -1296]], 1: [[-160, -1296], [-1296, -1292]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />0</simulation></root>