Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: juego.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "juego.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "juego"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : juego
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Manuel/Practica1Nuevo/font_caracteres.vhd" in Library work.
Compiling vhdl file "C:/Users/Manuel/Practica1Nuevo/vga_ctrl.vhd" in Library work.
Architecture behavioral of Entity vga_ctrl is up to date.
Compiling vhdl file "C:/Users/Manuel/Practica1Nuevo/vga_texto.vhd" in Library work.
Architecture behavioral of Entity vga_texto is up to date.
Compiling vhdl file "C:/Users/Manuel/Practica1Nuevo/pantalla_vga.vhd" in Library work.
Architecture behavioral of Entity pantalla_vga is up to date.
Compiling vhdl file "C:/Users/Manuel/Practica1Nuevo/num_aleatorio.vhd" in Library work.
Architecture behavioral of Entity num_aleatorio is up to date.
Compiling vhdl file "C:/Users/Manuel/Practica1Nuevo/juego.vhd" in Library work.
Entity <juego> compiled.
Entity <juego> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <juego> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pantalla_vga> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <num_aleatorio> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_ctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga_texto> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <juego> in library <work> (Architecture <behavioral>).
Entity <juego> analyzed. Unit <juego> generated.

Analyzing Entity <pantalla_vga> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Manuel/Practica1Nuevo/pantalla_vga.vhd" line 77: Unconnected output port 'clk_out' of component 'vga_ctrl'.
WARNING:Xst:753 - "C:/Users/Manuel/Practica1Nuevo/pantalla_vga.vhd" line 77: Unconnected output port 'video_on' of component 'vga_ctrl'.
Entity <pantalla_vga> analyzed. Unit <pantalla_vga> generated.

Analyzing Entity <vga_ctrl> in library <work> (Architecture <behavioral>).
Entity <vga_ctrl> analyzed. Unit <vga_ctrl> generated.

Analyzing Entity <vga_texto> in library <work> (Architecture <behavioral>).
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_00 =  1616161616161616161616161616161616161616161616161616161616161614" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000001516161616161616" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_04 =  0000000000004F444143524F4841004C45000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_06 =  0053454C42414D4152474F52500053414D455453495300000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_0A =  00000000000000415453455543004C45554E414D003A35004F50555247000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_0C =  16161616161616161616161B1616161616161616161616161616161616161619" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000001A16161616161616" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_0E =  0000000000000000000000130000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_10 =  3A524F495245505553000013000000524F4C4156000000000000000201140013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000001300000000585800" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_12 =  3A524F495245464E4900001300004F544C55434F000000000000000500130013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000001300000000585800" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_14 =  3A534F544E45544E490000130000000000000000000000000000071308130013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000001300000000585800" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_16 =  0000000000000000000000130000000000585800000000000000080007130013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_18 =  000000003A4F5441440000130000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000001300000000585800" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_1A =  0000000000000000000000130000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_1C =  16161616161616161616161C1616161616161616161616161616161616161617" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000001816161616161616" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000013" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000001300000000000000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_A =  000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "INIT_B =  000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "SRVAL_A =  000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "SRVAL_B =  000" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <RAMB16_S9_S9_inst> in unit <vga_texto>.
WARNING:Xst:790 - "C:/Users/Manuel/Practica1Nuevo/vga_texto.vhd" line 173: Index value(s) does not match array range, simulation mismatch.
Entity <vga_texto> analyzed. Unit <vga_texto> generated.

Analyzing Entity <num_aleatorio> in library <work> (Architecture <behavioral>).
Entity <num_aleatorio> analyzed. Unit <num_aleatorio> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <num_aleatorio>.
    Related source file is "C:/Users/Manuel/Practica1Nuevo/num_aleatorio.vhd".
    Found finite state machine <FSM_0> for signal <estado1>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | estadoinicial                                  |
    | Power Up State     | estadoinicial                                  |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <estado2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | e0                                             |
    | Power Up State     | e0                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <num_al>.
    Found 4-bit register for signal <digito1>.
    Found 4-bit adder for signal <digito1$addsub0000> created at line 51.
    Found 4-bit register for signal <digito2>.
    Found 4-bit adder for signal <digito2$addsub0000> created at line 66.
    Found 5-bit comparator less for signal <estado1$cmp_lt0000> created at line 42.
    Found 5-bit comparator less for signal <estado1$cmp_lt0001> created at line 59.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <num_aleatorio> synthesized.


Synthesizing Unit <vga_ctrl>.
    Related source file is "C:/Users/Manuel/Practica1Nuevo/vga_ctrl.vhd".
    Found 1-bit register for signal <vs_out>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <clk25>.
    Found 10-bit up counter for signal <hcount>.
    Found 11-bit comparator less for signal <hcount$cmp_lt0000> created at line 90.
    Found 11-bit comparator greatequal for signal <hs_out$cmp_ge0000> created at line 102.
    Found 11-bit comparator lessequal for signal <hs_out$cmp_le0000> created at line 102.
    Found 10-bit up counter for signal <vcount>.
    Found 11-bit comparator less for signal <vcount$cmp_lt0000> created at line 96.
    Found 11-bit comparator less for signal <video_on$cmp_lt0000> created at line 116.
    Found 11-bit comparator less for signal <video_on$cmp_lt0001> created at line 116.
    Found 11-bit comparator greatequal for signal <vs_out$cmp_ge0000> created at line 107.
    Found 11-bit comparator lessequal for signal <vs_out$cmp_le0000> created at line 107.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <vga_ctrl> synthesized.


Synthesizing Unit <vga_texto>.
    Related source file is "C:/Users/Manuel/Practica1Nuevo/vga_texto.vhd".
WARNING:Xst:647 - Input <px<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <py<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <dir_rom<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2048x8-bit ROM for signal <data_out$rom0000> created at line 173.
    Found 1-bit 8-to-1 multiplexer for signal <color>.
    Found 7-bit comparator less for signal <dir_c$cmp_lt0000> created at line 171.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vga_texto> synthesized.


Synthesizing Unit <pantalla_vga>.
    Related source file is "C:/Users/Manuel/Practica1Nuevo/pantalla_vga.vhd".
Unit <pantalla_vga> synthesized.


Synthesizing Unit <juego>.
    Related source file is "C:/Users/Manuel/Practica1Nuevo/juego.vhd".
WARNING:Xst:647 - Input <datos> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <fin_juego> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <juego> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 6
 1-bit register                                        : 3
 4-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 11
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 2
 5-bit comparator less                                 : 2
 7-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <num/estado2/FSM> on signal <estado2[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 e0    | 00
 e1    | 01
 e2    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <num/estado1/FSM> on signal <estado1[1:2]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 estadoinicial   | 00
 estadodigito1   | 01
 estadodigito1a0 | 11
 estadodigito2   | 10
-----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 2048x8-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 11
 11-bit comparator greatequal                          : 2
 11-bit comparator less                                : 4
 11-bit comparator lessequal                           : 2
 5-bit comparator less                                 : 2
 7-bit comparator less                                 : 1
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <juego> ...

Optimizing unit <num_aleatorio> ...

Optimizing unit <vga_ctrl> ...

Optimizing unit <vga_texto> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block juego, actual ratio is 45.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : juego.ngr
Top Level Output File Name         : juego
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 1090
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 9
#      LUT2                        : 52
#      LUT3                        : 202
#      LUT3_D                      : 1
#      LUT4                        : 451
#      LUT4_D                      : 3
#      LUT4_L                      : 1
#      MUXCY                       : 18
#      MUXF5                       : 227
#      MUXF6                       : 74
#      MUXF7                       : 22
#      MUXF8                       : 6
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 43
#      FDC                         : 24
#      FDCE                        : 19
# RAMS                             : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      388  out of    960    40%  
 Number of Slice Flip Flops:             43  out of   1920     2%  
 Number of 4 input LUTs:                721  out of   1920    37%  
 Number of IOs:                          18
 Number of bonded IOBs:                  14  out of     83    16%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 22    |
vga/ctrl/clk251                    | BUFG                   | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 43    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.071ns (Maximum Frequency: 141.423MHz)
   Minimum input arrival time before clock: 4.217ns
   Maximum output required time after clock: 17.949ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.575ns (frequency: 279.720MHz)
  Total number of paths / destination ports: 82 / 37
-------------------------------------------------------------------------
Delay:               3.575ns (Levels of Logic = 2)
  Source:            num/digito1_0 (FF)
  Destination:       num/digito1_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: num/digito1_0 to num/digito1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.591   0.844  num/digito1_0 (num/digito1_0)
     LUT2:I0->O            1   0.704   0.424  num/digito1_mux0000<2>_SW0 (N2)
     LUT4:I3->O            1   0.704   0.000  num/digito1_mux0000<2> (num/digito1_mux0000<2>)
     FDC:D                     0.308          num/digito1_1
    ----------------------------------------
    Total                      3.575ns (2.307ns logic, 1.268ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga/ctrl/clk251'
  Clock period: 7.071ns (frequency: 141.423MHz)
  Total number of paths / destination ports: 1050 / 32
-------------------------------------------------------------------------
Delay:               7.071ns (Levels of Logic = 4)
  Source:            vga/ctrl/vcount_6 (FF)
  Destination:       vga/ctrl/vcount_9 (FF)
  Source Clock:      vga/ctrl/clk251 rising
  Destination Clock: vga/ctrl/clk251 rising

  Data Path: vga/ctrl/vcount_6 to vga/ctrl/vcount_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  vga/ctrl/vcount_6 (vga/ctrl/vcount_6)
     LUT2:I0->O            1   0.704   0.424  vga/ctrl/vcount_and00001_SW0 (N14)
     LUT4_D:I3->LO         1   0.704   0.104  vga/ctrl/vcount_and00001 (N213)
     LUT4:I3->O           11   0.704   0.937  vga/ctrl/vcount_and0000 (vga/ctrl/vcount_and0000)
     LUT4:I3->O           10   0.704   0.882  vga/ctrl/vcount_not000132 (vga/ctrl/vcount_not0001)
     FDCE:CE                   0.555          vga/ctrl/vcount_0
    ----------------------------------------
    Total                      7.071ns (3.962ns logic, 3.109ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              4.217ns (Levels of Logic = 2)
  Source:            inicio_juego (PAD)
  Destination:       vga/pantalla/RAMB16_S9_S9_inst (RAM)
  Destination Clock: clk rising

  Data Path: inicio_juego to vga/pantalla/RAMB16_S9_S9_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  inicio_juego_IBUF (inicio_juego_IBUF)
     LUT2:I0->O            1   0.704   0.420  wr1 (wr)
     RAMB16_S9_S9:WEA          1.253          vga/pantalla/RAMB16_S9_S9_inst
    ----------------------------------------
    Total                      4.217ns (3.175ns logic, 1.042ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'vga/ctrl/clk251'
  Total number of paths / destination ports: 25402 / 10
-------------------------------------------------------------------------
Offset:              17.045ns (Levels of Logic = 12)
  Source:            vga/ctrl/vcount_4 (FF)
  Destination:       blue<2> (PAD)
  Source Clock:      vga/ctrl/clk251 rising

  Data Path: vga/ctrl/vcount_4 to blue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           193   0.591   1.488  vga/ctrl/vcount_4 (vga/ctrl/vcount_4)
     LUT2:I0->O           29   0.704   1.436  vga/pantalla/Mrom_data_out_rom000010021 (vga/pantalla/N34)
     LUT4:I0->O            1   0.704   0.000  vga/pantalla/Mmux_color_273 (vga/pantalla/Mmux_color_273)
     MUXF5:I1->O           1   0.321   0.455  vga/pantalla/Mmux_color_26_f5_0 (vga/pantalla/Mmux_color_26_f51)
     LUT4:I2->O            1   0.704   0.455  vga/pantalla/dir_rom<6>7 (vga/pantalla/dir_rom<6>8)
     LUT3:I2->O            1   0.704   0.000  vga/pantalla/Mmux_color_1912 (vga/pantalla/Mmux_color_198)
     MUXF5:I1->O           1   0.321   0.499  vga/pantalla/Mmux_color_18_f5_5 (vga/pantalla/Mmux_color_18_f56)
     LUT2:I1->O            1   0.704   0.499  vga/pantalla/dir_rom<10>0 (vga/pantalla/dir_rom<10>0)
     LUT4:I1->O            1   0.704   0.499  vga/pantalla/dir_rom<10>68 (vga/pantalla/dir_rom<10>1)
     LUT3:I1->O            1   0.704   0.000  vga/pantalla/Mmux_color_7 (vga/pantalla/Mmux_color_7)
     MUXF5:I0->O           1   0.321   0.499  vga/pantalla/Mmux_color_5_f5 (vga/pantalla/Mmux_color_5_f5)
     LUT3:I1->O            8   0.704   0.757  vga/pantalla/px<3>250 (blue_1_OBUF)
     OBUF:I->O                 3.272          blue_2_OBUF (blue<2>)
    ----------------------------------------
    Total                     17.045ns (10.458ns logic, 6.587ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7768 / 8
-------------------------------------------------------------------------
Offset:              17.949ns (Levels of Logic = 13)
  Source:            vga/pantalla/RAMB16_S9_S9_inst (RAM)
  Destination:       blue<2> (PAD)
  Source Clock:      clk rising

  Data Path: vga/pantalla/RAMB16_S9_S9_inst to blue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOB0  388   2.800   1.454  vga/pantalla/RAMB16_S9_S9_inst (vga/pantalla/dir_rom<4>)
     LUT2:I1->O            1   0.704   0.455  vga/pantalla/Mmux_color_256_SW0 (N170)
     LUT4:I2->O            1   0.704   0.000  vga/pantalla/Mmux_color_256 (vga/pantalla/Mmux_color_256)
     MUXF5:I0->O           2   0.321   0.526  vga/pantalla/Mmux_color_23_f5_4 (vga/pantalla/Mmux_color_23_f55)
     LUT2:I1->O            1   0.704   0.000  vga/pantalla/dir_rom<6>42 (vga/pantalla/dir_rom<6>41)
     MUXF5:I0->O           1   0.321   0.499  vga/pantalla/dir_rom<6>4_f5 (vga/pantalla/dir_rom<6>5)
     LUT3:I1->O            1   0.704   0.000  vga/pantalla/Mmux_color_161 (vga/pantalla/Mmux_color_161)
     MUXF5:I0->O           1   0.321   0.000  vga/pantalla/Mmux_color_14_f5_0 (vga/pantalla/Mmux_color_14_f51)
     MUXF6:I1->O           1   0.521   0.455  vga/pantalla/Mmux_color_13_f6 (vga/pantalla/Mmux_color_13_f6)
     LUT4:I2->O            1   0.704   0.499  vga/pantalla/dir_rom<10>68 (vga/pantalla/dir_rom<10>1)
     LUT3:I1->O            1   0.704   0.000  vga/pantalla/Mmux_color_7 (vga/pantalla/Mmux_color_7)
     MUXF5:I0->O           1   0.321   0.499  vga/pantalla/Mmux_color_5_f5 (vga/pantalla/Mmux_color_5_f5)
     LUT3:I1->O            8   0.704   0.757  vga/pantalla/px<3>250 (blue_1_OBUF)
     OBUF:I->O                 3.272          blue_2_OBUF (blue<2>)
    ----------------------------------------
    Total                     17.949ns (12.805ns logic, 5.144ns route)
                                       (71.3% logic, 28.7% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.14 secs
 
--> 

Total memory usage is 4547036 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    0 (   0 filtered)

