
*** Running vivado
    with args -log simple_design_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source simple_design_tb.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source simple_design_tb.tcl -notrace
Command: synth_design -top simple_design_tb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9441 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1265.559 ; gain = 77.734 ; free physical = 10707 ; free virtual = 14600
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'simple_design_tb' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd:8]
INFO: [Synth 8-3491] module 'simple_design' declared at '/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:4' bound to instance 'uut' of component 'simple_design' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd:37]
INFO: [Synth 8-638] synthesizing module 'simple_design' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[15] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[14] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[13] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[12] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[11] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[10] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[9] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[8] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[7] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[6] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[5] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[4] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[3] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[2] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[1] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element reg_file_reg[0] was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'simple_design' (1#1) [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:19]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd:49]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd:57]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'simple_design_tb' (2#1) [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd:8]
WARNING: [Synth 8-3331] design simple_design has unconnected port rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.168 ; gain = 122.344 ; free physical = 10720 ; free virtual = 14613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.168 ; gain = 122.344 ; free physical = 10719 ; free virtual = 14612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1318.172 ; gain = 130.348 ; free physical = 10718 ; free virtual = 14611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1326.180 ; gain = 138.355 ; free physical = 10718 ; free virtual = 14611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module simple_design 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-115] binding instance 'i_0' in module 'simple_design_tb' to reference 'partition' which has no pins
INFO: [Synth 8-4471] merging register 'uut/first_stage_inOfProcess_var_reg' into 'uut/first_stage_inOfProcess_reg' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:50]
INFO: [Synth 8-4471] merging register 'uut/second_stage_inOfProcess_var_reg' into 'uut/second_stage_inOfProcess_reg' [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element uut/first_stage_inOfProcess_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:46]
WARNING: [Synth 8-6014] Unused sequential element uut/second_stage_inOfProcess_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element uut/Y_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element uut/first_stage_inOfProcess_var_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element uut/second_stage_inOfProcess_var_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element uut/X_reg was removed.  [/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd:49]
WARNING: [Synth 8-3330] design simple_design_tb has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10578 ; free virtual = 14472
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.430 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1406.438 ; gain = 218.605 ; free physical = 10577 ; free virtual = 14471
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 1500.500 ; gain = 312.941 ; free physical = 10539 ; free virtual = 14433
INFO: [Common 17-1381] The checkpoint '/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.runs/synth_1/simple_design_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file simple_design_tb_utilization_synth.rpt -pb simple_design_tb_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1524.512 ; gain = 0.000 ; free physical = 10539 ; free virtual = 14433
INFO: [Common 17-206] Exiting Vivado at Wed Jun 13 09:16:29 2018...
