{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 13:30:12 2023 " "Info: Processing started: Thu Feb 23 13:30:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } } { "c:/users/rilpraa/desktop/quartus/download/bin/Assignment Editor.qase" "" { Assignment "c:/users/rilpraa/desktop/quartus/download/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register reg_group:inst11\|A\[0\] memory lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1 43.4 MHz 23.04 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 43.4 MHz between source register \"reg_group:inst11\|A\[0\]\" and destination memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1\" (period= 23.04 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.261 ns + Longest register memory " "Info: + Longest register to memory delay is 11.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|A\[0\] 1 REG LCFF_X24_Y10_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 2; REG Node = 'reg_group:inst11\|A\[0\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|A[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.589 ns) 1.771 ns reg_group:inst11\|Mux0~1 2 COMB LCCOMB_X25_Y8_N0 1 " "Info: 2: + IC(1.182 ns) + CELL(0.589 ns) = 1.771 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux0~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.350 ns reg_group:inst11\|Mux0~2 3 COMB LCCOMB_X25_Y8_N24 7 " "Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 2.350 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 7; COMB Node = 'reg_group:inst11\|Mux0~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.621 ns) 3.366 ns simple:inst12\|Add0~1 4 COMB LCCOMB_X25_Y8_N4 2 " "Info: 4: + IC(0.395 ns) + CELL(0.621 ns) = 3.366 ns; Loc. = LCCOMB_X25_Y8_N4; Fanout = 2; COMB Node = 'simple:inst12\|Add0~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { reg_group:inst11|Mux0~2 simple:inst12|Add0~1 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.872 ns simple:inst12\|Add0~2 5 COMB LCCOMB_X25_Y8_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.872 ns; Loc. = LCCOMB_X25_Y8_N6; Fanout = 2; COMB Node = 'simple:inst12\|Add0~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add0~1 simple:inst12|Add0~2 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.624 ns) 5.554 ns simple:inst12\|t\[1\]~103 6 COMB LCCOMB_X24_Y8_N4 1 " "Info: 6: + IC(1.058 ns) + CELL(0.624 ns) = 5.554 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 1; COMB Node = 'simple:inst12\|t\[1\]~103'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { simple:inst12|Add0~2 simple:inst12|t[1]~103 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.370 ns) 6.300 ns simple:inst12\|t\[1\]~104 7 COMB LCCOMB_X24_Y8_N30 1 " "Info: 7: + IC(0.376 ns) + CELL(0.370 ns) = 6.300 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 1; COMB Node = 'simple:inst12\|t\[1\]~104'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { simple:inst12|t[1]~103 simple:inst12|t[1]~104 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 6.871 ns simple:inst12\|t\[1\]~106 8 COMB LCCOMB_X24_Y8_N8 3 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 6.871 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 3; COMB Node = 'simple:inst12\|t\[1\]~106'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { simple:inst12|t[1]~104 simple:inst12|t[1]~106 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.624 ns) 7.879 ns shift:inst19\|w\[1\]~44 9 COMB LCCOMB_X24_Y8_N18 1 " "Info: 9: + IC(0.384 ns) + CELL(0.624 ns) = 7.879 ns; Loc. = LCCOMB_X24_Y8_N18; Fanout = 1; COMB Node = 'shift:inst19\|w\[1\]~44'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { simple:inst12|t[1]~106 shift:inst19|w[1]~44 } "NODE_NAME" } } { "shift.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.589 ns) 8.839 ns inst29\[1\]~27 10 COMB LCCOMB_X24_Y8_N28 3 " "Info: 10: + IC(0.371 ns) + CELL(0.589 ns) = 8.839 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 3; COMB Node = 'inst29\[1\]~27'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { shift:inst19|w[1]~44 inst29[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 9.418 ns inst29\[1\]~28 11 COMB LCCOMB_X24_Y8_N12 6 " "Info: 11: + IC(0.373 ns) + CELL(0.206 ns) = 9.418 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 6; COMB Node = 'inst29\[1\]~28'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst29[1]~27 inst29[1]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.128 ns) 11.261 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1 12 MEM M4K_X23_Y9 1 " "Info: 12: + IC(1.715 ns) + CELL(0.128 ns) = 11.261 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { inst29[1]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 41.46 % ) " "Info: Total cell delay = 4.669 ns ( 41.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.592 ns ( 58.54 % ) " "Info: Total interconnect delay = 6.592 ns ( 58.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "11.261 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 simple:inst12|Add0~1 simple:inst12|Add0~2 simple:inst12|t[1]~103 simple:inst12|t[1]~104 simple:inst12|t[1]~106 shift:inst19|w[1]~44 inst29[1]~27 inst29[1]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "11.261 ns" { reg_group:inst11|A[0] {} reg_group:inst11|Mux0~1 {} reg_group:inst11|Mux0~2 {} simple:inst12|Add0~1 {} simple:inst12|Add0~2 {} simple:inst12|t[1]~103 {} simple:inst12|t[1]~104 {} simple:inst12|t[1]~106 {} shift:inst19|w[1]~44 {} inst29[1]~27 {} inst29[1]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 1.182ns 0.373ns 0.395ns 0.000ns 1.058ns 0.376ns 0.365ns 0.384ns 0.371ns 0.373ns 1.715ns } { 0.000ns 0.589ns 0.206ns 0.621ns 0.506ns 0.624ns 0.370ns 0.206ns 0.624ns 0.589ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.091 ns - Smallest " "Info: - Smallest clock skew is 0.091 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.853 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.834 ns) 2.853 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.776 ns) + CELL(0.834 ns) = 2.853 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.79 % ) " "Info: Total cell delay = 1.934 ns ( 67.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.21 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.853 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.762 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.666 ns) 2.762 ns reg_group:inst11\|A\[0\] 3 REG LCFF_X24_Y10_N1 2 " "Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.762 ns; Loc. = LCFF_X24_Y10_N1; Fanout = 2; REG Node = 'reg_group:inst11\|A\[0\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { CLK~clkctrl reg_group:inst11|A[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 63.94 % ) " "Info: Total cell delay = 1.766 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.996 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { CLK CLK~clkctrl reg_group:inst11|A[0] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.762 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|A[0] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.853 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { CLK CLK~clkctrl reg_group:inst11|A[0] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.762 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|A[0] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "11.261 ns" { reg_group:inst11|A[0] reg_group:inst11|Mux0~1 reg_group:inst11|Mux0~2 simple:inst12|Add0~1 simple:inst12|Add0~2 simple:inst12|t[1]~103 simple:inst12|t[1]~104 simple:inst12|t[1]~106 shift:inst19|w[1]~44 inst29[1]~27 inst29[1]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "11.261 ns" { reg_group:inst11|A[0] {} reg_group:inst11|Mux0~1 {} reg_group:inst11|Mux0~2 {} simple:inst12|Add0~1 {} simple:inst12|Add0~2 {} simple:inst12|t[1]~103 {} simple:inst12|t[1]~104 {} simple:inst12|t[1]~106 {} shift:inst19|w[1]~44 {} inst29[1]~27 {} inst29[1]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 1.182ns 0.373ns 0.395ns 0.000ns 1.058ns 0.376ns 0.365ns 0.384ns 0.371ns 0.373ns 1.715ns } { 0.000ns 0.589ns 0.206ns 0.621ns 0.506ns 0.624ns 0.370ns 0.206ns 0.624ns 0.589ns 0.206ns 0.128ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.853 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { CLK CLK~clkctrl reg_group:inst11|A[0] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.762 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|A[0] {} } { 0.000ns 0.000ns 0.143ns 0.853ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1 in\[1\] CLK 9.556 ns memory " "Info: tsu for memory \"lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1\" (data pin = \"in\[1\]\", clock pin = \"CLK\") is 9.556 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.363 ns + Longest pin memory " "Info: + Longest pin to memory delay is 12.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns in\[1\] 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'in\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.681 ns) + CELL(0.647 ns) 8.282 ns inst29\[1\]~26 2 COMB LCCOMB_X22_Y9_N22 1 " "Info: 2: + IC(6.681 ns) + CELL(0.647 ns) = 8.282 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'inst29\[1\]~26'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { in[1] inst29[1]~26 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.206 ns) 9.941 ns inst29\[1\]~27 3 COMB LCCOMB_X24_Y8_N28 3 " "Info: 3: + IC(1.453 ns) + CELL(0.206 ns) = 9.941 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 3; COMB Node = 'inst29\[1\]~27'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { inst29[1]~26 inst29[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 10.520 ns inst29\[1\]~28 4 COMB LCCOMB_X24_Y8_N12 6 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 10.520 ns; Loc. = LCCOMB_X24_Y8_N12; Fanout = 6; COMB Node = 'inst29\[1\]~28'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { inst29[1]~27 inst29[1]~28 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(0.128 ns) 12.363 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1 5 MEM M4K_X23_Y9 1 " "Info: 5: + IC(1.715 ns) + CELL(0.128 ns) = 12.363 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { inst29[1]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.141 ns ( 17.32 % ) " "Info: Total cell delay = 2.141 ns ( 17.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.222 ns ( 82.68 % ) " "Info: Total interconnect delay = 10.222 ns ( 82.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.363 ns" { in[1] inst29[1]~26 inst29[1]~27 inst29[1]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "12.363 ns" { in[1] {} in[1]~combout {} inst29[1]~26 {} inst29[1]~27 {} inst29[1]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 6.681ns 1.453ns 0.373ns 1.715ns } { 0.000ns 0.954ns 0.647ns 0.206ns 0.206ns 0.128ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.853 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.834 ns) 2.853 ns lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1 3 MEM M4K_X23_Y9 1 " "Info: 3: + IC(0.776 ns) + CELL(0.834 ns) = 2.853 ns; Loc. = M4K_X23_Y9; Fanout = 1; MEM Node = 'lpm_ram_io:inst1\|altram:sram\|altsyncram:ram_block\|altsyncram_rha1:auto_generated\|ram_block1a0~porta_datain_reg1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_rha1.tdf" "" { Text "C:/Users/Rilpraa/Desktop/cpu/db/altsyncram_rha1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.79 % ) " "Info: Total cell delay = 1.934 ns ( 67.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.919 ns ( 32.21 % ) " "Info: Total interconnect delay = 0.919 ns ( 32.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.853 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "12.363 ns" { in[1] inst29[1]~26 inst29[1]~27 inst29[1]~28 lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "12.363 ns" { in[1] {} in[1]~combout {} inst29[1]~26 {} inst29[1]~27 {} inst29[1]~28 {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 6.681ns 1.453ns 0.373ns 1.715ns } { 0.000ns 0.954ns 0.647ns 0.206ns 0.206ns 0.128ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.853 ns" { CLK CLK~clkctrl lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.853 ns" { CLK {} CLK~combout {} CLK~clkctrl {} lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_rha1:auto_generated|ram_block1a0~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.143ns 0.776ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK output\[2\] reg_group:inst11\|A\[2\] 19.335 ns register " "Info: tco from clock \"CLK\" to destination pin \"output\[2\]\" through register \"reg_group:inst11\|A\[2\]\" is 19.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.751 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns reg_group:inst11\|A\[2\] 3 REG LCFF_X24_Y8_N9 2 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'reg_group:inst11\|A\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl reg_group:inst11|A[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl reg_group:inst11|A[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|A[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.280 ns + Longest register pin " "Info: + Longest register to pin delay is 16.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_group:inst11\|A\[2\] 1 REG LCFF_X24_Y8_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y8_N9; Fanout = 2; REG Node = 'reg_group:inst11\|A\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { reg_group:inst11|A[2] } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.370 ns) 1.512 ns reg_group:inst11\|Mux11~1 2 COMB LCCOMB_X22_Y8_N28 1 " "Info: 2: + IC(1.142 ns) + CELL(0.370 ns) = 1.512 ns; Loc. = LCCOMB_X22_Y8_N28; Fanout = 1; COMB Node = 'reg_group:inst11\|Mux11~1'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { reg_group:inst11|A[2] reg_group:inst11|Mux11~1 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 2.084 ns reg_group:inst11\|Mux11~2 3 COMB LCCOMB_X22_Y8_N6 7 " "Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 2.084 ns; Loc. = LCCOMB_X22_Y8_N6; Fanout = 7; COMB Node = 'reg_group:inst11\|Mux11~2'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { reg_group:inst11|Mux11~1 reg_group:inst11|Mux11~2 } "NODE_NAME" } } { "reg_group.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/reg_group.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.621 ns) 3.819 ns simple:inst12\|Add0~5 4 COMB LCCOMB_X25_Y8_N8 2 " "Info: 4: + IC(1.114 ns) + CELL(0.621 ns) = 3.819 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 2; COMB Node = 'simple:inst12\|Add0~5'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { reg_group:inst11|Mux11~2 simple:inst12|Add0~5 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.325 ns simple:inst12\|Add0~6 5 COMB LCCOMB_X25_Y8_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.325 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 2; COMB Node = 'simple:inst12\|Add0~6'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { simple:inst12|Add0~5 simple:inst12|Add0~6 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.206 ns) 5.531 ns simple:inst12\|t\[3\]~95 6 COMB LCCOMB_X27_Y8_N30 1 " "Info: 6: + IC(1.000 ns) + CELL(0.206 ns) = 5.531 ns; Loc. = LCCOMB_X27_Y8_N30; Fanout = 1; COMB Node = 'simple:inst12\|t\[3\]~95'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { simple:inst12|Add0~6 simple:inst12|t[3]~95 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 6.102 ns simple:inst12\|t\[3\]~96 7 COMB LCCOMB_X27_Y8_N8 1 " "Info: 7: + IC(0.365 ns) + CELL(0.206 ns) = 6.102 ns; Loc. = LCCOMB_X27_Y8_N8; Fanout = 1; COMB Node = 'simple:inst12\|t\[3\]~96'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { simple:inst12|t[3]~95 simple:inst12|t[3]~96 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.206 ns) 7.376 ns simple:inst12\|t\[3\]~98 8 COMB LCCOMB_X26_Y9_N6 3 " "Info: 8: + IC(1.068 ns) + CELL(0.206 ns) = 7.376 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 3; COMB Node = 'simple:inst12\|t\[3\]~98'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { simple:inst12|t[3]~96 simple:inst12|t[3]~98 } "NODE_NAME" } } { "../simple.v" "" { Text "C:/Users/Rilpraa/Desktop/simple.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.206 ns) 9.054 ns shift:inst19\|w\[2\]~43 9 COMB LCCOMB_X24_Y8_N10 2 " "Info: 9: + IC(1.472 ns) + CELL(0.206 ns) = 9.054 ns; Loc. = LCCOMB_X24_Y8_N10; Fanout = 2; COMB Node = 'shift:inst19\|w\[2\]~43'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.678 ns" { simple:inst12|t[3]~98 shift:inst19|w[2]~43 } "NODE_NAME" } } { "shift.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/shift.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.924 ns) + CELL(0.370 ns) 11.348 ns inst29\[2\]~36 10 COMB LCCOMB_X22_Y9_N6 2 " "Info: 10: + IC(1.924 ns) + CELL(0.370 ns) = 11.348 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; COMB Node = 'inst29\[2\]~36'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.294 ns" { shift:inst19|w[2]~43 inst29[2]~36 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(3.236 ns) 16.280 ns output\[2\] 11 PIN PIN_65 0 " "Info: 11: + IC(1.696 ns) + CELL(3.236 ns) = 16.280 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'output\[2\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "4.932 ns" { inst29[2]~36 output[2] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.133 ns ( 37.67 % ) " "Info: Total cell delay = 6.133 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.147 ns ( 62.33 % ) " "Info: Total interconnect delay = 10.147 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "16.280 ns" { reg_group:inst11|A[2] reg_group:inst11|Mux11~1 reg_group:inst11|Mux11~2 simple:inst12|Add0~5 simple:inst12|Add0~6 simple:inst12|t[3]~95 simple:inst12|t[3]~96 simple:inst12|t[3]~98 shift:inst19|w[2]~43 inst29[2]~36 output[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "16.280 ns" { reg_group:inst11|A[2] {} reg_group:inst11|Mux11~1 {} reg_group:inst11|Mux11~2 {} simple:inst12|Add0~5 {} simple:inst12|Add0~6 {} simple:inst12|t[3]~95 {} simple:inst12|t[3]~96 {} simple:inst12|t[3]~98 {} shift:inst19|w[2]~43 {} inst29[2]~36 {} output[2] {} } { 0.000ns 1.142ns 0.366ns 1.114ns 0.000ns 1.000ns 0.365ns 1.068ns 1.472ns 1.924ns 1.696ns } { 0.000ns 0.370ns 0.206ns 0.621ns 0.506ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { CLK CLK~clkctrl reg_group:inst11|A[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.751 ns" { CLK {} CLK~combout {} CLK~clkctrl {} reg_group:inst11|A[2] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "16.280 ns" { reg_group:inst11|A[2] reg_group:inst11|Mux11~1 reg_group:inst11|Mux11~2 simple:inst12|Add0~5 simple:inst12|Add0~6 simple:inst12|t[3]~95 simple:inst12|t[3]~96 simple:inst12|t[3]~98 shift:inst19|w[2]~43 inst29[2]~36 output[2] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "16.280 ns" { reg_group:inst11|A[2] {} reg_group:inst11|Mux11~1 {} reg_group:inst11|Mux11~2 {} simple:inst12|Add0~5 {} simple:inst12|Add0~6 {} simple:inst12|t[3]~95 {} simple:inst12|t[3]~96 {} simple:inst12|t[3]~98 {} shift:inst19|w[2]~43 {} inst29[2]~36 {} output[2] {} } { 0.000ns 1.142ns 0.366ns 1.114ns 0.000ns 1.000ns 0.365ns 1.068ns 1.472ns 1.924ns 1.696ns } { 0.000ns 0.370ns 0.206ns 0.621ns 0.506ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "in\[1\] output\[1\] 14.934 ns Longest " "Info: Longest tpd from source pin \"in\[1\]\" to destination pin \"output\[1\]\" is 14.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns in\[1\] 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'in\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[1] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.681 ns) + CELL(0.647 ns) 8.282 ns inst29\[1\]~26 2 COMB LCCOMB_X22_Y9_N22 1 " "Info: 2: + IC(6.681 ns) + CELL(0.647 ns) = 8.282 ns; Loc. = LCCOMB_X22_Y9_N22; Fanout = 1; COMB Node = 'inst29\[1\]~26'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "7.328 ns" { in[1] inst29[1]~26 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.206 ns) 9.941 ns inst29\[1\]~27 3 COMB LCCOMB_X24_Y8_N28 3 " "Info: 3: + IC(1.453 ns) + CELL(0.206 ns) = 9.941 ns; Loc. = LCCOMB_X24_Y8_N28; Fanout = 3; COMB Node = 'inst29\[1\]~27'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.659 ns" { inst29[1]~26 inst29[1]~27 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(3.256 ns) 14.934 ns output\[1\] 4 PIN PIN_71 0 " "Info: 4: + IC(1.737 ns) + CELL(3.256 ns) = 14.934 ns; Loc. = PIN_71; Fanout = 0; PIN Node = 'output\[1\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { inst29[1]~27 output[1] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 720 1520 1696 736 "output\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.063 ns ( 33.90 % ) " "Info: Total cell delay = 5.063 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.871 ns ( 66.10 % ) " "Info: Total interconnect delay = 9.871 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "14.934 ns" { in[1] inst29[1]~26 inst29[1]~27 output[1] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "14.934 ns" { in[1] {} in[1]~combout {} inst29[1]~26 {} inst29[1]~27 {} output[1] {} } { 0.000ns 0.000ns 6.681ns 1.453ns 1.737ns } { 0.000ns 0.954ns 0.647ns 0.206ns 3.256ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ir:inst\|ir\[4\] in\[4\] CLK -2.959 ns register " "Info: th for register \"ir:inst\|ir\[4\]\" (data pin = \"in\[4\]\", clock pin = \"CLK\") is -2.959 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.757 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns CLK~clkctrl 2 COMB CLKCTRL_G2 68 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 68; COMB Node = 'CLK~clkctrl'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 104 520 688 120 "CLK" "" } { 320 872 904 332 "clk" "" } { 296 296 336 312 "clk" "" } { 544 496 560 560 "clk" "" } { 608 1088 1120 624 "clk" "" } { 312 1128 1160 328 "clk" "" } { 96 688 744 112 "clk" "" } { 200 1088 1112 216 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 2.757 ns ir:inst\|ir\[4\] 3 REG LCFF_X24_Y9_N15 12 " "Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.757 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 12; REG Node = 'ir:inst\|ir\[4\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { CLK~clkctrl ir:inst|ir[4] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.06 % ) " "Info: Total cell delay = 1.766 ns ( 64.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 35.94 % ) " "Info: Total interconnect delay = 0.991 ns ( 35.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { CLK CLK~clkctrl ir:inst|ir[4] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.757 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.022 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns in\[4\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'in\[4\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "" { in[4] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 72 320 488 88 "in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(0.623 ns) 3.692 ns inst29\[4\]~20 2 COMB LCCOMB_X22_Y9_N24 2 " "Info: 2: + IC(1.979 ns) + CELL(0.623 ns) = 3.692 ns; Loc. = LCCOMB_X22_Y9_N24; Fanout = 2; COMB Node = 'inst29\[4\]~20'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { in[4] inst29[4]~20 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.048 ns) + CELL(0.206 ns) 4.946 ns inst29\[4\]~21 3 COMB LCCOMB_X24_Y9_N30 6 " "Info: 3: + IC(1.048 ns) + CELL(0.206 ns) = 4.946 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 6; COMB Node = 'inst29\[4\]~21'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { inst29[4]~20 inst29[4]~21 } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "C:/Users/Rilpraa/Desktop/cpu/cpu.bdf" { { 232 152 200 264 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.616 ns) + CELL(0.460 ns) 6.022 ns ir:inst\|ir\[4\] 4 REG LCFF_X24_Y9_N15 12 " "Info: 4: + IC(0.616 ns) + CELL(0.460 ns) = 6.022 ns; Loc. = LCFF_X24_Y9_N15; Fanout = 12; REG Node = 'ir:inst\|ir\[4\]'" {  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { inst29[4]~21 ir:inst|ir[4] } "NODE_NAME" } } { "ir.v" "" { Text "C:/Users/Rilpraa/Desktop/cpu/ir.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.379 ns ( 39.51 % ) " "Info: Total cell delay = 2.379 ns ( 39.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.643 ns ( 60.49 % ) " "Info: Total interconnect delay = 3.643 ns ( 60.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { in[4] inst29[4]~20 inst29[4]~21 ir:inst|ir[4] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "6.022 ns" { in[4] {} in[4]~combout {} inst29[4]~20 {} inst29[4]~21 {} ir:inst|ir[4] {} } { 0.000ns 0.000ns 1.979ns 1.048ns 0.616ns } { 0.000ns 1.090ns 0.623ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { CLK CLK~clkctrl ir:inst|ir[4] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "2.757 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ir:inst|ir[4] {} } { 0.000ns 0.000ns 0.143ns 0.848ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rilpraa/desktop/quartus/download/bin/TimingClosureFloorplan.fld" "" "6.022 ns" { in[4] inst29[4]~20 inst29[4]~21 ir:inst|ir[4] } "NODE_NAME" } } { "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rilpraa/desktop/quartus/download/bin/Technology_Viewer.qrui" "6.022 ns" { in[4] {} in[4]~combout {} inst29[4]~20 {} inst29[4]~21 {} ir:inst|ir[4] {} } { 0.000ns 0.000ns 1.979ns 1.048ns 0.616ns } { 0.000ns 1.090ns 0.623ns 0.206ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 13:30:12 2023 " "Info: Processing ended: Thu Feb 23 13:30:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
