# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_PS_ARM_0/sim/design_1_PS_ARM_0.v" \

sv xil_defaultlib  --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_m00s2a_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_m00e_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \

verilog xil_defaultlib  --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \

sv xil_defaultlib  --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00a2s_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00s2a_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_m00e_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_sawn_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_swn_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_sbn_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_3/sim/bd_a878_s00tr_0.sv" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00sic_0.sv" \

verilog xil_defaultlib  --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../dvlsi2021_ask5_prj.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "/opt/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/sim/bd_a878.v" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../dvlsi2021_ask5_prj.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
