/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [9:0] _04_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  reg [13:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire [13:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = _00_ ? celloutsig_0_32z[0] : celloutsig_0_9z[6];
  assign celloutsig_1_7z = ~((celloutsig_1_3z[16] | in_data[107]) & celloutsig_1_3z[4]);
  assign celloutsig_0_6z = ~((_01_ | celloutsig_0_3z[4]) & celloutsig_0_3z[6]);
  assign celloutsig_0_49z = ~((celloutsig_0_32z[4] | celloutsig_0_3z[7]) & (celloutsig_0_27z | celloutsig_0_33z));
  assign celloutsig_1_4z = celloutsig_1_1z ^ celloutsig_1_0z[13];
  assign celloutsig_0_11z = celloutsig_0_8z ^ _02_;
  assign celloutsig_0_12z = celloutsig_0_4z ^ celloutsig_0_9z[7];
  reg [6:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 7'h00;
    else _12_ <= celloutsig_0_3z[6:0];
  assign { _03_[6], _02_, _03_[4:3], _01_, _03_[1:0] } = _12_;
  reg [9:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _13_ <= 10'h000;
    else _13_ <= { celloutsig_0_9z[6:5], celloutsig_0_3z };
  assign { _04_[9:2], _00_, _04_[0] } = _13_;
  assign celloutsig_0_10z = { _03_[6], _02_, _03_[4:3], _01_ } == celloutsig_0_9z[5:1];
  assign celloutsig_0_27z = in_data[29:0] > { celloutsig_0_24z[12:0], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_1_2z = celloutsig_1_0z && { celloutsig_1_0z[13:1], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_2z[6], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_7z } < { _03_[6], _02_, _03_[4:3], _01_, _03_[1], celloutsig_0_6z };
  assign celloutsig_0_0z = ~ in_data[6:4];
  assign celloutsig_0_48z = { celloutsig_0_28z[5:1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_17z } | celloutsig_0_23z;
  assign celloutsig_1_6z = { in_data[131:118], celloutsig_1_2z } | in_data[172:158];
  assign celloutsig_1_19z = celloutsig_1_18z | { celloutsig_1_18z[9:5], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_17z = { _04_[5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_11z } | { in_data[3:1], celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_22z = { in_data[46:44], celloutsig_0_8z } | { celloutsig_0_21z[4], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_0_4z = & { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_25z = & { celloutsig_0_14z, celloutsig_0_2z[7:3] };
  assign celloutsig_0_13z = | { in_data[37:20], celloutsig_0_11z, celloutsig_0_0z, _03_[6], _02_, _03_[4:3], _01_, _03_[1:0], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_31z = | celloutsig_0_22z[3:1];
  assign celloutsig_0_33z = | { celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_25z, celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_1_1z = ^ in_data[145:138];
  assign celloutsig_0_7z = ^ celloutsig_0_2z[7:2];
  assign celloutsig_0_1z = ^ { in_data[35:28], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_20z = ^ celloutsig_0_14z[8:6];
  assign celloutsig_1_3z = { in_data[122:105], celloutsig_1_1z } >>> { in_data[159:155], celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_6z[10:1] >>> celloutsig_1_0z[10:1];
  assign celloutsig_0_15z = celloutsig_0_14z[8:1] >>> { celloutsig_0_14z[7:1], celloutsig_0_7z };
  assign celloutsig_0_2z = in_data[90:83] >>> { in_data[37:31], celloutsig_0_1z };
  assign celloutsig_0_28z = { celloutsig_0_15z[7:1], celloutsig_0_25z } >>> { celloutsig_0_9z[5:1], celloutsig_0_25z, celloutsig_0_20z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[144:131] ~^ in_data[131:118];
  assign celloutsig_1_5z = { in_data[122:121], celloutsig_1_4z } ~^ celloutsig_1_3z[16:14];
  assign celloutsig_0_14z = in_data[27:19] ~^ { celloutsig_0_2z[6:0], celloutsig_0_13z, celloutsig_0_11z };
  assign celloutsig_0_24z = { _04_[2], _00_, celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_22z } ~^ { celloutsig_0_23z[13:7], celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[62:56], celloutsig_0_1z } ~^ in_data[9:2];
  assign celloutsig_0_9z = { celloutsig_0_2z[5:3], _03_[6], _02_, _03_[4:3], _01_, _03_[1:0] } ^ { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_21z = { celloutsig_0_3z[7:4], celloutsig_0_4z, celloutsig_0_8z } ^ { celloutsig_0_14z[3:1], celloutsig_0_0z };
  assign celloutsig_0_32z = { celloutsig_0_15z[6:1], celloutsig_0_31z } ^ celloutsig_0_23z[13:7];
  always_latch
    if (clkin_data[64]) celloutsig_0_23z = 14'h0000;
    else if (!clkin_data[160]) celloutsig_0_23z = { in_data[28:20], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z };
  assign { _03_[5], _03_[2] } = { _02_, _01_ };
  assign _04_[1] = _00_;
  assign { out_data[137:128], out_data[105:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
