wb_dma_ch_pri_enc/wire_pri27_out -0.461553 0.394473 1.842112 -0.395260 0.092914 0.848348 0.982816 1.594878 3.602074 -0.399475 0.257519 1.949759 1.110197 0.364799 0.814723 -0.895578 0.947000 1.571158 -0.263533 -1.125147
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.806996 -1.496676 -0.517601 2.136261 -3.827513 0.970035 0.963370 2.286089 2.510695 -2.733480 -1.072462 0.269494 0.897481 0.212273 3.152076 1.725306 2.650352 1.434860 -0.699886 1.338113
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.082203 2.235459 0.475308 -0.889285 0.608292 0.133044 0.052884 0.347807 1.591023 0.669811 0.586681 0.576366 1.341260 -0.838296 -1.553951 -2.657123 0.419043 -0.504715 -1.167233 -0.586166
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.094115 1.549167 -3.610525 0.330394 -1.527161 0.064771 -1.334879 2.682659 2.421761 -1.161301 1.117481 0.967636 3.875682 -1.781968 0.487604 1.521441 0.482823 -1.173515 -1.523305 1.761761
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.841935 0.365626 -0.993901 0.729599 1.190611 -1.710690 -0.249721 -2.528259 1.253516 2.771699 -0.772590 1.306888 4.151547 0.009375 -0.063995 -2.748070 -1.182161 -0.059865 -0.839500 2.321373
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -1.023205 1.419705 2.175359 0.654448 0.284353 0.497014 1.730990 -1.512360 2.695246 -2.081719 -0.182682 2.899138 1.231008 2.168803 -0.534132 -4.225300 2.166972 3.072260 0.679512 0.481307
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.489197 -0.052949 1.665767 0.391741 -1.473379 0.289446 0.516060 -1.466031 1.686521 -1.639660 -1.183786 1.196424 0.162582 1.850715 2.415004 0.349157 0.413138 3.337579 0.612776 0.421640
wb_dma_ch_rf/assign_1_ch_adr0 2.269916 1.023378 0.577820 -0.288810 0.281272 -0.304065 -3.707685 -4.621787 -1.776035 3.931528 1.156343 1.348233 -2.223467 3.410480 -1.095614 1.162818 -2.929630 1.578653 -1.637545 2.453488
wb_dma_ch_rf/reg_ch_busy 0.153944 1.256993 -3.563152 0.714464 2.215509 -2.200390 -1.815902 -3.093515 0.344717 3.376376 -0.460324 1.044850 5.628386 -0.606960 -0.413565 -3.407517 -1.171721 -0.153290 -2.223557 3.158850
wb_dma_wb_slv/always_5 1.879189 0.491884 2.648799 -0.268336 -2.217805 -0.158364 -1.043874 2.342616 -0.596676 2.111066 1.801784 -2.269838 0.392234 0.014862 2.216926 3.321575 -1.113269 -5.357693 5.690293 0.147159
wb_dma_wb_slv/always_4 2.083119 3.092159 -3.314467 0.575925 -5.429521 0.669637 -3.918781 -2.481177 -0.562043 3.076266 3.487335 0.259652 -2.066154 0.056382 -2.392762 4.850893 5.304996 -4.636907 -0.965384 3.157071
wb_dma_wb_slv/always_3 0.943520 2.765911 2.897861 1.682594 -2.494986 -0.383917 -0.789533 -4.931476 -2.156506 2.732169 -0.398764 -0.474763 1.135520 2.643118 -1.459479 -2.051885 3.371930 1.338205 -4.693404 2.966540
wb_dma_wb_slv/always_1 3.590786 4.778543 -1.601183 0.510497 -2.515103 0.069740 -4.064914 -1.990461 0.232491 4.048848 2.822732 2.202170 -0.226475 -2.786026 -1.950727 -1.564899 3.027397 -2.105732 -2.055082 3.549710
wb_dma_ch_sel/always_44/case_1/cond 2.296308 0.291386 0.665527 0.626380 -2.831348 -0.855619 -2.547741 -6.363713 0.460745 2.752026 0.299260 1.914058 -1.992619 3.991407 0.387585 1.427253 -1.365578 2.143574 1.513002 3.999021
wb_dma_rf/wire_ch0_csr 3.627079 2.271344 -2.417831 0.631640 -0.332111 -1.934460 -1.894238 -2.240216 -0.340476 5.107327 0.001187 1.738879 0.677087 -3.964689 -1.099729 -0.395551 -0.211675 -2.182533 -3.575333 2.458289
wb_dma_de/wire_done 0.193845 1.890815 -0.575606 1.389244 0.618893 1.083181 -0.196307 3.126323 -0.325284 -2.029840 -1.148905 0.521550 2.618064 -2.197795 2.142321 0.169367 0.237900 0.212598 -4.066187 -0.790094
wb_dma_ch_pri_enc/wire_pri11_out -0.494622 0.275137 1.926048 -0.347360 0.125512 0.884297 1.061464 1.612090 3.585595 -0.508182 0.204585 1.967254 1.105375 0.456846 0.894244 -0.834350 0.828958 1.615224 -0.173713 -1.156739
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -0.492376 1.284280 -0.836788 2.746119 3.391902 0.744332 1.353307 2.758465 -2.905701 -4.013022 -1.433426 0.504676 2.781361 -1.947773 0.228908 -3.247059 0.305660 -0.429459 -2.645824 -0.499047
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 -1.202775 -2.436715 0.893223 1.871368 2.187291 0.344419 2.543934 0.580974 -0.547823 -3.070932 -0.782180 1.484797 -0.118070 1.480340 0.169875 -1.670463 0.617492 1.640534 1.945120 -0.129450
wb_dma_de/always_13/stmt_1 0.378290 0.247508 -1.598595 0.490026 -0.555075 -0.054699 -0.949688 1.854496 2.370441 0.856106 -0.239012 1.859379 3.447590 -1.227614 2.487739 2.636540 -0.050590 1.183355 -2.697465 1.163773
wb_dma_de/always_4/if_1 0.705331 2.398232 0.886556 1.139774 3.026195 0.986405 -1.116140 2.811318 -0.426347 -0.561663 0.458608 2.190149 3.298795 -1.058492 2.223563 -0.152462 -0.912088 0.122074 -1.760861 -0.614336
wb_dma_ch_arb/input_req 3.293346 0.249439 2.717243 1.679823 -1.799379 -1.091989 4.931628 -2.709767 1.483318 -0.749762 -3.578042 3.452234 1.495517 0.257577 -1.824435 -1.909818 -0.511339 0.332463 -1.427035 0.877943
wb_dma_ch_pri_enc/wire_pri20_out -0.423704 0.359544 1.912219 -0.361286 0.000337 0.913039 0.999155 1.639636 3.689713 -0.358097 0.288095 2.016424 1.097022 0.443265 0.927370 -0.800281 0.913730 1.591142 -0.176834 -1.114034
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.428078 -0.153760 2.502501 0.982149 0.361918 -0.033060 -0.560806 0.669814 -1.686510 1.238486 -0.034528 0.373551 0.026609 1.155732 2.024806 3.359927 -3.287816 -1.487254 1.444221 0.523464
wb_dma_ch_rf/always_26/if_1/if_1 0.027798 3.332611 -0.346064 -0.439942 -2.044529 -1.290718 -0.553651 -0.298844 1.140851 -0.192575 -0.459695 0.525208 5.241494 -1.682791 1.104064 -0.117786 1.472887 1.316948 -1.212648 2.473830
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.991824 0.833589 -4.575808 -0.823577 0.437302 -0.473328 -0.038383 -2.702543 -0.138845 -1.868784 -0.552082 1.805665 -0.447764 -1.172339 -2.070450 0.096153 1.090981 2.535075 -2.467381 0.679351
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.598288 0.309902 0.596530 0.858168 -0.455745 -0.393696 -1.054662 0.920203 -1.374686 0.287866 0.551436 0.091707 1.923222 1.323141 2.752517 3.788862 -1.369080 -1.127960 2.650815 1.433652
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.631890 -1.751489 1.047209 0.734716 1.034177 0.359891 1.353040 1.232730 0.095541 -1.930493 -1.054911 0.338100 0.157078 0.342967 1.879252 0.474367 -0.746453 1.313937 1.000220 -0.889502
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -0.307298 0.327124 -2.780411 -0.865493 -0.358296 -0.366670 0.040274 0.489197 1.033289 -0.681791 1.126311 0.867766 0.798704 -1.265106 -2.315339 0.596904 0.665231 -0.863306 -0.286664 0.389295
wb_dma_ch_sel/wire_ch_sel 2.653417 0.894561 -0.559983 2.558923 1.412465 -1.031500 -1.389133 -2.642346 -0.618189 4.125721 -0.044170 3.031126 1.951244 0.796206 -0.580114 -3.028625 -1.280248 -0.033999 -1.960692 3.593892
wb_dma_rf/inst_u19 1.824264 0.220849 4.164684 0.418912 0.432796 0.760207 0.496059 2.065876 2.013436 0.792335 0.211868 2.222398 1.134497 1.519811 2.592407 2.251351 -2.285663 0.219429 1.157158 -0.642371
wb_dma_rf/inst_u18 1.815318 0.126464 4.173025 0.397435 0.361152 0.804866 0.390372 2.120154 2.040591 0.926450 0.292576 2.192198 1.025439 1.576219 2.695506 2.391289 -2.284472 0.149732 1.332339 -0.630429
wb_dma_rf/inst_u17 1.878402 0.230945 4.160038 0.439149 0.413139 0.830755 0.397370 2.165097 1.983793 0.863154 0.257149 2.171907 1.106732 1.424024 2.640383 2.291804 -2.241241 0.056781 1.232686 -0.618531
wb_dma_rf/inst_u16 1.942466 0.230385 4.183975 0.504772 0.250632 0.816898 0.362003 2.168107 1.985497 1.006151 0.280477 2.250990 1.068317 1.498811 2.750260 2.472974 -2.273259 0.040398 1.238317 -0.525186
wb_dma_rf/inst_u15 1.855156 0.185591 4.173679 0.441054 0.314985 0.795858 0.401691 2.080368 2.063571 0.944280 0.265697 2.213276 1.052372 1.561864 2.700559 2.423738 -2.234013 0.122130 1.306396 -0.603028
wb_dma_rf/inst_u14 1.928939 0.266753 4.265229 0.425893 0.323210 0.830561 0.404663 2.085067 2.009475 0.987782 0.286953 2.264669 1.027835 1.563651 2.661602 2.431624 -2.309352 0.085653 1.249439 -0.605338
wb_dma_rf/inst_u13 1.928539 0.158531 4.275899 0.494908 0.397979 0.835022 0.435312 2.254867 1.972771 0.845720 0.260233 2.176850 1.048731 1.413064 2.803351 2.376019 -2.269743 0.014721 1.311294 -0.707131
wb_dma_rf/inst_u12 1.801369 0.207042 4.054913 0.426062 0.326307 0.791005 0.411763 2.095835 2.070315 0.848382 0.291117 2.209182 1.105820 1.440819 2.609754 2.283116 -2.110158 0.137431 1.188963 -0.599687
wb_dma_rf/inst_u11 1.783930 0.114881 4.207535 0.371222 0.365482 0.800475 0.461409 2.094538 2.114299 0.892638 0.247766 2.224712 1.068604 1.555658 2.687204 2.346118 -2.296842 0.196644 1.308930 -0.641762
wb_dma_rf/inst_u10 1.797351 0.106280 4.189870 0.418758 0.252793 0.797997 0.448729 2.163233 2.149560 0.872244 0.263703 2.240251 1.093258 1.613646 2.790082 2.491695 -2.286123 0.206465 1.308568 -0.602966
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.379210 2.434986 2.669052 2.293111 5.095435 2.305906 -2.086323 4.088433 -5.743117 0.574161 3.046786 2.654016 -0.840450 -0.891908 -0.366165 0.230878 0.840213 -2.171390 -1.612757 -1.216800
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -2.197443 -3.343499 -0.947393 -1.501933 -2.247497 -1.158644 2.175943 -0.933924 2.230067 0.188194 -1.059673 0.650171 -0.114473 4.581485 -0.269044 7.265695 -0.795479 2.835520 -0.120602 0.842580
wb_dma/input_wb1_ack_i 1.240667 3.880611 0.083619 -1.312880 -1.172317 -1.109344 1.844733 -2.247228 1.960742 -0.745703 -1.347042 2.285766 3.768476 -0.577835 -2.596093 -1.098193 0.688417 0.301167 -4.012219 1.452273
wb_dma/wire_slv0_we 0.634357 2.988816 2.080408 1.898801 -2.306360 -0.555464 -1.528608 -4.790734 -2.953604 3.051096 -0.314878 -1.019794 1.535800 2.749277 -0.850118 -1.727722 3.200439 0.996192 -4.675255 3.204149
wb_dma_ch_rf/reg_ch_sz_inf -1.288685 1.051262 -3.338319 -0.589984 1.571106 -0.499527 -2.140014 -0.571461 -1.085093 0.299343 0.577422 -0.880587 1.560550 -1.232380 -0.326057 -0.955158 0.084437 0.029747 -1.278706 0.480257
wb_dma_ch_rf 0.564026 3.657015 -2.978986 0.851511 -2.014835 -1.516220 -0.778263 -4.313620 -2.257293 1.306090 -0.243719 0.809968 0.966685 0.010520 -2.990004 -0.860372 1.792435 0.527611 -4.402503 3.577737
wb_dma_ch_sel/wire_gnt_p1_d 0.047183 2.195900 0.525039 -0.930362 0.636166 0.158315 0.063392 0.442731 1.644724 0.621105 0.590970 0.596898 1.350985 -0.860627 -1.463668 -2.699176 0.439926 -0.490208 -1.097909 -0.673207
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.075621 2.259787 0.513416 -0.915701 0.607725 0.114703 0.057271 0.414441 1.643500 0.678545 0.599589 0.604807 1.380633 -0.833363 -1.538447 -2.698312 0.448008 -0.509642 -1.105258 -0.635866
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 -0.272683 -0.347468 -1.718475 4.704135 0.049851 1.015694 0.072209 2.641817 -1.953285 -3.833341 -0.610356 1.478260 2.556095 0.050632 2.726306 0.395560 2.191499 0.384875 -1.180963 2.646446
wb_dma_ch_sel/input_ch1_txsz -0.317835 1.690346 -0.480534 -0.937127 -3.325552 0.686153 0.548585 0.980973 3.619690 0.050017 -0.299803 -0.047282 0.392036 -1.166547 -0.983391 -0.990544 2.748150 0.227315 -3.488115 -0.569569
wb_dma/wire_ch3_txsz -0.549746 -1.849210 1.309891 0.475856 -0.660892 0.761871 0.895332 1.191548 2.077394 -0.994766 -0.324697 1.396190 -0.269716 1.282940 2.340311 1.928906 0.522405 2.097858 0.878575 -0.443791
wb_dma_ch_sel/assign_7_pri2 -0.660835 -1.746936 1.034670 0.760775 1.078135 0.368825 1.354368 1.181732 0.071245 -1.978638 -1.056523 0.357636 0.111129 0.350781 1.881708 0.410250 -0.743982 1.325880 0.958965 -0.905692
wb_dma_ch_pri_enc/inst_u30 -0.527427 0.301412 1.831060 -0.431208 0.100749 0.862048 1.052278 1.592809 3.633984 -0.462542 0.199840 1.934076 1.108988 0.381977 0.863718 -0.932599 0.943070 1.643893 -0.190336 -1.181754
wb_dma/assign_3_dma_nd 1.851723 -0.659799 3.319038 2.955435 2.446621 0.951719 1.392850 2.904641 -2.935975 -2.404212 -1.472493 1.479723 0.746443 0.163992 3.470632 2.021724 -2.584111 -0.103709 0.565848 -0.733059
wb_dma_ch_rf/assign_6_pointer -1.826143 -2.471259 -3.954798 -0.315924 2.130008 -0.375803 2.339977 -2.487381 1.694124 -2.381217 -0.737280 5.208669 -0.853169 0.064668 -2.177587 0.915849 2.319646 5.531598 -1.715509 0.307559
wb_dma_ch_rf/wire_ch_adr0_dewe -0.107364 -1.325947 0.191694 -1.432594 -1.158851 -0.631560 -0.613971 -1.060332 1.476172 1.870589 0.485359 -0.860682 -0.704492 1.376047 0.406664 1.802034 -1.414792 -0.103731 2.072068 0.317897
wb_dma_ch_pri_enc/always_2/if_1/cond -0.534385 0.326812 1.878024 -0.390459 0.200568 0.875888 1.054475 1.669295 3.646788 -0.517681 0.221746 1.938500 1.186789 0.322848 0.881928 -1.028060 0.893851 1.613747 -0.197369 -1.255887
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.377835 -2.719051 0.379133 -0.382518 0.445395 0.008687 1.539416 0.064734 2.712477 0.236450 -0.794357 3.199038 -0.043498 0.513415 1.334150 2.831142 0.375418 3.838883 -0.859632 -0.645757
wb_dma_ch_sel/input_ch0_txsz 0.140969 0.519874 -1.864848 3.438861 -1.015947 0.988025 -1.189795 3.201732 -1.272055 -2.832770 -0.861176 0.363620 3.038934 -1.228897 4.297609 2.263443 1.032584 0.194175 -2.377397 1.925281
wb_dma_ch_sel/always_2 1.931656 -0.643251 3.419176 2.993129 2.473364 0.978803 1.329716 2.971403 -2.996244 -2.352554 -1.426336 1.468272 0.789365 0.124763 3.596817 2.129145 -2.637517 -0.184194 0.660579 -0.730227
wb_dma_ch_sel/always_3 0.968251 -1.747337 2.216386 4.105496 -0.202729 1.409834 2.940635 2.609432 -1.751678 -3.998905 -1.891982 1.948405 -0.427703 0.932631 2.196403 1.447329 0.953975 0.647640 -0.563903 0.248609
wb_dma_rf/input_de_txsz_we -0.399536 -0.528060 -1.326021 1.148717 0.814825 0.906848 -1.043770 4.539063 -2.227325 -2.354014 -0.895662 -2.918361 1.493597 -3.578787 4.312862 1.636919 -0.617116 -2.235141 -0.314871 -1.718014
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.545365 -0.279281 1.663811 0.370217 -1.530634 0.289852 0.634005 -1.576926 1.766517 -1.556576 -1.187737 1.269546 -0.047662 1.961239 2.318653 0.423657 0.454670 3.463824 0.613571 0.406170
wb_dma_ch_sel/assign_145_req_p0 0.579065 0.433426 0.336135 0.823611 -0.459962 -0.383809 -1.146994 0.916030 -1.363597 0.280198 0.584105 0.107269 1.994378 1.159834 2.611408 3.718871 -1.148207 -1.075046 2.315211 1.447164
wb_dma_de/always_3/if_1/if_1/cond 0.116578 1.430215 0.179771 0.138594 -1.719031 -0.534501 0.654163 -0.082203 -0.762691 -0.307957 0.318047 -0.754247 0.814998 0.062745 -1.078199 -0.335700 1.319252 -1.994442 1.545530 1.011152
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.542681 -0.061406 1.566814 0.389792 -1.456622 0.304930 0.473218 -1.409857 1.643511 -1.617947 -1.139087 1.119533 0.192787 1.767543 2.387958 0.412804 0.391985 3.312218 0.592327 0.431588
wb_dma_rf/always_1/case_1 2.820954 5.954492 -4.037955 0.225747 1.510931 -1.522427 -4.425822 -6.134039 -1.372551 0.898706 2.355446 3.419794 3.908069 -3.256455 -4.435022 -2.761508 3.008314 -0.973246 -3.118830 5.254716
wb_dma_rf/always_2/if_1/if_1/stmt_1 0.145379 2.115052 -1.543086 -1.030526 -0.680815 -0.611251 -1.920877 -1.817655 1.523644 1.247181 2.045807 1.081128 3.000708 -0.993391 -0.858190 0.438762 1.997212 -0.654464 0.414065 1.463426
wb_dma_ch_sel/assign_99_valid/expr_1 1.024433 1.257846 -0.389314 3.650240 -0.809086 -0.020659 -1.525154 -1.740260 -5.057320 -0.252454 0.780260 0.854340 -0.675261 5.752649 -1.206501 2.510248 -1.052886 -0.945524 -0.099649 4.840726
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.369501 -0.170225 2.418188 0.916827 0.284085 -0.010917 -0.548946 0.610068 -1.667312 1.271392 0.009332 0.340865 -0.016460 1.099213 1.979761 3.318823 -3.177921 -1.449578 1.477898 0.501061
wb_dma_wb_slv/reg_slv_adr 3.614122 4.880668 -1.455821 0.514523 -2.529463 0.146716 -4.240517 -1.922888 0.336494 4.040195 3.031903 2.075321 0.010715 -2.822335 -1.815758 -1.709042 3.152730 -2.245829 -1.882104 3.577216
wb_dma_ch_sel/assign_8_pri2 -0.618998 -1.738991 1.050942 0.705190 1.039251 0.358754 1.364966 1.236443 0.104448 -1.950776 -1.013461 0.332613 0.173524 0.318723 1.908051 0.467989 -0.717942 1.297097 1.015486 -0.882519
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -1.323287 1.123214 -3.506132 -0.696720 1.700043 -0.535771 -2.264369 -0.633395 -1.114534 0.316270 0.617927 -0.913983 1.687466 -1.319927 -0.384454 -1.053655 0.051197 0.026742 -1.352971 0.474739
wb_dma_wb_mast/wire_wb_cyc_o 0.054273 2.203360 0.594023 -0.931738 0.633414 0.167611 0.080403 0.489150 1.700603 0.610217 0.589661 0.597390 1.368655 -0.855042 -1.455055 -2.663636 0.435091 -0.522629 -1.065763 -0.684258
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.727548 1.248897 -1.077920 0.039967 -1.678236 -0.510553 0.261477 -2.777087 -1.161692 -0.484876 -0.656404 -0.544058 -0.160624 0.926653 -1.004202 -0.366253 1.088866 1.416425 -1.993211 1.093958
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.498187 0.450710 1.776390 -0.439813 -0.078340 0.847493 0.985577 1.466442 3.715095 -0.353848 0.264924 2.008828 1.117633 0.431283 0.733978 -0.902185 1.005719 1.614671 -0.338479 -1.061699
wb_dma/wire_paused -0.314415 0.336352 -2.959937 -0.975841 -0.206437 -0.413875 -0.090469 0.616260 1.132313 -0.591726 1.217504 0.946486 0.991468 -1.354380 -2.248318 0.786424 0.607527 -0.925540 -0.279404 0.393613
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.242929 1.310953 -3.360099 0.836257 1.692873 -1.980764 -1.784618 -2.880775 0.152059 3.213829 -0.397938 0.836587 5.197622 -0.480320 -0.257159 -2.948209 -0.903526 -0.311039 -2.119979 3.143413
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.052164 2.236123 0.488198 -0.920302 0.628443 0.102980 0.053364 0.405662 1.629355 0.655760 0.604990 0.579286 1.338411 -0.829195 -1.495443 -2.686277 0.444851 -0.505749 -1.086325 -0.646141
wb_dma/wire_ch1_adr1 -0.616877 -0.813809 -0.029375 1.226520 1.165741 0.020835 1.313692 -0.561435 -0.667741 -1.256958 0.285030 1.160588 -0.351633 1.223956 -1.695632 -2.170127 1.386578 0.310998 1.084077 0.753464
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.997668 -0.974458 -3.631944 1.420557 -0.487103 -0.809567 1.160217 0.375335 -0.972207 1.313570 -0.124755 2.122472 -0.106730 1.532543 -4.736910 0.873163 -1.056149 -1.235477 -4.043875 2.523907
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.025964 -0.517672 1.490896 1.599492 -0.416892 0.351835 1.512321 -1.957330 0.971675 -2.698499 -0.775962 2.256364 0.091611 2.861844 0.833000 -1.622727 1.780140 3.364884 1.579885 1.286616
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.209957 1.311339 3.270799 2.323169 -1.865698 -0.267346 1.025503 1.010889 -2.984060 1.164111 -0.918310 -0.258832 -0.807056 -0.199554 1.025796 1.938535 -2.466907 -4.365367 1.952709 0.782850
wb_dma_ch_arb/always_2/block_1/case_1/if_1 2.956625 0.489337 4.588842 3.463592 -2.363212 0.072320 2.466336 -0.939846 -1.684422 -1.231970 -1.511735 1.659212 -0.977817 2.407534 1.755035 0.331172 -0.557664 -1.032939 3.696983 1.729421
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.548362 -0.125007 1.646785 0.338934 -1.543311 0.310255 0.476484 -1.478856 1.758374 -1.530771 -1.094247 1.222059 0.103641 1.868156 2.427388 0.484555 0.439203 3.384728 0.653242 0.454012
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.657194 -1.788716 1.020377 0.730084 1.076235 0.370336 1.423698 1.199863 0.082646 -2.015499 -1.074905 0.351076 0.150053 0.340243 1.901908 0.446744 -0.739603 1.372052 0.964218 -0.889370
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.490130 0.308406 1.895377 -0.377615 0.032431 0.890622 1.008519 1.615754 3.643218 -0.451141 0.242441 1.934741 1.083638 0.427875 0.864999 -0.822013 0.913285 1.605131 -0.162440 -1.162062
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 4.238521 1.275350 3.373471 2.275959 -1.927108 -0.274831 0.878976 1.139156 -2.960322 1.277355 -0.794857 -0.411695 -0.803949 -0.161007 1.206228 2.139056 -2.515255 -4.595050 2.274478 0.793839
wb_dma_ch_pri_enc/wire_pri14_out -0.486528 0.336597 1.920436 -0.345748 0.023728 0.872658 1.046322 1.641849 3.659879 -0.410911 0.209736 1.995279 1.095943 0.473921 0.909963 -0.751522 0.892840 1.602030 -0.191577 -1.147164
wb_dma_ch_sel/always_39/case_1/stmt_1 1.815870 -0.750718 3.384519 3.077657 2.535548 0.993110 1.469134 2.982084 -2.955571 -2.560557 -1.533370 1.521681 0.821139 0.206866 3.623939 2.104228 -2.655457 0.008360 0.565033 -0.737674
wb_dma_rf/wire_ch6_csr 0.344897 2.847330 -2.382099 0.685256 -1.869802 -0.898956 -0.543137 -2.582902 -3.085035 0.257743 -0.888334 0.505272 -0.800541 1.158025 -2.354512 1.052990 0.096799 1.249365 -4.053435 2.640501
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 1.938722 0.482147 2.346800 0.900551 0.433747 0.976999 -1.090824 3.448564 -1.277294 0.659830 1.031058 -0.759405 0.278575 -1.414673 2.872520 2.010481 -1.080988 -3.500819 2.304591 -1.039363
wb_dma_wb_if/input_wb_we_i 2.033740 1.311943 3.990644 -2.686094 -2.092311 1.769290 -1.116946 5.720253 1.087846 4.670196 2.921912 -2.904884 -0.793527 -1.874983 0.175724 2.597911 0.654867 -6.720900 0.727892 -4.242879
wb_dma_ch_sel/assign_141_req_p0 0.571294 0.360724 0.434669 0.840066 -0.426398 -0.418039 -1.096711 0.930631 -1.492852 0.278648 0.601108 -0.057420 1.939733 1.191756 2.629356 3.694350 -1.273376 -1.302578 2.686576 1.461846
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 4.210730 -0.089090 3.245316 2.130271 -0.302083 0.246768 0.204146 1.170220 -2.270494 1.692366 -1.064013 0.222720 -1.676605 -0.279546 2.178515 2.464226 -3.892509 -2.830678 0.850201 -0.168982
wb_dma_ch_sel_checker 0.022420 -0.194242 0.335771 -0.212995 -1.721696 0.405704 -0.419926 -0.015696 2.042114 0.896011 0.702801 1.055121 -0.464756 0.975223 0.516902 1.524717 1.262584 0.834734 -0.111073 0.433603
wb_dma_ch_rf/reg_ch_dis 0.436085 1.260471 -1.265478 0.507504 -1.770045 -0.608852 -0.197544 1.720959 1.654567 0.566899 0.057130 1.253692 4.060884 -1.063808 1.446351 2.226786 0.893561 -0.434011 -1.110555 1.839004
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -0.919723 -3.325007 0.275509 0.743077 1.480389 0.001931 2.602051 -0.645042 2.177416 -0.692134 -0.381863 4.295727 -0.338652 1.711270 -0.393104 0.728691 1.801315 4.011760 0.254205 0.177583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.186179 1.265584 3.320889 2.253444 -1.998361 -0.291391 0.921670 1.040911 -2.880804 1.282374 -0.813242 -0.393498 -0.771260 -0.141891 1.201271 2.093889 -2.517633 -4.473714 2.220378 0.797851
wb_dma_ch_rf/wire_pointer_we -0.686486 1.183810 -1.060657 0.032337 -1.531471 -0.493138 0.201076 -2.643661 -1.139271 -0.436296 -0.566851 -0.494628 -0.171000 0.861801 -0.926865 -0.352804 1.027380 1.346812 -1.900505 1.060466
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.194192 -0.776937 0.256356 -1.067747 0.909241 0.825194 -0.646668 1.894262 -0.593639 1.952022 0.758981 -0.937096 -0.951091 0.499022 -0.663833 1.429576 -0.821152 -1.009800 -2.187865 -1.978727
wb_dma_wb_slv/always_3/stmt_1 1.004028 2.848371 3.059737 1.728582 -2.426450 -0.338146 -0.767495 -4.575571 -2.348140 2.908920 -0.354463 -0.761818 0.985009 2.710139 -1.409428 -1.958606 3.249562 0.940848 -4.713015 2.785092
wb_dma_ch_rf/always_2/if_1/if_1 -0.859821 -3.277799 0.254969 0.782678 1.361940 0.035487 2.583902 -0.482303 2.233721 -0.721104 -0.357775 4.330183 -0.265542 1.632064 -0.256879 0.938337 1.819700 3.990737 0.098865 0.206498
wb_dma_pri_enc_sub/assign_1_pri_out -0.521731 0.358448 1.858420 -0.451079 0.045092 0.908975 1.048780 1.642090 3.802272 -0.396304 0.249531 2.029553 1.146618 0.426918 0.852129 -0.910866 0.962981 1.661447 -0.263014 -1.147560
wb_dma_ch_sel/input_ch0_adr0 1.345904 -0.520574 0.791198 0.547734 -2.944798 0.250448 -3.618846 -1.932192 0.182968 3.420848 2.371128 0.544097 -3.847456 3.201748 2.064655 4.273093 -0.243235 0.461481 3.322263 2.802590
wb_dma_ch_sel/input_ch0_adr1 0.173578 1.373814 0.232935 0.155819 -1.687324 -0.550185 0.670246 -0.114217 -0.788686 -0.288733 0.311908 -0.712707 0.772963 0.073093 -1.014193 -0.353398 1.249065 -1.949225 1.573393 0.961590
wb_dma_wb_slv/assign_4 2.682180 1.606712 -2.321145 -0.754857 -0.683793 -2.894035 1.938827 -4.438238 0.057630 0.989086 -2.624152 -0.206452 1.851724 -2.099595 -4.559607 -2.000347 -0.818565 -3.890378 -3.399029 2.380389
wb_dma_wb_mast/input_wb_data_i 1.769680 1.711512 -2.164831 -1.960518 -2.280605 -0.992308 -0.748989 -4.771665 -1.213533 0.727796 -0.989764 1.015675 0.808474 -1.404684 -2.558127 2.226055 2.052076 1.310643 -4.412018 0.881245
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.960158 -0.497167 1.368543 1.588738 -0.518178 0.304102 1.492493 -2.155951 0.955626 -2.602818 -0.784702 2.275520 0.042047 2.852014 0.690805 -1.634733 1.799458 3.406968 1.410056 1.340105
wb_dma_de/wire_adr1_cnt_next1 1.374774 -0.662593 0.985437 2.509912 0.549203 0.314763 2.085693 0.085273 -1.402285 -0.751552 -0.828422 1.113563 -2.016052 -0.159553 -1.280064 -2.835922 0.486413 -1.156429 0.549956 0.064147
wb_dma_ch_sel/inst_u2 0.029921 2.206108 0.625705 -0.976955 0.663639 0.180009 0.141428 0.533756 1.825475 0.590091 0.619798 0.601813 1.370143 -0.855026 -1.479368 -2.812530 0.438704 -0.440347 -1.047553 -0.777732
wb_dma_ch_sel/inst_u1 4.259792 -1.813850 2.912546 3.927964 -3.681068 -0.684851 4.523251 -2.935897 -1.280619 -0.326366 -3.638947 3.506895 -2.974471 1.682030 -0.196424 1.240072 -0.152696 0.410025 0.282179 2.108153
wb_dma_ch_sel/inst_u0 -0.488978 0.272935 1.908035 -0.346699 0.055715 0.897016 1.036326 1.670863 3.574246 -0.485994 0.224579 1.935924 1.055239 0.451654 0.968799 -0.728840 0.853738 1.593513 -0.118760 -1.134506
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.560871 0.259566 1.862606 -0.375982 0.115075 0.881823 1.034863 1.672163 3.652029 -0.525682 0.213165 1.949632 1.152262 0.386993 0.921832 -0.888988 0.880068 1.643045 -0.154074 -1.187824
wb_dma/wire_adr0 2.255295 0.278085 0.650319 0.663526 -2.966943 -0.849090 -2.605763 -6.445961 0.565172 2.778776 0.409163 2.022709 -2.098236 4.088065 0.423895 1.482283 -1.193929 2.182966 1.789619 4.122867
wb_dma/wire_adr1 -0.472043 0.620842 0.211931 1.437359 -0.384999 -0.457202 1.895296 -0.546381 -1.425499 -1.497875 0.665416 0.458501 0.529995 1.251184 -2.612729 -2.443217 2.594929 -1.675801 2.707104 1.702523
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.585738 1.200001 1.602916 2.818679 -0.853314 -0.353413 0.427420 -1.204846 -2.504333 -0.880571 -0.741649 0.822425 0.381801 1.510074 1.719919 -0.307844 -0.533500 -0.999988 3.038538 2.027469
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.560839 0.032938 1.493509 0.305606 -1.581434 0.248964 0.426683 -1.641672 1.762758 -1.508390 -1.125085 1.204718 0.149279 1.838010 2.291922 0.340432 0.501883 3.408981 0.514333 0.509893
wb_dma_ch_rf/assign_18_pointer_we -0.660680 1.320633 -1.096054 0.094726 -1.722216 -0.520013 0.182868 -2.839180 -1.221197 -0.352934 -0.606661 -0.474526 -0.187359 0.938591 -1.083711 -0.412444 1.177629 1.377335 -2.066134 1.201230
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.248363 -0.749022 0.208767 -1.034712 0.890811 0.753494 -0.597975 1.824790 -0.539994 1.877190 0.679670 -0.884147 -0.836331 0.474307 -0.658896 1.362858 -0.779464 -0.936460 -2.178758 -1.894086
wb_dma_ch_sel/wire_req_p0 3.452510 -1.707072 2.081910 2.604358 -2.411600 -1.284231 4.854306 -3.273352 -0.102323 -1.079525 -4.171275 3.167508 0.159149 0.847389 -0.613187 0.600338 -0.832812 0.729958 -0.629182 1.585595
wb_dma_ch_sel/wire_req_p1 0.053340 2.230999 0.507825 -0.941783 0.669408 0.142139 0.068055 0.434235 1.677090 0.620344 0.604037 0.592644 1.374424 -0.849916 -1.517732 -2.748462 0.480414 -0.476502 -1.077360 -0.681842
wb_dma/wire_ndnr 0.824822 -1.756003 2.054777 3.989956 -0.328475 1.406940 2.944633 2.536735 -1.562238 -3.984310 -1.933210 1.952402 -0.491437 0.919091 2.020100 1.372243 1.174691 0.841447 -0.780665 0.232127
wb_dma_de/reg_mast0_drdy_r -1.067335 -3.469599 0.185576 -0.685340 -3.958399 0.236282 1.187858 0.655328 3.470849 -0.708413 -1.449097 -1.110990 -1.506657 1.264624 2.649428 3.827332 0.227036 1.951367 0.519562 -0.512887
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.491524 0.327027 1.881750 -0.381598 0.050264 0.883892 1.012780 1.660765 3.661287 -0.451018 0.225625 1.965360 1.114359 0.423940 0.907560 -0.832683 0.909888 1.602618 -0.242363 -1.161024
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 2.280654 0.891754 0.633958 -0.195749 0.331198 -0.311702 -3.570674 -4.603800 -1.704302 3.753457 1.025568 1.454949 -2.136326 3.482560 -1.010612 1.142480 -3.013368 1.748383 -1.605245 2.522408
wb_dma_ch_sel/assign_137_req_p0 0.457675 0.342957 0.363524 0.719196 -0.413801 -0.387679 -1.114767 1.002984 -1.307614 0.298032 0.587540 -0.030171 2.014983 1.097818 2.749198 3.607902 -1.211258 -1.117442 2.494431 1.358450
wb_dma_rf/wire_pointer2 0.054961 -0.192100 0.402101 -0.214112 -1.671503 0.407014 -0.406354 0.059791 2.003294 0.862657 0.692186 1.061018 -0.442192 0.978630 0.560685 1.494408 1.212133 0.829919 -0.023143 0.361930
wb_dma_rf/wire_pointer3 -0.348701 -2.730762 0.339121 -0.492224 0.416600 -0.008016 1.444862 0.019176 2.780862 0.394794 -0.744713 3.244597 -0.059829 0.466561 1.262410 2.912660 0.424334 3.846549 -0.909810 -0.669933
wb_dma_rf/wire_pointer0 -2.063691 -1.681640 -3.615329 0.422777 1.282208 0.131390 1.812638 -1.758423 1.028474 -3.820927 -0.526019 3.658506 -0.897648 0.689002 -1.430926 -0.026344 2.244665 4.172346 -0.455640 0.614881
wb_dma_rf/wire_pointer1 -0.565632 -1.974664 1.389347 0.557686 -0.558384 0.765895 0.962965 1.279063 2.041857 -1.133913 -0.378326 1.378196 -0.276170 1.305300 2.445667 1.943708 0.435409 2.128288 0.943318 -0.516045
wb_dma_rf/wire_sw_pointer0 0.022517 2.551442 1.026368 -0.509981 -0.577833 -0.676130 -0.431363 -1.939237 -0.362041 -0.675556 -0.630506 -0.021311 1.853959 -0.589161 0.097151 -1.799836 0.633636 2.003167 -0.658858 1.117475
wb_dma_de/always_21/stmt_1 -1.043054 -3.439804 0.174994 -0.632606 -3.841120 0.205704 1.141012 0.603179 3.213938 -0.668271 -1.435105 -1.183614 -1.562003 1.297499 2.578110 3.724764 0.089066 1.813687 0.600540 -0.431017
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.835168 -1.355188 1.466104 5.213080 -1.385527 1.525613 2.119367 3.205308 -0.890455 -4.192444 -1.096332 2.366629 1.082552 1.227739 2.998795 1.245763 2.259644 0.358108 0.068933 2.223226
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.641988 1.354518 -0.805170 0.027312 0.390436 0.819790 -3.602681 2.830495 -0.419194 1.839921 2.303068 -0.594040 1.471804 -1.755768 3.007988 2.469537 0.293242 -2.549348 0.801878 -0.209371
wb_dma_ch_arb/input_advance 1.887983 -0.686883 3.331289 3.029013 2.452509 0.965330 1.372482 2.971709 -3.009419 -2.425358 -1.437052 1.475587 0.798326 0.124757 3.585216 2.098296 -2.589991 -0.160464 0.621081 -0.681075
wb_dma_de/always_7/stmt_1 0.122680 -0.011393 -1.308127 2.412937 1.748040 0.560205 0.092953 2.712008 -3.847672 -3.460836 -2.326118 -1.063547 1.730766 -2.357990 3.053234 1.210607 -1.413145 -0.183089 -2.824189 -0.555861
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.866098 0.157763 4.169135 0.433523 0.291420 0.810679 0.394822 2.196907 2.102264 0.917366 0.284002 2.257580 1.096058 1.530843 2.765384 2.510067 -2.249558 0.127664 1.219937 -0.601723
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.600232 -0.203063 1.673961 0.351393 -1.469268 0.309013 0.556348 -1.470296 1.761542 -1.685606 -1.199570 1.193305 0.088736 1.880813 2.531786 0.380492 0.393287 3.464201 0.756577 0.351437
wb_dma_de/always_3/if_1/cond 0.130020 1.308435 0.252561 0.095851 -1.600484 -0.481148 0.591040 -0.041378 -0.767083 -0.260218 0.357906 -0.734952 0.741038 0.098889 -0.968682 -0.301817 1.198253 -1.916883 1.573507 0.866481
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 4.204803 -0.155381 3.304525 2.115695 -0.362077 0.281764 0.211063 1.276269 -2.236809 1.735351 -1.099473 0.229259 -1.683842 -0.229718 2.271218 2.569203 -3.904092 -2.845054 0.882722 -0.188315
wb_dma_ch_sel/assign_101_valid 0.977372 1.189967 -0.289999 3.612941 -0.911427 -0.023413 -1.507874 -1.854197 -4.930874 -0.193096 0.806440 0.889526 -0.733039 6.017384 -1.214727 2.644633 -0.960809 -0.797413 -0.119433 4.859596
wb_dma_ch_sel/assign_98_valid 1.032334 1.302519 -0.201881 3.671309 -1.153135 -0.045141 -1.378590 -1.846132 -5.023915 -0.204666 0.733345 0.734805 -0.934232 5.818587 -1.273248 2.401306 -0.809513 -0.953204 -0.020016 4.845665
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.459508 -0.123807 2.446752 0.965930 0.328178 -0.002566 -0.585786 0.729865 -1.697782 1.238294 0.032456 0.349900 0.030592 1.067967 2.030007 3.380439 -3.210482 -1.555867 1.429422 0.524439
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.282033 1.287366 3.386516 2.321362 -2.004056 -0.300069 0.916170 1.038571 -2.985784 1.295451 -0.829563 -0.354559 -0.809274 -0.102454 1.193280 2.201460 -2.564274 -4.541702 2.204765 0.858231
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.400494 0.308512 1.887735 -0.359080 -0.083558 0.853201 0.915969 1.599088 3.585610 -0.300753 0.316463 1.954163 0.980420 0.493777 0.905075 -0.644572 0.884820 1.543531 -0.132521 -1.018414
wb_dma_rf/wire_ch7_csr 0.352643 2.700720 -2.156709 0.809213 -1.848222 -0.726091 -0.398680 -2.315963 -3.429415 0.377761 -0.929618 0.454239 -1.284377 1.514245 -2.423868 1.300103 -0.019790 1.237779 -4.279526 2.431059
wb_dma_ch_sel/reg_csr 1.707621 2.203528 -1.555182 -1.530523 0.602219 -0.201453 -2.430185 -0.581801 -0.918007 3.097775 -0.408854 1.134836 -2.237785 -3.863935 0.784256 1.657932 -1.360642 2.170215 -4.891403 -1.285059
wb_dma_de/reg_next_state 1.253445 -1.388122 -2.759249 1.007282 1.226749 -0.912267 0.955007 0.537719 -0.427356 2.391434 0.748494 2.710784 2.296748 0.485006 -4.045205 1.850168 0.181018 -2.050986 -3.512944 1.738109
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 3.178499 -2.130996 3.468885 2.195585 4.219128 2.697908 -1.111452 3.219947 -3.067407 1.961934 2.240701 5.750308 -3.906866 0.092226 1.238845 5.090952 0.922565 1.939160 -2.765497 -1.644019
wb_dma_de/always_11/stmt_1/expr_1 0.131089 1.313234 0.303922 0.147631 -1.616899 -0.487969 0.630563 0.005233 -0.826810 -0.291483 0.325942 -0.774247 0.731238 0.128288 -0.909242 -0.291332 1.154296 -1.998809 1.735258 0.896402
wb_dma_ch_rf/input_ptr_set -0.595374 -1.959153 1.435786 0.562285 -0.565105 0.750852 1.004425 1.311673 2.020262 -1.137735 -0.396782 1.361590 -0.220419 1.276153 2.455373 1.912652 0.442915 2.156008 0.958817 -0.520055
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.484612 0.526403 0.238845 1.366974 -0.374641 -0.472956 1.866937 -0.590289 -1.347703 -1.451859 0.607238 0.458434 0.439128 1.310704 -2.596059 -2.415480 2.504564 -1.554484 2.639928 1.612728
wb_dma_ch_sel/assign_12_pri3 -0.548794 -1.874591 1.351666 0.539979 -0.631703 0.744785 0.948387 1.166620 1.971087 -1.085065 -0.345873 1.403494 -0.284170 1.282116 2.358905 1.942218 0.508837 2.134581 0.835135 -0.428228
wb_dma_de/assign_65_done/expr_1/expr_1 0.645380 2.444000 0.689665 1.120630 2.987236 0.912135 -1.169282 2.617713 -0.402426 -0.512660 0.491592 2.233544 3.330090 -1.001043 2.098916 -0.135110 -0.864997 0.294234 -1.926917 -0.463526
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.565817 -1.961961 1.355556 0.531180 -0.562794 0.784236 1.001866 1.226481 2.022972 -1.135334 -0.406779 1.376080 -0.257655 1.241969 2.415050 1.922897 0.456993 2.140902 0.896816 -0.491224
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.049885 2.247447 0.529388 -0.907622 0.698319 0.147847 0.091671 0.436603 1.674511 0.651156 0.579478 0.608492 1.432441 -0.900019 -1.467307 -2.782992 0.436178 -0.481405 -1.079687 -0.700285
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 4.123478 -0.076089 3.246558 2.098315 -0.288559 0.273486 0.243809 1.169056 -2.258236 1.625721 -1.063326 0.302864 -1.606914 -0.244486 2.185728 2.449972 -3.862609 -2.688724 0.790816 -0.137671
assert_wb_dma_ch_sel/input_valid -0.677136 -1.837682 1.080529 0.734727 1.092715 0.388963 1.403850 1.291885 0.077670 -2.041974 -1.079116 0.327682 0.147155 0.343349 1.930314 0.460946 -0.743650 1.393448 1.069479 -0.924917
wb_dma/input_wb0_stb_i 1.875874 0.557881 2.613597 -0.335315 -2.317514 -0.186966 -0.992364 2.209162 -0.613980 2.119668 1.759249 -2.317672 0.312185 0.018596 2.087104 3.247365 -1.064755 -5.423638 5.714037 0.204286
wb_dma/wire_ch1_csr -0.190930 3.466162 -2.632232 -0.023162 -2.844866 -0.581609 -1.641449 -0.326846 -3.252849 1.439361 -0.146547 -1.025268 -2.119997 0.096165 -1.054843 3.172644 0.236846 0.635989 -3.924314 2.018397
wb_dma_rf/assign_5_pause_req 1.056743 0.675490 -2.881853 -1.026443 1.940344 -2.063505 -0.613355 -1.603880 3.362212 4.029120 0.433747 3.879855 5.608714 -1.110449 -1.216458 0.134928 -1.637035 0.561556 -2.264889 1.857288
wb_dma_de/always_12/stmt_1 0.701324 2.401860 0.807776 1.238484 3.028991 0.976933 -1.145998 2.788247 -0.551660 -0.588458 0.454389 2.174657 3.261672 -1.018106 2.254937 -0.028419 -0.931321 0.164499 -1.837048 -0.514404
wb_dma_wb_if/wire_wb_ack_o 0.313998 1.512167 -1.568626 -1.290843 -1.691571 -1.586348 1.454610 -2.368995 0.883751 -1.046157 -1.622784 0.051956 2.731058 -0.823352 -1.631915 0.110879 0.425287 -0.373136 -2.066923 1.638661
wb_dma_ch_rf/always_5/if_1/block_1 -0.615975 1.286006 -0.962541 0.161026 -1.718417 -0.506051 0.274119 -2.661621 -1.127637 -0.458314 -0.666298 -0.479321 -0.139302 0.907984 -0.911202 -0.324947 1.135348 1.420296 -2.041138 1.136712
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.911374 0.184156 4.156166 0.406045 0.327206 0.782152 0.305105 2.130238 1.953354 0.983698 0.354730 2.131180 1.047427 1.507652 2.727250 2.450143 -2.255941 -0.026706 1.334658 -0.594682
wb_dma_ch_arb/assign_1_gnt 4.197544 0.100075 3.672740 3.085776 -3.050767 -0.534844 4.653223 -2.372535 0.346382 0.199996 -3.126117 3.972099 -1.729463 1.033061 -1.241499 -1.094755 0.063675 0.017575 -0.406500 1.357171
wb_dma_rf/input_dma_err 1.920100 0.417101 4.180321 0.347768 0.299650 0.800408 0.378219 2.054257 2.073603 1.041178 0.337045 2.249618 1.105402 1.430316 2.509635 2.210109 -2.160846 0.034956 1.137563 -0.580517
wb_dma/wire_wb0_addr_o 0.153500 1.342478 0.257258 0.112020 -1.650627 -0.497054 0.644783 -0.031858 -0.765253 -0.286960 0.367191 -0.816894 0.735111 0.083560 -0.968593 -0.337873 1.184759 -2.025540 1.687175 0.871976
wb_dma_de/assign_73_dma_busy/expr_1 -0.671364 -0.242230 -2.533856 1.219041 2.834240 -1.738158 -0.672360 -1.905873 0.300087 1.419417 -1.253288 0.807123 5.357122 -0.411122 1.374053 -3.117780 -1.415911 0.869675 -0.957931 2.105874
wb_dma/input_dma_nd_i 1.872337 -0.624258 3.345474 2.988161 2.495363 0.950939 1.445920 2.752597 -2.986446 -2.419721 -1.498851 1.548883 0.778272 0.256930 3.378424 2.008992 -2.645865 -0.012666 0.507057 -0.654948
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.308615 -0.210271 -3.066923 -1.916846 0.503839 -1.111859 -2.692925 -1.462233 0.334217 2.065619 1.011079 -1.679990 0.917120 0.053944 0.080963 0.805996 -1.350197 -0.067902 0.731656 0.665131
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.348865 -0.325753 -3.012164 -1.997544 0.506410 -1.149286 -2.717281 -1.500572 0.349844 2.096707 1.058923 -1.734879 0.860209 0.129937 0.197297 0.901323 -1.448357 -0.050219 0.918815 0.684863
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.080122 2.207146 0.548242 -0.898662 0.601964 0.130316 0.084858 0.410274 1.626842 0.628264 0.609030 0.588183 1.332128 -0.828309 -1.484633 -2.691344 0.436210 -0.514803 -1.110660 -0.667266
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.827805 0.179155 4.202401 0.359622 0.282972 0.825338 0.364436 2.175967 2.166863 0.971195 0.344380 2.192892 1.086526 1.453285 2.706732 2.409765 -2.210109 0.071639 1.339150 -0.686857
wb_dma_ch_sel/assign_3_pri0 1.873605 -0.620261 3.296778 2.997022 2.403796 0.949471 1.380011 2.869697 -2.935736 -2.387748 -1.429446 1.500112 0.786320 0.150725 3.453971 2.058996 -2.571526 -0.124943 0.501592 -0.661102
wb_dma_de/always_23/block_1/stmt_8 0.135645 1.343133 0.235140 0.118976 -1.600228 -0.522920 0.649045 -0.029966 -0.746999 -0.287569 0.358981 -0.726476 0.772351 0.074889 -0.982794 -0.346204 1.211114 -1.922358 1.586116 0.921865
wb_dma_ch_arb/always_2/block_1/stmt_1 4.342637 -0.015361 3.755992 3.184576 -3.073462 -0.480464 4.743424 -2.205851 0.337931 0.273422 -3.142993 4.066413 -1.927762 1.011767 -1.344917 -1.080787 0.075333 -0.070045 -0.476827 1.273716
wb_dma_de/always_23/block_1/stmt_1 1.512837 -1.441814 -2.576549 1.221030 1.152560 -0.928524 0.999793 0.225412 -0.446413 2.498542 0.606569 2.855892 2.382032 0.570143 -4.034408 1.683295 0.111051 -2.072765 -3.510423 1.876498
wb_dma_de/always_23/block_1/stmt_2 0.243695 -0.094849 -0.957018 2.280090 0.152485 0.936480 -0.314153 2.665352 -1.999960 -2.577167 -1.628904 0.122901 1.396673 -1.338680 3.563746 2.740196 -0.272735 0.683109 -2.962634 -0.066157
wb_dma_de/always_23/block_1/stmt_4 0.331795 -1.556508 -2.256781 1.301263 -0.943064 -0.272296 -1.089484 1.302611 0.589866 0.103981 -0.847789 1.191136 2.410614 -0.666299 3.707155 4.744216 -0.531152 1.526587 -1.786112 1.815584
wb_dma_de/always_23/block_1/stmt_5 2.296411 -1.425597 4.481997 2.071902 -0.310434 2.392204 1.146344 4.146202 -0.566548 -1.035568 -0.592906 2.011586 -1.442160 -0.441266 3.988895 4.078514 0.508278 0.400444 -0.959447 -2.331207
wb_dma_de/always_23/block_1/stmt_6 1.957128 0.449681 2.378164 0.908303 0.462545 0.991610 -1.080626 3.505398 -1.319733 0.672768 1.089599 -0.783010 0.273144 -1.382199 2.883551 2.046189 -1.050616 -3.521480 2.327280 -1.084757
wb_dma_rf/inst_u25 1.938165 0.166581 4.217742 0.499909 0.304431 0.789696 0.421817 2.115285 1.953779 0.911031 0.224197 2.297599 1.087990 1.537161 2.734726 2.465093 -2.279247 0.112758 1.236809 -0.535904
wb_dma_wb_mast/input_mast_go 0.042348 2.260819 0.511466 -0.975667 0.649877 0.128202 0.097180 0.392151 1.693058 0.660112 0.618818 0.608076 1.404271 -0.880363 -1.550448 -2.808048 0.442546 -0.488745 -1.114773 -0.702974
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.189174 1.348591 -2.153934 -0.298942 2.034279 -0.143435 -2.753843 1.071747 -1.769213 0.627427 1.111895 -1.298716 1.921961 -2.361013 1.204487 -0.167574 -0.619160 -1.798491 0.067329 -0.137032
wb_dma_ch_sel/assign_125_de_start/expr_1 0.079557 2.499749 -3.119969 0.632838 -2.894691 -0.359728 -0.671587 2.834668 1.546005 -1.446942 1.366869 0.245943 4.535776 -1.558228 -0.067506 1.427647 1.504097 -3.004154 0.207543 2.547578
wb_dma_de/always_23/block_1/case_1/block_2/if_1 0.869006 0.863406 -3.085031 0.398017 0.284421 -1.874853 -0.123008 -2.121392 1.787948 2.117829 0.070741 2.152495 4.640763 -0.771535 -2.008072 -1.886533 -0.270961 -0.828079 -1.308025 2.958200
wb_dma_ch_sel/assign_151_req_p0 0.511577 0.389368 0.333077 0.799163 -0.320256 -0.406274 -1.121864 0.869964 -1.426705 0.267993 0.551930 0.079022 1.966464 1.217980 2.644049 3.668222 -1.246123 -1.044670 2.364457 1.447823
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 1.499566 -0.022061 2.783496 0.586514 -1.776415 0.846786 1.185956 2.396555 1.901621 -0.465657 -1.236247 0.556073 0.558474 0.162655 2.457504 2.376068 -1.217755 -0.050906 -1.053787 -0.815332
wb_dma_wb_mast/reg_mast_dout 1.658930 1.605393 -2.185322 -1.839937 -2.327443 -0.937032 -0.704627 -4.620729 -1.158632 0.571623 -0.974332 0.945352 0.881342 -1.334368 -2.454501 2.262754 2.162916 1.292258 -4.345890 0.873464
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 2.274071 1.019843 0.464772 -0.232269 0.458778 -0.343687 -3.569724 -4.497956 -1.702860 3.778157 1.061164 1.594586 -1.842452 3.305152 -1.085172 1.098825 -2.971090 1.675189 -1.916364 2.505554
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.016868 2.147473 0.616061 -0.930421 0.687708 0.148921 0.119030 0.569308 1.751202 0.589635 0.620649 0.585386 1.375395 -0.834996 -1.359518 -2.663747 0.437560 -0.463894 -0.998328 -0.747507
wb_dma_ch_sel/assign_100_valid 0.911349 1.305256 -0.388551 3.687380 -0.897217 0.019516 -1.538740 -1.569347 -5.155422 -0.231917 0.834854 0.659369 -0.760067 5.676583 -1.137008 2.424264 -0.870224 -1.053484 -0.126882 4.721241
wb_dma_ch_sel/assign_131_req_p0 1.641578 1.213165 1.458126 2.756054 -0.808661 -0.471056 0.448960 -1.527313 -2.749086 -0.861478 -0.879903 0.733053 0.193840 1.481657 1.334769 -0.448786 -0.599062 -0.985962 2.727352 2.067520
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.506296 0.397616 0.370390 0.805416 -0.437665 -0.411496 -1.008776 0.857585 -1.423025 0.171949 0.524203 0.024938 1.946252 1.133095 2.581012 3.560128 -1.195945 -1.111575 2.437532 1.432178
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.409760 -0.253877 2.582330 0.894631 0.361253 0.006314 -0.618534 0.719079 -1.626598 1.353289 0.072585 0.258935 -0.075841 1.137730 2.052568 3.380591 -3.294122 -1.571630 1.698062 0.398081
wb_dma_ch_rf/input_dma_done_all 0.124867 -0.071008 -1.100742 2.171570 0.091955 0.943756 -0.450925 2.770774 -1.899627 -2.511783 -1.593614 -0.029435 1.440280 -1.476498 3.636818 2.756913 -0.162837 0.627454 -3.068270 -0.137546
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.976290 -2.552666 1.931264 1.123890 -1.592852 1.670301 2.322542 3.266134 0.280772 -0.805824 -2.354301 2.127464 -1.763753 -2.459828 2.704066 5.233960 1.560157 1.920766 -4.825482 -2.702042
wb_dma_pri_enc_sub/wire_pri_out -0.520217 0.402564 1.791076 -0.455752 -0.032940 0.830837 0.993457 1.485301 3.643498 -0.369359 0.285992 1.952960 1.087718 0.418598 0.720754 -0.908857 0.974083 1.645867 -0.316020 -1.081509
wb_dma_ch_rf/input_wb_rf_din 1.309942 2.840168 -3.909197 1.192968 -5.271347 1.001469 -4.143537 -1.161478 -2.753066 2.443631 2.561823 -1.510757 -3.612431 0.698102 -1.734090 4.761603 4.451739 -4.784694 -1.833336 2.839108
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.200411 2.091369 -0.604871 1.348355 0.815670 1.015264 -0.301870 3.054115 -0.495074 -1.972769 -1.080334 0.523777 2.699146 -2.231936 2.068058 -0.002192 0.135823 0.136690 -4.031352 -0.745151
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.640944 0.403112 0.505662 0.910436 -0.472421 -0.366077 -1.046459 0.958330 -1.405820 0.282875 0.563741 0.130863 1.989544 1.246698 2.710205 3.713466 -1.212991 -1.165767 2.510125 1.469024
wb_dma_ch_sel/assign_139_req_p0 0.560218 0.402259 0.480744 0.762349 -0.531004 -0.360408 -1.117566 0.974729 -1.320915 0.328839 0.641369 0.006482 1.889794 1.170398 2.648998 3.660635 -1.181979 -1.230351 2.575171 1.397256
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.100011 2.229828 0.653799 -0.953395 0.691413 0.145641 0.103713 0.531351 1.779514 0.659179 0.604270 0.634079 1.395711 -0.854863 -1.458363 -2.772097 0.392638 -0.525265 -1.046624 -0.753571
wb_dma_ch_sel/always_38/case_1 -0.036948 2.532744 -3.235389 0.474501 -2.790988 -0.434505 -0.701841 2.659345 1.757699 -1.454305 1.408355 0.289886 4.668264 -1.580609 -0.169923 1.237595 1.476843 -2.863992 0.296820 2.545854
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.425910 -0.428805 -2.844594 2.098480 -0.821674 -1.415540 2.266888 -0.007856 -0.559461 0.747275 -0.320535 2.774058 0.536774 3.045075 -5.392226 0.727211 -2.280419 -1.606257 -2.595016 4.015413
wb_dma/constraint_wb0_cyc_o 0.092903 2.188304 0.496791 -0.879960 0.594863 0.122690 0.057255 0.393438 1.599396 0.657990 0.609168 0.571864 1.326907 -0.827470 -1.487186 -2.667560 0.443136 -0.508404 -1.118098 -0.643811
wb_dma/input_wb0_addr_i 2.932858 4.271857 -1.799542 -0.580520 -2.747241 -0.555177 -2.660160 -2.768362 0.294582 2.537342 1.768290 1.585814 0.905710 -2.511478 -2.201818 -0.923628 3.076603 -1.836060 -2.413065 3.615870
wb_dma_de/input_mast1_drdy 1.816457 2.942224 2.179711 0.605442 0.417341 0.637487 0.175660 0.431240 1.149943 0.710768 0.355729 3.083227 1.592442 0.231986 -0.475495 -0.772172 0.075957 0.447101 -2.320633 0.336035
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -1.293161 1.001319 -3.289224 -0.598881 1.566079 -0.525463 -2.078967 -0.524132 -1.042427 0.328264 0.579606 -0.845966 1.576097 -1.215302 -0.248566 -0.912450 0.045186 0.026020 -1.192007 0.436994
wb_dma_wb_if/input_wb_ack_i 0.946287 3.463382 -2.165655 -2.637967 -3.335431 -1.638792 1.538011 -3.972822 -0.596584 -1.408516 -1.633574 0.449652 4.123235 -0.202276 -4.261156 3.570886 2.320479 -0.262737 -6.016643 2.021843
wb_dma_ch_sel/wire_pri_out -0.480362 0.369655 1.906724 -0.434066 0.012194 0.901985 0.997340 1.633998 3.729000 -0.371851 0.272274 1.998320 1.098095 0.417009 0.832271 -0.819479 0.994592 1.617569 -0.227112 -1.124679
wb_dma_de/input_nd 1.807122 -0.740340 3.373635 2.963902 2.542202 0.990443 1.440662 2.939560 -2.887354 -2.478117 -1.481946 1.529224 0.830904 0.140411 3.535376 2.041984 -2.589472 -0.042232 0.580312 -0.749873
wb_dma_rf/input_ch_sel -0.756362 -2.863874 -3.677397 -0.941553 -0.361413 -2.364809 -0.305476 -3.060955 3.832586 3.846632 -1.968760 0.776056 3.703704 -0.409644 1.342186 0.693455 -0.971554 2.689268 -2.642323 1.802622
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 1.205239 0.973737 -0.387912 -1.697053 1.767041 -0.892074 -3.483775 -5.015480 -0.508124 3.055245 0.777668 0.924806 0.976800 2.828166 -1.588113 0.110344 -3.684440 1.971425 -2.294480 2.002623
wb_dma_de/always_23/block_1/case_1 1.489658 -1.356618 -2.878463 1.176069 1.034492 -0.847767 0.666107 0.559519 -0.622220 2.730265 0.863379 2.663006 2.255665 0.307322 -3.921655 1.910253 0.406017 -2.407214 -3.540617 1.815153
wb_dma/wire_pause_req 1.058899 0.489924 -2.713645 -0.999967 2.143850 -1.982335 -0.542201 -1.494091 3.347663 3.948283 0.428426 3.984115 5.450583 -1.119092 -1.049497 0.236045 -1.666602 0.655561 -2.041168 1.719116
wb_dma_wb_if/input_mast_go 0.067281 2.316344 0.554725 -0.963344 0.643664 0.128566 0.092908 0.428767 1.699637 0.679022 0.598793 0.638196 1.393224 -0.879452 -1.581841 -2.851348 0.462140 -0.520042 -1.127338 -0.659636
wb_dma_ch_rf/input_de_csr -0.794699 -3.058451 -0.947151 -0.222643 -1.734125 0.127594 2.341214 0.526083 2.679156 -1.078539 -2.334257 1.557996 -0.630878 -0.830538 1.235265 3.033630 1.446555 3.723698 -3.188512 -0.985390
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.469143 0.244019 1.963924 -0.360036 0.004095 0.913594 1.045909 1.645136 3.713557 -0.428964 0.224939 1.986630 1.056008 0.496484 0.964459 -0.743300 0.872333 1.617078 -0.149994 -1.158346
wb_dma_de/input_mast0_din -0.357482 -4.511760 -0.058123 -2.023562 -3.833481 0.567595 1.627660 0.871686 4.096764 1.264487 -1.539698 0.122409 -2.857746 -1.079929 1.580661 5.200292 1.908959 2.955589 -2.709651 -2.539708
wb_dma_pri_enc_sub/always_3 -0.452274 0.424571 1.906139 -0.407772 0.046096 0.879118 0.983195 1.637103 3.622186 -0.376479 0.312316 1.932002 1.123624 0.424994 0.855046 -0.892308 0.923318 1.521737 -0.179518 -1.149497
wb_dma_pri_enc_sub/always_1 -0.485722 0.355839 1.881348 -0.424082 0.057076 0.871883 0.987377 1.687076 3.693633 -0.388857 0.318887 1.974214 1.107115 0.400123 0.886495 -0.849657 0.936298 1.566849 -0.178441 -1.174332
wb_dma_ch_sel/reg_adr0 2.162646 0.103859 0.730298 0.590126 -2.715027 -0.781754 -2.561455 -6.122722 0.583846 2.766944 0.485006 2.002182 -2.061031 4.061325 0.512302 1.601270 -1.302020 2.197818 1.628096 3.896852
wb_dma_ch_sel/reg_adr1 -0.480133 0.622492 0.159379 1.313547 -0.504447 -0.503335 1.863492 -0.615133 -1.422004 -1.449756 0.621579 0.346998 0.517034 1.244549 -2.590368 -2.357308 2.572798 -1.710567 2.701565 1.668671
wb_dma_ch_sel/assign_1_pri0 1.931877 -0.631427 3.308840 3.065668 2.469877 0.940582 1.416680 2.888204 -3.034441 -2.454813 -1.469766 1.585060 0.835215 0.163257 3.518667 2.101729 -2.621935 -0.069094 0.490243 -0.633997
wb_dma_ch_pri_enc/wire_pri26_out -0.589614 0.274689 1.794161 -0.420507 0.074281 0.864094 1.030322 1.576666 3.729405 -0.474810 0.252980 1.934803 1.114103 0.415389 0.892767 -0.904550 0.959318 1.709792 -0.177309 -1.173300
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.405289 -0.166253 2.476868 0.940665 0.359182 0.001498 -0.549954 0.638977 -1.726974 1.262532 -0.010486 0.357039 -0.031532 1.176604 1.975472 3.349099 -3.249115 -1.437840 1.474009 0.491829
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.557678 2.444378 0.565147 1.059066 2.982250 0.875466 -1.188177 2.477811 -0.375878 -0.484000 0.479056 2.182905 3.276357 -1.008973 2.002277 -0.295763 -0.786679 0.369263 -1.981440 -0.457097
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 4.312670 0.427654 2.120394 0.381923 -3.765702 2.353886 -5.017906 4.472814 -1.071882 6.501361 4.001229 -0.719447 -4.122236 -1.532017 3.841817 7.502873 1.392145 -5.941578 1.148810 -1.382272
wb_dma/wire_ptr_set -0.595079 -1.950045 1.408854 0.546853 -0.630977 0.805924 0.989601 1.270029 2.093810 -1.075284 -0.329368 1.394487 -0.285071 1.279117 2.419165 1.937428 0.492789 2.163670 0.909346 -0.521693
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.514765 0.367524 1.842549 -0.389376 0.006544 0.893605 1.029230 1.593365 3.660208 -0.418263 0.256042 1.983266 1.082168 0.426255 0.797594 -0.862310 0.916427 1.628809 -0.205673 -1.124192
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.143245 2.086460 -0.646196 1.225854 0.521484 0.997478 -0.190633 3.006382 -0.279644 -1.910509 -1.061507 0.457800 2.610320 -2.269579 1.837600 -0.052978 0.363441 0.098348 -4.131629 -0.805622
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.416196 -0.243189 2.389731 0.858395 0.214670 -0.073897 -0.628976 0.582950 -1.603944 1.394715 0.043704 0.253310 -0.056252 1.156254 1.957764 3.484658 -3.251452 -1.528449 1.532615 0.534809
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 2.445638 1.030491 2.344616 2.257284 1.455088 0.650823 0.025838 1.741242 -3.047434 -0.504200 -0.415492 1.104215 0.667337 -0.178712 1.683874 1.661175 -1.876753 -1.433731 -0.358467 0.109545
wb_dma_de/reg_ptr_set -2.126283 -1.720489 -3.524971 0.288889 -3.264038 -0.119509 -1.690767 0.914011 2.705127 -0.801341 -0.062724 -1.506732 1.744006 0.263762 3.341760 2.406124 1.276103 1.276659 0.128181 2.012079
wb_dma/wire_dma_nd 1.853381 -0.674527 3.346169 2.925193 2.502366 0.959283 1.357191 2.902013 -2.951737 -2.391960 -1.407106 1.437958 0.756939 0.141423 3.483109 1.992863 -2.607570 -0.150643 0.663742 -0.750304
wb_dma_rf/assign_3_csr -0.338480 0.384157 -2.995989 -1.002086 -0.381719 -0.384192 -0.052273 0.509496 1.074168 -0.703063 1.165190 0.792650 0.863448 -1.369968 -2.340993 0.612017 0.708109 -0.916058 -0.311474 0.390581
wb_dma_rf/assign_4_dma_abort 1.809189 0.089406 4.173606 0.425162 0.281097 0.798214 0.405046 2.224421 2.161268 0.889019 0.271819 2.157591 1.104359 1.532842 2.836010 2.479743 -2.245197 0.128353 1.372932 -0.639597
wb_dma_ch_sel/assign_123_valid 0.533695 -0.826144 0.135311 0.757631 1.277929 0.162946 -1.885410 1.099120 -0.728404 0.639587 0.274390 0.858567 1.409573 1.056245 3.848559 4.204158 -2.554585 0.737234 0.821394 0.586923
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 4.386508 1.133962 3.281907 3.540130 0.766677 0.916672 0.878766 2.252625 -3.687721 -0.015262 -1.534968 1.147264 -1.062952 -1.480112 1.871823 0.848303 -2.600106 -2.783950 -1.017123 -0.479500
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -1.246271 1.018516 -3.249367 -0.615428 1.582079 -0.503458 -2.092657 -0.485468 -1.083268 0.276105 0.601781 -0.855880 1.574836 -1.218320 -0.217530 -0.907451 0.022990 0.006377 -1.197752 0.423888
wb_dma_rf/wire_ch4_csr 0.135340 2.680447 -2.266321 0.764586 -1.858195 -0.779355 -0.298897 -2.263421 -3.030967 0.101102 -0.977387 0.539159 -0.897679 1.389675 -2.261470 1.204889 0.159121 1.398594 -4.180932 2.424355
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.389940 -0.250403 -3.153944 -2.028714 0.464777 -1.157744 -2.788777 -1.641032 0.411664 2.193362 1.045181 -1.729050 0.856301 0.102940 0.045222 0.837537 -1.352045 -0.014440 0.780881 0.717161
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 2.217003 0.986610 0.506388 -0.173850 0.083283 -0.402944 -3.321507 -4.614772 -1.650054 3.680080 0.893477 1.370500 -2.034502 3.356138 -1.131745 0.952759 -2.818256 1.617570 -1.591238 2.585567
wb_dma_ch_pri_enc/wire_pri0_out -0.528418 0.246498 1.947300 -0.401854 0.080126 0.923850 1.073745 1.694411 3.792596 -0.464084 0.234901 2.010246 1.092339 0.416148 0.949664 -0.798550 0.938842 1.664114 -0.149246 -1.232258
wb_dma_ch_rf/assign_10_ch_enable 1.435911 -0.428756 -2.895244 1.910802 -0.653103 -1.422405 2.265237 -0.138343 -0.619347 0.658335 -0.441430 2.771268 0.411355 2.818734 -5.440772 0.742409 -2.331935 -1.451131 -2.881911 3.767142
wb_dma_wb_slv/reg_slv_we 1.070388 2.850139 3.145277 1.868682 -2.544945 -0.288945 -0.796379 -4.730476 -2.336924 2.780436 -0.318015 -0.521925 0.944727 2.879653 -1.244370 -1.857390 3.293677 1.085701 -4.441410 3.014474
wb_dma_de/input_txsz -0.349012 1.764767 -1.167361 3.744147 0.762931 1.142020 0.113192 3.153992 -0.310675 -3.291274 0.035463 1.974634 3.964554 -0.679184 1.418482 -2.232782 2.578298 -0.135149 -1.979028 2.000467
wb_dma_wb_if/wire_mast_dout 1.725432 1.621631 -2.381896 -2.064798 -2.510744 -0.932019 -0.767689 -4.888933 -1.148988 0.810313 -1.060779 1.076064 0.633776 -1.425798 -2.668267 2.519142 2.302780 1.551297 -4.953508 0.824530
wb_dma_ch_rf/wire_ch_enable 1.588564 -0.324716 -2.813844 2.065625 -0.735060 -1.322843 2.106261 -0.217082 -0.635673 0.738780 -0.453795 2.878447 0.468807 2.923672 -5.394894 0.760933 -2.330397 -1.457057 -3.133391 3.910195
wb_dma_rf/wire_csr_we 0.527920 1.630852 1.155071 -1.712803 2.630476 -0.605093 -2.871328 -1.714263 2.533504 4.101434 1.438343 2.684529 4.717234 -0.353904 2.888680 1.895868 -0.621823 2.115542 -0.212516 0.104508
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.051412 2.292504 0.433574 -0.956367 0.648704 0.109181 0.024029 0.385306 1.670131 0.688141 0.610393 0.584692 1.416128 -0.888064 -1.561053 -2.812625 0.473148 -0.529287 -1.140334 -0.653678
wb_dma_ch_sel_checker/input_dma_busy 0.011927 -0.210917 0.398717 -0.234924 -1.677548 0.418667 -0.417938 0.065921 2.032452 0.877553 0.732322 1.047287 -0.428059 0.970908 0.585043 1.508635 1.245096 0.844636 0.001509 0.358714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.114891 2.351543 0.531398 -0.935879 0.657976 0.101483 0.065712 0.396293 1.664157 0.669167 0.617576 0.611379 1.422710 -0.906980 -1.577662 -2.841119 0.441825 -0.531816 -1.194727 -0.658028
wb_dma_ch_rf/assign_9_ch_txsz -1.559817 2.085998 -2.238860 3.836941 -0.452123 1.505441 -0.288067 2.455141 -0.898063 -4.211148 0.551373 1.089039 4.062720 -0.097163 0.214507 -3.400049 4.665866 0.132286 -2.333431 2.599739
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.482413 0.092048 1.476915 0.347590 -1.599301 0.258265 0.384295 -1.694097 1.676697 -1.489021 -1.152150 1.186144 0.153137 1.835171 2.290920 0.346108 0.516928 3.347668 0.449917 0.554857
wb_dma_de/assign_65_done 0.225008 1.835684 -0.375349 1.412446 0.747428 1.078328 -0.131262 3.181214 -0.499500 -2.073604 -1.122315 0.551706 2.565133 -2.083487 2.274298 0.289441 0.116213 0.203156 -3.853619 -0.804515
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 1.735549 0.854298 1.408107 1.114668 -3.367487 -0.293321 1.600301 1.801580 2.291098 0.315272 -0.521132 1.869449 2.831031 -0.131079 1.246053 2.621366 1.063223 -0.795459 -0.246594 1.774542
wb_dma_de/always_2/if_1/if_1 1.536455 1.534149 0.727716 0.513125 0.322335 -0.175845 -0.750730 -3.584446 -3.184277 2.087389 -0.820713 0.410397 -2.816018 2.389700 -2.819741 -2.200552 -2.045085 1.295625 -3.505872 1.180634
wb_dma_wb_mast/assign_2_mast_pt_out 0.107768 1.427609 -1.650318 -1.322803 -1.336948 -1.606310 1.379234 -2.416303 0.799974 -1.161933 -1.604532 0.080871 2.761768 -0.703608 -1.542095 0.011984 0.265658 -0.026843 -2.087774 1.565374
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.640393 0.190873 0.719934 0.839685 -0.380228 -0.260108 -1.040826 1.297548 -1.234406 0.253066 0.611128 0.038336 1.947056 1.210606 3.020878 3.854672 -1.367795 -1.272797 2.851455 1.255022
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.479840 0.309525 1.916562 -0.359662 0.013951 0.884680 1.039756 1.670872 3.606941 -0.431143 0.209593 1.992164 1.082714 0.469841 0.939660 -0.703380 0.887614 1.637126 -0.181733 -1.124446
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.905768 0.278870 4.179648 0.558020 0.412435 0.774153 0.514670 2.009729 1.899982 0.805725 0.149554 2.389843 1.177046 1.626600 2.568667 2.324829 -2.320067 0.252547 1.022297 -0.487728
wb_dma_ch_sel/assign_112_valid 0.550349 -1.070068 0.541543 0.789792 1.255663 0.234854 -1.709878 1.329558 -0.656467 0.528415 0.249400 0.783469 1.239587 1.127830 4.067484 4.268017 -2.667826 0.617991 1.236156 0.411722
wb_dma_de/always_23/block_1/case_1/block_8 -0.951781 -2.648828 -0.520350 0.776877 -4.909932 0.270320 0.250916 1.266754 3.824106 -0.983824 -0.622147 -0.689981 0.305119 1.448198 3.431606 3.343342 1.329762 1.213627 1.280817 1.662512
wb_dma_de/always_23/block_1/case_1/block_9 -0.854329 -2.595802 -0.458791 0.786917 -4.779414 0.281826 0.320419 1.210254 3.723558 -0.965708 -0.655958 -0.652569 0.282470 1.375480 3.417493 3.261316 1.242804 1.228035 1.145210 1.569108
wb_dma_ch_rf/assign_28_this_ptr_set -0.317821 -2.719317 0.322398 -0.410771 0.480013 -0.045016 1.427718 -0.043666 2.767863 0.410115 -0.744330 3.226040 -0.022231 0.516718 1.296212 2.848269 0.400514 3.807882 -0.871460 -0.594763
wb_dma_ch_rf/always_22 -0.233894 -0.723152 0.157152 -1.037245 0.930856 0.807626 -0.612605 1.876469 -0.591522 1.867903 0.676204 -0.913223 -0.833300 0.459103 -0.683007 1.378034 -0.816906 -0.966828 -2.284874 -1.948877
wb_dma_de/always_23/block_1/case_1/block_1 1.521418 -0.984722 -2.500266 1.080451 0.225179 0.309292 1.025264 2.362270 -1.374175 0.256712 1.456035 2.850765 -0.313749 0.326709 -4.638065 3.829813 0.918462 -2.487390 -3.404369 0.794990
wb_dma_de/always_23/block_1/case_1/block_2 1.009426 0.863376 -3.108109 0.478080 0.170510 -1.899652 0.103033 -2.144039 1.828759 2.102189 0.035825 2.485220 4.554241 -0.659376 -2.216314 -1.751332 -0.268621 -0.736551 -1.587825 3.032884
wb_dma_de/always_23/block_1/case_1/block_3 3.973521 0.767691 1.977305 2.870802 1.853157 2.015250 0.252230 2.732223 -3.456763 0.495223 0.398093 2.737066 -1.829946 -1.917920 -1.401019 -0.644197 0.974133 -2.631472 -4.123285 -1.401038
wb_dma_de/always_23/block_1/case_1/block_4 3.831472 -0.129642 1.600615 2.739674 2.978654 2.409634 -0.434372 2.581389 -2.386914 0.843068 0.186612 3.389230 -2.404662 -2.123164 -0.619312 -0.746211 0.279275 -0.963525 -5.396413 -2.033853
wb_dma_ch_rf/always_27 0.397149 1.584114 -1.429616 0.496608 -1.748648 -0.599458 -0.306748 1.717020 1.642135 0.496033 0.053535 1.245679 4.358100 -1.294842 1.431703 2.037384 0.976889 -0.514920 -1.361453 1.924720
wb_dma_de/always_23/block_1/case_1/block_7 -2.270055 -2.930496 -2.629503 0.080996 -4.912540 -0.920390 2.105321 0.073479 2.459190 -1.319690 -1.779492 -0.333966 0.928727 3.425364 0.563353 6.916602 1.065578 2.187443 -1.627499 2.437562
wb_dma/assign_4_dma_rest 0.119435 -0.942281 -0.931030 -0.950398 0.928128 -0.722397 0.629219 -1.185857 0.911772 1.342404 -0.448806 1.915418 0.186399 -0.627361 -0.991760 1.091129 -0.018347 1.905840 -1.746412 -0.165462
wb_dma_ch_rf/always_23/if_1 -0.440493 0.589042 0.225115 1.406953 -0.407791 -0.462375 1.913647 -0.532311 -1.415461 -1.491316 0.626299 0.470376 0.502590 1.234813 -2.593782 -2.455273 2.593590 -1.663445 2.697605 1.666915
wb_dma_ch_sel/reg_ndr_r 1.920119 -0.633198 3.376416 3.020313 2.489858 0.960293 1.376372 2.915755 -3.006386 -2.388855 -1.473148 1.529551 0.816091 0.168643 3.513159 2.083272 -2.635077 -0.114812 0.547922 -0.662894
wb_dma_de/assign_66_dma_done/expr_1 0.401141 0.300580 -1.869213 0.346891 -0.470182 -0.228349 -0.952034 1.459203 2.418262 0.950174 -0.339999 1.970976 3.587384 -1.310286 2.158876 2.376999 -0.136534 1.357953 -3.001300 1.299629
wb_dma_ch_sel/reg_req_r -0.609785 -3.484619 -1.287634 -0.086657 -3.766569 -0.355975 0.815097 0.195104 4.345504 0.401570 -1.027198 1.102526 0.276937 0.698656 2.417819 4.317150 1.122103 2.819624 -0.475200 1.330079
wb_dma_ch_rf/reg_pointer_r -1.120323 1.993306 -4.751795 -0.361765 -1.517975 -0.739764 -0.011321 -4.659239 -1.215596 -1.823011 -0.878722 1.360496 -0.600013 -0.067145 -2.441622 0.340415 2.092806 3.183713 -3.982801 1.850710
wb_dma_ch_sel/assign_105_valid 0.501114 -1.052840 0.459261 0.722365 1.140546 0.176869 -1.713992 1.199200 -0.564524 0.573897 0.257656 0.806075 1.225401 1.181800 3.949750 4.220835 -2.620353 0.731150 1.168897 0.482039
wb_dma_ch_pri_enc/wire_pri5_out -0.484559 0.334937 1.816151 -0.409935 -0.035950 0.847097 0.982602 1.512302 3.608845 -0.366104 0.254223 1.937271 1.049430 0.467545 0.794668 -0.812432 0.938272 1.607341 -0.232543 -1.071970
wb_dma_ch_sel/always_39/case_1 1.894832 -0.650587 3.347223 3.028193 2.468419 0.961617 1.383749 2.849275 -3.032829 -2.380392 -1.475516 1.510668 0.789782 0.161554 3.434797 2.032191 -2.642484 -0.160323 0.539815 -0.652153
wb_dma_ch_sel/always_6 -0.849938 -2.775910 -0.399641 0.706067 -4.909051 0.301112 0.323975 1.196730 3.922015 -0.873986 -0.677063 -0.628165 0.176764 1.498748 3.462731 3.406013 1.177346 1.336173 1.232705 1.568786
wb_dma_ch_sel/always_7 -0.921939 -2.206853 0.003430 0.731592 -2.937044 0.853244 1.816365 1.665393 1.961667 -2.509147 -1.955752 -0.252886 -0.893239 -0.008384 2.260285 2.149867 1.571975 2.014496 -1.525021 -0.722166
wb_dma_ch_sel/always_4 0.352910 2.658942 -0.875046 1.554725 -3.114442 -0.036005 -0.951225 2.517017 0.615746 -0.807883 0.337138 -0.671716 4.280007 -0.601326 2.215279 1.138740 1.184257 -2.409028 0.057487 2.489683
wb_dma_ch_sel/always_5 -0.023116 1.430606 -3.503697 0.375467 -1.649125 0.075792 -1.320933 2.617629 2.304522 -1.180924 1.038151 0.746981 3.623438 -1.734517 0.531018 1.488411 0.528542 -1.262725 -1.402400 1.733956
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.479196 0.967535 -0.634050 2.546254 1.263651 -1.072752 -1.522737 -2.724639 -0.634667 4.196702 -0.023360 3.049322 2.041328 0.960991 -0.464274 -2.801877 -1.090645 0.239334 -2.122711 3.815215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 4.256403 1.249109 3.410726 2.305417 -1.928781 -0.271813 0.954852 1.073378 -2.909657 1.239658 -0.847705 -0.336166 -0.745153 -0.103901 1.251049 2.197284 -2.578666 -4.460184 2.246220 0.841596
wb_dma_ch_sel/always_1 -0.568385 -3.452575 -1.409327 -0.080771 -3.735480 -0.390164 0.797253 0.064415 4.346109 0.523314 -1.008802 1.187533 0.384641 0.660415 2.282583 4.246251 1.180255 2.842633 -0.625604 1.437749
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.581632 -1.958203 1.437279 0.519422 -0.557710 0.790860 0.999942 1.319635 2.033243 -1.107897 -0.374545 1.375310 -0.276945 1.239082 2.409480 1.923285 0.426454 2.130140 0.930533 -0.554457
wb_dma_ch_sel/always_8 -0.319838 -2.600374 0.328000 -0.416704 0.431836 0.008735 1.395610 -0.017135 2.725493 0.407627 -0.705118 3.159578 -0.010336 0.459965 1.255592 2.849924 0.442406 3.699157 -0.881283 -0.585676
wb_dma_ch_sel/always_9 -0.520385 -1.884729 1.355708 0.548247 -0.701543 0.753315 0.934715 1.199941 2.043451 -1.015895 -0.339532 1.406420 -0.301877 1.290937 2.365117 1.976253 0.494270 2.142766 0.871446 -0.434754
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.455706 0.358827 1.885244 -0.396798 -0.002092 0.860785 1.006436 1.566832 3.627499 -0.366072 0.299372 1.955574 1.066732 0.468079 0.831792 -0.846024 0.933956 1.595010 -0.193035 -1.120749
wb_dma_de/assign_67_dma_done_all 0.198005 -0.139429 -1.089504 2.227790 0.002012 0.886988 -0.330833 2.621611 -2.002741 -2.515647 -1.649898 -0.024797 1.296994 -1.380257 3.539294 2.737576 -0.203058 0.625579 -3.012735 -0.052661
wb_dma_ch_rf/wire_ch_txsz -1.548164 2.250934 -2.280356 3.909895 -0.394579 1.486622 -0.308212 2.447782 -1.023686 -4.128688 0.619220 1.145733 4.093668 -0.034416 0.062121 -3.517341 4.780457 0.080075 -2.472103 2.677133
wb_dma_ch_sel/assign_99_valid 1.101340 1.385820 -0.281497 3.890665 -0.964766 -0.125153 -1.344421 -1.983916 -5.070715 -0.357446 0.601245 0.945608 -0.534649 5.809143 -1.161088 2.224730 -0.906362 -0.958330 0.035981 4.978090
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.456719 0.582826 0.206425 1.368627 -0.432223 -0.443784 1.795606 -0.427330 -1.391502 -1.445989 0.686323 0.431543 0.505372 1.218145 -2.489372 -2.240393 2.537174 -1.651680 2.588197 1.619460
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.742564 0.106125 0.422786 3.174690 -1.417503 -0.657923 0.487820 -1.862022 -2.486161 3.339236 -1.436763 0.718722 -1.049309 2.642264 -2.336648 0.524751 -0.238149 -1.911188 -5.077820 2.995471
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.581061 3.481237 0.164920 -2.116400 -1.628543 -0.158755 -3.353606 2.192545 1.977009 3.782817 3.587604 -1.540186 2.842417 -1.123382 0.864057 1.096659 0.625844 -4.808692 3.247452 0.234739
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.958652 -0.606664 1.436164 1.612470 -0.476297 0.294647 1.592517 -2.041617 0.966563 -2.564736 -0.774380 2.359094 -0.010584 2.899173 0.661883 -1.533329 1.812706 3.413226 1.418036 1.344347
wb_dma/wire_ch2_txsz -1.043790 -2.232940 -0.027267 0.701600 -2.816798 0.824640 1.784053 1.668319 1.989305 -2.538466 -1.908260 -0.302595 -0.824087 -0.010498 2.322285 2.057339 1.567681 2.030852 -1.378683 -0.772503
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 3.817038 -0.206083 1.457044 2.579888 2.973425 2.385810 -0.596468 2.602380 -2.524196 0.886654 0.121837 3.099072 -2.329721 -2.127764 -0.529958 -0.438462 -0.073492 -1.102623 -5.513055 -2.065771
wb_dma_de/always_23/block_1 1.437811 -1.455939 -2.795863 1.118428 1.148320 -0.855904 0.874218 0.602592 -0.559730 2.462395 0.613015 2.536346 2.284612 0.199191 -3.899290 1.808200 0.195195 -2.332804 -3.605641 1.668324
wb_dma_ch_rf/always_6/if_1/if_1 1.596985 -1.005987 -2.353420 1.194176 -1.296101 -0.703746 2.258152 0.380612 -0.391374 0.871025 -0.279686 2.342047 -0.594765 1.653159 -5.429065 1.050701 -0.813992 -1.516712 -3.712147 2.270760
wb_dma_de/wire_mast1_dout 0.032987 -1.020810 -0.370399 -0.337795 -3.530798 1.313120 1.067735 2.102077 0.416266 -0.970957 -1.374715 -2.051189 -2.415064 -2.668896 0.151194 1.208884 3.017857 -0.418128 -3.832127 -2.345018
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.705019 1.257642 -1.082048 0.087171 -1.671517 -0.517446 0.256732 -2.744908 -1.125104 -0.477735 -0.620798 -0.529419 -0.148982 0.920235 -1.020434 -0.402521 1.157453 1.453127 -2.003573 1.145913
wb_dma_de/always_8/stmt_1 0.619636 2.358382 0.779085 1.105215 3.014901 0.933634 -1.098931 2.666172 -0.313203 -0.577747 0.427224 2.231543 3.294305 -0.945832 2.164273 -0.201095 -0.883745 0.331292 -1.802626 -0.523603
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.628603 1.323505 -1.126098 0.087199 -1.578542 -0.517505 0.205173 -2.624335 -1.142115 -0.375681 -0.603300 -0.454077 0.059706 0.774261 -0.931024 -0.337309 1.053217 1.277544 -2.062295 1.143765
wb_dma_ch_rf/wire_ch_done_we 0.166276 0.779858 -0.323323 -0.053554 -0.387178 0.413710 -0.858825 2.101382 1.107492 -0.107952 -0.636664 -0.262682 2.019439 -0.912315 2.486771 1.799292 -1.215461 0.069670 -2.123770 -0.498821
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.356919 -0.208847 2.384711 0.866154 0.246651 -0.100132 -0.575469 0.481576 -1.583468 1.321217 0.005527 0.322603 0.001515 1.248395 1.906060 3.382639 -3.252226 -1.366798 1.469571 0.546360
wb_dma_wb_slv/wire_wb_ack_o 0.277039 1.590466 -1.738734 -1.236425 -1.715471 -1.635604 1.381480 -2.490719 0.662108 -1.093518 -1.660458 0.132175 2.748450 -0.751480 -1.661751 0.179425 0.481083 -0.161388 -2.312206 1.750822
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.034051 -0.556813 1.504850 1.583258 -0.444496 0.317374 1.638675 -2.037061 0.986392 -2.715743 -0.829471 2.245384 0.003939 2.907389 0.770135 -1.664775 1.766210 3.466847 1.524688 1.250448
wb_dma_de/reg_ld_desc_sel 1.291112 -1.740371 -0.473679 1.204443 8.481331 -0.096299 -1.917121 -0.232149 -3.609618 -0.023370 1.023376 3.261174 3.596569 1.276642 -0.072927 0.711412 -4.779088 0.586985 -1.141426 0.544298
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.528779 0.309114 0.446882 0.764400 -0.545407 -0.391331 -1.082549 0.912112 -1.229367 0.342562 0.612170 0.076013 1.921838 1.302124 2.650610 3.730914 -1.210213 -1.115357 2.627668 1.462954
wb_dma_de/assign_83_wr_ack 0.241496 1.990575 -0.555276 1.331448 0.602390 1.057790 -0.231657 3.075329 -0.294538 -1.938254 -1.100031 0.566873 2.623502 -2.174114 2.109037 0.129750 0.223339 0.194938 -4.108176 -0.721281
wb_dma/wire_dma_done_all 0.250050 -0.072451 -0.998003 2.268036 0.059522 0.933622 -0.353337 2.582097 -2.007683 -2.509645 -1.578140 0.074336 1.353166 -1.301019 3.506360 2.806244 -0.209747 0.634459 -2.997431 -0.052945
assert_wb_dma_rf/input_ch0_am1 0.048291 2.507279 1.034108 -0.464392 -0.475137 -0.655178 -0.494012 -1.864547 -0.339017 -0.597592 -0.563102 0.050303 1.927455 -0.596619 0.157701 -1.833575 0.626121 1.929697 -0.645290 1.083196
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.825640 -2.693500 -0.385613 0.822523 -4.722687 0.256680 0.332706 1.160984 3.686684 -0.907393 -0.658556 -0.648706 0.227031 1.483929 3.375999 3.209091 1.123803 1.222003 1.305403 1.637296
wb_dma_ch_sel/input_ch0_csr 1.882281 3.055800 -3.448149 -0.791140 -1.073302 -0.682771 -2.116192 0.318889 -0.890706 1.936461 1.228628 1.966138 -0.594382 -4.032647 -1.194574 1.911531 0.142967 -0.065241 -2.875626 1.085245
wb_dma_ch_arb/reg_state 4.283648 -0.001266 3.563351 2.836946 -3.134978 -0.558610 4.581463 -2.290957 0.355317 0.384065 -3.111471 3.684848 -1.782168 0.877663 -1.281826 -0.869069 -0.106622 -0.286829 -0.388564 1.184966
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 3.873162 0.728185 1.912508 2.829978 1.698523 1.952300 0.331727 2.552480 -3.311760 0.367732 0.266847 2.670791 -1.849389 -1.959938 -1.394138 -0.745513 1.075301 -2.500378 -4.107851 -1.387839
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.480160 0.330214 0.393725 0.789172 -0.222643 -0.377424 -1.145749 1.061377 -1.390406 0.167168 0.550262 0.011261 2.074780 1.096282 2.795975 3.670160 -1.376773 -1.124845 2.541115 1.346446
wb_dma_wb_mast 1.468772 3.677211 -1.800048 -1.647806 -3.856225 -1.792536 2.280944 -3.200757 -1.619107 -1.523794 -1.852216 0.201112 3.654214 -0.595864 -4.072104 3.250313 2.161159 -1.471493 -4.806304 2.103891
wb_dma_ch_sel/assign_124_valid 0.556772 -1.021706 0.384908 0.662621 1.186729 0.131178 -1.765626 1.079391 -0.597400 0.641455 0.267508 0.769952 1.227034 1.134078 3.809157 4.136390 -2.584692 0.658640 1.172365 0.481128
wb_dma_de/always_18/stmt_1 -1.882208 1.384046 -1.161049 0.274149 -3.544667 -0.978962 2.127150 0.098149 -2.165324 -2.308175 -0.597501 -2.358645 1.187587 3.165927 -2.554254 3.102643 1.318218 -2.216488 0.398547 1.962624
wb_dma_ch_rf/wire_ch_csr_dewe 2.073786 -2.431872 2.031359 1.169882 -1.680249 1.714638 2.266976 3.268256 0.309977 -0.758220 -2.289135 2.030108 -1.789614 -2.441236 2.698796 5.131455 1.559808 1.736759 -4.813435 -2.684280
wb_dma_ch_pri_enc/input_pri2 -0.576411 -1.986638 1.408852 0.574639 -0.592448 0.787374 0.964163 1.309154 2.039436 -1.112853 -0.380123 1.383500 -0.252042 1.280518 2.469217 1.949027 0.459409 2.165524 0.918189 -0.524939
wb_dma_ch_pri_enc/input_pri3 -0.576820 -1.954092 1.341619 0.566621 -0.594435 0.735642 0.963882 1.202406 2.031358 -1.087749 -0.403170 1.423904 -0.291235 1.289025 2.409813 1.940985 0.494800 2.155733 0.889323 -0.459336
wb_dma_ch_pri_enc/input_pri0 -0.655443 -1.784977 1.040130 0.744477 1.083505 0.358960 1.413991 1.242951 0.046193 -1.995579 -1.064131 0.321587 0.145828 0.326757 1.937917 0.448737 -0.758900 1.330470 0.994096 -0.920955
wb_dma_ch_pri_enc/input_pri1 -0.459552 0.277572 1.944967 -0.367147 0.054062 0.893085 1.042712 1.683730 3.627400 -0.452455 0.195700 1.991495 1.061439 0.426137 0.951626 -0.761392 0.888004 1.616011 -0.155762 -1.139075
wb_dma_wb_if/input_slv_pt_in 0.242017 1.537456 -1.713344 -1.238915 -1.623233 -1.615044 1.367494 -2.443882 0.716314 -1.040475 -1.583825 0.038305 2.688463 -0.795713 -1.745595 0.009067 0.431062 -0.341674 -2.073752 1.643210
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.094629 -1.302720 0.162588 -1.362679 -1.117492 -0.643174 -0.646501 -1.078865 1.454538 1.843706 0.460504 -0.889247 -0.693899 1.337804 0.346190 1.723819 -1.362279 -0.111391 2.035605 0.312467
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.813410 0.118115 4.132829 0.360319 0.280606 0.778213 0.389948 2.012589 2.119429 0.933891 0.263275 2.148740 0.979848 1.473830 2.622342 2.360270 -2.185238 0.137514 1.318934 -0.615649
wb_dma/wire_de_adr1_we 0.126915 1.415939 0.229357 0.164519 -1.649709 -0.528381 0.598140 -0.049783 -0.798803 -0.292351 0.351892 -0.837587 0.782103 0.080981 -0.995596 -0.330494 1.209485 -2.060495 1.671117 0.926452
wb_dma_ch_sel/assign_6_pri1 -0.473334 0.339031 1.851717 -0.379538 0.022308 0.854290 0.976793 1.589432 3.631779 -0.418816 0.246499 1.958712 1.090896 0.435668 0.854949 -0.836457 0.928636 1.595436 -0.216360 -1.120194
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.633326 -1.762986 1.060397 0.766585 1.103564 0.390066 1.405704 1.305948 0.066264 -2.031583 -1.057389 0.288660 0.181380 0.310777 1.943819 0.439797 -0.797222 1.278068 1.018917 -0.931889
wb_dma_ch_sel/assign_129_req_p0/expr_1 2.343287 1.643792 1.014887 3.576946 1.797000 0.165175 0.748427 2.697438 -5.235515 -1.919904 -1.561133 -0.151260 1.392463 -2.144830 2.333784 -0.044200 -2.000533 -3.147724 0.397589 0.006344
wb_dma_rf/wire_csr -0.301560 0.392237 -2.894968 -0.929987 -0.309100 -0.338433 -0.102118 0.645781 1.054529 -0.653920 1.220793 0.886645 0.942672 -1.341639 -2.221761 0.789702 0.641575 -0.915323 -0.266499 0.411878
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.055148 -1.270583 0.214503 -1.379294 -1.131430 -0.632770 -0.627005 -1.008808 1.460305 1.818413 0.459816 -0.848445 -0.705998 1.303577 0.393998 1.757518 -1.409030 -0.124552 2.044044 0.281867
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.678463 -0.411290 0.115831 -0.056898 -4.217976 0.431200 0.312573 1.654840 5.224116 -0.208140 -0.005278 -0.109114 1.529585 0.706716 1.983902 0.751002 1.594312 0.598963 0.208686 1.023030
wb_dma_ch_sel/always_37/if_1 2.497295 0.147157 -1.096531 2.449553 2.162358 -0.870185 -1.969128 -3.203512 0.141237 4.261110 -0.298415 3.379290 1.566832 0.760987 -0.074287 -3.029168 -1.927273 1.263984 -2.832377 3.491464
wb_dma_de/always_6/if_1/cond -0.206125 -0.084978 -1.673454 2.243443 -1.985653 1.308119 -2.141332 4.777283 0.169424 -1.666584 0.437994 -1.392465 2.458272 -2.306941 5.349304 2.640511 1.674082 -1.856205 0.204338 0.762308
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 3.879045 0.723476 1.963466 2.692584 1.883622 2.019464 0.174761 2.800914 -3.172384 0.557638 0.526502 2.639699 -1.819798 -2.028273 -1.395426 -0.744523 1.146072 -2.663305 -3.972029 -1.537343
wb_dma_ch_rf/always_8/stmt_1 0.200487 1.337081 -3.232663 0.819185 1.824764 -2.033316 -1.869735 -2.935667 0.211989 3.292010 -0.400327 0.885233 5.395539 -0.484100 -0.074537 -3.144448 -0.907103 -0.120566 -2.034687 3.120020
wb_dma_ch_sel/assign_108_valid 0.575700 -0.941685 0.331686 0.786394 1.073948 0.141452 -1.714437 0.989239 -0.661882 0.660098 0.254290 0.915894 1.211257 1.244908 3.741856 4.218508 -2.564448 0.761367 0.958378 0.623490
wb_dma_ch_pri_enc/wire_pri9_out -0.563211 0.227778 1.943647 -0.371529 0.087448 0.930052 1.070252 1.759962 3.742369 -0.555860 0.208737 1.979105 1.102534 0.413803 1.010234 -0.769697 0.880453 1.711904 -0.100540 -1.202984
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.534220 0.073694 1.585084 0.329546 -1.547205 0.267117 0.498904 -1.601200 1.740093 -1.618014 -1.195289 1.216689 0.209606 1.826936 2.388770 0.318325 0.465374 3.474041 0.524621 0.471699
wb_dma_ch_sel/wire_pri2 -0.604260 -1.947536 1.399494 0.511669 -0.593831 0.754577 0.963906 1.256580 2.073684 -1.106887 -0.356914 1.409279 -0.268195 1.311436 2.439288 1.950264 0.507381 2.157205 0.945046 -0.490906
wb_dma_ch_sel/wire_pri3 -0.589588 -1.931872 1.405717 0.503288 -0.619088 0.779709 0.969016 1.267274 2.089975 -1.098649 -0.321918 1.399194 -0.277739 1.315944 2.434954 1.932299 0.518883 2.180886 0.962268 -0.503822
wb_dma_ch_sel/wire_pri0 1.839044 -0.656820 3.336584 3.001927 2.468068 0.965179 1.430812 2.842536 -2.884886 -2.422459 -1.439646 1.532479 0.798473 0.204603 3.430231 2.003661 -2.588946 -0.020886 0.492401 -0.689009
wb_dma_ch_sel/wire_pri1 -0.504425 0.335194 1.827657 -0.435057 0.079106 0.845857 1.014934 1.593556 3.665980 -0.448838 0.248634 1.935216 1.139888 0.382304 0.811562 -0.928159 0.927171 1.598282 -0.229479 -1.153119
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.621588 0.217997 0.287816 2.108457 2.355280 0.844316 -1.210950 2.293200 -2.046278 -1.217692 -0.128420 1.690835 1.989765 -0.163373 3.693779 2.573504 -1.311505 0.790779 -0.751003 0.172103
wb_dma_rf/input_ptr_set -0.611551 -1.938616 1.412529 0.546461 -0.558459 0.748322 0.953055 1.268037 2.052410 -1.120682 -0.342893 1.346012 -0.291811 1.259587 2.444306 1.905830 0.447517 2.141198 0.949408 -0.524541
wb_dma_rf/always_2/if_1/if_1 0.402682 2.148926 -1.526847 -2.355459 1.895491 -0.934977 -2.464487 -1.587563 3.039793 3.114094 2.172190 3.419167 4.688639 -1.465136 -0.018820 2.087149 0.269144 1.235230 -0.992472 0.527407
wb_dma_de/assign_77_read_hold 0.060963 2.237389 0.504713 -0.923007 0.659724 0.106753 0.064733 0.402467 1.661296 0.636727 0.575774 0.579014 1.373570 -0.851097 -1.498290 -2.782250 0.431178 -0.520505 -1.096522 -0.681628
wb_dma_pri_enc_sub/input_valid 0.079026 2.223248 0.633346 -0.927188 0.674069 0.169728 0.098326 0.537569 1.714684 0.624172 0.620360 0.639340 1.391336 -0.880318 -1.411196 -2.732934 0.408880 -0.497080 -1.042288 -0.726906
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.553865 0.293700 1.861207 -0.395163 0.080540 0.880524 1.009843 1.611995 3.614792 -0.465688 0.213265 1.922222 1.106512 0.398841 0.919620 -0.799668 0.915716 1.607979 -0.141563 -1.129997
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 3.790874 -0.520223 4.265821 4.287374 1.841480 1.244687 2.176041 3.437794 -3.752794 -1.966503 -2.520304 1.466868 -0.838804 -1.104763 3.693030 1.277332 -3.373406 -1.535958 -0.004129 -1.233662
wb_dma_ch_rf/always_27/stmt_1 0.438802 1.514636 -1.381827 0.439829 -1.913228 -0.633512 -0.196783 1.628249 1.605286 0.480586 0.009801 1.126374 4.157679 -1.188103 1.316781 2.090550 1.041324 -0.547246 -1.223404 1.913838
wb_dma_wb_slv/assign_2_pt_sel/expr_1 3.869969 4.686629 -3.839156 0.641385 -3.283639 -1.985831 1.613972 -5.245690 -0.601886 0.728565 -4.885801 0.416510 0.671361 -3.755628 -5.135642 -3.019512 0.093852 -2.693158 -7.734869 1.964491
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.813784 -2.606806 -0.516400 0.784470 -4.966202 0.230948 0.285920 1.056787 3.755763 -0.879196 -0.681709 -0.679630 0.162972 1.512757 3.279661 3.403512 1.269354 1.228231 1.123365 1.742332
wb_dma_ch_sel/wire_valid 1.387290 -0.458181 -2.958703 2.045436 -1.032889 -1.294639 2.318254 -0.046204 -0.706174 0.725818 -0.486885 2.674996 0.078512 2.999065 -5.576121 0.763976 -2.118759 -1.487476 -3.196196 3.873034
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.074568 2.235122 0.495148 -0.915018 0.652772 0.128246 0.024504 0.351566 1.631902 0.666958 0.612058 0.611013 1.406038 -0.855244 -1.531572 -2.764981 0.433394 -0.514938 -1.110127 -0.642522
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.629791 -1.837143 1.070485 0.745963 1.137880 0.381576 1.396712 1.304112 0.072555 -2.023647 -1.070598 0.328343 0.162743 0.339965 1.952795 0.450191 -0.798608 1.331541 1.022922 -0.919429
wb_dma_de/wire_chunk_cnt_is_0_d 0.632513 2.387449 0.730862 1.118783 2.934048 0.956125 -1.157155 2.659252 -0.347889 -0.515999 0.494210 2.151716 3.264091 -0.969020 2.126714 -0.119142 -0.794704 0.251287 -1.819896 -0.504554
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.525738 -0.037443 1.615001 0.340068 -1.593834 0.300817 0.522770 -1.640673 1.763119 -1.607714 -1.196060 1.222525 0.101603 1.890661 2.357224 0.356440 0.468777 3.470650 0.567446 0.452372
wb_dma_ch_sel/assign_109_valid 0.474080 -0.937547 0.219471 0.648114 1.269003 0.127011 -1.902414 1.125791 -0.649706 0.642399 0.306857 0.740652 1.340856 1.060178 3.837316 4.092008 -2.586717 0.686767 0.993302 0.508044
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.462949 0.257017 1.915639 -0.341765 0.072511 0.892850 1.021059 1.643460 3.638103 -0.436261 0.244274 1.943888 1.081998 0.429943 0.958038 -0.809878 0.883169 1.611128 -0.144545 -1.132637
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 1.761902 2.310731 3.279171 -0.846341 -2.073162 -0.492853 -2.937661 -0.112815 0.079728 3.580747 2.620714 -2.290390 2.863505 -0.166015 3.485040 2.526883 0.329650 -4.781245 6.293759 0.982475
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.208881 1.289570 3.239751 2.260657 -1.959861 -0.313731 0.839074 0.858742 -2.958167 1.367017 -0.777809 -0.347827 -0.774563 -0.037018 1.078621 2.120492 -2.554401 -4.452459 2.180872 0.942317
wb_dma_de/assign_75_mast1_dout 0.123773 -1.015493 -0.238386 -0.305683 -3.528740 1.351982 1.040077 2.178512 0.390372 -0.845013 -1.350167 -2.062769 -2.574292 -2.742112 0.194251 1.304150 2.983493 -0.491262 -3.873985 -2.484625
wb_dma/constraint_csr -1.309875 1.051922 -3.325298 -0.603389 1.551238 -0.507773 -2.124305 -0.538028 -1.044620 0.305104 0.612853 -0.833731 1.564525 -1.238083 -0.309513 -0.960798 0.096588 0.064303 -1.284402 0.450184
wb_dma_ch_rf/always_5/if_1 -0.637837 1.301330 -1.231818 0.043507 -1.662012 -0.568548 0.217595 -2.704833 -1.140911 -0.408346 -0.648890 -0.485170 -0.019276 0.768981 -1.056830 -0.334021 1.076100 1.327952 -2.160265 1.150736
wb_dma_ch_pri_enc/wire_pri21_out -0.496369 0.382667 1.863143 -0.420459 0.135225 0.870655 1.009148 1.570368 3.630258 -0.449042 0.247358 1.959099 1.147364 0.388675 0.808620 -0.974242 0.893628 1.592682 -0.195314 -1.151164
wb_dma_ch_sel/assign_157_req_p0 0.543845 0.347462 0.363526 0.742957 -0.325654 -0.409033 -1.207504 0.859289 -1.393283 0.422582 0.645748 -0.031954 1.967860 1.133362 2.646056 3.678554 -1.355900 -1.244151 2.582892 1.395488
wb_dma_wb_mast/assign_1/expr_1 2.115924 2.386971 1.617666 0.243025 -4.900975 1.186140 2.477953 3.209473 0.623980 -0.144451 -1.467973 -2.192073 -1.894247 -4.437341 -1.513026 -2.183356 3.471481 -4.199742 -3.352178 -2.683015
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.388525 -0.155850 2.385625 0.876456 0.304783 -0.076654 -0.598940 0.547526 -1.615805 1.340243 0.038221 0.306853 0.016417 1.131766 1.923683 3.336820 -3.191062 -1.449322 1.492085 0.567161
wb_dma_de/reg_mast1_adr 2.645201 -2.183008 0.810618 0.138633 -0.806715 -1.166766 1.865123 -2.433660 1.484883 1.883357 -2.031783 0.669099 -0.698706 0.270148 -0.968823 -0.504109 -3.176873 -1.031553 0.345002 0.044057
wb_dma_ch_pri_enc/wire_pri17_out -0.527727 0.322266 1.839056 -0.360637 0.053362 0.871169 1.048503 1.612271 3.577389 -0.452220 0.235317 1.926034 1.104685 0.411188 0.873644 -0.809336 0.877933 1.626480 -0.194464 -1.158091
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.571331 0.321141 0.439804 0.863153 -0.287522 -0.384206 -1.050903 0.880518 -1.496071 0.175159 0.518041 0.084381 1.965430 1.177421 2.664185 3.632521 -1.305998 -1.105145 2.496924 1.430838
wb_dma_ch_sel/input_ch2_csr -0.145349 3.765604 -2.644496 0.128949 -2.915031 -0.620327 -1.589945 -0.394039 -3.246595 1.259645 -0.282746 -1.086368 -1.774857 -0.026810 -1.155596 2.747055 0.306412 0.532177 -4.184198 2.151186
wb_dma_ch_rf/assign_13_ch_txsz_we -0.377105 -0.351975 -1.613851 4.689559 0.096971 1.007451 0.181492 2.625828 -1.985374 -4.002199 -0.611807 1.479462 2.558142 0.091980 2.672172 0.222073 2.256260 0.426312 -1.016854 2.628697
wb_dma_ch_sel/assign_130_req_p0 2.475468 1.625967 1.153355 3.570800 1.727760 0.164116 0.699961 2.693680 -5.235385 -1.771740 -1.553444 -0.175692 1.247297 -2.170977 2.293410 -0.055810 -2.037605 -3.249321 0.384783 -0.045518
wb_dma_ch_arb/always_1/if_1/stmt_2 4.145164 -0.179001 3.657506 2.971536 -2.960266 -0.556108 4.780693 -2.265679 0.424214 0.219841 -3.263316 4.061999 -1.867887 1.005557 -1.171938 -0.818783 -0.078281 0.321015 -0.543647 1.214774
wb_dma_ch_sel/assign_106_valid 0.439237 -1.043581 0.289237 0.669430 1.249469 0.141378 -1.761009 1.045009 -0.572121 0.555992 0.228354 0.785107 1.271823 1.145397 3.853348 4.116016 -2.600235 0.822823 1.058778 0.467020
wb_dma_ch_pri_enc/wire_pri28_out -0.536482 0.305155 1.855364 -0.387688 0.070283 0.866822 1.048585 1.574617 3.596963 -0.449557 0.205335 1.936725 1.091301 0.408443 0.847317 -0.923504 0.909853 1.652497 -0.201646 -1.153378
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.627232 -1.810059 1.080390 0.763210 1.094108 0.363330 1.400929 1.286885 0.109015 -2.020535 -1.082551 0.329283 0.129497 0.356578 1.942171 0.431415 -0.774163 1.334097 1.026895 -0.929658
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.841860 0.108004 4.177182 0.474385 0.333223 0.811292 0.473087 2.113988 2.068795 0.815412 0.166932 2.307217 1.087184 1.546337 2.760700 2.468157 -2.243433 0.287392 1.201727 -0.559149
wb_dma_ch_rf/always_11/if_1/if_1 1.843987 1.577660 3.714042 2.018419 3.116897 1.040131 1.484207 3.139120 -1.273567 -1.794394 -0.866956 2.069819 2.201918 -0.695902 1.822332 -0.871758 -2.149824 -0.527367 -0.624923 -1.311772
wb_dma_wb_if/wire_slv_adr 3.506902 4.859359 -1.799577 0.605045 -2.380127 0.157020 -4.274100 -2.019341 0.469858 3.914441 3.040767 2.396815 0.311894 -2.845764 -1.946180 -1.782032 3.384792 -2.045274 -2.071439 3.738508
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.217511 -0.688698 0.143588 -0.986639 0.837931 0.745581 -0.564581 1.871191 -0.491070 1.789583 0.680488 -0.869846 -0.761121 0.413164 -0.578766 1.382872 -0.729493 -0.916800 -2.223794 -1.850510
wb_dma_ch_sel/input_ch1_csr -0.165550 3.495751 -2.724739 -0.090110 -2.700757 -0.594170 -1.702090 -0.337988 -3.350648 1.498531 -0.184733 -1.093418 -2.016187 0.026749 -1.260308 3.053442 0.200759 0.654288 -4.525200 1.875048
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.043478 2.301989 0.517152 -0.969372 0.691078 0.125578 0.046351 0.403646 1.739644 0.655649 0.626558 0.590035 1.442808 -0.882978 -1.539368 -2.868774 0.449929 -0.495098 -1.141237 -0.715797
wb_dma/wire_pt1_sel_i 1.867521 -0.965714 0.627571 0.930659 -3.977063 1.593929 1.808216 2.757608 -0.333806 -0.556979 -2.390598 -2.126793 -4.054209 -4.000124 0.584073 0.431022 2.167560 -1.825877 -4.160738 -3.067250
wb_dma/wire_pt1_sel_o 0.470660 4.614497 -2.459506 0.837593 -0.603310 -0.316513 -0.105187 -2.501024 -0.067862 -0.511878 -2.296897 2.126376 1.419526 -0.759387 -2.289397 -3.053663 -0.145601 2.327582 -4.126152 1.118827
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.888929 -0.665298 3.374938 2.969478 2.476295 0.980635 1.348982 2.980162 -2.934248 -2.407631 -1.403347 1.472214 0.788196 0.130587 3.509406 2.024544 -2.634236 -0.142529 0.626009 -0.758828
wb_dma_ch_pri_enc/inst_u16 -0.539312 0.260581 1.909005 -0.402005 0.056104 0.900107 1.080022 1.693747 3.658255 -0.500689 0.245707 1.927486 1.102806 0.410323 0.945766 -0.773724 0.914405 1.635630 -0.106394 -1.214399
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.112586 1.325187 0.187122 0.160524 -1.601128 -0.526346 0.638484 -0.045285 -0.754924 -0.302578 0.305755 -0.732106 0.760754 0.072308 -0.979803 -0.348871 1.210785 -1.903179 1.524656 0.904204
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.482674 0.482291 0.297157 1.418997 -0.459125 -0.417384 1.924667 -0.465315 -1.381120 -1.522557 0.612073 0.422060 0.489033 1.258496 -2.446276 -2.278314 2.533078 -1.652307 2.742364 1.612598
wb_dma_ch_sel/always_48/case_1 4.366271 -0.184186 3.982947 3.185633 -2.961755 -0.390402 4.768064 -2.002939 0.141467 0.228381 -3.196265 3.935361 -2.088795 1.004683 -0.993705 -0.706581 -0.162897 -0.075831 -0.309982 1.141746
wb_dma_ch_sel/input_ch7_csr 0.273474 2.873111 -2.329974 0.715248 -1.974622 -0.866168 -0.533463 -2.588167 -3.144658 0.278624 -0.914954 0.621702 -1.030411 1.390040 -2.429454 1.391670 0.173164 1.416617 -4.220391 2.622862
assert_wb_dma_rf/input_ch0_txsz -1.079068 1.070473 -1.274267 0.899628 -1.448707 0.588598 -0.677849 -0.360727 -0.797903 -1.366747 0.478756 -0.240260 1.179306 0.701433 -0.733413 -0.952640 2.736499 0.622370 -1.213898 1.368277
assert_wb_dma_rf -0.533061 3.428690 0.069972 0.637880 -1.914303 -0.107367 -1.057383 -1.975674 -1.424025 -1.633390 -0.250001 -0.143950 2.763460 0.204970 -0.406097 -2.307410 2.792126 2.190991 -1.929105 2.459937
wb_dma_ch_rf/reg_ch_am0_r -0.234091 -0.719055 0.212461 -0.987244 0.889356 0.796292 -0.559146 1.901540 -0.573312 1.827095 0.647275 -0.871554 -0.787982 0.499628 -0.620573 1.388668 -0.836628 -0.925764 -2.214318 -1.935546
wb_dma_ch_rf/always_4/if_1 -1.210092 1.927067 -4.925108 -0.356129 -1.374827 -0.773654 0.035631 -4.762455 -1.268087 -1.986742 -0.913647 1.418305 -0.677480 -0.121487 -2.558584 0.212638 2.098687 3.402170 -4.063664 1.832874
wb_dma_de/always_4/if_1/if_1/stmt_1 0.574093 0.175333 0.271399 2.043032 2.297517 0.872298 -1.189816 2.348178 -1.920086 -1.186621 -0.088552 1.610636 1.920417 -0.204975 3.697326 2.514331 -1.188578 0.780719 -0.693639 0.065664
wb_dma_de/always_14/stmt_1/expr_1 1.849980 0.120575 4.158086 0.447743 0.363566 0.775945 0.467503 2.132212 1.993012 0.849761 0.193019 2.218044 1.070227 1.534636 2.708905 2.436198 -2.306565 0.224877 1.220389 -0.631514
wb_dma_de/wire_use_ed 3.859063 -1.380214 3.684561 1.301162 3.210545 2.655964 -2.158671 3.584992 -2.637263 2.880383 1.800900 4.841145 -3.671685 -0.826296 2.849452 6.874097 -0.593007 1.781428 -3.639632 -2.155031
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 0.904716 1.000651 -3.290910 0.323004 0.257587 -1.943434 -0.191094 -1.995489 1.795283 2.186588 0.204000 2.162244 4.811123 -0.925635 -2.129081 -1.730140 -0.266865 -1.014035 -1.446960 3.002634
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.446566 0.384792 1.926736 -0.380002 -0.023336 0.921858 1.004855 1.634649 3.735094 -0.356543 0.270597 2.065323 1.120097 0.478955 0.893248 -0.825273 0.937229 1.621671 -0.227812 -1.128044
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.406444 -0.192083 2.394422 0.930226 0.263779 -0.038386 -0.558522 0.509124 -1.596570 1.319062 -0.032051 0.388166 -0.032275 1.203103 1.930524 3.381340 -3.232903 -1.348357 1.453247 0.555137
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.979892 -2.184273 -0.038322 0.745659 -2.871422 0.829870 1.856982 1.589613 1.967381 -2.525696 -1.971597 -0.267113 -0.838520 -0.005452 2.224966 2.051471 1.590850 2.050565 -1.507682 -0.733287
wb_dma_ch_sel/input_nd_i 1.867316 -0.721736 3.376395 2.986418 2.478006 0.968661 1.405213 2.856252 -2.929953 -2.434954 -1.433130 1.520826 0.759841 0.197186 3.464198 2.038345 -2.582874 -0.071498 0.580860 -0.700339
assert_wb_dma_ch_sel/input_req_i -0.636390 -1.834550 1.086902 0.776586 1.096332 0.381180 1.416736 1.303877 0.126659 -2.030456 -1.109015 0.374415 0.184446 0.353003 2.014601 0.491661 -0.806620 1.368694 1.035673 -0.966210
wb_dma_ch_rf/reg_ch_rl -1.342892 -0.343756 -2.967322 -1.985024 0.463743 -1.100743 -2.683211 -1.482539 0.414404 2.084384 1.019721 -1.712149 0.833685 0.130597 0.173546 0.920648 -1.378117 -0.049696 0.871300 0.663126
wb_dma_de/reg_paused -0.289169 0.335425 -2.958883 -0.990833 -0.287982 -0.367565 -0.107248 0.519243 1.105864 -0.559726 1.237164 0.894560 0.901957 -1.307824 -2.304023 0.763078 0.620441 -0.883376 -0.248870 0.408396
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.233700 1.960758 -0.444542 1.306698 0.658384 1.025026 -0.131291 3.058374 -0.194190 -1.992031 -1.142887 0.692284 2.671077 -2.137124 2.055706 0.079067 0.230317 0.319103 -4.091999 -0.760208
wb_dma_wb_if/wire_mast_drdy -0.526311 0.136353 1.279943 0.563824 -3.583558 0.245308 2.619157 2.222772 0.410217 -2.376827 -2.090503 -1.271991 0.859188 3.096072 0.594002 5.192950 -1.062949 -0.528002 -1.898838 0.254054
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.693498 -3.022067 1.207186 -0.663207 -0.035461 -0.322850 0.740006 0.185661 1.483020 -0.099087 -0.583730 -0.536476 -0.539005 1.668617 2.231541 2.171182 -2.150801 1.219164 2.981402 -0.606798
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -1.015069 -2.308654 0.071060 0.753292 -2.771868 0.878947 1.857538 1.822929 2.065351 -2.596974 -1.901650 -0.264459 -0.743802 0.001486 2.527840 2.166915 1.518972 2.048867 -1.268227 -0.799526
wb_dma_ch_sel/assign_100_valid/expr_1 0.951802 1.154222 -0.384057 3.573435 -1.039287 -0.065001 -1.413645 -1.814722 -4.859806 -0.188875 0.769003 0.763235 -0.675904 5.831350 -1.283684 2.519058 -0.976493 -0.999242 -0.090399 4.792960
wb_dma_wb_if/inst_u1 0.979145 3.687570 -2.422096 0.373237 -2.264547 -0.796048 0.399103 -4.122051 -0.844432 0.067113 -1.421415 1.404053 0.868272 -0.025737 -4.104694 -1.025819 1.541931 0.480109 -4.170258 2.363146
wb_dma_wb_if/inst_u0 1.511981 3.565335 -1.755595 -1.675308 -3.883770 -1.834891 2.372548 -3.412833 -1.703245 -1.586586 -2.001708 0.170864 3.562694 -0.568154 -4.033832 3.301516 2.116670 -1.378862 -4.767401 2.095947
wb_dma_ch_sel 0.738736 1.925856 -3.687611 0.515670 -1.258442 -1.828206 -0.347713 -2.468431 -1.259143 2.373059 -0.506032 1.334026 1.489664 0.491042 -3.062210 0.498724 -0.609544 0.021166 -3.945272 3.187209
wb_dma_rf/input_de_csr_we 1.936832 -2.539565 1.991589 1.164021 -1.671568 1.681558 2.350705 3.333911 0.212583 -0.925821 -2.370369 1.881923 -1.837851 -2.461745 2.814235 5.191595 1.531381 1.749388 -4.657888 -2.723534
wb_dma_rf/wire_ch0_adr0 1.469203 0.387525 0.674885 -0.067830 0.235473 0.616252 -4.421476 -0.431292 -2.169445 4.278118 2.737094 0.254440 -3.567036 2.544182 0.603190 3.710299 -1.944825 0.215014 -0.201517 1.546049
wb_dma_rf/wire_ch0_adr1 -0.877958 2.302210 -0.990425 0.989817 -2.822703 0.104543 -0.124450 -0.203646 -1.469164 -1.580372 0.844860 -0.781111 1.865719 0.713913 -1.467822 -0.815409 3.699907 -1.223927 0.273437 2.110131
wb_dma_de/always_9/stmt_1/expr_1 0.693319 1.732299 -2.343482 1.695768 0.760453 0.241857 -1.201370 1.574186 -3.914185 -1.583750 -1.320391 -1.285659 1.671014 -2.661541 1.249618 0.859774 -0.644841 -1.355203 -3.918521 0.296236
wb_dma_ch_sel/always_42/case_1/cond -0.423324 -0.338090 -2.122408 -1.404854 0.628779 -0.739316 0.148543 -0.337621 2.380718 0.867279 -1.471055 1.719433 2.147476 -1.360750 0.551808 1.858224 -0.956209 3.102902 -4.321115 -0.401960
wb_dma_wb_slv/input_wb_cyc_i 3.169135 3.974312 -2.236932 0.628329 -4.309005 -1.259391 -0.161393 -3.678695 -1.915698 0.441151 -3.851085 -1.787864 -0.021934 -3.575099 -0.962667 -0.145943 0.123430 -3.075137 -2.809237 1.146475
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.513002 -0.077270 1.543251 0.363493 -1.502342 0.270133 0.467147 -1.503585 1.670496 -1.476513 -1.111920 1.203533 0.117488 1.818734 2.327568 0.449717 0.421542 3.307154 0.547716 0.489531
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -0.924117 -3.472396 0.402875 0.808289 1.561981 0.089877 2.679103 -0.379389 2.146191 -0.797430 -0.418222 4.317090 -0.334287 1.678698 -0.233510 0.855158 1.702438 4.014714 0.250140 0.079798
wb_dma_de/reg_tsz_cnt -0.313573 1.638893 -1.216768 3.848366 0.594039 1.150768 0.284340 3.190377 -0.460117 -3.460855 -0.097667 1.935345 3.807930 -0.757145 1.396408 -2.134478 2.652188 -0.139436 -2.106881 1.945785
wb_dma_ch_sel/reg_ndr 1.861139 -0.751028 3.371065 2.993540 2.455688 0.989838 1.441733 2.969684 -2.914124 -2.467417 -1.445022 1.513970 0.824224 0.179535 3.599144 2.137275 -2.638425 -0.069151 0.606571 -0.706331
wb_dma_de/assign_83_wr_ack/expr_1 0.303956 2.235155 -0.661238 1.278256 0.676639 1.013309 -0.445684 2.976164 -0.455750 -1.747453 -0.971000 0.496143 2.655319 -2.293424 1.894973 -0.040045 0.275838 -0.049415 -4.100083 -0.687350
wb_dma_de/reg_de_txsz_we -0.582320 -0.579269 -1.516398 1.093265 0.812367 0.832349 -1.002446 4.354707 -2.256276 -2.407495 -0.952406 -2.984551 1.453286 -3.560473 4.158166 1.536873 -0.597334 -2.069650 -0.398425 -1.697019
wb_dma_ch_rf/reg_pointer_sr -0.580832 1.324836 -0.879411 0.187245 -1.733092 -0.491373 0.221868 -2.712406 -1.183103 -0.337617 -0.600034 -0.453767 -0.087585 0.997768 -0.954657 -0.368635 1.143066 1.322052 -2.000173 1.188897
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.682005 -1.856602 1.061281 0.751641 1.118912 0.341983 1.423210 1.266754 0.123035 -2.024102 -1.056733 0.318592 0.133576 0.343172 1.957835 0.415694 -0.784050 1.402283 1.055060 -0.969811
wb_dma_rf/input_de_adr1_we 0.127913 1.395156 0.232785 0.162243 -1.697980 -0.562083 0.655094 -0.132794 -0.794796 -0.265333 0.343604 -0.805977 0.773409 0.081829 -1.029678 -0.389653 1.243667 -2.044614 1.654220 0.990797
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 3.924465 -0.119771 1.645186 2.691162 3.078282 2.422190 -0.446425 2.680184 -2.583667 0.946589 0.145790 3.239754 -2.395313 -2.171647 -0.599345 -0.687750 -0.043019 -1.192885 -5.483819 -2.138765
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.556990 0.230218 1.852336 -0.431337 0.088335 0.893596 1.042766 1.626429 3.746459 -0.483909 0.245906 1.928991 1.074628 0.432943 0.922720 -0.871318 0.934771 1.677949 -0.135246 -1.211469
wb_dma_ch_sel/always_43/case_1/cond -0.449789 1.543916 -1.274079 3.761112 0.686444 1.168813 0.097617 3.235202 -0.406864 -3.377378 -0.005058 1.802961 3.807715 -0.719887 1.624097 -1.964633 2.543646 -0.045265 -1.953333 1.891172
wb_dma_ch_rf/reg_ch_adr0_r 2.251341 0.889241 0.567093 -0.239906 0.169555 -0.367893 -3.433860 -4.693716 -1.595168 3.677232 0.929930 1.401841 -2.089858 3.360046 -1.092808 1.106204 -2.867553 1.680081 -1.564004 2.477528
wb_dma_ch_pri_enc/input_valid 0.054167 2.259273 0.451999 -0.969941 0.679250 0.100244 0.044200 0.373344 1.661016 0.681580 0.591380 0.601345 1.417135 -0.883111 -1.556814 -2.842856 0.457951 -0.514430 -1.158929 -0.651018
wb_dma_ch_pri_enc/reg_pri_out1 -0.498026 0.377409 1.857710 -0.443941 0.109230 0.876095 1.019030 1.614042 3.651262 -0.429433 0.240798 1.958053 1.147397 0.351369 0.830900 -0.940887 0.916463 1.592014 -0.210610 -1.160926
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.032671 0.005007 -1.429292 0.074376 -2.093156 -0.494757 1.564785 0.090461 -1.289599 -2.013226 -0.872333 -1.712763 0.411879 3.072592 -1.579821 3.373423 0.259560 -0.401158 -0.920105 1.164926
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.055774 -1.329998 0.213471 -1.427554 -1.145061 -0.623291 -0.613769 -1.049368 1.457103 1.849620 0.464407 -0.869416 -0.722854 1.383604 0.372965 1.798992 -1.403712 -0.105565 2.075220 0.266112
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 0.164087 -0.926472 -0.947718 -0.963576 0.991577 -0.720864 0.543531 -1.143880 0.862784 1.435712 -0.387955 1.918940 0.155581 -0.661966 -0.997268 1.130374 -0.054863 1.839308 -1.752142 -0.178105
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.864078 1.626769 1.964314 0.714864 0.192723 0.448931 1.579609 -1.722331 2.401441 -1.925077 -0.173981 2.818460 1.218424 2.114548 -0.737680 -4.197262 2.136992 2.869327 0.430573 0.717524
wb_dma_ch_sel/input_req_i -0.567138 -3.367366 -1.354844 -0.028607 -3.698233 -0.367878 0.764974 0.214172 4.258846 0.451633 -0.965366 1.131781 0.404490 0.687918 2.353563 4.226909 1.158897 2.723202 -0.545601 1.426816
wb_dma_rf/assign_4_dma_abort/expr_1 1.930378 0.231136 4.185874 0.512771 0.281066 0.838770 0.366582 2.176648 1.931990 0.958249 0.292182 2.296390 1.096825 1.608239 2.740089 2.561127 -2.276255 0.072624 1.216106 -0.534499
wb_dma_rf/always_1/case_1/stmt_8 1.329062 1.579523 0.079720 0.339991 4.077516 0.282756 -3.455991 -0.368811 -2.033644 0.463741 2.098711 2.137517 1.064655 -0.574562 0.459153 0.512312 -1.385051 0.871826 -0.654448 1.127465
wb_dma_ch_rf/wire_ptr_inv -1.152665 -2.373097 0.875422 1.953302 2.247090 0.346494 2.508736 0.623692 -0.640437 -3.065506 -0.721494 1.479717 -0.077772 1.449019 0.186228 -1.657569 0.585058 1.497820 1.989160 -0.093736
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond 0.979593 2.200016 1.994526 -0.557386 -1.006246 1.129037 -0.810926 2.227796 2.993103 1.847959 1.809903 1.385673 0.914721 -0.224968 0.389845 0.024448 1.347440 -1.305779 -0.308263 -0.747189
wb_dma_ch_sel/assign_138_req_p0 0.588840 0.284207 0.568149 0.818591 -0.468488 -0.363622 -0.982684 1.024861 -1.300115 0.213439 0.546237 0.034359 1.936847 1.248184 2.770756 3.788933 -1.255953 -1.147747 2.687166 1.379935
wb_dma_rf/always_1/case_1/stmt_1 -0.251374 0.290165 -2.850906 -0.887678 -0.338439 -0.367377 -0.004768 0.557334 1.068727 -0.573740 1.135453 0.913029 0.847695 -1.231177 -2.278103 0.809327 0.586453 -0.918077 -0.301332 0.432698
wb_dma_rf/always_1/case_1/stmt_6 2.861636 2.035210 -0.086106 0.056929 1.272236 -1.776128 -1.395630 -4.418410 -0.055386 4.177369 0.004261 -0.285272 1.323925 -1.794243 -2.215165 -3.156506 -0.202182 -4.268717 -0.365291 1.554614
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.235257 1.257932 3.250484 2.238904 -1.955270 -0.327566 0.899966 0.821116 -2.933269 1.348457 -0.861923 -0.306713 -0.838076 -0.061349 1.034799 2.062128 -2.548800 -4.396976 2.067488 0.894703
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.656296 -1.820801 1.084007 0.735298 1.100818 0.362390 1.401588 1.269759 0.088130 -2.008595 -1.096089 0.355745 0.133777 0.331889 1.947889 0.463210 -0.789160 1.342275 1.010476 -0.914477
wb_dma_ch_sel/always_43/case_1 -0.277322 1.706988 -1.177743 3.759711 0.686849 1.156457 0.165227 3.153001 -0.468479 -3.275765 0.005324 1.911942 3.770065 -0.764588 1.351342 -2.145592 2.577095 -0.263250 -2.066788 1.899318
wb_dma_ch_sel/assign_9_pri2 -0.540204 -1.897089 1.341329 0.540697 -0.609651 0.786157 0.948919 1.210930 2.026914 -1.070478 -0.371060 1.392593 -0.251497 1.305269 2.397753 1.954411 0.510465 2.158589 0.855742 -0.478876
wb_dma_pri_enc_sub/always_1/case_1 -0.452471 0.390826 2.057568 -0.366039 0.129644 0.929572 1.037469 1.800621 3.727432 -0.396459 0.303934 2.041633 1.171265 0.396004 0.971511 -0.862217 0.883705 1.547280 -0.167906 -1.224966
wb_dma_rf/always_2/if_1 0.341899 1.742881 -1.324116 -2.260217 2.252421 -0.902113 -2.306745 -1.202999 3.147761 2.932912 2.085126 3.432372 4.882234 -1.433525 0.378787 2.198200 -0.125996 1.241987 -0.587139 0.361459
wb_dma/wire_dma_abort 1.791003 0.077397 4.193707 0.349629 0.338115 0.764903 0.406109 2.069065 2.136473 0.983822 0.332446 2.167952 1.066163 1.559552 2.758592 2.405983 -2.264608 0.149468 1.427093 -0.647704
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.809322 -2.660398 -0.479827 0.745415 -4.889853 0.255026 0.339763 1.145864 3.777546 -0.856832 -0.664326 -0.681213 0.157631 1.470794 3.332533 3.347201 1.259628 1.212035 1.134970 1.617259
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.512260 0.016025 1.546207 0.340466 -1.592418 0.241906 0.460618 -1.709793 1.664631 -1.544399 -1.137787 1.221188 0.106264 1.885696 2.292661 0.346513 0.498349 3.419994 0.562060 0.542806
wb_dma_wb_if/input_wb_stb_i 1.813829 0.585985 2.475721 -0.408181 -2.343555 -0.254238 -1.038717 2.024969 -0.503799 2.210508 1.746926 -2.271579 0.375125 0.015337 1.955604 3.235620 -1.058923 -5.229229 5.548372 0.271312
wb_dma_rf/input_de_txsz 0.186940 0.073141 -1.423988 2.496931 1.610315 0.533832 0.070233 2.821487 -3.938758 -3.457181 -2.387846 -1.095091 1.751109 -2.391954 3.081213 1.384218 -1.368344 -0.227213 -3.022679 -0.509238
wb_dma_ch_pri_enc/wire_pri3_out -0.458579 0.296195 1.909774 -0.406223 -0.005093 0.887606 0.989264 1.629290 3.699661 -0.403445 0.300690 1.956241 1.044613 0.471608 0.948871 -0.704500 0.932810 1.577546 -0.155507 -1.099685
wb_dma_ch_sel/wire_gnt_p1 0.090837 2.270288 0.573140 -0.957059 0.653022 0.146384 0.099991 0.435937 1.714739 0.633119 0.639421 0.632333 1.385455 -0.882973 -1.509336 -2.758550 0.426105 -0.512806 -1.097877 -0.727372
wb_dma_ch_sel/wire_gnt_p0 4.225905 -1.904360 2.989238 3.811497 -3.825571 -0.679278 4.607257 -2.862110 -1.079595 -0.260458 -3.783317 3.487571 -3.026966 1.546813 -0.047322 1.509383 -0.191130 0.530819 0.174368 1.933796
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.216925 1.209598 3.273331 2.179020 -1.929936 -0.266457 0.836338 1.037672 -2.871612 1.399574 -0.747691 -0.427846 -0.895999 -0.255069 1.154116 2.141049 -2.522341 -4.495682 2.154468 0.728202
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.625296 -1.790712 1.088666 0.763246 1.095697 0.377741 1.399849 1.270900 0.082745 -2.050451 -1.057261 0.296396 0.172375 0.311942 1.956971 0.440314 -0.787382 1.340673 1.056144 -0.929485
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -0.320632 0.344270 -2.956343 -0.969639 -0.315086 -0.341362 -0.149941 0.613577 1.063172 -0.628616 1.242041 0.835096 0.877615 -1.332227 -2.263552 0.821069 0.623848 -0.950137 -0.265810 0.374478
wb_dma/input_wb0_err_i 1.848897 0.162210 4.231904 0.463321 0.337113 0.822953 0.526305 2.127500 2.069860 0.836947 0.200920 2.300902 1.103266 1.512156 2.707880 2.399243 -2.247610 0.249850 1.175966 -0.627116
wb_dma_ch_sel/always_44/case_1/stmt_4 0.928853 0.837296 -0.042653 0.043008 -0.033613 -1.227672 1.136518 -4.767081 0.583062 -0.782859 -2.192013 1.565975 2.100612 0.977608 -1.553165 -2.764273 -1.137601 1.954382 -1.547341 1.456609
wb_dma_ch_sel/always_44/case_1/stmt_1 1.300182 -0.365654 0.681723 0.584334 -3.186623 0.144644 -3.601067 -2.042103 0.156609 3.457357 2.297785 0.405099 -3.793283 3.238609 2.034343 4.211859 -0.191047 0.421921 3.348197 2.977427
wb_dma_wb_mast/wire_wb_data_o 0.083364 -0.968990 -0.319666 -0.385208 -3.481328 1.386013 1.013252 2.213250 0.377067 -0.917629 -1.321199 -2.048689 -2.506477 -2.846009 0.168135 1.223998 3.086144 -0.483549 -3.893604 -2.510334
wb_dma_de/always_6/if_1/if_1/stmt_1 -0.434939 1.299715 -0.788179 2.670018 3.343206 0.685039 1.425332 2.461076 -2.803721 -3.905586 -1.417702 0.667796 2.636008 -1.770631 -0.014006 -3.296246 0.316559 -0.224648 -2.782281 -0.421016
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.093995 2.157335 0.485609 -0.901574 0.585621 0.128243 0.060688 0.391926 1.590195 0.633762 0.597798 0.573949 1.284398 -0.840936 -1.475940 -2.631498 0.414353 -0.514595 -1.063044 -0.641936
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.644960 -1.817679 1.095602 0.739589 1.101211 0.358858 1.435765 1.331765 0.111042 -1.994713 -1.087604 0.368112 0.151987 0.322444 1.967583 0.453321 -0.761114 1.360411 1.052142 -0.949473
wb_dma_ch_sel/always_38/case_1/cond 0.417627 2.662573 -0.732860 1.500421 -2.786625 -0.008980 -0.888335 2.593076 0.636938 -0.773746 0.322280 -0.500243 4.257268 -0.635223 2.164854 1.006231 1.034989 -2.253719 -0.088894 2.301559
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.713354 -1.391332 -0.634906 2.079175 -3.909228 0.880620 0.901815 2.089704 2.423899 -2.619423 -1.093869 0.213988 0.837932 0.184852 2.962953 1.631864 2.630932 1.356227 -0.828031 1.392046
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.137167 0.035045 -1.332919 2.440914 1.720210 0.500692 0.162402 2.666524 -3.837374 -3.470581 -2.349269 -0.977725 1.773962 -2.264861 2.955113 1.187080 -1.375217 -0.083301 -2.963795 -0.502476
wb_dma_de/assign_4_use_ed 3.843355 -1.674758 3.877345 1.281825 3.249906 2.787676 -2.076051 3.707489 -2.535256 2.905140 1.776219 4.958150 -3.969059 -0.809901 2.960877 7.054231 -0.495763 1.970313 -3.654111 -2.441882
assert_wb_dma_wb_if/assert_a_wb_stb 0.379102 3.104552 -3.233194 1.126804 -1.588744 -0.537593 -0.136136 -3.232117 -1.076584 -0.822427 -2.795814 1.234159 -0.095631 -0.618258 -1.753633 -1.482263 -0.148138 2.352572 -3.166087 1.493338
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.416046 0.423160 -0.285649 2.151360 4.014855 0.357739 -0.846919 2.163865 -3.913407 -2.021617 -0.747833 0.494006 2.398597 -1.178189 2.979128 0.899121 -2.416792 -0.054853 -0.763257 -0.251819
wb_dma_ch_sel/assign_132_req_p0 1.660531 1.066435 1.820572 2.777136 -0.621901 -0.382654 0.520925 -1.415337 -2.542219 -0.935531 -0.962831 0.860413 0.163851 1.497676 1.732718 -0.431813 -0.844739 -0.726509 2.895642 1.886854
wb_dma_ch_rf/always_25/if_1 0.077707 2.570841 1.127336 -0.427974 -0.600096 -0.668953 -0.479574 -1.970399 -0.329633 -0.643673 -0.605903 -0.000290 1.976639 -0.559795 0.210119 -1.835519 0.658459 2.037266 -0.682125 1.131458
wb_dma_de/wire_rd_ack 0.152742 1.966440 -0.669222 1.306032 0.752309 1.024399 -0.284614 3.037502 -0.540272 -1.960472 -1.069222 0.424112 2.641371 -2.145766 2.038612 0.071669 0.122239 0.160347 -4.024768 -0.722676
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.425539 -0.157824 2.463556 0.952843 0.333946 -0.017246 -0.527910 0.650129 -1.710085 1.241376 -0.037756 0.361159 -0.006012 1.111406 1.944500 3.312945 -3.173740 -1.514903 1.381003 0.475687
wb_dma/wire_slv0_adr 3.410726 4.835008 -2.589775 0.893502 -2.281702 0.003143 -4.877855 -1.964290 -0.093694 4.411128 3.008555 1.980653 0.404135 -2.812068 -1.574426 -1.635921 3.275284 -2.467160 -2.396036 4.024080
wb_dma_wb_slv/input_wb_stb_i 1.870194 0.595182 2.552923 -0.226631 -2.338504 -0.182429 -0.923711 2.270059 -0.515989 1.979398 1.740760 -2.178878 0.487792 0.031343 2.120066 3.270806 -0.947652 -5.234931 5.505301 0.302481
wb_dma_ch_sel/assign_96_valid/expr_1 0.913141 2.237320 -0.423674 1.667045 -0.367182 0.259461 -2.446450 1.713832 -3.338840 2.700500 2.078485 0.936665 -1.035550 3.178981 -0.400582 4.992185 -1.160368 -1.211599 -1.475382 2.902751
wb_dma_ch_sel/always_4/stmt_1 0.278294 2.433014 -0.747861 1.459699 -3.086476 0.038424 -0.864234 2.678397 0.876298 -0.876941 0.341269 -0.702796 4.139321 -0.605350 2.306678 1.038961 1.238607 -2.308552 0.301804 2.338852
wb_dma_rf/wire_pointer2_s -0.638338 1.227088 -1.066453 0.110030 -1.653206 -0.503584 0.199500 -2.672980 -1.204022 -0.429868 -0.635513 -0.500548 -0.202739 0.902759 -0.955437 -0.306563 1.055975 1.358368 -1.975640 1.133586
wb_dma_de/reg_chunk_dec 0.634000 2.288355 0.869226 1.231195 3.021348 0.969691 -1.014791 2.774902 -0.431297 -0.701486 0.377343 2.196554 3.248672 -0.990722 2.321259 -0.086507 -0.904952 0.355887 -1.755121 -0.575227
wb_dma_de/reg_chunk_cnt_is_0_r 0.555759 0.280203 0.178016 2.048225 2.455040 0.800784 -1.178806 2.212841 -2.037863 -1.209858 -0.157175 1.704795 1.976840 -0.208682 3.579191 2.413987 -1.257795 0.829201 -0.908276 0.167186
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.118744 2.331614 0.536842 -0.910573 0.641973 0.136607 0.046803 0.370000 1.629779 0.681426 0.616975 0.607293 1.380741 -0.880446 -1.574855 -2.797976 0.422126 -0.548264 -1.181160 -0.668811
wb_dma/wire_wb0_cyc_o 0.036072 2.281104 0.570056 -0.945367 0.664500 0.168333 0.068610 0.505934 1.754889 0.649635 0.639040 0.629589 1.414718 -0.879521 -1.460183 -2.811366 0.430904 -0.528483 -1.102860 -0.733788
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.475090 -0.029875 1.585410 0.410679 -1.505285 0.273708 0.455332 -1.489511 1.650157 -1.570308 -1.142861 1.158459 0.205479 1.775500 2.414607 0.391881 0.437239 3.268075 0.595412 0.461410
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.797480 -1.058765 -0.447183 2.169947 -1.263261 -0.519676 2.191719 -0.308905 -1.247554 1.570610 -1.215663 1.666022 -1.178355 2.828853 -3.922550 0.183290 -0.961579 -0.845077 -3.898240 2.457717
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 3.223750 -0.511308 0.901015 2.562682 -0.297294 -0.481400 2.502841 -2.751506 0.004145 0.756045 -3.124146 3.810591 -1.527518 -0.086263 -0.539412 -1.619549 -1.273243 1.600724 -2.607530 0.700310
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.437434 0.603381 0.180988 1.352680 -0.498824 -0.465370 1.833985 -0.490118 -1.379061 -1.458451 0.622978 0.407219 0.546365 1.197200 -2.490503 -2.240664 2.557766 -1.704519 2.606941 1.634437
wb_dma_ch_rf/reg_ch_adr1_r -0.463287 0.571822 0.281313 1.397390 -0.407328 -0.469068 1.940855 -0.590348 -1.449759 -1.522204 0.594772 0.474083 0.422737 1.294547 -2.583720 -2.433073 2.556942 -1.625376 2.686635 1.614021
wb_dma/input_wb0_cyc_i 4.419754 1.463895 0.977713 -0.222953 -4.853337 -1.049330 1.321972 -0.868662 -1.332373 1.007941 -2.933853 -3.735368 -0.805255 -4.788747 -0.017394 1.471179 0.658385 -6.708535 -2.146490 -0.374038
wb_dma_ch_sel/always_8/stmt_1 -0.387481 -2.806550 0.394203 -0.415107 0.396013 0.051268 1.481478 0.047431 2.839973 0.327819 -0.728487 3.176013 -0.118871 0.577340 1.337275 2.890247 0.414979 3.821648 -0.766404 -0.641712
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 -0.710366 -2.859471 -1.029423 -0.170203 -1.911956 0.122388 2.179569 0.451673 2.538779 -1.054034 -2.230870 1.386462 -0.656539 -0.796820 1.189905 3.092352 1.463501 3.488627 -3.151647 -0.841399
wb_dma_wb_slv 0.938497 3.737678 -2.734988 0.367440 -2.628904 -0.850758 0.456959 -4.256381 -0.806054 0.070604 -1.591941 1.465659 0.744494 -0.040719 -4.116279 -0.803146 1.759227 0.625278 -4.292191 2.484233
wb_dma_de/inst_u0 1.534101 1.547094 0.560890 0.386103 0.433502 -0.136261 -1.097813 -3.620815 -3.440419 2.319101 -0.583232 0.184136 -3.030222 2.384984 -2.874441 -2.110778 -2.203359 1.121973 -3.444387 1.193880
wb_dma_de/inst_u1 1.318005 -0.726225 0.991022 2.502476 0.616758 0.328636 2.037795 0.152994 -1.368617 -0.733967 -0.690160 1.089204 -1.920253 -0.051867 -1.248840 -2.698735 0.555396 -1.223395 0.718746 0.076884
wb_dma_pri_enc_sub/input_pri_in -0.464987 0.404454 1.850124 -0.402581 -0.020404 0.902540 0.936518 1.579758 3.678783 -0.339024 0.323791 1.982038 1.097002 0.423097 0.794655 -0.835297 0.974535 1.585812 -0.244703 -1.089920
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.474828 -0.508088 -1.394382 1.115972 0.803077 0.847199 -0.998575 4.326106 -2.227857 -2.331607 -0.883071 -2.885760 1.371022 -3.498783 4.098944 1.533787 -0.549068 -2.155466 -0.356131 -1.715931
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.562260 -0.160237 1.672296 0.340855 -1.505157 0.331100 0.555307 -1.487351 1.806789 -1.566727 -1.155372 1.242409 0.101127 1.897240 2.427802 0.385132 0.407384 3.460545 0.667867 0.400352
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.645383 0.323743 0.603546 0.902088 -0.290766 -0.345493 -1.056343 1.053283 -1.388283 0.244928 0.551544 0.200504 2.058991 1.281903 2.859497 3.813416 -1.359193 -1.077436 2.516482 1.421242
wb_dma_ch_sel/assign_101_valid/expr_1 1.042739 1.141176 -0.176038 3.715764 -0.717760 -0.126362 -1.272449 -2.048771 -5.094048 -0.428301 0.662345 0.882043 -0.744435 5.976775 -1.363021 2.226765 -1.142766 -0.830814 0.105982 4.859852
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.622383 -1.764668 1.002357 0.742508 1.089682 0.325223 1.376924 1.230840 0.010715 -1.985452 -1.066077 0.329892 0.173284 0.325253 1.912447 0.443901 -0.786231 1.344010 0.973995 -0.890203
wb_dma_de/reg_de_adr1_we 0.101908 1.352035 0.304572 0.134051 -1.652678 -0.501166 0.610390 0.003796 -0.785957 -0.304651 0.363973 -0.825491 0.775178 0.118966 -0.923046 -0.291208 1.194363 -2.048583 1.751299 0.894744
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 1.671329 0.810355 1.313099 1.121747 -3.446044 -0.280567 1.501060 1.874673 2.366083 0.324881 -0.483145 1.899714 2.842038 -0.075236 1.357515 2.916228 1.088553 -0.675529 -0.369675 1.836485
wb_dma_ch_sel/always_46/case_1 -0.236910 -0.738761 0.174362 -1.077238 0.897486 0.817839 -0.599123 1.901178 -0.548428 1.900772 0.749701 -0.974118 -0.894086 0.465204 -0.668817 1.406092 -0.795269 -0.993852 -2.202811 -1.961233
wb_dma_ch_rf/assign_11_ch_csr_we 2.801209 0.227800 0.530774 3.208661 -1.303429 -0.636932 0.430476 -1.885918 -2.550442 3.372174 -1.362903 0.792974 -1.091063 2.553802 -2.327701 0.370936 -0.257891 -1.955915 -4.980509 3.004068
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 -2.361707 -1.093928 -3.595680 0.338900 0.358777 -0.004342 0.114950 1.243258 -0.967665 -3.117556 -1.999549 -2.227201 1.144903 -2.184193 1.636560 -0.240594 0.417587 1.234894 -2.503268 -0.772781
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.551006 -0.093451 1.576059 0.375995 -1.506420 0.284543 0.524404 -1.557599 1.679562 -1.632842 -1.158891 1.192032 0.157479 1.804656 2.344061 0.348069 0.440886 3.398113 0.578954 0.427147
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 4.237794 1.221319 3.322345 2.301831 -1.934299 -0.308829 0.859027 1.032238 -2.940777 1.313440 -0.815805 -0.364610 -0.750858 -0.113863 1.231567 2.147857 -2.581069 -4.506065 2.230448 0.882904
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.412191 -0.252649 2.497443 0.914181 0.297774 -0.020180 -0.549096 0.716579 -1.626259 1.262030 0.009860 0.331447 -0.038855 1.117091 2.044290 3.401151 -3.249679 -1.472926 1.581369 0.466993
wb_dma/wire_de_adr0_we -0.086192 -1.300383 0.191696 -1.401635 -1.154055 -0.650666 -0.634042 -1.063682 1.489926 1.861190 0.464196 -0.868588 -0.711802 1.349143 0.356956 1.808226 -1.420943 -0.144639 2.057751 0.298610
wb_dma_wb_slv/wire_rf_sel 1.029228 2.250311 -0.518059 -2.557626 -1.882140 -2.599446 0.085892 -2.904621 0.831486 1.197713 -0.419979 -1.971995 4.731199 -1.450812 -0.489513 0.834821 -0.461503 -4.040640 2.817303 1.793143
assert_wb_dma_wb_if 0.338962 2.804566 -3.180048 1.095104 -1.168315 -0.572471 -0.206003 -3.097782 -0.994621 -0.696850 -2.741961 1.231861 0.078091 -0.670702 -1.549888 -1.651799 -0.339893 2.394604 -3.168332 1.393082
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.629455 -1.819409 1.090809 0.737720 1.088292 0.380701 1.390216 1.301330 0.065507 -1.990313 -1.057889 0.335170 0.175407 0.359767 1.940872 0.434764 -0.783033 1.325784 1.019571 -0.930781
wb_dma_ch_sel/assign_120_valid 0.503738 -0.888533 0.168655 0.622529 1.301724 0.133680 -1.943759 1.022328 -0.720624 0.687107 0.348990 0.713338 1.323224 1.054824 3.759971 4.072740 -2.598611 0.666166 1.026959 0.524405
wb_dma/wire_wb1s_data_o 0.077743 -1.068417 -0.331866 -0.305975 -3.521556 1.369642 1.010476 2.206667 0.336948 -0.876650 -1.324870 -2.045247 -2.581135 -2.710064 0.185589 1.339725 3.028861 -0.476590 -3.891733 -2.438225
wb_dma_de/wire_adr0_cnt_next1 1.643632 1.465877 0.730780 0.600485 0.634688 -0.130490 -0.982092 -3.593871 -3.515723 2.260585 -0.637923 0.464936 -3.172516 2.457409 -2.839015 -2.114024 -2.238994 1.310427 -3.402326 1.241220
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.636056 -1.807438 1.060916 0.762473 1.072048 0.368552 1.412898 1.284050 0.100371 -2.014730 -1.093912 0.343884 0.135799 0.367279 1.923089 0.456520 -0.758064 1.369491 1.042737 -0.932553
wb_dma/wire_pt0_sel_o 2.048434 -1.026927 0.897370 0.987258 -3.918197 1.619092 1.844294 2.818409 -0.314748 -0.447634 -2.378898 -2.054436 -4.182222 -3.925490 0.679320 0.560140 1.992881 -1.929988 -4.024666 -3.085445
wb_dma/wire_pt0_sel_i 0.739137 4.857213 -2.477731 0.820773 -1.252401 -0.359872 0.072400 -2.624206 -0.180517 -0.441850 -2.535126 1.855550 1.046209 -1.002342 -2.521218 -2.939978 -0.097124 1.895603 -4.226712 1.047907
wb_dma_ch_rf/always_11 1.868617 1.724771 3.675848 1.956898 3.135420 1.029377 1.382327 3.100849 -1.349185 -1.709812 -0.825828 2.011504 2.230877 -0.784303 1.748623 -0.920845 -2.100556 -0.697657 -0.647189 -1.317216
wb_dma_ch_rf/always_10 1.904707 0.328282 4.095194 0.431602 0.429294 0.779173 0.439066 2.077777 1.963701 0.872185 0.267686 2.249331 1.195603 1.393293 2.550389 2.217191 -2.246611 0.080637 1.130984 -0.605163
wb_dma_ch_rf/always_17 -0.285866 1.711861 -1.040299 3.782073 0.619638 1.194288 0.275066 3.305898 -0.186695 -3.386615 -0.032501 2.045263 3.931023 -0.733052 1.536744 -2.132173 2.602657 -0.041271 -2.053851 1.872487
wb_dma_ch_rf/always_19 -1.304625 1.043396 -3.379413 -0.625577 1.710363 -0.533841 -2.243504 -0.518957 -1.125345 0.346230 0.663299 -0.906714 1.657789 -1.304095 -0.237935 -0.962604 0.010203 0.000573 -1.235207 0.451894
wb_dma_ch_rf/input_de_csr_we 2.052626 -2.474384 1.942479 1.157018 -1.566429 1.643059 2.294361 3.234322 0.140989 -0.768253 -2.358099 2.033398 -1.817614 -2.450437 2.624469 5.163988 1.524674 1.830790 -4.878391 -2.688832
wb_dma_ch_sel/assign_147_req_p0 0.648039 0.370016 0.607722 0.843386 -0.548124 -0.384391 -1.037363 1.011953 -1.303211 0.252285 0.573492 0.089976 2.047732 1.293658 2.757950 3.845803 -1.302628 -1.251144 2.717050 1.461550
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.215742 1.196817 3.356041 2.321021 -1.966805 -0.297503 1.008276 1.058179 -2.920899 1.280417 -0.861564 -0.372859 -0.841381 -0.127775 1.105587 2.098649 -2.526235 -4.452260 2.164752 0.822359
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 1.082228 0.270884 1.177852 0.362926 0.408489 0.416386 -0.604615 1.663349 -0.683049 0.365933 0.528809 -0.462414 0.326990 -1.038701 1.542650 0.827338 -0.710708 -1.878065 1.389490 -0.543266
wb_dma_wb_if/wire_slv_dout 2.109515 3.131635 -2.929039 0.538725 -5.597657 0.784853 -4.084006 -2.161257 -0.659867 3.306594 3.668971 -0.054617 -2.270407 0.134016 -2.059655 5.102699 5.318263 -5.047333 -0.434587 2.937426
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.171718 1.537203 -3.789600 0.260578 -1.629332 0.033269 -1.368283 2.591337 2.622191 -1.170365 1.150426 0.966937 3.951840 -1.764753 0.399564 1.547073 0.648300 -1.075051 -1.533387 1.820269
wb_dma/wire_pointer -0.870889 -3.315002 0.245006 0.895506 1.615252 0.047436 2.656684 -0.435983 1.945316 -0.865850 -0.399236 4.291830 -0.249739 1.652708 -0.365833 0.729366 1.793252 3.858783 0.219090 0.193326
wb_dma_de/assign_75_mast1_dout/expr_1 0.075102 -1.071425 -0.234204 -0.294637 -3.466437 1.377658 1.045661 2.230429 0.407221 -0.898661 -1.335947 -2.035953 -2.490899 -2.672768 0.285730 1.246325 2.971020 -0.443765 -3.753796 -2.467949
wb_dma/wire_ch3_csr -0.142936 3.449619 -2.592409 -0.082251 -2.883238 -0.589356 -1.669883 -0.204503 -3.032163 1.578956 -0.141960 -1.099164 -2.039727 -0.043708 -1.028224 3.066512 0.205694 0.595170 -4.045295 1.897157
wb_dma_ch_rf/assign_27_ptr_inv -1.202614 -2.423717 0.919575 1.982246 2.271885 0.362691 2.558537 0.667444 -0.617204 -3.126096 -0.746975 1.460490 -0.073179 1.467679 0.231818 -1.739824 0.595427 1.553760 2.008076 -0.120122
wb_dma_de/reg_adr1_inc 0.139556 1.322590 0.329563 0.145078 -1.588804 -0.511764 0.626243 0.032829 -0.733494 -0.274646 0.357055 -0.791308 0.743373 0.105652 -0.901090 -0.263997 1.188891 -1.965547 1.721029 0.898158
wb_dma_ch_sel/input_ch6_csr 0.242876 2.812178 -2.281741 0.705672 -1.920475 -0.777941 -0.433688 -2.321277 -3.067317 0.144242 -0.989790 0.390132 -0.982880 1.171707 -2.293637 1.039419 0.111490 1.314018 -4.191565 2.434892
wb_dma_de/input_mast0_err 1.761394 -0.018212 4.230670 0.332213 0.232885 0.835597 0.397983 2.204475 2.280200 0.937418 0.306114 2.138242 1.051666 1.523893 2.888918 2.540144 -2.272449 0.147277 1.485753 -0.695780
wb_dma_de/assign_68_de_txsz/expr_1 0.278747 0.682354 -2.037536 3.772805 0.532722 0.583975 -0.690404 3.237393 -3.254848 -3.649532 -1.607992 -0.533744 3.462177 -2.076632 3.824179 0.929040 -0.254994 -0.660512 -2.289988 1.575211
wb_dma/wire_ch2_csr -0.037222 3.541986 -2.558753 -0.008486 -2.798521 -0.570035 -1.655071 -0.207688 -3.239712 1.407146 -0.143446 -1.044633 -1.810921 -0.243070 -1.080401 2.949097 0.388725 0.432208 -4.123580 1.910088
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.499966 0.355681 1.803243 -0.398524 0.013381 0.833420 0.963431 1.504554 3.608353 -0.409821 0.238688 1.949697 1.086828 0.456137 0.826494 -0.825090 0.953125 1.616096 -0.233357 -1.056277
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.641720 -1.827747 1.098199 0.718427 1.080353 0.375237 1.424086 1.284857 0.115227 -2.027536 -1.079886 0.356044 0.115691 0.350605 1.941112 0.466526 -0.760108 1.358096 1.051868 -0.944701
wb_dma_rf/input_ndnr 0.893500 -1.766204 2.142586 4.110890 -0.100651 1.413927 2.974567 2.596985 -1.823983 -4.062498 -1.965076 1.933032 -0.459432 0.918944 2.028502 1.384851 0.946613 0.743819 -0.754542 0.196655
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.642463 -1.764497 1.065300 0.778827 1.095817 0.336977 1.360902 1.293304 0.031738 -1.994650 -1.075790 0.310511 0.130115 0.315750 1.917612 0.415984 -0.781046 1.284752 1.055444 -0.915917
wb_dma_de/always_19/stmt_1 2.518199 -2.222579 0.745634 -0.001874 -0.771082 -1.163750 1.823673 -2.408188 1.581858 1.786055 -1.989692 0.587832 -0.571600 0.257962 -0.904292 -0.499454 -3.183892 -0.942739 0.409133 -0.018904
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -0.460680 1.083755 -1.957071 -0.354217 0.001292 0.422575 -3.033849 1.099740 0.276290 1.532191 1.797411 -0.118226 1.121998 -0.643946 1.374719 1.632711 1.004781 -0.642685 -0.584854 0.378096
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.240621 0.888986 1.159775 0.157288 0.443147 3.243317 -4.016386 4.053099 0.795403 4.409616 5.040419 2.636206 -2.680586 0.062041 0.316943 2.474017 4.212243 -1.781595 -1.939525 -1.845615
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.561733 0.344897 0.417109 0.863448 -0.336768 -0.376351 -1.145440 1.030270 -1.464096 0.246554 0.560923 0.020458 1.992153 1.127715 2.824596 3.752146 -1.359162 -1.210676 2.538703 1.370677
wb_dma_de/assign_78_mast0_go/expr_1 0.092972 2.352644 0.507027 -0.918380 0.637962 0.135887 0.062634 0.343864 1.589696 0.686340 0.591504 0.626024 1.377987 -0.886903 -1.596929 -2.827958 0.427423 -0.528745 -1.163314 -0.607924
wb_dma/assign_6_pt1_sel_i 1.921327 -0.926323 0.667900 1.014210 -3.986730 1.502549 1.863504 2.659663 -0.367984 -0.546902 -2.459972 -2.169808 -4.059290 -3.907151 0.560456 0.401540 2.027044 -1.918653 -4.041223 -2.924577
wb_dma/wire_mast1_adr 2.540548 -2.123795 0.718707 0.059144 -0.915030 -1.158803 1.791434 -2.386209 1.628990 1.741870 -2.025715 0.525031 -0.610555 0.161873 -0.897348 -0.592577 -3.080283 -1.044427 0.458139 0.020919
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.071562 2.199784 0.539296 -0.890322 0.686981 0.125979 0.086177 0.462947 1.643233 0.621310 0.581749 0.596427 1.344228 -0.862160 -1.482401 -2.708148 0.415566 -0.503126 -1.064654 -0.674877
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.841334 0.073051 4.271441 0.434526 0.294116 0.841821 0.457878 2.231133 2.142497 0.872171 0.254152 2.270712 1.105654 1.573848 2.833145 2.518831 -2.264533 0.149116 1.375380 -0.650219
wb_dma_rf/input_dma_busy 0.132999 1.266834 -3.213403 0.775826 1.967105 -2.043202 -1.841164 -2.982309 0.325239 3.273360 -0.406994 0.925635 5.539138 -0.503717 -0.033167 -3.208895 -0.909241 -0.123337 -1.967299 3.058816
wb_dma_de/reg_adr1_cnt 1.423030 0.532662 1.268476 2.548912 -0.896550 -0.159570 2.643884 0.091058 -1.926715 -0.948720 -0.430133 0.466438 -1.214344 -0.007602 -2.064221 -3.046458 1.663101 -2.842162 2.134399 0.900437
wb_dma_ch_sel/always_42/case_1/stmt_4 -0.757553 -2.910965 -1.025389 -0.241019 -1.658885 0.080738 2.237173 0.394919 2.608739 -1.003615 -2.247838 1.572651 -0.550892 -0.766416 1.149291 2.997434 1.369123 3.642901 -3.153893 -0.857673
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.870531 0.007826 0.509773 -0.135897 -2.202833 0.969232 1.854599 2.093607 3.507679 -1.883554 -1.299547 0.270696 0.510642 -0.872214 0.893961 -0.504292 1.982269 1.429210 -2.471767 -1.357345
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.993351 -2.159856 0.012138 0.755795 -2.869276 0.877230 1.776701 1.719437 2.007641 -2.545934 -1.929518 -0.295765 -0.797220 -0.067887 2.294907 2.087709 1.572856 1.989300 -1.421521 -0.795579
wb_dma_ch_sel/always_42/case_1/stmt_1 1.520860 1.587753 -1.857400 -0.218976 -0.607036 0.189406 -3.192781 -0.684120 -3.101310 1.506530 -0.718163 -0.881700 -3.274263 -2.996687 2.192610 2.374354 -1.496711 1.249357 -3.670344 -0.459954
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -1.173813 2.013057 -4.851210 -0.425797 -1.331462 -0.762638 -0.021885 -4.660202 -1.306401 -1.829193 -0.851292 1.330113 -0.494309 -0.184626 -2.548079 0.236024 2.066708 3.208887 -4.077305 1.819580
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 3.523459 1.163067 1.484713 1.816513 -2.771425 0.216429 -2.153852 2.697943 -3.275407 3.665333 1.446062 -2.341952 -3.121385 -1.552694 2.792852 2.817176 -1.159237 -6.645088 4.679473 0.417791
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.079292 2.153296 0.483339 -0.912676 0.633121 0.100785 0.059364 0.385075 1.582555 0.632416 0.572260 0.540437 1.326898 -0.824105 -1.465797 -2.633059 0.434422 -0.509883 -1.069464 -0.646902
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 3.048631 0.920408 1.931759 1.314491 -0.237800 3.472453 -3.268390 4.500114 0.103221 4.879553 3.853669 2.490546 -4.228033 -1.242455 0.659013 1.811900 3.378176 -3.096631 -2.590348 -2.439681
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.887206 -1.707453 1.887466 3.983370 -0.367983 1.364279 2.828737 2.482915 -1.662256 -3.874326 -1.827943 1.891104 -0.486522 0.904353 1.940055 1.472104 1.165445 0.648903 -0.758372 0.373139
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.524018 -0.132777 1.654711 0.372141 -1.573635 0.306695 0.551096 -1.591676 1.784170 -1.535789 -1.149104 1.257135 0.050697 1.944876 2.320753 0.413502 0.505941 3.426912 0.596532 0.440938
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 4.220777 1.143479 3.107944 3.422826 0.786423 0.867697 0.895882 2.085481 -3.605139 -0.090971 -1.513387 1.129106 -1.063629 -1.448797 1.715925 0.704342 -2.541160 -2.592793 -1.122610 -0.430314
wb_dma/wire_txsz -0.292608 1.748693 -1.090164 3.819721 0.827975 1.183195 0.156035 3.254255 -0.321601 -3.326238 0.067439 2.063929 4.013889 -0.771239 1.415018 -2.266680 2.618540 -0.152421 -1.994509 1.930234
wb_dma_de/always_14/stmt_1 1.866622 0.236306 4.149142 0.477994 0.347264 0.785425 0.428321 2.032722 2.024271 0.913689 0.255015 2.273877 1.060813 1.558397 2.620043 2.365496 -2.236343 0.198402 1.150537 -0.599045
wb_dma_wb_slv/reg_rf_ack 1.897001 0.680769 2.443517 -0.226616 -2.456256 -0.231856 -1.000188 2.125602 -0.608027 2.095334 1.754469 -2.221695 0.485269 -0.024728 1.944566 3.262960 -0.882376 -5.339828 5.447228 0.400364
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.184458 2.455309 -0.838906 1.313870 -3.015307 -0.077863 -0.849481 2.413487 0.710278 -0.831544 0.319192 -0.798133 4.054237 -0.571131 2.107741 1.051495 1.126634 -2.205644 0.253311 2.287406
wb_dma/wire_de_csr_we 1.982646 -2.571744 1.881891 1.046343 -1.660529 1.693574 2.324490 3.264078 0.223263 -0.788199 -2.355900 2.006434 -1.936957 -2.566172 2.637171 5.240509 1.631832 1.925941 -4.935297 -2.809835
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.187788 1.315529 3.294667 2.305068 -1.918413 -0.287624 0.967172 0.980143 -2.982885 1.237573 -0.870648 -0.281750 -0.723468 -0.090954 1.067193 2.057576 -2.507921 -4.384718 2.041405 0.871570
wb_dma_wb_slv/assign_1_rf_sel/expr_1 0.891451 2.357132 -0.727625 -2.672711 -1.857746 -2.642244 0.104804 -2.884133 0.697150 1.009083 -0.482933 -2.158723 4.808047 -1.576999 -0.523862 0.774659 -0.453597 -4.110919 2.734916 1.775301
wb_dma/wire_ch1_txsz -0.325158 1.620383 -0.380187 -0.919240 -3.307217 0.718732 0.516838 1.012836 3.702983 0.034826 -0.247237 0.023262 0.329908 -1.104404 -0.886768 -0.861137 2.778365 0.313440 -3.374880 -0.556509
wb_dma_rf/inst_u9 1.934746 0.179967 4.228501 0.473829 0.300922 0.811303 0.424317 2.126913 2.070498 0.941796 0.275281 2.316360 1.099574 1.567891 2.702764 2.510819 -2.283406 0.128722 1.243037 -0.537863
wb_dma_rf/inst_u8 1.811339 0.207300 3.936845 0.430566 0.283841 0.717333 0.395368 1.934883 1.926123 0.920355 0.208770 2.150893 1.099862 1.520563 2.583217 2.442925 -2.233633 0.164755 1.126465 -0.475917
wb_dma_rf/inst_u7 0.357495 2.813971 -2.270986 0.665930 -2.073802 -0.824486 -0.430345 -2.380924 -3.281033 0.449765 -0.908370 0.392363 -1.287674 1.305636 -2.457919 1.324408 0.072880 1.135581 -4.180022 2.436210
wb_dma_rf/inst_u6 0.195597 2.707395 -2.426908 0.718198 -1.969486 -0.791196 -0.459775 -2.482708 -3.104431 0.248476 -0.976215 0.472046 -1.052058 1.374712 -2.402916 1.154770 0.230211 1.412174 -4.427786 2.547733
wb_dma_rf/inst_u5 0.407772 2.867362 -2.281262 0.636444 -1.856568 -0.757989 -0.526225 -2.422614 -3.195286 0.386722 -0.850419 0.495233 -1.147108 0.994968 -2.457227 1.072860 0.211327 1.150732 -4.296284 2.375440
wb_dma_rf/inst_u4 0.270871 2.886015 -2.256324 0.708061 -2.039126 -0.847561 -0.352792 -2.378256 -3.002587 0.280196 -0.893366 0.541245 -0.973527 1.300885 -2.364186 1.152953 0.217524 1.238932 -4.081268 2.512781
wb_dma_rf/inst_u3 0.170725 2.642923 -2.273139 0.721762 -1.844993 -0.723958 -0.353655 -2.230687 -3.252207 0.236229 -0.916182 0.476127 -1.210940 1.374564 -2.364926 1.421889 0.117229 1.352599 -4.240575 2.371988
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.429489 -0.226983 2.440132 0.855701 0.310093 -0.089658 -0.560311 0.467125 -1.640565 1.352243 0.020361 0.361654 -0.036243 1.244814 1.909817 3.401416 -3.312941 -1.388280 1.557511 0.590386
wb_dma_rf/inst_u1 0.295046 2.751989 -2.352320 0.742611 -1.958216 -0.799260 -0.461905 -2.354915 -3.118963 0.372636 -0.903833 0.461723 -1.150067 1.228105 -2.320765 1.151942 0.161640 1.332073 -4.246569 2.445047
wb_dma_rf/inst_u0 1.018611 3.384990 -3.326761 0.771528 -1.312005 -1.473369 -1.025890 -3.703132 -1.781558 1.199856 -0.391016 1.416713 1.332405 -0.669777 -3.138386 -0.769115 1.480974 0.229409 -4.069314 3.630986
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 3.928628 0.589288 1.836628 2.862464 1.705537 2.097210 0.259951 2.791502 -3.218074 0.412739 0.364900 2.704572 -1.874020 -2.026578 -1.385743 -0.597107 1.202897 -2.615105 -4.244012 -1.504831
wb_dma_inc30r/assign_2_out 1.680970 0.471337 0.980265 2.354367 3.583872 0.268743 0.910795 0.238847 -3.406047 -0.855120 -0.229650 1.411483 -1.715182 -1.031296 -2.006442 -4.087448 -0.885507 -0.835179 -0.338492 0.140830
wb_dma/wire_mast1_din 0.116339 -1.091258 -0.271137 -0.331631 -3.616252 1.389263 1.073341 2.253175 0.489128 -0.892345 -1.390713 -2.085972 -2.544878 -2.791564 0.229635 1.349115 3.093390 -0.471787 -3.907360 -2.483305
wb_dma_ch_sel/assign_2_pri0 1.838454 -0.701945 3.341864 2.989539 2.472429 0.975384 1.439585 2.882859 -2.967699 -2.421269 -1.467399 1.518503 0.797180 0.204735 3.509355 2.020523 -2.636468 -0.059751 0.555547 -0.684058
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.266392 1.242909 3.323345 2.328137 -2.002701 -0.297078 0.901496 0.973319 -3.016894 1.307158 -0.874085 -0.439910 -0.843611 -0.126240 1.151990 2.104001 -2.619145 -4.547815 2.207813 0.881118
wb_dma_rf/input_de_adr0_we -0.086794 -1.327328 0.243878 -1.435671 -1.137511 -0.615696 -0.651313 -1.011135 1.479071 1.873409 0.472408 -0.874190 -0.700824 1.402648 0.459321 1.852796 -1.461649 -0.122638 2.179446 0.264355
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.511444 -0.057672 1.590905 0.354329 -1.615245 0.271626 0.518347 -1.671932 1.760445 -1.541718 -1.128498 1.217047 0.033232 1.925609 2.308108 0.420117 0.490017 3.432346 0.572538 0.494318
wb_dma_wb_mast/always_1/if_1/stmt_1 1.665855 1.517491 -2.058410 -1.947872 -2.210682 -0.838323 -0.726811 -4.561937 -1.172227 0.644660 -0.959683 0.939853 0.699275 -1.430215 -2.341865 2.358983 2.060553 1.394875 -4.402764 0.657481
wb_dma_ch_sel/always_48/case_1/cond -0.560115 0.306796 1.825859 -0.453989 0.000206 0.898187 1.011154 1.610724 3.750257 -0.414236 0.274958 1.973685 1.098344 0.414467 0.856784 -0.847726 0.970039 1.659080 -0.178090 -1.138477
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.249006 1.338255 3.314679 2.275579 -1.966733 -0.282265 0.862835 1.058201 -3.040671 1.327839 -0.794646 -0.401601 -0.768283 -0.168036 1.114557 2.079185 -2.498533 -4.581843 2.132618 0.847801
wb_dma_rf/input_wb_rf_we 0.676704 2.905876 2.001385 2.079125 -2.215093 -0.521328 -1.492763 -4.728906 -2.920968 3.075453 -0.363405 -0.842240 1.547428 2.675305 -0.856297 -1.903145 3.202619 1.092957 -4.852318 3.304766
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.514185 0.206277 1.991426 -0.358758 0.069673 0.924222 1.120534 1.759075 3.712232 -0.553500 0.166500 2.005337 1.096109 0.486955 1.039236 -0.755805 0.876225 1.688974 -0.140430 -1.177301
wb_dma/assign_7_pt0_sel_i 0.648097 4.605218 -2.332026 0.740159 -0.652937 -0.394473 -0.012039 -2.570320 -0.161690 -0.279630 -2.209675 1.979850 1.327029 -0.920635 -2.562792 -3.178499 -0.052081 1.877869 -4.293941 1.119581
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 -1.206398 -2.446334 0.955522 1.932040 2.210545 0.390764 2.559435 0.684665 -0.557285 -3.095085 -0.733167 1.479693 -0.091485 1.453015 0.260342 -1.634582 0.603256 1.534487 2.038042 -0.154942
wb_dma_wb_mast/wire_mast_pt_out 0.208070 1.543037 -1.709221 -1.393426 -1.748283 -1.644531 1.422714 -2.476404 0.830122 -1.105002 -1.653558 -0.016546 2.815112 -0.795966 -1.646327 0.173376 0.464942 -0.217769 -2.196150 1.670015
assert_wb_dma_ch_arb/input_state 2.452473 1.042980 2.295317 2.227164 1.383837 0.624277 0.018396 1.678813 -3.015205 -0.464132 -0.414244 1.132221 0.628203 -0.199452 1.632587 1.632844 -1.834763 -1.430819 -0.437038 0.162826
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.594819 -1.744361 1.035450 0.760611 1.058281 0.371618 1.399577 1.243453 0.081663 -1.984155 -1.043271 0.363120 0.141853 0.336659 1.920516 0.434606 -0.765223 1.318944 0.966433 -0.889910
wb_dma_de/always_8/stmt_1/expr_1 0.626930 2.440476 0.748105 1.126989 3.052174 0.940753 -1.074545 2.550187 -0.452144 -0.576151 0.434625 2.161885 3.233071 -0.989843 2.013375 -0.359495 -0.879979 0.289094 -1.882875 -0.540372
wb_dma/wire_ch0_csr 2.141792 2.187838 -3.238674 0.614629 -1.359258 -0.831538 -1.603512 0.738761 -0.856221 2.806385 0.259619 2.640843 0.086193 -3.309961 -0.014677 1.599948 -0.449940 1.054621 -4.243604 1.906990
wb_dma_de/assign_69_de_adr0/expr_1 2.233418 0.939691 0.510954 -0.239423 0.205702 -0.418079 -3.413955 -4.735657 -1.554150 3.711891 0.901369 1.493864 -1.981193 3.388276 -1.057485 1.019536 -2.896091 1.765710 -1.594508 2.568182
wb_dma_wb_slv/wire_pt_sel 3.725227 4.721434 -3.881225 0.857623 -2.980157 -1.847959 1.623427 -5.148964 -0.757969 0.486142 -5.081019 0.542676 0.661835 -3.667527 -4.944523 -3.190826 -0.066736 -2.312926 -7.795199 1.841566
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.193997 0.349598 -2.817998 -2.207294 2.197486 -0.704154 -0.886993 0.893581 2.846213 1.629665 1.486830 3.545568 2.875574 -1.689505 -1.064262 2.911939 -1.345268 1.007516 -1.567949 -0.363369
wb_dma_ch_sel/wire_de_start -0.051606 2.681321 -3.390592 0.523798 -2.904275 -0.410133 -0.603776 2.696475 1.681963 -1.507738 1.320318 0.346437 4.622198 -1.659480 -0.406564 1.158887 1.705996 -2.800307 -0.187746 2.533151
wb_dma_wb_mast/assign_3_mast_drdy -0.686779 0.143993 1.313240 0.479875 -3.466889 0.291579 2.614969 2.326737 0.599187 -2.403440 -2.005750 -1.232153 0.953453 3.071546 0.695773 5.116072 -0.964094 -0.479097 -1.733315 0.141791
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.257821 -0.074000 -1.069880 2.237120 0.018559 0.907203 -0.380887 2.709733 -1.933104 -2.493266 -1.613286 0.019483 1.371824 -1.421208 3.553912 2.758172 -0.190661 0.592071 -3.036986 -0.066073
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.356572 -0.257940 2.509030 0.873624 0.332850 -0.032467 -0.508589 0.511889 -1.600279 1.280339 -0.055478 0.389750 -0.048448 1.290136 1.903484 3.345932 -3.296605 -1.305886 1.517846 0.519780
wb_dma_de/always_5/stmt_1 0.587986 0.216828 0.313370 2.111651 2.330330 0.866483 -1.195409 2.344601 -2.041664 -1.201205 -0.152958 1.626977 1.905576 -0.191461 3.678159 2.522615 -1.273474 0.694211 -0.747426 0.099540
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.105281 2.299014 0.595234 -0.927282 0.666645 0.168716 0.100071 0.461592 1.737522 0.652121 0.613002 0.651055 1.419425 -0.875481 -1.499733 -2.812551 0.423677 -0.530069 -1.119964 -0.716941
wb_dma_de/input_mast1_err 1.810357 0.095525 4.101425 0.371458 0.327871 0.780664 0.387880 2.045678 1.976768 0.917487 0.241980 2.116313 0.993493 1.521901 2.650145 2.404307 -2.271089 0.129526 1.328639 -0.616064
wb_dma_de/reg_mast0_adr -1.844110 1.377751 -1.064169 0.305067 -3.518507 -0.994678 2.226491 0.176713 -2.203206 -2.376545 -0.578940 -2.365628 1.185576 3.183221 -2.498777 3.143309 1.300333 -2.319620 0.531052 1.983911
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -1.053115 -3.329031 0.095937 -0.665727 -3.906697 0.206170 1.175747 0.566421 3.317556 -0.693851 -1.447577 -1.182755 -1.493980 1.175900 2.506690 3.628850 0.244299 1.833839 0.440264 -0.444661
wb_dma_ch_rf/assign_15_ch_am0_we -0.289534 -0.763504 0.191213 -1.070086 0.936283 0.807297 -0.621582 1.866537 -0.561538 1.911897 0.741538 -0.948881 -0.990183 0.503486 -0.658856 1.318314 -0.834347 -0.935578 -2.132067 -1.994612
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.616931 -1.971761 1.392748 0.499307 -0.614437 0.805431 0.966706 1.270419 2.120274 -1.093463 -0.372310 1.408185 -0.285504 1.290164 2.444015 1.977701 0.489539 2.182739 0.934112 -0.534220
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.640821 -1.752807 1.007272 0.735240 1.075252 0.370791 1.386224 1.248832 0.088588 -1.974482 -1.078227 0.352395 0.155045 0.323631 1.904849 0.467497 -0.764079 1.354040 0.969063 -0.876810
wb_dma_rf/inst_u2 -0.313220 3.479979 -2.339184 0.482826 -2.504482 -0.756390 -0.659624 -3.341572 -3.581515 0.431617 -0.710855 0.030401 -1.256091 1.678626 -2.238327 0.989471 0.787049 2.216071 -5.025478 2.469445
wb_dma_ch_rf/wire_ch_adr1_dewe 0.155036 1.329926 0.297425 0.145231 -1.574753 -0.487621 0.644696 0.010995 -0.712435 -0.278749 0.328416 -0.702078 0.781161 0.067034 -0.922878 -0.292728 1.154667 -1.960143 1.625927 0.892653
wb_dma_ch_rf/always_17/if_1 -0.381595 1.733831 -1.132843 3.777643 0.839435 1.199661 0.233203 3.185420 -0.423397 -3.354024 0.141511 2.006525 3.832578 -0.718300 1.222034 -2.458410 2.690689 -0.213330 -1.904305 1.926113
wb_dma_de/assign_71_de_csr -0.699879 -2.892850 -0.936728 -0.196030 -1.810123 0.073357 2.175947 0.380599 2.579404 -0.934821 -2.199402 1.534426 -0.638935 -0.704431 1.203848 3.030441 1.360255 3.575082 -3.090004 -0.847587
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.028468 2.145866 0.504750 -0.931202 0.626996 0.147291 0.127508 0.452112 1.690033 0.598033 0.568767 0.597942 1.338452 -0.853491 -1.450893 -2.722066 0.429392 -0.444161 -1.029608 -0.720615
wb_dma_ch_sel/always_42/case_1 1.888238 2.540227 -1.692467 -1.430007 0.476059 -0.258655 -2.458621 -0.716060 -1.302776 3.056324 -0.552115 1.180477 -2.272399 -4.051378 0.629247 1.737464 -1.375442 1.992599 -5.263076 -1.158487
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.543340 -3.504374 -1.329897 -0.093446 -3.703331 -0.439898 0.806790 0.025015 4.393585 0.530741 -1.037089 1.223857 0.332515 0.719610 2.309635 4.246317 1.078409 2.915097 -0.565085 1.442133
wb_dma_ch_sel/always_6/stmt_1 -0.825716 -2.739018 -0.323416 0.742708 -4.849473 0.322313 0.292310 1.267609 3.864625 -0.843873 -0.604174 -0.623233 0.177728 1.482325 3.503021 3.423760 1.191191 1.262212 1.319135 1.592556
wb_dma_ch_rf/reg_ch_chk_sz_r 0.634940 2.386620 0.750116 1.147485 2.927281 0.948598 -1.104310 2.590166 -0.426999 -0.545433 0.426145 2.181642 3.208426 -0.926928 2.103550 -0.148244 -0.843599 0.282191 -1.824981 -0.498283
wb_dma_ch_sel/always_3/stmt_1 0.844766 -1.791193 1.990106 3.970082 -0.211146 1.351134 2.943798 2.335177 -1.664966 -3.993875 -1.993031 1.986280 -0.450579 1.025149 1.959909 1.349260 1.033898 0.930239 -0.762352 0.342099
wb_dma/wire_pointer2_s -0.656616 1.269456 -1.023657 0.071179 -1.617405 -0.523625 0.270867 -2.639400 -1.128666 -0.436610 -0.596681 -0.469466 -0.111469 0.842647 -0.940858 -0.327858 1.037195 1.328771 -1.960114 1.115329
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.500546 0.292472 1.870208 -0.368283 0.069191 0.866105 1.015870 1.577284 3.636837 -0.421952 0.245031 1.996804 1.079301 0.421381 0.892986 -0.790790 0.905871 1.652161 -0.165050 -1.106704
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 0.337595 0.951109 -3.424310 -1.831843 -0.746622 -2.430795 2.159724 -2.969630 1.022700 -0.889770 -2.060738 0.023494 2.610903 -1.480910 -3.873416 -1.265556 -0.593545 -1.400373 -2.358816 1.778576
wb_dma_ch_rf/input_de_txsz 0.039616 -0.140245 -1.230112 2.404100 1.614246 0.621374 0.219573 2.976392 -3.700919 -3.615109 -2.392762 -1.110558 1.724323 -2.398726 3.225139 1.269981 -1.294454 -0.140604 -2.804078 -0.707474
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.570213 -0.096581 1.605343 0.332025 -1.605616 0.306240 0.541040 -1.682190 1.818942 -1.596792 -1.208549 1.248730 0.125574 1.930969 2.349420 0.317623 0.531521 3.508321 0.576904 0.484582
wb_dma_wb_if/input_pt_sel_i 1.808132 4.069651 -2.477408 1.446152 -3.068262 0.360769 0.317258 -1.938982 -0.741756 -0.312206 -3.581952 0.687725 -1.052172 -2.844954 -1.983841 -2.729693 0.866113 1.212333 -6.421288 -0.106561
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.432088 -0.218875 2.509695 0.907682 0.351165 -0.011018 -0.603326 0.685964 -1.631637 1.293035 0.021309 0.309192 -0.028239 1.114377 2.045994 3.385788 -3.269009 -1.505797 1.592000 0.465559
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.551832 -1.941264 1.350276 0.556509 -0.648585 0.748387 0.954061 1.202113 2.115172 -1.044429 -0.370807 1.466951 -0.255669 1.331512 2.402311 1.951571 0.516486 2.186588 0.841984 -0.436006
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -2.863790 -1.870845 -1.413916 0.829463 -4.566519 0.300402 3.097667 1.610738 0.552499 -4.239335 -2.584741 -1.852946 -0.379935 2.961442 0.522925 5.026773 1.797275 1.499338 -2.340391 0.450402
wb_dma/wire_mast0_go 0.113808 2.237905 0.641144 -0.894388 0.641637 0.163602 0.106031 0.518906 1.647569 0.644223 0.584849 0.629673 1.387453 -0.810931 -1.444160 -2.656334 0.355488 -0.534768 -1.067431 -0.672179
wb_dma_ch_rf/always_1/stmt_1 -1.388856 -0.296601 -3.155300 -2.026848 0.429713 -1.165287 -2.702492 -1.594982 0.404114 2.131661 1.015007 -1.731371 0.894238 0.145712 0.118818 0.851596 -1.389833 -0.001624 0.775877 0.742491
wb_dma_ch_rf/always_10/if_1 1.932974 0.160693 4.235761 0.551579 0.375045 0.837760 0.501521 2.163628 1.964466 0.830511 0.201430 2.292854 1.080005 1.537668 2.808617 2.486063 -2.338289 0.158292 1.272381 -0.613889
wb_dma_ch_sel/assign_165_req_p1 0.067696 2.210339 0.532334 -0.922721 0.649292 0.148609 0.068075 0.433660 1.613300 0.659105 0.625172 0.559389 1.374913 -0.841993 -1.479086 -2.722113 0.424450 -0.505491 -1.104249 -0.661871
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 0.612326 2.459512 0.507116 1.116170 2.863723 0.864504 -1.175347 2.444231 -0.505032 -0.496306 0.473735 2.103973 3.148015 -0.982481 1.901224 -0.134296 -0.747011 0.257604 -1.992062 -0.352166
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -1.093686 -2.008462 -0.389832 0.894242 -1.244469 0.445213 2.241548 1.624022 0.062257 -3.381541 -2.607995 -1.316313 -0.392601 -0.962164 1.699009 0.585774 0.420951 1.255813 -1.407430 -1.118479
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.866150 -2.698492 -0.431174 0.790409 -4.878780 0.323351 0.323840 1.342229 3.761821 -0.980745 -0.681988 -0.726049 0.162510 1.396881 3.478378 3.421563 1.263878 1.186905 1.190893 1.532807
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -1.010707 -2.198376 0.061783 0.734388 -2.864790 0.862346 1.788857 1.658607 2.052184 -2.474415 -1.863780 -0.249628 -0.859748 0.000503 2.324232 2.128097 1.593063 2.063098 -1.417874 -0.769963
wb_dma_ch_sel/always_2/stmt_1 1.828097 -0.777486 3.401407 2.997149 2.473566 1.009035 1.390672 2.983870 -2.903634 -2.426568 -1.448486 1.460084 0.782053 0.182253 3.602309 2.113021 -2.637877 -0.120862 0.708267 -0.715330
wb_dma_ch_sel/assign_115_valid 0.511171 -1.076689 0.592404 0.721767 1.328845 0.255797 -1.768409 1.475446 -0.602905 0.542533 0.350387 0.731271 1.248871 1.078034 4.128589 4.287613 -2.706115 0.530370 1.397410 0.296532
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.691953 -1.100574 -0.564148 -0.257782 5.962220 1.336835 -0.553991 1.480607 -0.502923 0.870343 0.579677 4.632612 1.735502 -2.287035 -2.049656 0.526735 0.083595 1.907314 -7.522736 -2.402559
wb_dma/wire_de_txsz 0.220757 0.649581 -2.052712 3.809918 0.466047 0.567248 -0.732073 3.237416 -3.236282 -3.697914 -1.559620 -0.545980 3.456897 -2.008804 3.858388 1.016554 -0.232890 -0.621227 -2.286559 1.663347
wb_dma_wb_slv/input_slv_pt_in 0.285251 1.611887 -1.732172 -1.305075 -1.715244 -1.606364 1.311550 -2.435466 0.883929 -0.959188 -1.509797 0.083974 2.805452 -0.836379 -1.641064 0.174650 0.482735 -0.357787 -2.112362 1.758952
assert_wb_dma_ch_sel/input_ch0_csr -0.621910 -1.819978 1.052553 0.777420 1.105813 0.376044 1.406688 1.298977 0.067757 -2.003209 -1.081719 0.336703 0.156422 0.344401 1.949853 0.433701 -0.779778 1.362370 1.007843 -0.911457
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -2.569222 -0.963602 -2.027733 2.135983 -5.504713 0.400494 2.185846 2.009647 0.866215 -4.354956 -1.808719 -1.411043 1.228286 3.027747 1.163532 4.363860 2.851998 0.821759 -1.825215 2.469570
wb_dma_ch_sel/assign_149_req_p0 0.672452 0.382490 0.529229 0.980618 -0.437530 -0.396583 -1.021302 0.987216 -1.518883 0.174633 0.475908 0.117771 1.982455 1.245869 2.778416 3.803445 -1.314739 -1.152646 2.539941 1.481670
wb_dma_de/wire_adr0_cnt_next 1.639106 1.577408 0.707616 0.636750 0.275620 -0.155462 -0.841106 -3.509766 -3.297820 2.226021 -0.727990 0.427153 -2.981576 2.347926 -2.805039 -2.079106 -2.107455 1.120219 -3.512143 1.244507
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.639948 -1.073622 -2.611200 1.236168 0.045804 0.251623 1.158682 2.128772 -1.451115 0.118068 1.323957 2.976346 -0.442439 0.407751 -4.698285 4.046231 0.890905 -2.453140 -3.388911 0.990684
wb_dma_ch_rf/always_23/if_1/block_1 -0.449822 0.745039 0.076040 1.312919 -0.570706 -0.535568 1.847112 -0.656898 -1.406303 -1.409664 0.629431 0.373738 0.536816 1.147639 -2.699108 -2.414355 2.673694 -1.681544 2.530631 1.728644
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.540356 0.073814 1.519854 0.358752 -1.607448 0.251946 0.441872 -1.689891 1.728707 -1.554232 -1.155621 1.277867 0.221116 1.861439 2.293146 0.337901 0.542133 3.458867 0.491203 0.552300
wb_dma_rf/wire_ch0_txsz -1.509235 1.007624 -3.132900 3.217592 -1.669964 1.242584 -1.723622 1.970488 -1.731037 -3.708748 0.030126 -0.626439 3.150324 -0.588316 2.423659 -0.190367 3.487419 0.575750 -2.218276 2.505808
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.647775 1.337409 1.517823 2.825901 -0.767778 -0.448269 0.517605 -1.616504 -2.782196 -0.979651 -0.989956 0.870405 0.282569 1.468399 1.406502 -0.562759 -0.611137 -0.825383 2.590823 2.116656
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -0.241435 -3.149764 -0.115312 -0.325098 -1.669944 -0.503252 0.007016 -0.381485 4.499106 1.843387 0.482178 2.840737 0.933306 2.013253 2.351934 4.093096 0.218749 3.036766 1.678386 1.714746
wb_dma_de/always_6/if_1/if_1 -0.262411 1.793558 -1.155854 3.696867 0.749972 1.151552 0.008588 3.205418 -0.394525 -3.168058 0.161507 1.904731 3.830946 -0.820938 1.412317 -2.278056 2.603382 -0.316328 -1.942906 1.929337
wb_dma_ch_sel/assign_128_req_p0 2.353849 1.640308 0.998204 3.507097 1.706386 0.164933 0.715189 2.752470 -5.155485 -1.932484 -1.546378 -0.230712 1.369385 -2.251524 2.380325 -0.040616 -1.948490 -3.195792 0.403050 -0.060620
wb_dma_de/assign_77_read_hold/expr_1 0.000945 2.089127 0.621477 -0.928399 0.706395 0.182698 0.140118 0.540462 1.749840 0.562030 0.582245 0.607467 1.336106 -0.819121 -1.331194 -2.670122 0.384173 -0.428904 -0.918888 -0.784110
wb_dma_de/wire_de_adr0 2.127074 1.069845 0.400402 -0.276315 0.096371 -0.449836 -3.477213 -4.963801 -1.518642 3.577757 0.928924 1.429932 -1.938415 3.357656 -1.155007 0.931166 -2.719514 1.878473 -1.552566 2.706212
wb_dma_de/wire_de_adr1 -0.601383 -0.785487 -0.037637 1.230414 1.148066 0.039998 1.322448 -0.630277 -0.606777 -1.240721 0.237818 1.171729 -0.333617 1.181672 -1.679576 -2.217481 1.358438 0.355778 1.093973 0.742167
wb_dma_wb_mast/always_4 0.026030 2.093617 0.628868 -0.927714 0.658421 0.185134 0.136404 0.567057 1.742770 0.584489 0.613307 0.580463 1.340724 -0.835975 -1.341505 -2.678398 0.379712 -0.445772 -0.966559 -0.780347
wb_dma_wb_mast/always_1 1.654884 1.666081 -2.103982 -1.865520 -2.312607 -0.931066 -0.681091 -4.570719 -1.255908 0.623932 -0.910769 0.860425 0.824923 -1.258522 -2.508693 2.221917 2.070953 1.193305 -4.254717 0.871483
wb_dma_rf/wire_ch3_csr -0.187434 3.629570 -2.939465 -0.070551 -2.895639 -0.691602 -1.840436 -0.689304 -3.264340 1.543420 -0.167263 -1.046522 -2.016446 0.026513 -1.226093 3.025498 0.239666 0.756921 -4.313536 2.160036
wb_dma_ch_rf/reg_ptr_valid -0.815435 -3.236941 0.177644 0.739240 1.581851 -0.043153 2.526229 -0.572427 1.982082 -0.628372 -0.384861 4.233663 -0.266449 1.551764 -0.394429 0.800166 1.652527 3.889998 0.081891 0.176244
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.444609 0.423530 1.900845 -0.400268 0.045148 0.864672 1.000615 1.632523 3.650958 -0.388803 0.251742 1.977706 1.114496 0.415115 0.829352 -0.896759 0.933962 1.583227 -0.257257 -1.110201
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.265298 1.212816 3.411151 2.316597 -1.964631 -0.262390 0.908531 1.113837 -2.926734 1.329520 -0.810604 -0.431639 -0.842701 -0.135279 1.274546 2.248098 -2.583877 -4.599599 2.298279 0.796208
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 4.261534 1.248923 3.372341 2.207833 -1.944526 -0.276708 0.867081 1.033421 -2.943738 1.396229 -0.771116 -0.392070 -0.943930 -0.196210 1.153476 2.058651 -2.552253 -4.538163 2.239135 0.781918
wb_dma_ch_sel/always_9/stmt_1 -0.569092 -1.952462 1.396736 0.547419 -0.596033 0.794705 1.001530 1.270022 2.062238 -1.134358 -0.376390 1.441006 -0.262414 1.284233 2.430685 1.970675 0.484951 2.196527 0.892011 -0.498150
wb_dma_rf/assign_6_csr_we/expr_1 0.553692 1.713296 0.906971 -1.634866 2.470160 -0.654240 -2.838353 -1.844966 2.372096 4.077083 1.326897 2.718294 4.518855 -0.250015 2.605593 1.990667 -0.589256 2.131819 -0.609540 0.288055
wb_dma_ch_sel/assign_154_req_p0 0.481428 0.315956 0.444526 0.796567 -0.284187 -0.341627 -1.073474 1.086953 -1.374295 0.181909 0.553968 0.010854 2.049213 1.106275 2.862231 3.688346 -1.318992 -1.136681 2.660441 1.315513
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.421064 -0.583150 -1.318709 1.164726 0.749930 0.919756 -0.958498 4.582266 -2.205950 -2.374325 -0.964857 -2.925536 1.434001 -3.545529 4.349370 1.699624 -0.624166 -2.213385 -0.320499 -1.778342
wb_dma/wire_ch5_csr 0.148283 2.842998 -2.309200 0.688813 -1.832939 -0.785834 -0.406298 -2.253797 -3.022362 0.299505 -0.879990 0.562502 -0.822304 1.272354 -2.329489 1.032787 0.267559 1.317456 -4.206241 2.460601
wb_dma_ch_pri_enc/wire_pri10_out -0.491726 0.244651 1.967739 -0.402521 0.005456 0.895280 0.998977 1.698997 3.730486 -0.404404 0.261918 1.974512 1.057955 0.497566 0.992394 -0.686979 0.887801 1.638895 -0.063183 -1.176909
wb_dma_ch_rf/assign_20_ch_done_we 0.039218 0.813011 -0.447798 -0.184961 -0.361648 0.381831 -0.789919 2.026874 1.231119 -0.155489 -0.607950 -0.416993 1.985390 -1.046887 2.266093 1.502868 -1.107272 0.095857 -2.123409 -0.608643
wb_dma_wb_mast/input_wb_ack_i 0.821229 3.308598 -2.163106 -2.502888 -3.208496 -1.607440 1.464541 -3.659200 -0.567280 -1.390965 -1.570969 0.250956 4.015171 -0.171068 -4.081367 3.416107 2.229208 -0.389566 -5.735389 1.950081
wb_dma_ch_rf/always_17/if_1/block_1/if_1 -0.117356 1.589250 -0.864835 3.891284 0.592407 1.232227 0.245676 3.284963 -0.394529 -3.275498 -0.045314 2.054368 3.675165 -0.609255 1.584526 -1.898825 2.517412 -0.174014 -1.889885 1.915418
wb_dma_rf/input_dma_rest 0.133502 -0.997720 -0.899564 -0.892527 0.986018 -0.704167 0.615726 -1.071365 0.852040 1.309018 -0.452081 1.929732 0.203802 -0.673218 -0.957372 1.091880 -0.036877 1.862285 -1.721298 -0.204864
wb_dma_ch_sel/always_5/stmt_1 -0.177796 1.553141 -3.728911 0.284041 -1.703988 0.047161 -1.449307 2.688138 2.477678 -1.135278 1.159195 0.805557 3.904322 -1.801233 0.575730 1.608281 0.641702 -1.198959 -1.440543 1.789184
wb_dma_ch_sel/always_40/case_1 -0.848151 -3.235383 0.198081 0.821353 1.445736 -0.009201 2.591982 -0.492281 2.011386 -0.764384 -0.399351 4.219379 -0.296490 1.598652 -0.372320 0.787609 1.762954 3.855760 0.208170 0.230455
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.584006 -0.665677 -0.113625 1.171535 1.137778 0.012447 1.199052 -0.672944 -0.656746 -1.133771 0.260935 1.135688 -0.296171 1.132509 -1.719673 -2.157163 1.345601 0.270569 0.985598 0.777627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.424329 -0.215936 2.449914 0.840091 0.327152 -0.070214 -0.589393 0.542117 -1.617978 1.340047 0.019731 0.280499 -0.027131 1.188343 1.949413 3.375769 -3.286136 -1.480670 1.575320 0.499823
wb_dma/wire_de_csr -0.672159 -2.788195 -0.991929 -0.149339 -1.747799 0.140538 2.167665 0.503123 2.599792 -1.074466 -2.237590 1.507005 -0.476204 -0.805767 1.242896 2.981592 1.437423 3.506077 -3.229546 -0.869843
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.570940 -1.101910 -2.790167 1.056048 -0.103479 0.219287 1.007315 2.161505 -1.209919 0.355774 1.396920 2.860209 -0.372333 0.359622 -4.718124 4.163727 0.925827 -2.438411 -3.577842 1.005244
wb_dma_ch_sel/always_37/if_1/if_1 2.482002 0.154001 -1.088745 2.400367 2.186176 -0.815560 -2.144120 -3.006317 0.024510 4.374218 -0.390555 3.206331 1.548692 0.600143 0.198671 -2.872600 -2.137150 1.248702 -3.092273 3.251832
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.091986 2.213362 0.574888 -0.924249 0.659214 0.129685 0.097794 0.409542 1.703410 0.631953 0.593655 0.636669 1.394764 -0.835614 -1.485507 -2.767189 0.434881 -0.526232 -1.090596 -0.682982
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.551214 -1.870510 1.339524 0.501602 -0.679738 0.755706 0.914947 1.135625 2.049060 -0.997031 -0.300585 1.386713 -0.305513 1.329229 2.323065 1.949647 0.542082 2.103027 0.886399 -0.450958
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.900396 -2.726310 -0.438836 0.834194 -4.883744 0.347900 0.400519 1.349514 3.837397 -1.077405 -0.708004 -0.556247 0.268915 1.455845 3.552088 3.429276 1.317831 1.400203 1.117122 1.614712
wb_dma_ch_rf/always_10/if_1/if_1 1.824465 0.171637 4.190083 0.442282 0.424361 0.800388 0.517160 2.064046 2.075036 0.810800 0.206114 2.312599 1.099163 1.523143 2.626055 2.277530 -2.207753 0.321280 1.165973 -0.598386
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.483632 0.377698 1.942729 -0.375170 0.136146 0.895493 1.042337 1.743598 3.684298 -0.457188 0.249072 1.971515 1.137448 0.334641 0.914670 -0.893281 0.883941 1.545641 -0.212156 -1.228018
wb_dma_ch_sel/input_ch3_adr0 0.935343 0.718435 -0.014225 0.063425 -0.020042 -1.302987 1.281707 -4.983967 0.616583 -0.782029 -2.256359 1.643308 2.007584 1.068441 -1.674972 -2.845024 -1.150060 2.008755 -1.514625 1.438963
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.601994 -3.485102 -1.354656 -0.110576 -3.835882 -0.396993 0.812917 0.123366 4.541495 0.523414 -0.976494 1.226784 0.420993 0.735367 2.408774 4.336412 1.121598 2.863476 -0.468428 1.455814
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.591462 -1.967576 1.427487 0.534885 -0.622982 0.802891 0.942460 1.280213 2.114504 -1.070109 -0.346692 1.419720 -0.290589 1.327682 2.458265 1.971561 0.496077 2.157723 0.951318 -0.507503
wb_dma_de/wire_de_txsz 0.227550 0.749360 -2.101957 3.717747 0.425160 0.587337 -0.925237 3.317553 -3.183090 -3.484195 -1.405446 -0.689014 3.497607 -2.135314 3.912822 0.933737 -0.188205 -0.861791 -2.091159 1.685018
wb_dma_rf/input_de_adr1 -0.634877 -0.813652 -0.020540 1.218958 1.159039 0.040349 1.294073 -0.500188 -0.594216 -1.236342 0.269856 1.154256 -0.268012 1.149399 -1.601377 -2.079879 1.389294 0.336112 1.106288 0.739650
wb_dma_rf/input_de_adr0 1.270744 1.222152 -0.625364 -1.678242 1.618853 -0.959617 -3.664151 -5.287542 -0.589618 3.121473 0.771718 0.962814 0.966949 2.782037 -1.768509 0.178167 -3.578657 2.101870 -2.696317 2.258597
wb_dma_de/always_2/if_1 2.199249 0.989431 0.519061 -0.339074 0.282859 -0.357544 -3.506333 -4.720880 -1.610393 3.826367 1.005022 1.408005 -2.058389 3.370428 -1.188298 0.994712 -2.912886 1.732135 -1.696872 2.480556
wb_dma_ch_sel/assign_102_valid 0.542536 -0.976956 0.378720 0.730956 1.189738 0.172242 -1.709642 1.110722 -0.653983 0.543005 0.228618 0.866955 1.208683 1.175268 3.812338 4.159514 -2.570169 0.752136 1.050476 0.509724
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 3.199240 -0.102151 1.901626 3.178580 -1.849043 -0.477122 1.462608 -1.833318 -1.621972 2.849709 -1.489098 1.144019 -1.647328 2.708181 -2.669382 0.155566 0.008866 -1.923739 -4.208138 2.816948
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.508207 0.004872 1.531672 0.317762 -1.617845 0.274084 0.406431 -1.673377 1.772386 -1.498612 -1.102959 1.238379 0.095023 1.870610 2.275938 0.407693 0.524182 3.403049 0.507004 0.558523
wb_dma_wb_mast/assign_4_mast_err 1.798468 0.188003 4.181237 0.474617 0.410154 0.791901 0.467315 2.152035 1.954250 0.819156 0.266192 2.210432 1.084636 1.520785 2.672537 2.330931 -2.218878 0.192389 1.251974 -0.617004
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -1.009154 -3.319967 0.142618 -0.597954 -3.892816 0.212025 1.161214 0.636816 3.326105 -0.660600 -1.436432 -1.111102 -1.415493 1.219900 2.585316 3.723200 0.183066 1.826189 0.481764 -0.420011
wb_dma_ch_rf/always_2/if_1 -0.866804 -3.242301 0.235044 0.794439 1.516092 0.033330 2.537496 -0.444557 2.020515 -0.729965 -0.321224 4.252352 -0.231456 1.595548 -0.361309 0.761190 1.799413 3.806520 0.255246 0.194646
wb_dma/input_wb1_err_i 1.850516 0.094898 4.163709 0.486004 0.320134 0.804314 0.388129 2.179413 2.026693 0.874078 0.257084 2.220107 1.050704 1.551553 2.840593 2.593239 -2.311548 0.173343 1.357599 -0.621886
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.677016 1.212310 1.608398 2.872229 -0.833400 -0.455459 0.409852 -1.525137 -2.663867 -0.910987 -0.892061 0.906732 0.343776 1.650090 1.628922 -0.223887 -0.681561 -0.784184 2.816177 2.228966
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.471244 0.271264 0.537355 0.822723 -0.378751 -0.355066 -0.997502 1.017537 -1.227816 0.135343 0.532430 0.135713 2.031265 1.238292 2.786367 3.721784 -1.284524 -0.990168 2.550817 1.358642
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.427953 -0.172535 2.434081 0.928600 0.324232 -0.042696 -0.585582 0.623766 -1.736013 1.346801 0.021007 0.268469 -0.064505 1.156159 1.965796 3.355099 -3.299644 -1.539425 1.506407 0.484970
wb_dma_ch_sel/assign_121_valid 0.498723 -0.988413 0.444524 0.724980 1.210222 0.221129 -1.814203 1.350587 -0.545168 0.587094 0.333646 0.730716 1.311615 1.085807 4.059616 4.252886 -2.600808 0.617264 1.228034 0.406485
wb_dma_ch_sel/assign_4_pri1 -0.586037 0.472913 1.455746 -0.198560 1.724213 0.444801 1.419448 1.592175 1.690199 -1.319214 -0.436924 0.889965 1.518199 -0.528674 0.297899 -2.344227 -0.286179 0.847357 -0.149150 -1.523413
wb_dma_de/always_2/if_1/cond -0.050154 -1.212796 0.163060 -1.270121 -1.063625 -0.592820 -0.586281 -0.960936 1.384801 1.749731 0.425901 -0.828813 -0.634297 1.285946 0.389867 1.692516 -1.320589 -0.110892 1.922414 0.288558
wb_dma_ch_rf/reg_ch_csr_r 1.642211 -1.100712 -1.959763 1.505537 -1.348525 -0.697119 2.410818 0.443868 -0.501182 0.973053 -0.412907 2.398280 -0.835225 2.048023 -5.210758 0.983687 -1.000631 -1.361450 -3.475428 2.366793
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.535160 0.163673 1.924405 -0.414237 -0.004093 0.898889 1.084248 1.664990 3.768843 -0.473411 0.211237 1.988903 1.035103 0.497185 0.994703 -0.725234 0.965822 1.711869 -0.089866 -1.173018
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.259918 1.173416 3.469401 2.311065 -2.015021 -0.247183 0.936701 1.123610 -2.934502 1.282934 -0.849489 -0.373665 -0.858285 -0.051640 1.256909 2.226478 -2.630289 -4.525640 2.300826 0.829018
wb_dma_wb_if/wire_slv_we 0.960378 2.709538 3.160854 1.795216 -2.551216 -0.325308 -0.567752 -4.608883 -2.252418 2.650452 -0.521916 -0.664324 1.063674 2.810900 -1.313499 -2.011458 3.239641 1.034173 -4.591177 2.756780
wb_dma_de/assign_70_de_adr1 -0.571954 -0.749969 -0.029019 1.210291 1.168325 0.040967 1.305462 -0.595963 -0.647066 -1.180000 0.256495 1.194884 -0.323007 1.200622 -1.693410 -2.157885 1.397097 0.316724 1.053336 0.750172
wb_dma_ch_sel/always_38/case_1/stmt_4 -1.020522 -2.185066 -0.006090 0.696951 -2.818678 0.856132 1.811111 1.646198 2.076642 -2.502678 -1.922583 -0.220829 -0.787177 -0.019298 2.313990 2.096062 1.626182 2.111740 -1.459756 -0.731868
wb_dma_ch_sel/reg_ch_sel_r 2.505248 0.097802 -0.871193 2.449949 1.856616 -0.787782 -1.975631 -2.906938 0.384299 4.332783 -0.372046 3.300446 1.475317 0.770706 0.427614 -2.791990 -1.990885 1.296163 -2.774729 3.287387
wb_dma_ch_sel/always_38/case_1/stmt_1 -0.077152 0.774551 -4.048425 1.208981 -3.496987 -0.646690 -0.940926 1.835108 0.093416 -1.764900 0.936190 -0.326008 3.297797 -0.909141 0.608323 3.436780 1.356837 -2.444580 0.873158 3.296012
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.962351 -2.107482 -0.067213 0.702055 -2.862394 0.845238 1.776568 1.581885 1.979427 -2.463592 -1.883217 -0.237198 -0.841788 -0.027908 2.219044 2.027863 1.614744 1.990848 -1.510925 -0.711520
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.879422 -0.003797 0.501423 -0.150543 -2.190267 0.948525 1.800072 2.053281 3.474327 -1.825011 -1.306024 0.273217 0.538577 -0.786803 0.846715 -0.526058 1.895639 1.475200 -2.435083 -1.332967
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.087055 2.280689 0.598202 -0.947938 0.648150 0.129840 0.059471 0.483787 1.696422 0.652569 0.629955 0.604623 1.405547 -0.872572 -1.489895 -2.758631 0.403616 -0.517229 -1.118801 -0.701930
wb_dma_ch_pri_enc/wire_pri30_out -0.497573 0.272089 1.857831 -0.405520 0.046984 0.857768 1.011944 1.575865 3.609036 -0.457558 0.224723 1.914183 1.059313 0.420833 0.914387 -0.765077 0.893187 1.653782 -0.165292 -1.144053
wb_dma_ch_sel/reg_ch_sel_d 4.367893 -0.010477 3.701780 3.161069 -3.079587 -0.499674 4.624681 -2.231212 0.179001 0.330436 -3.062610 3.899392 -1.886374 0.958157 -1.227645 -0.942880 -0.008785 -0.286122 -0.205495 1.370435
wb_dma_ch_rf/assign_14_ch_adr0_we 2.239404 1.078764 0.578602 -0.202459 0.468963 -0.328216 -3.521060 -4.534316 -1.711139 3.668897 1.027910 1.591784 -1.909894 3.212657 -1.029289 0.982219 -2.865587 1.734809 -1.742990 2.473400
wb_dma_rf/wire_ch1_csr -0.073771 3.598132 -2.641440 -0.045171 -2.769035 -0.583241 -1.654531 -0.440770 -3.289110 1.400006 -0.256410 -0.910689 -2.050979 -0.082484 -1.183919 2.996273 0.248163 0.796325 -4.485717 1.922417
wb_dma_inc30r/always_1/stmt_1/expr_1 0.035785 -0.548296 0.637163 2.647725 -1.991874 0.457933 0.484589 -1.276343 -2.066241 0.408198 0.704617 0.520867 -4.965195 3.051055 -1.312438 -1.239407 2.146078 0.247729 2.278960 2.274072
wb_dma_rf/wire_pause_req 1.131813 0.800029 -2.920423 -0.933630 2.384251 -2.103494 -0.617409 -1.771869 3.039040 3.913256 0.323732 4.024215 5.662166 -1.217464 -1.388713 -0.031785 -1.776616 0.657494 -2.491144 1.845287
wb_dma_ch_sel/assign_95_valid 0.549015 2.856409 -0.637069 2.375019 -2.630909 0.824036 -2.417093 2.418302 -4.311595 0.544461 1.098842 -2.099994 -1.889756 2.909299 -0.078809 3.918406 -0.778138 -2.718830 -2.151980 2.796705
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond -1.233880 -2.476713 0.904453 1.972765 2.287817 0.358849 2.647465 0.583169 -0.605102 -3.205041 -0.776392 1.495690 -0.141018 1.518923 0.115518 -1.792334 0.662690 1.593634 2.014037 -0.115178
wb_dma_ch_rf/reg_ch_stop 1.848161 0.195565 4.099536 0.371178 0.319414 0.746366 0.387808 1.957002 2.019916 0.963871 0.263122 2.190550 1.012874 1.553764 2.571215 2.376038 -2.286241 0.211684 1.208310 -0.542922
wb_dma_ch_sel/assign_146_req_p0 0.580994 0.345484 0.461626 0.844212 -0.380665 -0.368480 -1.041336 0.897190 -1.519427 0.234807 0.561853 0.006936 1.885755 1.171672 2.642354 3.637372 -1.280869 -1.214705 2.537476 1.407944
wb_dma_ch_sel/always_45/case_1/stmt_1 0.092161 1.351904 0.246087 0.096055 -1.609488 -0.536896 0.590566 -0.090584 -0.744194 -0.237819 0.381024 -0.734143 0.718239 0.115026 -1.036807 -0.388473 1.225472 -1.910650 1.627450 0.899602
wb_dma_de/input_dma_abort 1.930548 0.196349 4.186403 0.565147 0.295934 0.854278 0.383099 2.195126 1.938766 0.863612 0.233288 2.250692 1.078759 1.514840 2.795233 2.560426 -2.308764 0.094879 1.206121 -0.568347
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.531783 0.236530 1.762233 -0.414700 0.012173 0.835361 0.976217 1.520750 3.589326 -0.453388 0.222771 1.889065 1.059360 0.412843 0.851823 -0.795733 0.961434 1.639031 -0.150453 -1.112760
wb_dma_de/input_adr1 0.101629 1.387393 0.196029 0.137446 -1.638353 -0.505556 0.614375 0.011608 -0.783925 -0.301375 0.350396 -0.770967 0.815252 0.073259 -0.984900 -0.285833 1.268541 -1.998531 1.565899 0.914095
wb_dma_de/input_adr0 2.184253 0.100477 0.771533 0.572622 -2.907710 -0.865967 -2.434070 -6.311880 0.623944 2.729171 0.333477 1.910786 -2.162226 4.096638 0.448366 1.472508 -1.277049 2.163197 1.888874 3.936767
wb_dma_ch_arb/reg_next_state 4.355503 -0.236851 3.804997 3.130345 -3.098828 -0.450004 4.745520 -2.252913 0.350227 0.355648 -3.174798 4.049210 -2.192545 1.127795 -1.149671 -0.781187 -0.066812 0.115654 -0.340774 1.238977
wb_dma_wb_mast/input_wb_err_i 1.919028 0.203307 4.140693 0.400956 0.243751 0.815745 0.316392 2.129352 1.967081 0.994947 0.333554 2.101779 0.996170 1.522789 2.658380 2.503085 -2.259621 0.002653 1.316177 -0.562298
wb_dma_wb_if/wire_wbs_data_o 0.063500 -1.035876 -0.268038 -0.359657 -3.548744 1.377502 1.075211 2.246231 0.432051 -0.941684 -1.349652 -2.129846 -2.570127 -2.776686 0.250712 1.185349 3.069065 -0.455102 -3.827239 -2.531140
wb_dma_de/assign_73_dma_busy -0.469676 -0.256100 -2.539787 1.305925 2.769423 -1.773188 -0.639751 -2.040223 0.075194 1.544231 -1.282452 0.864424 5.149372 -0.283949 1.184534 -3.065233 -1.454893 0.771243 -1.041716 2.204184
wb_dma_de/always_22/if_1 1.302082 -1.401967 -2.685370 1.043633 1.263681 -0.829874 0.909460 0.580818 -0.316263 2.511394 0.765601 2.718240 2.557384 0.330856 -3.864012 1.840064 0.386991 -2.179365 -3.443554 1.600192
wb_dma_rf/wire_ch2_csr -0.194379 3.449068 -2.719296 -0.068748 -2.801443 -0.611303 -1.648914 -0.239179 -3.094199 1.480369 -0.148556 -1.059640 -1.960056 -0.057772 -1.126237 3.054364 0.261868 0.626783 -4.302480 1.917045
wb_dma_de/input_de_start 0.065062 2.686549 -3.382358 0.499851 -3.045777 -0.457312 -0.681808 2.673511 1.723612 -1.311077 1.397358 0.410604 4.642522 -1.664224 -0.421161 1.441089 1.652502 -2.944349 -0.160507 2.637786
wb_dma_pri_enc_sub/always_3/if_1 -0.479127 0.293783 1.879665 -0.367020 0.041949 0.868845 1.024235 1.648077 3.651098 -0.447032 0.194333 1.981783 1.096242 0.445353 0.940406 -0.763631 0.888592 1.617604 -0.205539 -1.146396
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.230477 1.332379 -2.146269 -0.230784 2.013424 -0.135724 -2.706094 1.098616 -1.773003 0.655783 1.112055 -1.266697 1.844845 -2.278311 1.243506 -0.165350 -0.622136 -1.792905 0.094773 -0.114463
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.169074 1.170275 3.345490 2.281308 -1.861007 -0.294232 0.907730 1.025010 -2.915368 1.303169 -0.786268 -0.277105 -0.726883 -0.059957 1.193032 2.212239 -2.587302 -4.371132 2.211765 0.840668
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.634042 1.133184 1.725789 2.848256 -0.793976 -0.374160 0.527480 -1.397345 -2.562903 -1.019187 -0.889583 0.906700 0.284694 1.617685 1.700282 -0.299015 -0.637185 -0.749502 2.894907 2.060148
wb_dma_ch_rf/always_25/if_1/if_1 0.006915 2.464160 1.041405 -0.519465 -0.506798 -0.666248 -0.395424 -1.931843 -0.266402 -0.700840 -0.678903 0.059536 1.908246 -0.570121 0.196205 -1.846768 0.614991 2.119057 -0.732191 1.045332
wb_dma_ch_sel/assign_98_valid/expr_1 1.001713 1.213755 -0.303847 3.633490 -0.916467 -0.005521 -1.564974 -1.868195 -5.241935 -0.151274 0.765502 0.700372 -0.952125 6.000789 -1.224797 2.698492 -1.215208 -0.893064 -0.181054 4.830184
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.035696 -0.842058 -3.708355 1.513390 -0.615148 -0.915967 1.336840 0.439570 -1.087041 1.319486 -0.143641 2.070571 -0.084626 1.696735 -5.030262 0.850438 -1.045281 -1.541697 -4.038423 2.663907
wb_dma_ch_sel/reg_pointer -0.897141 -3.261280 0.208998 0.782144 1.446551 0.030066 2.560952 -0.550024 2.006055 -0.739887 -0.344266 4.237613 -0.321494 1.629926 -0.431838 0.770570 1.824183 3.875385 0.165605 0.198182
wb_dma_wb_if/input_wb_err_i 1.911203 0.259378 4.156365 0.426709 0.344770 0.790906 0.407393 2.066017 2.056127 0.919293 0.250625 2.315333 1.181304 1.537282 2.617327 2.365060 -2.286569 0.180644 1.158267 -0.544002
wb_dma_rf/input_de_csr -0.686279 -2.992100 -0.959309 -0.164305 -1.725563 0.119825 2.308522 0.449701 2.595873 -1.031454 -2.309581 1.529118 -0.613606 -0.804789 1.187993 3.040415 1.391697 3.617493 -3.251596 -0.885458
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.036156 2.296505 0.440059 -0.942182 0.646342 0.122245 0.041263 0.367565 1.640170 0.652314 0.596924 0.584778 1.382016 -0.896337 -1.589170 -2.793086 0.475471 -0.517025 -1.137571 -0.617878
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.668410 1.343042 -1.086748 0.122543 -1.717167 -0.548672 0.237766 -2.844682 -1.197007 -0.434056 -0.677645 -0.514626 -0.113301 0.895421 -1.024554 -0.391232 1.143698 1.437682 -2.108354 1.181178
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.526088 0.357677 1.859506 -0.435802 0.084664 0.894966 0.968750 1.615375 3.691351 -0.387231 0.290015 1.953960 1.107003 0.415682 0.860758 -0.891346 0.939445 1.577590 -0.159887 -1.166372
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.070427 2.210558 0.507891 -0.957990 0.635003 0.155584 0.107885 0.419060 1.663535 0.631805 0.606247 0.606491 1.359196 -0.834047 -1.474500 -2.735837 0.458172 -0.472581 -1.068833 -0.682833
wb_dma_ch_rf/input_de_adr0_we -0.096258 -1.297644 0.189019 -1.362205 -1.128093 -0.621709 -0.643960 -1.003147 1.458454 1.840080 0.453903 -0.893697 -0.673421 1.340613 0.411937 1.844069 -1.408173 -0.085272 2.010396 0.298732
wb_dma_ch_sel/assign_161_req_p1 0.076199 2.237552 0.560844 -0.895862 0.653669 0.137656 0.081261 0.441102 1.649351 0.640031 0.580180 0.631660 1.402116 -0.832962 -1.468129 -2.745889 0.423824 -0.526616 -1.083350 -0.690519
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.681671 -0.889775 -2.178429 1.412256 -1.354789 -0.708720 2.211691 0.424228 -0.328377 0.995459 -0.254621 2.452002 -0.548702 1.748594 -5.207969 0.966150 -0.836540 -1.475639 -3.635750 2.442298
wb_dma_ch_sel/assign_129_req_p0 2.484658 1.622575 1.134987 3.621854 1.666746 0.222063 0.758680 2.833458 -5.259381 -1.891262 -1.561252 -0.200545 1.277358 -2.273958 2.455795 0.016618 -2.033508 -3.301096 0.423850 -0.060594
wb_dma_de/wire_de_ack -0.495441 -3.409402 -1.259653 -0.128573 -3.627906 -0.375190 0.726218 0.050047 4.246134 0.630694 -0.906475 1.200948 0.249989 0.764995 2.295719 4.235844 1.031174 2.758999 -0.435608 1.380642
wb_dma_ch_arb 2.959353 0.219829 1.165628 2.483861 -1.498005 -0.876948 3.024341 -2.368035 -0.464330 0.402733 -2.717714 3.033747 -0.744684 0.058114 -0.862180 -1.413570 -0.290034 0.154733 -0.764139 1.279171
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.517779 -0.060092 1.626403 0.397191 -1.577775 0.298051 0.519141 -1.668771 1.741217 -1.551812 -1.191975 1.258204 0.103621 1.897995 2.320486 0.364665 0.519460 3.472463 0.548841 0.526798
wb_dma_pri_enc_sub/always_3/if_1/cond 0.062803 2.236136 0.484799 -0.878224 0.638354 0.097992 0.049821 0.389548 1.571644 0.617340 0.595262 0.603627 1.324815 -0.845797 -1.534134 -2.710984 0.459707 -0.477108 -1.139484 -0.646830
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 -1.195281 -2.394413 0.882038 1.945557 2.237946 0.328276 2.527232 0.587743 -0.667284 -3.114534 -0.737590 1.417235 -0.121771 1.422445 0.136717 -1.749592 0.587774 1.515138 2.046221 -0.124964
wb_dma/wire_de_txsz_we -0.461243 -0.551628 -1.442969 1.158520 0.878859 0.851608 -1.020570 4.387382 -2.204726 -2.412244 -0.971052 -2.855885 1.495587 -3.508526 4.244686 1.593957 -0.659251 -2.048266 -0.400813 -1.674898
wb_dma_ch_pri_enc/wire_pri16_out -0.465484 0.402649 1.908468 -0.467736 0.000261 0.898371 0.956815 1.656184 3.717061 -0.386123 0.321093 1.935300 1.084513 0.411973 0.839364 -0.847077 0.922733 1.545793 -0.135321 -1.185200
wb_dma_ch_pri_enc -0.475338 0.343687 1.879609 -0.428659 -0.012100 0.906460 1.042458 1.630976 3.729649 -0.428011 0.276619 1.973516 1.098959 0.446743 0.842803 -0.834194 0.962612 1.650672 -0.240791 -1.152985
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.630314 -1.829890 1.094549 0.720716 1.101104 0.378535 1.420086 1.269661 0.126456 -2.001808 -1.073961 0.356940 0.129173 0.375445 1.947455 0.473137 -0.751510 1.371455 1.055741 -0.935964
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.832742 1.400931 3.839773 2.040339 3.165309 1.068236 1.579761 3.233713 -1.317510 -1.921428 -0.916089 2.042009 2.073495 -0.611825 1.978562 -0.776297 -2.168216 -0.434509 -0.449232 -1.426448
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.241263 1.247890 3.337198 2.256744 -1.924043 -0.295500 0.911117 0.974902 -2.966677 1.324208 -0.826290 -0.378490 -0.864393 -0.088781 1.083701 2.109647 -2.568515 -4.509072 2.199944 0.822000
wb_dma_ch_pri_enc/wire_pri7_out -0.477665 0.314163 1.847141 -0.417283 -0.065910 0.862341 0.952327 1.540567 3.711729 -0.377435 0.286028 1.983930 1.042150 0.497045 0.892235 -0.690181 0.960974 1.651929 -0.199286 -1.080127
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.881649 -2.739771 -0.427213 0.797713 -4.887391 0.337666 0.355680 1.330768 3.777816 -1.003462 -0.690315 -0.730430 0.145909 1.423136 3.481882 3.367943 1.260156 1.242828 1.228024 1.534704
wb_dma_wb_if/wire_mast_err 1.882895 0.191027 4.162873 0.524985 0.303999 0.802509 0.397295 2.073080 1.966487 0.874009 0.251628 2.294956 1.099229 1.595180 2.730342 2.503332 -2.272604 0.138687 1.224041 -0.521643
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond -0.266538 -0.106143 -1.812833 4.652501 0.226586 1.024431 -0.071606 2.742621 -2.131268 -3.840447 -0.492930 1.434491 2.806309 -0.089742 2.792037 0.366570 2.167936 0.182465 -1.159696 2.643654
wb_dma_wb_if/input_wb_cyc_i 3.151433 3.814732 -2.122055 0.686610 -4.389280 -1.245696 -0.073134 -3.516736 -1.884345 0.375534 -3.973283 -1.940031 -0.164742 -3.554176 -0.822085 0.030657 -0.028495 -3.130817 -2.650335 1.007956
wb_dma_ch_sel/assign_97_valid 0.962161 1.735883 -0.521327 3.203007 -1.906220 0.573227 -3.345561 1.599756 -5.698299 1.076650 1.925642 -1.131345 -2.087435 4.317337 1.140140 6.063987 -1.257636 -2.420967 0.382666 4.073232
wb_dma/wire_mast0_drdy -2.844435 0.546294 -2.572818 -0.290325 -2.545620 -0.390670 1.298309 0.694129 0.292555 -2.424176 -1.895093 -1.584118 1.924246 3.209163 -0.635408 4.114228 -0.362336 1.303523 -3.976190 0.991617
wb_dma_ch_pri_enc/wire_pri8_out -0.456685 0.360876 1.910549 -0.383434 0.002659 0.891732 0.975178 1.650611 3.697922 -0.393282 0.268877 2.022187 1.079344 0.433876 0.881530 -0.803552 0.959056 1.617470 -0.207966 -1.097672
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.542327 0.276944 1.907797 -0.415284 0.059989 0.892555 1.083045 1.683065 3.723366 -0.501580 0.241381 2.009658 1.106200 0.439064 0.901723 -0.881966 0.909016 1.649047 -0.181536 -1.183447
wb_dma_wb_if/wire_pt_sel_o 1.613669 3.962304 -2.461361 1.393413 -3.271183 0.328903 0.365032 -1.933018 -0.552957 -0.433340 -3.543053 0.701088 -0.903975 -2.682084 -1.734854 -2.409020 0.973731 1.364240 -6.118258 0.011351
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.020064 2.243404 0.457787 -0.918752 0.607015 0.082748 0.073583 0.316445 1.592665 0.654769 0.610059 0.554542 1.361749 -0.872711 -1.539175 -2.742542 0.474188 -0.502211 -1.125871 -0.628758
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.486183 -0.032257 1.575587 0.350046 -1.564614 0.282479 0.471716 -1.516882 1.761156 -1.506838 -1.125701 1.190610 0.155949 1.809793 2.326713 0.399926 0.493547 3.313618 0.512496 0.481606
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.478545 0.278303 1.878083 -0.379120 0.046178 0.850157 1.036523 1.605369 3.590949 -0.443728 0.217940 1.927712 1.047633 0.445382 0.865752 -0.821712 0.897002 1.614339 -0.172719 -1.155141
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.472634 0.633445 0.165524 1.351147 -0.435385 -0.508734 1.864544 -0.588135 -1.440760 -1.480399 0.665302 0.443763 0.541550 1.277110 -2.666338 -2.407311 2.599603 -1.671601 2.635112 1.723121
wb_dma_ch_pri_enc/wire_pri22_out -0.478921 0.272530 1.868796 -0.342046 -0.031433 0.872574 1.031151 1.586810 3.672984 -0.448079 0.205968 1.978424 1.049318 0.460485 0.932129 -0.724769 0.931137 1.666641 -0.226602 -1.094029
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.531447 0.042464 1.630659 0.316355 -1.618787 0.297474 0.453578 -1.585582 1.814519 -1.562008 -1.132089 1.193555 0.192086 1.856361 2.361225 0.364028 0.511264 3.383110 0.552644 0.474272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.429374 -0.218262 2.507342 0.892380 0.237870 0.020677 -0.654211 0.757521 -1.603094 1.371392 0.056707 0.224408 -0.074554 1.080442 2.074658 3.446117 -3.257169 -1.630078 1.655055 0.445971
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.571113 0.421583 0.405479 0.798175 -0.321525 -0.383246 -1.187190 0.946325 -1.489993 0.305506 0.579533 -0.011403 1.970798 1.153270 2.656352 3.675251 -1.309450 -1.213032 2.517363 1.403019
wb_dma_ch_sel/assign_135_req_p0 0.447859 0.256023 0.511063 0.777073 -0.239925 -0.322188 -1.019173 1.084264 -1.304835 0.133116 0.560431 0.015053 2.036406 1.133484 2.818401 3.612614 -1.275031 -1.100520 2.628923 1.272830
wb_dma_ch_sel/wire_gnt_p0_d 4.235450 -1.714319 2.703897 3.834811 -3.851365 -0.786998 4.604184 -3.106622 -1.084540 -0.239832 -3.771253 3.553009 -2.808682 1.495068 -0.386882 1.220785 -0.011209 0.463587 -0.000892 2.114973
wb_dma_de/assign_20_adr0_cnt_next -0.242482 -0.681521 0.148772 -0.973012 0.871957 0.782670 -0.549082 1.846424 -0.487415 1.773925 0.685024 -0.867795 -0.728788 0.426393 -0.598142 1.373747 -0.743865 -0.894363 -2.197816 -1.875232
wb_dma_wb_if/inst_check_wb_dma_wb_if 0.418226 2.765160 -3.051474 1.141101 -1.186138 -0.558646 -0.113486 -2.939761 -1.118832 -0.726503 -2.742136 1.162783 -0.042670 -0.666200 -1.602301 -1.613338 -0.360424 2.180662 -3.060001 1.306244
wb_dma_ch_sel/assign_153_req_p0 0.536372 0.275609 0.520613 0.865502 -0.350607 -0.391729 -1.042393 1.083279 -1.396393 0.195616 0.581539 0.040897 2.068410 1.200200 2.853710 3.780660 -1.339034 -1.232378 2.702386 1.369601
wb_dma_de/assign_82_rd_ack/expr_1 0.184427 1.985874 -0.589139 1.277424 0.673552 1.025689 -0.276355 3.086195 -0.295230 -1.943838 -1.067483 0.525814 2.706327 -2.179871 2.081488 0.095475 0.214034 0.180218 -3.983639 -0.729861
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.030895 0.725657 -0.544947 -0.102571 -0.327949 0.346887 -0.863395 1.894504 0.964145 -0.145038 -0.633593 -0.368842 1.912957 -0.920757 2.234386 1.653176 -1.150482 0.114862 -2.150844 -0.486975
wb_dma_de/reg_de_csr_we 2.094990 -2.387116 1.983429 1.032252 -1.680750 1.698802 2.148881 3.242021 0.171014 -0.612348 -2.190012 1.931779 -1.869715 -2.561945 2.625426 5.149441 1.636111 1.636278 -4.693133 -2.760970
wb_dma/wire_wb0_ack_o 0.163320 1.473396 -1.773778 -1.356244 -1.730142 -1.646106 1.568234 -2.589703 0.836909 -1.246765 -1.815068 0.051606 2.833303 -0.756445 -1.702052 0.087604 0.466621 -0.103498 -2.276325 1.683298
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.565790 -1.913116 1.380598 0.515543 -0.588918 0.753220 0.964013 1.252550 2.103461 -1.046181 -0.327596 1.383037 -0.294655 1.272226 2.429367 1.906396 0.485167 2.122622 0.953149 -0.530155
wb_dma_ch_pri_enc/wire_pri23_out -0.504695 0.359639 1.845205 -0.361455 0.088109 0.860931 1.016456 1.625582 3.566591 -0.455993 0.226783 1.949384 1.118651 0.389996 0.856678 -0.843993 0.863294 1.601160 -0.231632 -1.122901
wb_dma_ch_sel/assign_103_valid 0.541129 -0.967678 0.397664 0.761582 1.118937 0.186707 -1.775083 1.116733 -0.586573 0.628140 0.294740 0.871686 1.194407 1.208822 3.904316 4.247506 -2.514143 0.753085 1.050477 0.514063
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.319829 -0.234100 -3.097286 -2.017076 0.437024 -1.155361 -2.730223 -1.577171 0.372817 2.130492 1.024059 -1.743951 0.867649 0.057647 0.056707 0.808197 -1.336589 -0.044413 0.775861 0.679229
wb_dma_rf/wire_ch1_txsz -0.406342 1.673373 -0.434522 -0.957896 -3.269402 0.673472 0.532416 0.954222 3.669977 0.003561 -0.237820 -0.032693 0.401014 -1.210355 -0.961556 -1.035544 2.772428 0.249130 -3.418599 -0.593011
wb_dma_de/always_23/block_1/stmt_13 -1.570615 -0.129237 -4.481599 -0.538581 -4.207918 -0.450859 -3.001589 -0.264598 2.857419 1.204497 0.958313 -1.701674 1.645336 -0.019421 1.588391 2.110525 1.906730 0.174578 -0.840686 2.704578
wb_dma_de/always_23/block_1/stmt_14 1.572810 -0.578069 -0.451562 2.277663 9.710066 0.441930 -1.854484 0.526857 -4.995034 -0.992993 0.999995 4.001904 3.846943 0.348461 -0.481806 -0.723064 -3.834767 0.474191 -2.567322 0.316248
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.496812 1.122008 -0.590253 2.370389 1.823359 1.094043 0.959771 2.568907 -0.945442 -3.078241 -0.768464 1.419508 2.213926 -1.060982 0.538369 -1.985187 1.506943 0.415621 -2.704539 -0.192428
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.074129 -1.278213 0.187530 -1.357392 -1.142960 -0.652572 -0.624664 -1.023030 1.448347 1.793247 0.476986 -0.880502 -0.685711 1.336986 0.373593 1.756002 -1.360124 -0.116451 2.026326 0.314277
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.515964 0.273827 1.946090 -0.392983 0.094727 0.922675 1.054996 1.719614 3.708803 -0.473950 0.252285 1.973422 1.153802 0.416208 0.999526 -0.809864 0.863325 1.658143 -0.127005 -1.200602
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.644648 0.199057 0.368414 2.115388 2.316442 0.864599 -1.187672 2.351253 -2.024978 -1.178466 -0.133494 1.616597 1.928663 -0.168160 3.708376 2.558767 -1.275651 0.684555 -0.728041 0.137008
wb_dma_ch_rf/input_ch_sel -0.850146 -2.959510 -3.686870 -1.138385 -0.359319 -2.357507 -0.300169 -2.985161 4.030586 3.870793 -1.902096 0.710085 3.596294 -0.551313 1.347847 0.668281 -0.828911 2.685203 -2.535473 1.605708
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.603343 -0.741319 -0.108142 1.233489 1.226987 0.011108 1.213947 -0.606572 -0.680406 -1.187701 0.308811 1.142264 -0.282957 1.160708 -1.725005 -2.207425 1.409656 0.275067 1.052429 0.797444
wb_dma_ch_pri_enc/wire_pri4_out -0.460416 0.356782 1.836179 -0.382143 0.005142 0.852359 0.990461 1.559567 3.583056 -0.415155 0.240867 1.988996 1.062728 0.449509 0.846639 -0.802707 0.936008 1.638124 -0.287217 -1.072481
wb_dma_ch_rf/wire_ch_txsz_we -0.504915 -0.375635 -1.801536 4.544097 0.254482 0.946798 0.116577 2.534659 -1.975696 -3.940003 -0.581035 1.381443 2.514228 0.019424 2.569181 0.103401 2.210449 0.391031 -1.058912 2.558494
wb_dma_de/assign_70_de_adr1/expr_1 -0.574851 -0.749082 -0.048266 1.234750 1.191582 0.046719 1.255919 -0.497589 -0.647051 -1.189885 0.265377 1.145878 -0.273264 1.105341 -1.601878 -2.108324 1.352687 0.247875 1.048919 0.690967
wb_dma_ch_sel/assign_116_valid 0.428998 -0.936450 0.186773 0.575226 1.323801 0.142577 -1.919177 1.115707 -0.646760 0.634260 0.369675 0.618392 1.309313 0.944936 3.834140 4.027811 -2.564570 0.571502 1.142011 0.405489
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -0.490030 -2.490397 0.925393 0.625506 -2.740922 0.226112 -0.491597 0.868790 3.990250 0.396840 0.886929 1.028009 0.801030 2.809248 3.645425 3.224307 0.261009 1.449208 3.602411 1.870307
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.264077 -0.723551 0.175669 -1.057262 0.971807 0.818411 -0.647413 1.939972 -0.533672 1.959093 0.770559 -0.940717 -0.874694 0.440932 -0.682092 1.423310 -0.815527 -0.942429 -2.286391 -1.975045
wb_dma_wb_mast/wire_wb_addr_o 2.060003 1.402877 1.281432 1.418360 -2.178383 -0.177698 1.415982 0.687500 -1.500185 0.154664 -0.731043 -0.774915 -0.926717 -1.252494 -0.590018 -0.962180 0.408478 -3.388551 1.123652 0.206044
wb_dma_ch_rf/reg_ch_csr_r2 1.858484 1.572408 3.752203 1.978489 3.144745 1.038828 1.478283 3.181086 -1.326867 -1.782629 -0.867671 2.036370 2.121005 -0.683093 1.822956 -0.839176 -2.139198 -0.608404 -0.581568 -1.383251
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 0.100814 2.482284 0.998680 -0.463016 -0.548952 -0.628440 -0.441173 -1.861918 -0.334859 -0.587850 -0.643811 0.041880 1.822089 -0.551531 0.138220 -1.743761 0.613983 1.961087 -0.716423 1.108312
wb_dma_ch_sel/assign_11_pri3 -0.647758 -1.794625 1.057155 0.773648 1.076873 0.358463 1.398553 1.240582 0.075228 -2.006034 -1.061057 0.337509 0.132667 0.336050 1.901304 0.416639 -0.733822 1.378462 1.027366 -0.888937
wb_dma_de 1.039485 0.050875 -2.248247 1.221613 -0.616511 -0.809901 0.103610 -1.049489 -0.860174 2.202091 0.178239 1.624360 1.251392 1.560578 -3.198619 0.885108 0.021613 -1.032604 -3.318514 2.529320
wb_dma_wb_slv/wire_wb_data_o 2.503974 0.381631 -1.281419 0.103187 1.484627 -1.710634 0.440195 -2.788555 -0.874150 2.464521 -0.905806 -0.614452 -0.978292 -1.894586 -3.952395 -3.188523 -1.549696 -4.482409 -1.105149 0.725924
wb_dma_inc30r/always_1/stmt_1 2.231663 0.744342 1.505132 3.803676 0.175448 0.600578 0.375817 -0.669459 -4.666012 0.628648 0.001786 0.812216 -6.136992 0.901930 -1.731675 -3.211854 0.021345 -0.790956 0.775520 1.762830
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.084883 2.312130 0.569525 -0.950482 0.689708 0.152438 0.116991 0.461658 1.778536 0.642045 0.627867 0.615735 1.415847 -0.899106 -1.541997 -2.844236 0.462519 -0.501484 -1.145478 -0.717786
wb_dma_ch_sel/assign_127_req_p0 1.832718 -0.711031 3.345825 3.001864 2.535500 0.948497 1.420210 2.977688 -2.930076 -2.434736 -1.462261 1.501445 0.812593 0.131442 3.538949 2.044424 -2.659312 -0.125332 0.633157 -0.769131
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.502160 0.369453 1.857882 -0.350183 0.070427 0.887338 1.030419 1.613075 3.567830 -0.446728 0.225040 1.917344 1.123272 0.400737 0.842908 -0.852818 0.887567 1.562107 -0.206319 -1.148695
wb_dma_ch_sel/assign_94_valid 0.021205 2.658426 -3.471528 0.420871 -3.064948 -0.536590 -0.755186 2.292658 1.611830 -1.256871 1.398459 0.226533 4.421078 -1.572894 -0.570483 1.156852 1.626814 -2.864441 -0.036306 2.700449
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 -0.379206 1.568377 -1.228179 3.823386 0.699564 1.176387 0.191742 3.219702 -0.417576 -3.365502 0.008516 1.929250 3.760688 -0.680423 1.405904 -2.142942 2.649857 -0.150856 -1.974713 1.901908
wb_dma_ch_pri_enc/wire_pri12_out -0.504501 0.392746 1.823450 -0.444690 0.049967 0.859289 0.962636 1.574640 3.625713 -0.382895 0.280797 1.915490 1.103480 0.388700 0.767750 -0.888540 0.922321 1.514244 -0.230283 -1.127440
wb_dma_ch_rf/always_20/if_1/block_1 2.340127 0.922465 0.537790 -0.123457 0.328198 -0.326556 -3.439482 -4.504606 -1.769824 3.798357 0.947617 1.472605 -2.053972 3.296743 -1.110849 1.102881 -2.977187 1.557476 -1.805833 2.459616
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.522411 -0.023812 1.562471 0.384782 -1.606625 0.284665 0.443793 -1.623044 1.788234 -1.553436 -1.145144 1.282556 0.157669 1.901843 2.339840 0.454243 0.536752 3.432254 0.474579 0.541430
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.912400 1.401553 4.154861 1.826390 1.519781 1.479046 1.113989 3.179967 0.655176 -1.003349 -0.251037 3.147711 1.724364 0.285852 2.385673 0.615596 -0.955815 0.333296 -0.662942 -0.985098
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -1.289692 1.037276 -3.334449 -0.623063 1.588330 -0.523594 -2.168140 -0.486307 -1.102463 0.309327 0.602801 -0.864956 1.579510 -1.254822 -0.284156 -0.900520 0.027946 0.020758 -1.272537 0.408870
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.424914 -2.792694 0.427595 -0.396523 0.339117 0.005941 1.522102 0.048755 2.876259 0.294725 -0.759902 3.206229 -0.072643 0.598368 1.367722 2.900576 0.447447 3.903045 -0.778774 -0.641274
wb_dma_wb_if/input_slv_din 2.574104 0.424449 -1.255358 0.133944 1.346820 -1.689519 0.443881 -2.792923 -0.919509 2.503027 -0.895428 -0.601306 -0.994506 -1.757215 -4.006737 -3.104173 -1.469878 -4.556151 -1.053628 0.836179
wb_dma_ch_sel/assign_94_valid/expr_1 0.147744 2.620815 -3.179928 0.680568 -2.968634 -0.341994 -0.722825 2.740644 1.556222 -1.475128 1.322255 0.320548 4.547313 -1.608208 -0.109653 1.453573 1.516275 -2.906960 0.000920 2.593829
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.603143 1.245927 -0.594496 -0.000163 0.287538 0.894709 -3.529109 2.886993 -0.222864 1.798763 2.321339 -0.543453 1.373104 -1.624266 3.066550 2.553733 0.313999 -2.461653 0.951362 -0.259202
wb_dma_de/always_21 -1.029886 -3.500554 0.205308 -0.620960 -3.904770 0.188295 1.248952 0.685295 3.328646 -0.766433 -1.521428 -1.209259 -1.539604 1.209494 2.701008 3.785989 0.107128 1.823045 0.576643 -0.505803
wb_dma_de/always_22 1.327924 -1.329820 -2.782197 1.209655 1.115743 -0.970304 0.950258 0.319584 -0.447518 2.544359 0.614789 2.617510 2.603197 0.402861 -3.954560 1.614015 0.227290 -2.321694 -3.433633 1.891348
wb_dma_de/always_23 1.382886 -1.374759 -2.867918 1.228871 0.970873 -0.825647 0.789263 0.646187 -0.429079 2.491720 0.812809 2.719743 2.432234 0.432291 -3.931130 1.988566 0.408935 -2.389062 -3.522778 1.851092
wb_dma_ch_pri_enc/wire_pri1_out -0.494897 0.421915 1.818837 -0.384614 0.050493 0.843161 1.022709 1.560838 3.583969 -0.402062 0.225640 1.944370 1.104875 0.397340 0.808794 -0.899670 0.903096 1.588401 -0.241746 -1.151162
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.085865 2.169073 0.570848 -0.902157 0.646194 0.138678 0.115921 0.476644 1.634411 0.611690 0.571675 0.608792 1.331120 -0.824557 -1.397819 -2.671522 0.410818 -0.505218 -1.038107 -0.664001
wb_dma_de/assign_78_mast0_go 0.101565 2.235289 0.588745 -0.906390 0.655532 0.156991 0.101376 0.486282 1.672342 0.615307 0.588716 0.611880 1.377195 -0.847193 -1.445289 -2.757830 0.422346 -0.512779 -1.074431 -0.717284
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.147294 1.353801 0.280122 0.159381 -1.662502 -0.525131 0.658073 0.010347 -0.749139 -0.294704 0.349374 -0.758706 0.798081 0.114060 -0.942153 -0.294340 1.196774 -1.984957 1.653550 0.925764
wb_dma_de/wire_dma_done 0.386541 0.266201 -1.704552 0.383490 -0.613441 -0.140181 -0.870428 1.645713 2.402608 0.843364 -0.273095 1.878129 3.450417 -1.233472 2.267586 2.576556 -0.073122 1.245306 -2.798942 1.206046
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.568920 0.340029 0.455608 0.915529 -0.264693 -0.393895 -1.040399 0.940788 -1.496811 0.165891 0.500911 0.111219 2.042706 1.240116 2.745285 3.693135 -1.386742 -1.002566 2.444386 1.434528
wb_dma_rf/input_wb_rf_adr 3.443270 5.071031 -2.616226 0.822507 -2.085576 -0.038652 -4.916133 -2.344570 -0.303185 4.481622 3.057916 2.132894 0.414407 -2.696548 -1.939339 -1.676209 3.133924 -2.298616 -2.596060 4.095883
wb_dma_wb_if 1.750179 3.605265 -2.591674 -0.654448 -2.659549 -0.781041 0.013555 -5.220703 -1.594808 -0.163809 -1.571262 1.396248 1.127931 -0.618147 -4.270354 0.352902 2.206170 0.596014 -4.637860 1.786381
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.048435 -2.464533 2.015922 1.167586 -1.601487 1.693597 2.306314 3.302683 0.277810 -0.858272 -2.328579 2.060170 -1.731377 -2.431835 2.797871 5.078130 1.510513 1.848296 -4.745203 -2.683053
wb_dma_ch_pri_enc/wire_pri25_out -0.540283 0.176598 1.897732 -0.349748 0.022320 0.894799 1.089380 1.668283 3.623972 -0.534199 0.175882 1.950432 1.034648 0.489500 1.010970 -0.722057 0.860313 1.696125 -0.101159 -1.146952
wb_dma_wb_mast/reg_mast_cyc 0.067795 2.176005 0.586066 -0.915327 0.629051 0.141434 0.076985 0.478130 1.640204 0.621043 0.619277 0.607528 1.345774 -0.817232 -1.377783 -2.663882 0.399546 -0.485850 -1.037272 -0.718520
wb_dma_ch_rf/input_wb_rf_we 0.418677 2.410555 1.685635 2.354982 -2.583287 -0.257735 -0.558337 -3.148400 -3.070080 1.760921 -0.722809 -1.073098 0.401657 3.050389 -1.596997 -2.171829 2.450839 1.087106 -5.151959 3.205776
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 2.200004 0.964703 0.548417 -0.224920 0.325833 -0.302153 -3.559156 -4.464225 -1.633325 3.788568 1.122070 1.484639 -2.085745 3.303009 -0.975896 1.160510 -2.826667 1.712175 -1.672276 2.425261
wb_dma_de/always_6/if_1 -0.348728 1.629233 -1.107930 3.711510 0.584258 1.189212 0.239069 3.126006 -0.194185 -3.313038 0.062988 2.050036 3.738982 -0.605679 1.337616 -2.110433 2.712157 -0.053675 -1.996096 1.949467
wb_dma_wb_slv/always_4/stmt_1 2.014998 3.327476 -3.134703 0.495831 -5.660690 0.736026 -3.942390 -2.306983 -0.563518 3.154170 3.574513 -0.061981 -2.022531 0.154545 -2.393803 4.792395 5.475363 -5.014462 -0.700546 3.059327
wb_dma_de/assign_3_ptr_valid -0.962622 -3.317556 0.155122 0.744970 1.535442 -0.024206 2.600365 -0.580496 2.157412 -0.757910 -0.356178 4.333271 -0.246149 1.608011 -0.374045 0.787978 1.840304 3.981457 0.170366 0.218729
wb_dma_wb_mast/input_pt_sel 2.080125 1.157803 1.259365 0.085918 -3.384939 1.718856 1.783865 3.084517 1.244370 0.278886 -1.709974 -1.499110 -2.781345 -4.631445 -0.885019 -1.964300 2.521060 -2.392362 -5.189205 -3.581987
wb_dma_ch_pri_enc/wire_pri15_out -0.474146 0.397952 1.802417 -0.462123 -0.040561 0.883075 0.945910 1.539086 3.745429 -0.303634 0.329478 1.963408 1.084152 0.442523 0.778251 -0.823122 0.994508 1.607309 -0.258804 -1.091395
wb_dma_wb_slv/input_wb_we_i 2.051986 1.180166 4.012260 -2.636334 -2.127539 1.782258 -0.999607 5.785495 1.247860 4.638466 2.828288 -2.764472 -0.753380 -1.872198 0.306641 2.760563 0.625150 -6.591875 0.581352 -4.286992
wb_dma_de/reg_tsz_cnt_is_0_r 0.070215 0.051373 -1.440504 2.422807 1.747114 0.539593 0.044578 2.772400 -3.853845 -3.467058 -2.314664 -1.085527 1.897232 -2.377481 3.120367 1.236724 -1.438254 -0.183149 -2.891856 -0.556667
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 0.935619 0.966709 0.419796 0.714214 4.455503 2.837866 -2.640811 4.295918 -2.272763 -0.173758 2.040375 2.070425 0.285618 -2.012157 0.316096 0.928584 1.285109 0.263486 -6.016066 -2.430385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.448635 0.400874 1.850426 -0.386587 0.010820 0.860926 0.942292 1.547100 3.630870 -0.361324 0.278809 1.949827 1.076597 0.413152 0.828881 -0.843707 0.923978 1.550817 -0.232517 -1.066776
wb_dma/wire_mast1_drdy 1.753347 2.890309 2.078482 0.581525 0.383737 0.576422 0.215611 0.350564 1.182525 0.667378 0.275671 3.080042 1.591033 0.254638 -0.574802 -0.816981 0.098300 0.580785 -2.454505 0.362681
wb_dma_ch_rf/wire_ch_csr_we 2.685030 0.034423 0.461609 3.199628 -1.250881 -0.519131 0.406519 -1.472946 -2.250198 3.383600 -1.306666 0.777548 -0.914318 2.431687 -2.152869 0.372964 -0.138847 -1.987887 -5.093099 2.846596
wb_dma_ch_pri_enc/inst_u9 -0.530705 0.268114 1.796995 -0.444280 0.041772 0.871033 0.971416 1.619288 3.659894 -0.434154 0.254530 1.908758 1.100863 0.379555 0.903562 -0.796653 0.942207 1.576491 -0.148596 -1.167922
wb_dma_ch_rf/assign_8_ch_csr 1.974634 1.860186 -3.041047 1.027721 -0.632955 -2.358336 -0.139687 -3.533685 -1.499530 3.300419 -1.147822 0.966499 0.890832 -0.281891 -3.388482 -0.035999 -0.874205 -1.835287 -4.385910 3.221034
wb_dma_ch_rf/wire_this_ptr_set -0.318333 -2.747447 0.353695 -0.417197 0.504147 -0.009797 1.510660 -0.029800 2.719728 0.364910 -0.766299 3.188008 -0.045891 0.511343 1.270794 2.807847 0.362444 3.805917 -0.794940 -0.629331
wb_dma_ch_pri_enc/inst_u5 -0.494875 0.400007 1.846762 -0.470240 -0.009524 0.873788 0.970904 1.578492 3.708772 -0.362542 0.316795 1.954049 1.118854 0.414996 0.807367 -0.886794 0.929288 1.560747 -0.191539 -1.133708
wb_dma_ch_pri_enc/inst_u4 -0.471921 0.328167 1.789104 -0.379487 -0.079827 0.869911 0.978688 1.524536 3.568898 -0.397325 0.231758 1.951030 1.012315 0.505816 0.843174 -0.718793 0.927386 1.653618 -0.234478 -1.018234
wb_dma_ch_pri_enc/inst_u7 -0.462774 0.361715 1.834443 -0.383899 0.036564 0.871890 1.022833 1.551977 3.652597 -0.381249 0.268828 2.003193 1.136562 0.417284 0.808698 -0.866618 0.906414 1.617435 -0.201086 -1.088492
wb_dma_ch_pri_enc/inst_u6 -0.573284 0.327603 1.841171 -0.453169 0.056548 0.905144 1.033519 1.642838 3.756401 -0.457171 0.249498 1.970912 1.150406 0.391372 0.875828 -0.868864 0.956052 1.653733 -0.201149 -1.168380
wb_dma_ch_pri_enc/inst_u1 -0.479281 0.403084 1.854070 -0.375164 0.105658 0.873124 1.017448 1.590118 3.585740 -0.394850 0.253478 1.955647 1.107636 0.361423 0.787358 -0.941693 0.920878 1.576056 -0.255691 -1.117568
wb_dma_ch_pri_enc/inst_u0 -0.496503 0.197795 1.945453 -0.368470 0.030520 0.921270 1.075917 1.671983 3.724657 -0.492892 0.244673 1.997591 1.059739 0.485879 0.986241 -0.756199 0.905231 1.667089 -0.129428 -1.168718
wb_dma_ch_pri_enc/inst_u3 -0.436490 0.443063 1.816510 -0.354412 0.068254 0.846567 0.972996 1.517048 3.502373 -0.378960 0.207409 1.975739 1.124582 0.397383 0.740722 -0.885571 0.890954 1.552644 -0.310292 -1.079622
wb_dma_ch_pri_enc/inst_u2 -0.542953 0.278738 1.950112 -0.402635 0.047124 0.933836 1.043194 1.720022 3.779346 -0.443725 0.248864 1.997151 1.112574 0.428095 0.974649 -0.804447 0.939461 1.660485 -0.141060 -1.222620
wb_dma/wire_de_start 0.193821 2.711990 -3.196712 0.682816 -2.839907 -0.404707 -0.738209 2.693192 1.525982 -1.405619 1.346710 0.419198 4.639783 -1.642572 -0.211723 1.361202 1.469273 -2.927230 -0.079832 2.625904
wb_dma_ch_sel/assign_130_req_p0/expr_1 2.461539 1.697075 1.142704 3.636489 1.758374 0.186879 0.811994 2.735059 -5.288231 -1.998906 -1.649009 -0.090084 1.447467 -2.212923 2.346835 -0.020754 -1.956576 -3.138172 0.283505 0.010025
wb_dma_rf/wire_ch_stop 1.863354 0.155198 4.112465 0.479436 0.294777 0.747292 0.461779 2.051759 2.034399 0.859468 0.200074 2.309634 1.110991 1.627381 2.691122 2.495280 -2.292361 0.251755 1.121631 -0.530267
wb_dma/wire_mast0_dout 1.643532 1.484693 -2.243693 -1.913874 -2.448845 -0.867880 -0.708738 -4.576106 -1.165312 0.697821 -0.999634 1.018507 0.594472 -1.383705 -2.499588 2.520707 2.247303 1.490832 -4.742698 0.797176
wb_dma_ch_rf/input_de_adr0 1.139147 1.131908 -0.501974 -1.679484 1.585537 -0.875087 -3.518883 -5.024094 -0.566219 3.006637 0.754065 0.877170 0.901666 2.749875 -1.659200 0.086029 -3.471956 2.084318 -2.597922 2.071306
wb_dma_ch_rf/input_de_adr1 -0.606853 -0.747427 -0.060714 1.232584 1.196675 -0.004971 1.307364 -0.627997 -0.673625 -1.258238 0.271961 1.203701 -0.296607 1.191655 -1.690922 -2.249816 1.421800 0.298008 1.074460 0.786704
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.040361 2.176775 0.609627 -0.944111 0.687983 0.181176 0.109692 0.525938 1.718686 0.591569 0.587110 0.596811 1.385637 -0.837183 -1.379777 -2.691414 0.445323 -0.460905 -1.044578 -0.759284
wb_dma_wb_if/input_wbs_data_i 1.717192 1.684212 -2.428411 -1.931834 -2.678424 -0.906059 -0.639113 -4.762762 -1.181854 0.568472 -1.026411 1.039345 0.851915 -1.457908 -2.671375 2.520914 2.529892 1.390165 -4.934279 0.925385
wb_dma_de/reg_tsz_dec 0.646414 1.573916 -2.323964 1.751535 0.691228 0.233204 -1.149580 1.750039 -3.920428 -1.698464 -1.409869 -1.376644 1.646492 -2.681768 1.443930 1.008970 -0.702798 -1.349701 -3.852475 0.226225
wb_dma_ch_sel/input_ch0_am0 -0.235674 -0.746877 0.191333 -1.060227 0.945006 0.789292 -0.628906 1.899384 -0.529483 1.890271 0.717156 -0.919872 -0.899568 0.456671 -0.639192 1.411340 -0.783027 -0.959119 -2.210642 -1.945598
wb_dma_ch_sel/assign_162_req_p1 0.038942 2.172065 0.574168 -0.929694 0.661699 0.171755 0.118394 0.485718 1.722395 0.600007 0.616304 0.626963 1.345206 -0.857565 -1.411220 -2.684101 0.401725 -0.471176 -1.017226 -0.734307
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -1.052857 -2.077780 -0.324033 0.917931 -1.222132 0.459374 2.241114 1.674411 0.099267 -3.362730 -2.596996 -1.265357 -0.391199 -0.907468 1.771759 0.638708 0.336135 1.257381 -1.353799 -1.135891
wb_dma_rf/wire_ch5_csr 0.269653 2.861230 -2.260278 0.698659 -1.944680 -0.731028 -0.466843 -2.265610 -3.083180 0.336950 -0.913663 0.567124 -1.079257 1.149085 -2.256872 1.163639 0.240587 1.325537 -4.311284 2.381632
wb_dma_ch_rf/wire_ch_am1_we -0.025225 2.618018 1.152435 -0.449951 -0.472723 -0.652409 -0.435757 -1.882640 -0.288592 -0.772076 -0.652526 0.074243 2.082275 -0.577649 0.236478 -2.015352 0.666965 2.153087 -0.694601 1.074139
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.056738 2.192250 0.649865 -0.926633 0.684552 0.198694 0.144828 0.551620 1.795706 0.591103 0.603072 0.631640 1.419187 -0.838947 -1.425614 -2.768005 0.414320 -0.427344 -1.044776 -0.765033
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -0.887619 -3.214187 0.039029 0.752316 1.581708 -0.029154 2.484842 -0.478404 1.933630 -0.661669 -0.348696 4.224038 -0.200590 1.488586 -0.416335 0.838495 1.735197 3.797352 0.023037 0.179358
wb_dma_inc30r/wire_out 2.710930 0.985002 1.413782 2.593510 0.737643 0.234498 0.732800 -2.910690 -4.219346 1.670745 -1.208781 1.276883 -4.348535 2.033321 -3.558623 -4.039122 -1.549609 -0.048514 -3.009312 1.144202
wb_dma_ch_pri_enc/reg_pri_out -0.497647 0.228619 1.858844 -0.381481 0.041104 0.865209 0.997904 1.675315 3.580043 -0.459022 0.204151 1.925339 1.067737 0.416376 0.933909 -0.731629 0.892085 1.636758 -0.124884 -1.162953
wb_dma/input_wb0_we_i 2.036454 1.256440 3.924291 -2.660824 -2.159000 1.647510 -1.070621 5.624105 1.130760 4.671048 2.857387 -2.898261 -0.635010 -1.780868 0.239292 2.692919 0.511721 -6.730918 0.873247 -4.102697
wb_dma_de/always_2/if_1/if_1/stmt_1 1.572293 1.525663 0.705247 0.515689 0.456693 -0.219924 -0.872533 -3.644672 -3.312487 2.146140 -0.707785 0.372023 -2.943754 2.313017 -2.817949 -2.255910 -2.207225 1.248257 -3.388018 1.224683
wb_dma_ch_rf/wire_ch_txsz_dewe -0.525038 -0.636441 -1.451713 1.159507 0.730296 0.891066 -0.873534 4.452649 -2.155784 -2.479146 -1.031012 -2.870099 1.419747 -3.594686 4.219191 1.605844 -0.502407 -2.065064 -0.460679 -1.736601
wb_dma_de/always_22/if_1/stmt_2 1.571880 -1.300454 -2.722143 1.300078 0.909617 -0.863700 0.825210 0.523690 -0.576692 2.645249 0.717441 2.636864 2.274406 0.400988 -3.974061 1.763808 0.302328 -2.427833 -3.564464 1.914360
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 1.912917 0.437952 2.385220 0.924575 0.482541 0.997599 -1.089384 3.502993 -1.302949 0.620062 1.067331 -0.730237 0.277742 -1.338904 2.913696 2.026373 -1.089897 -3.490199 2.256302 -1.078642
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.508347 0.292843 1.842313 -0.403875 0.053984 0.864437 1.009341 1.641488 3.633942 -0.458100 0.220691 1.935853 1.050271 0.443292 0.902862 -0.843041 0.923952 1.622943 -0.158000 -1.151423
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 0.045016 2.473093 0.961656 -0.502156 -0.504309 -0.633890 -0.416061 -1.956504 -0.326166 -0.691298 -0.667520 0.060512 1.902042 -0.573718 0.128021 -1.860106 0.669961 2.062228 -0.798480 1.080648
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.491910 0.219754 0.461499 0.819869 -0.207430 -0.354657 -1.119492 0.954751 -1.366754 0.261083 0.523631 0.100322 1.924203 1.250921 2.798312 3.722781 -1.393775 -0.982122 2.426301 1.327037
wb_dma/wire_de_ack -0.596289 -3.455073 -1.343479 -0.006431 -3.637517 -0.371606 0.861788 0.180308 4.311587 0.346111 -1.032136 1.293917 0.499459 0.733807 2.471486 4.288780 1.121605 2.920314 -0.553804 1.468425
wb_dma_wb_mast/always_1/if_1 1.654127 1.548023 -2.202495 -1.924068 -2.460327 -0.875801 -0.716466 -4.490283 -1.156305 0.657233 -0.997846 0.875456 0.798741 -1.510466 -2.358956 2.490192 2.278476 1.294486 -4.638241 0.693157
wb_dma_wb_if/wire_wb_cyc_o 0.062088 2.330324 0.494482 -0.959733 0.673395 0.126103 0.037111 0.342043 1.625762 0.683066 0.608909 0.602876 1.437525 -0.874187 -1.578174 -2.861580 0.447498 -0.553208 -1.182207 -0.634099
wb_dma_ch_sel/assign_143_req_p0 0.547536 0.374012 0.443969 0.901567 -0.375630 -0.370995 -1.036759 0.995651 -1.522901 0.130876 0.536524 0.009797 2.048221 1.194882 2.724682 3.705292 -1.271193 -1.173835 2.583585 1.437671
wb_dma_wb_mast/wire_mast_err 1.823222 0.290689 4.028207 0.410605 0.282725 0.746794 0.441740 1.973166 2.067381 0.907610 0.230508 2.280538 1.117365 1.496932 2.476588 2.253723 -2.113577 0.176115 1.111502 -0.505041
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.619179 -1.790203 1.053907 0.725517 1.064059 0.374275 1.375834 1.284528 0.092312 -1.998144 -1.022537 0.318769 0.121668 0.336696 1.899068 0.454125 -0.736021 1.295953 1.013826 -0.924845
wb_dma/wire_slv0_dout 1.731262 3.416712 -4.225378 0.904633 -5.230028 0.650655 -4.868526 -2.116890 -1.493149 3.613815 3.638636 -0.307478 -1.671906 0.158000 -1.894217 5.080960 5.346673 -4.970856 -1.568326 3.431623
wb_dma_ch_sel/input_next_ch 0.418540 0.292822 -1.677644 0.333994 -0.441876 -0.207372 -0.861506 1.554868 2.223994 0.900901 -0.340474 1.876157 3.472742 -1.273121 2.159754 2.512862 -0.242398 1.195365 -2.893882 1.187501
wb_dma_de/always_9 0.678161 1.659957 -2.325631 1.699046 0.698816 0.253460 -1.290410 1.777386 -3.855921 -1.573417 -1.264595 -1.435013 1.706165 -2.787688 1.424395 0.982981 -0.690097 -1.547249 -3.778294 0.246935
wb_dma_de/always_8 0.603084 2.336720 0.827623 1.083490 2.926204 1.005493 -1.091907 2.767368 -0.341472 -0.566671 0.500665 2.137532 3.210659 -1.009122 2.168435 -0.146264 -0.799483 0.241794 -1.749453 -0.612779
wb_dma_wb_mast/always_1/if_1/cond 1.705229 1.547256 -2.296742 -1.983616 -2.326719 -0.958414 -0.763985 -4.854229 -1.170116 0.748047 -0.929610 1.062146 0.709817 -1.353447 -2.539873 2.359994 2.216989 1.477138 -4.561615 0.879609
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.235813 1.188674 3.311202 2.238113 -2.010585 -0.326355 0.880980 0.901788 -2.850895 1.350913 -0.841541 -0.333694 -0.879010 -0.055906 1.168767 2.225276 -2.586513 -4.346517 2.148396 0.851754
wb_dma_rf/always_1/case_1/stmt_12 -1.049144 0.735685 -4.375501 -0.912711 0.219348 -0.378920 -0.211855 -2.471843 -0.039485 -1.720331 -0.360032 1.524528 -0.607186 -1.129336 -1.919695 0.290371 1.169046 2.330573 -2.147046 0.559418
wb_dma_rf/always_1/case_1/stmt_13 0.004300 2.501373 1.099604 -0.497342 -0.509536 -0.653121 -0.420132 -1.891587 -0.268608 -0.662057 -0.634927 0.063514 1.944218 -0.564328 0.236504 -1.842741 0.678485 2.135317 -0.676888 1.055794
wb_dma_de/always_3 1.485377 0.595381 1.399070 2.601974 -0.978617 -0.102923 2.603270 0.379478 -2.001565 -0.971748 -0.417544 0.432753 -1.161082 -0.100498 -1.885641 -2.793291 1.613956 -3.058655 2.189188 0.811322
wb_dma_de/always_2 2.307687 0.981796 0.539454 -0.208396 0.294087 -0.299397 -3.526472 -4.526928 -1.739544 3.895049 1.014593 1.469713 -2.051964 3.324716 -1.156612 1.129785 -2.867708 1.617134 -1.907158 2.460345
wb_dma_de/always_5 0.612713 0.223645 0.214854 2.089156 2.297577 0.819447 -1.288870 2.344286 -2.091510 -1.116871 -0.083970 1.559556 1.916446 -0.229186 3.717370 2.615915 -1.273528 0.628485 -0.728312 0.163489
wb_dma_de/always_4 0.709665 2.530753 0.774669 1.156279 3.007912 0.962939 -1.144714 2.647644 -0.472952 -0.524439 0.454937 2.177281 3.257041 -1.029870 2.052128 -0.251032 -0.816179 0.143345 -1.901062 -0.498892
wb_dma_de/always_7 0.083692 -0.011275 -1.388767 2.461288 1.737371 0.554173 0.118056 2.750538 -3.876654 -3.543865 -2.381498 -1.003909 1.831018 -2.308606 3.111704 1.351887 -1.407455 -0.069118 -2.955451 -0.544532
wb_dma_de/always_6 -0.322540 1.648891 -1.001428 3.750550 0.752600 1.181742 0.288864 3.092210 -0.386832 -3.350335 0.001199 2.004016 3.693600 -0.661418 1.253887 -2.361459 2.614111 -0.113996 -1.923337 1.844733
wb_dma_ch_sel/input_ch3_txsz -0.566234 -1.921745 1.364192 0.523900 -0.608291 0.770031 0.973664 1.196664 2.043870 -1.074438 -0.380799 1.385159 -0.289661 1.260323 2.357039 1.902473 0.521799 2.175897 0.891475 -0.474970
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -1.243865 1.040442 -3.306406 -0.627917 1.575117 -0.510498 -2.141066 -0.526107 -1.086794 0.332386 0.603370 -0.877993 1.609405 -1.256882 -0.242563 -0.937406 0.052919 0.014245 -1.249290 0.474320
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.095392 2.304558 0.519738 -0.911517 0.618598 0.104481 0.031914 0.363076 1.612503 0.675506 0.596237 0.620973 1.395858 -0.833605 -1.557284 -2.791245 0.410963 -0.535345 -1.172500 -0.611948
wb_dma_ch_rf/always_11/if_1 1.928512 1.473312 3.824990 2.112776 3.101607 1.081341 1.484670 3.274862 -1.442920 -1.836048 -0.869734 2.049716 2.153540 -0.608914 2.045855 -0.546817 -2.216580 -0.566574 -0.507946 -1.300067
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.594934 0.243165 0.607334 0.912482 -0.346320 -0.305018 -1.001428 1.140202 -1.392305 0.158432 0.536547 0.073893 1.921371 1.212896 2.850560 3.790809 -1.284736 -1.148946 2.658090 1.302436
wb_dma_ch_sel/always_45/case_1/cond -0.439370 0.588746 0.218234 1.366488 -0.457341 -0.443493 1.900418 -0.557058 -1.363187 -1.472216 0.602528 0.453868 0.523447 1.231563 -2.549425 -2.353024 2.581720 -1.589519 2.616316 1.653257
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.093187 1.371489 0.242915 0.134911 -1.680745 -0.540751 0.612391 -0.074324 -0.777669 -0.290141 0.350469 -0.817320 0.774930 0.067130 -0.992396 -0.311246 1.243090 -2.001498 1.661312 0.941442
wb_dma_de/assign_68_de_txsz 0.243194 0.634164 -2.016192 3.760865 0.493466 0.621557 -0.739729 3.318523 -3.264229 -3.620928 -1.542978 -0.581050 3.372901 -2.052895 3.889650 1.071180 -0.231519 -0.693651 -2.237529 1.567393
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.811053 -2.617601 -0.446264 0.807170 -4.797606 0.329348 0.320240 1.308543 3.669734 -0.974733 -0.641923 -0.636987 0.184100 1.379063 3.387970 3.264514 1.292556 1.208927 1.129734 1.539542
wb_dma_ch_rf/always_20/if_1 2.262814 0.920299 0.621007 -0.127302 0.382865 -0.341551 -3.459931 -4.636242 -1.739650 3.651283 0.940343 1.501975 -2.069870 3.389239 -1.051825 1.023161 -2.932951 1.670146 -1.629218 2.499044
wb_dma/input_wb0s_data_i 1.710223 1.668507 -2.298273 -1.952309 -2.416249 -0.953028 -0.700053 -4.665633 -1.285455 0.750745 -0.924697 0.913381 0.884369 -1.354706 -2.613168 2.444590 2.169984 1.181234 -4.540575 0.887110
wb_dma_de/reg_dma_done_d 0.315601 0.420935 -1.881722 0.417509 -0.374916 -0.174174 -0.890951 1.578483 2.258539 0.652224 -0.373907 1.886806 3.670044 -1.455119 2.180783 2.214869 -0.012592 1.328065 -3.121886 1.207846
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.080328 -1.292379 0.182037 -1.355847 -1.120425 -0.639019 -0.631482 -1.033133 1.449211 1.821498 0.460929 -0.879608 -0.678618 1.333791 0.386026 1.796558 -1.360656 -0.096020 1.989243 0.317771
wb_dma_wb_slv/assign_1_rf_sel 1.023052 2.241494 -0.710637 -2.697805 -1.904677 -2.706216 0.051590 -3.002365 0.826743 1.413244 -0.361368 -2.235208 4.636644 -1.491519 -0.715440 0.728668 -0.527982 -4.390971 2.900534 1.849725
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.996499 -2.505089 2.017130 1.287209 -1.524177 1.705401 2.421628 3.329894 0.102435 -1.008240 -2.453995 2.125396 -1.721084 -2.393436 2.765403 5.194769 1.497230 1.929664 -4.860334 -2.705589
wb_dma_de/always_4/if_1/if_1/cond 0.609396 2.482889 0.712887 1.083785 3.072572 0.959293 -1.092979 2.637797 -0.386458 -0.591116 0.467787 2.203035 3.346453 -1.129370 2.037906 -0.321830 -0.815337 0.287984 -1.939646 -0.518681
wb_dma_ch_sel/assign_376_gnt_p1 -0.008898 2.207830 0.470168 -0.984204 0.628778 0.124952 0.104077 0.402553 1.734654 0.612540 0.618462 0.568706 1.381281 -0.862024 -1.475166 -2.787684 0.463372 -0.454323 -1.081400 -0.699663
wb_dma_de/wire_wr_ack 0.140808 2.101802 -0.548186 1.212941 0.805058 1.029408 -0.333137 3.090845 -0.264273 -1.845209 -0.945863 0.515303 2.710252 -2.301870 1.994453 -0.143776 0.265991 0.135022 -3.968008 -0.839636
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -1.057048 -2.095943 -0.407029 0.958692 -1.214738 0.453669 2.248659 1.662623 0.039203 -3.436565 -2.669697 -1.373734 -0.388268 -0.951334 1.795291 0.618874 0.382960 1.222597 -1.414420 -1.136406
wb_dma_ch_arb/always_1 4.245824 -0.045050 3.675368 2.979867 -2.933692 -0.546120 4.723848 -2.444416 0.422881 0.239744 -3.213855 4.061449 -1.771716 1.033008 -1.253534 -1.049952 -0.132215 0.165414 -0.489457 1.264707
wb_dma_ch_arb/always_2 4.363942 0.055121 3.753363 3.080815 -3.118075 -0.527186 4.819067 -2.199441 0.356882 0.247411 -3.213169 3.991128 -1.663826 0.875912 -1.286603 -0.952539 -0.023207 -0.163255 -0.492301 1.266533
wb_dma/wire_ch0_txsz 0.216172 0.567786 -1.668827 3.589362 -0.917690 1.012297 -1.123071 3.283004 -1.306608 -2.839658 -0.843142 0.574041 3.093773 -1.140815 4.382637 2.279590 0.953119 0.176650 -2.262606 1.971699
wb_dma_de/always_19 2.583559 -2.187076 0.733098 0.023754 -0.808952 -1.150271 1.819959 -2.382755 1.708136 1.848438 -1.966161 0.656484 -0.574522 0.189512 -0.928931 -0.474623 -3.117249 -0.923327 0.287807 0.006675
wb_dma_de/always_18 -1.807137 1.438225 -1.174587 0.219059 -3.586145 -1.000961 2.126632 0.076585 -2.122207 -2.215804 -0.553386 -2.395513 1.136488 3.066863 -2.589282 2.980188 1.407302 -2.332960 0.504095 1.987257
wb_dma_de/always_15 0.176351 -0.143339 -0.933493 2.224652 0.192558 0.940057 -0.312851 2.810192 -1.920599 -2.549031 -1.583010 0.002628 1.399429 -1.382430 3.619289 2.703111 -0.325426 0.562501 -2.775954 -0.188712
wb_dma_de/always_14 1.854778 0.181705 4.236910 0.434986 0.409498 0.840256 0.500908 2.187922 2.046045 0.854227 0.237478 2.235913 1.103063 1.519332 2.702555 2.334671 -2.277015 0.138497 1.256547 -0.687530
wb_dma_de/always_11 0.141877 1.339964 0.287123 0.168042 -1.646756 -0.532678 0.633798 -0.036428 -0.830873 -0.296327 0.384266 -0.813136 0.718910 0.107677 -0.978859 -0.308257 1.170546 -2.081209 1.774194 0.895357
wb_dma_de/always_13 0.374782 0.465966 -1.910176 0.333408 -0.339538 -0.242442 -1.047462 1.534108 2.286839 0.902298 -0.303948 1.921747 3.718759 -1.397686 2.247396 2.412662 -0.196485 1.300545 -2.999050 1.265189
wb_dma_de/always_12 0.573173 2.403475 0.742964 1.054342 2.890153 0.963014 -1.096010 2.600857 -0.250882 -0.483407 0.483075 2.210144 3.190759 -0.944213 2.065601 -0.238302 -0.779296 0.327663 -1.844983 -0.520193
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.703895 3.592680 0.873492 -2.501101 -0.192410 0.010451 -5.623748 -0.205324 3.221781 5.696074 3.929952 -0.740139 4.150363 -0.965261 3.078886 1.025875 0.537251 -2.653040 2.508642 0.357018
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.573144 0.280050 0.564360 0.924624 -0.297381 -0.322861 -1.083176 1.086347 -1.450451 0.254422 0.564990 0.080294 2.021419 1.256250 2.894124 3.806734 -1.410876 -1.119852 2.644069 1.374567
wb_dma_ch_pri_enc/wire_pri13_out -0.507581 0.419729 1.833506 -0.449679 0.041903 0.887078 0.987558 1.608424 3.696420 -0.391181 0.276826 1.987832 1.135190 0.426538 0.821504 -0.891239 0.970757 1.611139 -0.233147 -1.156682
wb_dma_de/reg_read_r 0.148880 -0.132849 -1.099166 2.219682 0.105258 0.918281 -0.332085 2.764349 -1.951780 -2.599755 -1.658559 -0.054147 1.420572 -1.501517 3.630623 2.710552 -0.181263 0.632166 -3.016395 -0.197934
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 1.489649 1.075115 2.765872 1.940354 -0.840963 1.556165 1.808773 3.707675 0.658877 -2.241988 -1.618186 1.397994 1.178204 -1.010791 2.447300 1.036395 0.149207 0.053133 -2.738584 -1.208053
wb_dma/assign_9_slv0_pt_in 0.181199 1.468472 -1.646768 -1.311251 -1.652933 -1.542206 1.336433 -2.358615 0.868443 -1.078495 -1.593322 0.051228 2.742458 -0.763196 -1.511143 0.208146 0.416158 -0.165993 -2.062718 1.602189
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.818871 -2.750470 -0.352285 0.841943 -4.907446 0.343090 0.329135 1.390502 3.757402 -0.973890 -0.682380 -0.695863 0.102180 1.409454 3.564319 3.455559 1.231738 1.228199 1.242768 1.542753
wb_dma_ch_rf/always_17/if_1/block_1 -0.302006 1.730064 -1.128010 3.656857 0.566568 1.133323 0.150817 3.004913 -0.299784 -3.196740 0.016635 1.985528 3.835567 -0.665817 1.333469 -2.116958 2.569700 -0.045115 -2.158205 1.984376
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.405469 -0.542167 -2.796077 1.888746 -0.322619 -1.312243 2.074758 0.094742 -0.526362 0.836500 -0.228703 2.819382 0.450836 2.735290 -5.195480 0.639724 -2.432884 -1.551997 -2.552027 3.663789
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.591518 0.296784 0.106785 2.079259 2.402542 0.766457 -1.203268 2.116998 -2.170674 -1.221054 -0.154383 1.628825 1.977806 -0.207562 3.468400 2.400767 -1.289000 0.724374 -0.930748 0.238250
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.231780 -0.691827 0.140207 -0.952761 0.787081 0.729000 -0.505216 1.822895 -0.485088 1.809850 0.600711 -0.856822 -0.690536 0.511019 -0.645260 1.347021 -0.740319 -0.889528 -2.218645 -1.829212
wb_dma_ch_pri_enc/wire_pri2_out -0.489392 0.351344 1.950283 -0.390296 0.036476 0.876932 1.053668 1.626257 3.714271 -0.449469 0.242333 1.982491 1.089052 0.472617 0.901338 -0.812934 0.937965 1.621393 -0.197983 -1.127325
wb_dma_de/always_11/stmt_1 0.180301 1.346939 0.296971 0.147791 -1.641234 -0.493656 0.644610 -0.038500 -0.789961 -0.279228 0.353391 -0.783864 0.740560 0.085143 -0.956313 -0.287100 1.185039 -1.998351 1.697183 0.910164
wb_dma_ch_rf/wire_ch_adr1_we -0.500780 0.523399 0.243920 1.396366 -0.376148 -0.467567 1.927879 -0.561828 -1.345817 -1.549768 0.622791 0.471484 0.493000 1.290584 -2.564171 -2.449186 2.588530 -1.618553 2.727058 1.622713
wb_dma_ch_sel_checker/input_ch_sel 0.060811 -0.201114 0.379063 -0.231398 -1.686670 0.449407 -0.381913 0.061594 2.046626 0.863759 0.675546 1.053770 -0.426757 0.936318 0.526737 1.504196 1.229239 0.832911 -0.045097 0.373824
wb_dma_ch_sel/input_ch1_adr1 -0.561168 -0.661845 -0.137213 1.217878 1.124890 0.006161 1.214299 -0.674532 -0.683416 -1.176619 0.315072 1.126653 -0.254224 1.140446 -1.730611 -2.211734 1.392601 0.239044 1.005277 0.810745
wb_dma/wire_slv0_pt_in 0.253794 1.584605 -1.755212 -1.295412 -1.799560 -1.651498 1.409302 -2.554474 0.738838 -1.175453 -1.724336 0.097773 2.899720 -0.717886 -1.653734 0.321774 0.475122 -0.154028 -2.303594 1.822227
wb_dma_rf/always_2/if_1/if_1/cond 0.526115 1.552964 1.043620 -1.665832 2.785070 -0.633031 -2.609194 -1.663665 2.410782 3.819547 1.257728 2.741526 4.527787 -0.422297 2.696423 1.753608 -0.732446 2.197342 -0.376467 0.024713
wb_dma_pri_enc_sub/reg_pri_out_d -0.475314 0.407477 1.888731 -0.431272 0.090516 0.886191 1.041812 1.585697 3.686790 -0.419844 0.249451 2.021980 1.160205 0.392606 0.784104 -0.959984 0.951241 1.636973 -0.277976 -1.143023
wb_dma_ch_pri_enc/always_4/case_1 -0.438910 0.495746 1.845944 -0.393134 0.027661 0.823450 0.984565 1.510494 3.611104 -0.339980 0.277570 1.987428 1.111486 0.389814 0.697486 -0.954175 0.946154 1.528773 -0.340707 -1.055587
wb_dma_ch_pri_enc/wire_pri29_out -0.523312 0.291025 1.903919 -0.405599 0.031402 0.878642 1.024863 1.615993 3.643234 -0.442107 0.214689 1.961084 1.048209 0.445315 0.895756 -0.801687 0.886307 1.635401 -0.160766 -1.147566
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.933246 -2.142797 0.024872 0.694834 -2.823473 0.845366 1.739005 1.669002 2.017061 -2.433700 -1.820367 -0.250592 -0.758509 -0.009151 2.282937 2.059698 1.532647 1.951735 -1.414818 -0.729081
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 -0.329506 1.559299 -1.128962 3.790698 0.670045 1.202058 0.268194 3.209390 -0.421039 -3.400007 -0.011701 1.936333 3.705879 -0.680182 1.429807 -2.038713 2.590263 -0.114348 -1.983064 1.864298
wb_dma_de/wire_read_hold 0.107340 2.256688 0.502658 -0.918099 0.661742 0.127120 0.045477 0.403626 1.617795 0.661915 0.602632 0.596807 1.381184 -0.835788 -1.521456 -2.731015 0.434980 -0.538661 -1.116377 -0.627644
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.468252 0.647985 0.146017 1.327846 -0.457863 -0.505715 1.882853 -0.644118 -1.388327 -1.466323 0.652708 0.482544 0.554203 1.234616 -2.664570 -2.468104 2.627059 -1.612597 2.587982 1.712139
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.661540 -1.786101 1.048874 0.715613 1.073369 0.359777 1.395385 1.258114 0.092213 -2.000754 -1.074757 0.337128 0.174266 0.306099 1.872389 0.441537 -0.739021 1.333182 1.031787 -0.905759
wb_dma_ch_rf/wire_sw_pointer -0.055337 3.509210 -0.354513 -0.456205 -2.018504 -1.265412 -0.562206 -0.388667 1.202107 -0.301243 -0.493795 0.496298 5.365032 -1.745578 1.084662 -0.394757 1.541230 1.401347 -1.325128 2.482473
wb_dma/wire_slv0_din 3.521470 3.897436 -5.051432 -0.355593 3.240762 -1.703489 -3.753316 -6.056479 -0.824835 2.261860 2.311325 4.074639 1.506392 -3.478973 -5.094430 -0.951221 0.839555 -2.435983 -2.769070 3.787149
wb_dma_ch_rf/input_dma_err 1.754231 0.050557 4.182168 0.330497 0.358998 0.792738 0.429302 2.073191 2.161519 0.920646 0.294025 2.144483 1.014382 1.582815 2.723549 2.401033 -2.304113 0.213785 1.407304 -0.650779
wb_dma_ch_sel/assign_158_req_p1 0.070313 2.128304 0.482065 -0.888944 0.613813 0.136229 0.059701 0.400652 1.564405 0.602566 0.578143 0.552386 1.309327 -0.794265 -1.457533 -2.624376 0.429145 -0.476792 -1.103868 -0.616303
wb_dma_ch_rf/assign_17_ch_am1_we 0.033189 2.486458 1.065162 -0.474431 -0.387307 -0.620605 -0.463013 -1.862908 -0.322794 -0.644174 -0.604588 0.034317 1.973675 -0.607033 0.142707 -1.879200 0.582749 1.941214 -0.642131 1.061904
wb_dma_ch_rf/assign_7_pointer_s -0.640322 1.261307 -1.180304 0.062472 -1.589639 -0.525807 0.247193 -2.616669 -1.136917 -0.418977 -0.623419 -0.458639 -0.020073 0.772066 -1.034602 -0.302875 1.049395 1.310241 -2.050196 1.082354
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.516189 0.315856 1.872778 -0.389808 0.089337 0.872363 1.016111 1.620477 3.625531 -0.454751 0.199083 1.946863 1.166126 0.427347 0.902860 -0.855328 0.892634 1.623942 -0.148919 -1.134146
wb_dma_wb_slv/always_5/stmt_1 1.827555 0.579984 2.454527 -0.325304 -2.390452 -0.263829 -0.961282 2.088327 -0.513139 2.076741 1.707810 -2.178680 0.451765 0.072774 1.980858 3.279036 -0.972378 -5.177790 5.466570 0.337742
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.113283 2.273569 0.568478 -0.892683 0.671329 0.144342 0.048344 0.412137 1.626584 0.677440 0.583373 0.619277 1.363340 -0.844978 -1.480531 -2.745711 0.429925 -0.539448 -1.105514 -0.669208
wb_dma_wb_mast/assign_1 2.156946 2.306035 1.727080 0.187783 -4.874567 1.232643 2.554538 3.290622 0.623523 -0.140586 -1.471127 -2.145583 -2.073091 -4.547986 -1.573040 -2.247510 3.557403 -4.156787 -3.426535 -2.912095
wb_dma_ch_sel/input_de_ack -0.619005 -3.491964 -1.335909 -0.047158 -3.590591 -0.353109 0.813593 0.279370 4.386533 0.401070 -0.989410 1.216251 0.458645 0.671923 2.460696 4.266471 1.112518 2.906978 -0.562475 1.371558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.224826 1.252834 3.387918 2.253685 -1.876221 -0.253859 0.908704 1.091576 -2.931104 1.301609 -0.816929 -0.318982 -0.777242 -0.125694 1.188949 2.158095 -2.573966 -4.455425 2.179416 0.803596
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.887438 -0.676999 3.338848 2.991633 2.518564 0.946653 1.368718 2.904953 -2.968127 -2.417470 -1.447063 1.466949 0.805876 0.168596 3.537923 2.048012 -2.676997 -0.145301 0.635737 -0.698875
wb_dma_ch_sel/reg_valid_sel 0.003043 2.623021 -3.398663 0.554413 -3.052575 -0.416105 -0.699783 2.777015 1.781930 -1.388465 1.403033 0.288926 4.701718 -1.704028 -0.310503 1.293945 1.654660 -2.955658 -0.046528 2.606356
wb_dma_de/assign_63_chunk_cnt_is_0_d 0.639215 2.348798 0.932556 1.158359 2.980075 0.995597 -1.020619 2.841338 -0.244308 -0.605303 0.473802 2.275586 3.308435 -1.010907 2.243596 -0.165930 -0.817367 0.313995 -1.758739 -0.608808
wb_dma_de/assign_64_tsz_cnt_is_0_d -0.452418 1.221286 -0.569719 2.386130 1.820590 1.082836 0.904638 2.533762 -0.892380 -3.088265 -0.672504 1.515521 2.251959 -1.002514 0.500505 -1.989065 1.581843 0.383276 -2.770318 -0.105629
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.589370 1.361595 -1.102160 0.141084 -1.671357 -0.520593 0.167684 -2.777383 -1.240900 -0.376990 -0.602395 -0.462742 -0.115365 0.886882 -1.022839 -0.335904 1.111548 1.340021 -2.112445 1.217237
wb_dma_wb_mast/always_4/stmt_1 0.077296 2.259994 0.462373 -0.919755 0.653627 0.105687 0.041924 0.360500 1.599476 0.658446 0.620042 0.570396 1.366330 -0.870358 -1.570525 -2.760240 0.437918 -0.538289 -1.165751 -0.650346
wb_dma_ch_sel/assign_375_gnt_p0 4.152528 -1.811742 2.745862 3.703230 -3.715970 -0.725083 4.472860 -3.008335 -0.999794 -0.214119 -3.662601 3.480681 -2.835053 1.545036 -0.280026 1.232729 -0.133005 0.532985 0.112171 2.047091
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.072092 2.206373 0.536972 -0.932610 0.627815 0.146672 0.061780 0.414219 1.638664 0.612558 0.578354 0.601760 1.379733 -0.845453 -1.492121 -2.753795 0.470462 -0.495083 -1.108335 -0.653344
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.152518 1.219527 3.266061 2.167706 -1.942060 -0.342840 0.930218 0.847715 -2.875590 1.363242 -0.872350 -0.366111 -0.910215 -0.087299 1.017893 2.063411 -2.561118 -4.363770 2.083132 0.846925
wb_dma/inst_u2 0.869784 0.161754 -2.403555 1.107245 -0.363163 -0.952379 -0.105299 -1.396778 -0.755381 2.421385 0.371902 1.744222 1.437243 1.650185 -3.326988 0.631110 0.055351 -0.906479 -3.169849 2.738830
wb_dma/inst_u1 0.538285 1.645176 -3.419189 0.486754 -1.043045 -1.733573 -0.150994 -2.342181 -1.423061 2.163825 -0.586611 1.286388 1.289133 0.571899 -2.858586 0.642422 -0.663542 0.263364 -3.844198 2.928884
wb_dma/inst_u0 0.561686 3.555598 -3.030605 0.670071 -1.951646 -1.580943 -0.933494 -4.661391 -2.006665 1.533554 -0.252203 0.839652 0.961835 0.050351 -2.890516 -0.795511 1.657231 0.741414 -4.375515 3.545566
wb_dma/inst_u4 1.825860 3.891626 -0.974626 -0.043375 -3.818672 -0.615490 1.550423 -2.077229 0.132486 -1.265195 -3.562618 0.397154 0.831912 -2.026719 -1.017706 -0.563621 -0.059968 -0.001931 -2.650820 0.351111
wb_dma_ch_rf/assign_2_ch_adr1 -1.274396 1.696790 -0.896769 2.274032 -1.933990 0.169435 1.069758 -0.461951 -2.125711 -2.633974 0.953783 0.311972 1.872535 1.757892 -2.656378 -2.549845 4.827801 -0.986463 1.019227 2.887346
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.485276 -0.019048 1.590877 0.338621 -1.610409 0.262239 0.444773 -1.780156 1.658499 -1.463710 -1.119289 1.214280 0.032156 1.927789 2.257983 0.377538 0.444235 3.369020 0.614426 0.568474
wb_dma_ch_rf/wire_pointer_s -0.608914 1.391319 -1.193382 0.098993 -1.685093 -0.575018 0.118056 -2.783893 -1.268398 -0.395767 -0.623034 -0.480460 -0.082494 0.837732 -1.032203 -0.347944 1.103919 1.342620 -2.118603 1.250285
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.148907 -2.608579 1.258168 1.678801 0.527950 0.784937 2.155121 0.655046 1.471557 -2.211641 -0.053906 2.518656 -0.492040 2.383444 0.750600 -0.173241 1.896006 2.411097 1.928910 0.263588
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.569652 -1.941950 1.379713 0.543133 -0.669629 0.785093 0.966572 1.222748 2.101567 -1.066154 -0.318109 1.425741 -0.293975 1.358779 2.439234 1.985702 0.529401 2.189183 0.920932 -0.483958
wb_dma_ch_sel/always_40/case_1/stmt_3 0.008385 -0.166550 0.350717 -0.276653 -1.744067 0.407896 -0.428843 -0.019375 2.092691 0.897806 0.719578 1.047980 -0.453067 0.984391 0.543522 1.491267 1.287916 0.868708 -0.053369 0.411410
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.368274 -2.841184 0.406380 -0.469991 0.411898 0.010979 1.506137 0.023306 2.927952 0.404798 -0.745001 3.302145 -0.060707 0.598523 1.386219 3.029749 0.424206 3.977237 -0.858288 -0.662138
wb_dma_pri_enc_sub -0.466824 0.275290 1.848475 -0.390446 -0.005068 0.849527 0.994770 1.564230 3.631034 -0.383373 0.252665 1.953496 1.042570 0.478855 0.880551 -0.732015 0.910176 1.614509 -0.156978 -1.095094
wb_dma_ch_rf/reg_ch_am1_r -0.034061 2.435687 1.095244 -0.474497 -0.383963 -0.648809 -0.389679 -1.844983 -0.252345 -0.748711 -0.683376 0.099939 1.970812 -0.547962 0.219173 -1.914754 0.551974 2.088698 -0.693794 1.019603
wb_dma_de/assign_72_dma_err 1.857242 0.196824 4.069870 0.491759 0.355639 0.774179 0.465148 1.999260 1.969650 0.812570 0.172804 2.333153 1.140091 1.500813 2.613192 2.324211 -2.180497 0.298596 1.009334 -0.536097
wb_dma_de/reg_ptr_adr_low -1.953901 0.087059 -1.384553 0.182859 -2.077610 -0.506195 1.569812 0.177120 -1.404891 -2.015448 -0.945798 -1.671978 0.356050 3.098608 -1.594385 3.449188 0.171383 -0.407306 -1.101802 1.122734
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.519217 0.017457 1.577292 0.329160 -1.573090 0.256378 0.506096 -1.707193 1.725736 -1.547491 -1.158341 1.191327 0.110524 1.865482 2.310303 0.321461 0.481087 3.464259 0.555687 0.499987
wb_dma_de/reg_state 1.471286 -1.339961 -2.692060 1.166900 0.959022 -0.859039 0.904820 0.607915 -0.452485 2.609030 0.817050 2.805585 2.334834 0.442095 -4.026407 1.895376 0.402606 -2.283954 -3.579648 1.845286
wb_dma_ch_rf/always_26/if_1 0.094504 3.524755 -0.227547 -0.388124 -2.153259 -1.202053 -0.587170 -0.368970 1.148716 -0.120905 -0.384380 0.591487 5.240939 -1.646486 1.056307 -0.287639 1.677471 1.287507 -1.289387 2.492996
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.625442 -1.139875 -0.512741 -0.453487 5.876429 1.299533 -0.550250 1.242882 -0.350453 1.047472 0.672993 4.579604 1.616656 -2.191448 -2.223122 0.454951 0.222094 1.843914 -7.314131 -2.447121
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.904098 -2.810909 -0.297165 0.704250 -4.850740 0.331460 0.351799 1.357644 3.895506 -0.926443 -0.670868 -0.721219 0.157375 1.482630 3.558811 3.460494 1.184881 1.224336 1.371310 1.469581
wb_dma_ch_sel/assign_113_valid 0.535720 -0.922756 0.356824 0.764890 1.281072 0.162686 -1.724371 1.154396 -0.723921 0.536933 0.274768 0.802836 1.266522 1.072076 3.827329 4.092203 -2.582510 0.683518 0.981139 0.471024
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.053167 -1.265492 0.185345 -1.370970 -1.127640 -0.643772 -0.630115 -1.005982 1.470788 1.802270 0.473103 -0.864602 -0.630996 1.295110 0.396682 1.774282 -1.397072 -0.105488 1.992409 0.298592
wb_dma_inc30r/always_1 2.183828 0.791577 1.464375 3.776981 0.292614 0.580446 0.284188 -0.627112 -4.728899 0.557518 0.072957 0.737991 -5.984246 0.884433 -1.789717 -3.327873 0.041187 -0.879631 0.826886 1.791800
wb_dma_de/always_23/block_1/case_1/cond 1.416286 -1.403628 -2.645647 0.979211 1.018903 -0.805058 0.772696 0.500789 -0.277256 2.607185 0.817640 2.686016 2.333012 0.395656 -3.811884 1.969187 0.370247 -2.230548 -3.502712 1.667457
wb_dma_ch_sel/assign_128_req_p0/expr_1 2.464717 1.660952 1.121916 3.519700 1.720896 0.192741 0.740355 2.722284 -5.217596 -1.856717 -1.556763 -0.136323 1.311431 -2.240154 2.312778 0.014429 -2.020363 -3.194991 0.252546 -0.042787
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.536758 0.262527 0.191192 2.043159 2.384952 0.870609 -1.236965 2.319679 -1.995020 -1.190166 -0.086643 1.590842 1.971870 -0.264188 3.663443 2.496807 -1.204850 0.716249 -0.759193 0.111476
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.534499 -1.887402 1.382236 0.506510 -0.592761 0.776037 0.930982 1.266562 2.018515 -1.082594 -0.363434 1.376865 -0.249509 1.267355 2.409673 1.913395 0.474999 2.108536 0.934121 -0.481709
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.093215 1.187884 -4.458349 0.946299 0.328455 -0.692635 -0.115010 -1.531664 -2.754818 -2.288986 -2.369019 -0.634002 1.352791 -1.297513 -1.328892 -0.975290 0.232244 1.922050 -5.988536 1.207429
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 2.994048 0.535950 4.555614 3.460953 -2.333999 0.020038 2.389415 -1.029017 -1.747171 -1.153156 -1.396227 1.750999 -0.931799 2.507950 1.619193 0.293568 -0.491370 -1.116176 3.767684 1.861196
wb_dma_ch_sel/assign_148_req_p0 0.513369 0.321819 0.586000 0.870808 -0.104755 -0.304634 -1.092281 1.266654 -1.422390 0.132505 0.597323 0.046490 2.144663 1.083488 3.020612 3.714169 -1.444927 -1.183564 2.708388 1.275848
wb_dma/wire_ndr 1.883516 -0.674089 3.324706 3.004765 2.407938 0.998875 1.357802 2.941940 -2.956632 -2.375807 -1.415285 1.520110 0.761896 0.155424 3.543548 2.105244 -2.580010 -0.120631 0.583254 -0.689895
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.611433 -1.987726 1.436013 0.525928 -0.636347 0.806784 0.948740 1.295441 2.094148 -1.096167 -0.341307 1.401919 -0.311992 1.304474 2.445136 1.973254 0.521770 2.159293 0.952510 -0.526852
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.494914 0.394632 1.804384 -0.451133 -0.010311 0.883088 0.972281 1.560718 3.702498 -0.363268 0.295430 1.928888 1.102653 0.414648 0.789116 -0.890290 0.962745 1.607753 -0.269813 -1.111741
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.289698 -2.695882 0.415124 -0.383148 0.451812 0.007798 1.470762 0.088669 2.787162 0.383029 -0.735045 3.260293 -0.048688 0.489948 1.377845 2.912927 0.407778 3.820579 -0.891533 -0.644495
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.096385 -0.691650 1.404247 1.551843 -0.426724 0.326914 1.671637 -2.141978 1.114105 -2.692100 -0.833885 2.355154 -0.065740 2.913553 0.676312 -1.688427 1.871252 3.647085 1.433469 1.297653
wb_dma_rf/input_dma_done_all 0.127732 -0.070599 -1.133159 2.189894 0.100633 0.895991 -0.360904 2.692859 -1.921436 -2.534266 -1.597738 -0.019761 1.398535 -1.391702 3.486900 2.676800 -0.123259 0.673057 -3.058505 -0.098891
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.614565 1.273185 -0.919467 0.153853 -1.710049 -0.480111 0.270911 -2.667980 -1.133621 -0.417106 -0.670141 -0.423456 -0.056543 0.941393 -0.882797 -0.378101 1.153888 1.425765 -2.066868 1.140164
wb_dma_de/assign_66_dma_done 0.304730 0.181731 -1.708900 0.373939 -0.269990 -0.141497 -0.970790 1.650187 2.311184 0.772978 -0.277099 1.896691 3.550682 -1.303132 2.422553 2.475273 -0.219184 1.387578 -2.736621 1.095730
wb_dma/wire_ch4_csr 0.289679 2.873475 -2.322176 0.741001 -1.959379 -0.816907 -0.288367 -2.210381 -3.190778 0.261504 -1.057466 0.467664 -0.929782 1.128783 -2.319428 1.272035 0.080485 1.217922 -4.369937 2.367188
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.080446 2.163206 0.567690 -0.912925 0.660460 0.162566 0.104507 0.466777 1.661440 0.576325 0.601556 0.589223 1.362870 -0.824986 -1.421811 -2.662631 0.401199 -0.484475 -1.052382 -0.691452
wb_dma_ch_sel/input_ch3_csr -0.063805 3.487240 -2.728670 -0.050140 -2.699282 -0.502294 -1.753685 -0.199660 -3.350679 1.614667 -0.145494 -0.983729 -2.137350 -0.087061 -1.223423 3.123952 0.181211 0.609796 -4.620250 1.808783
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.504922 -0.137568 1.692589 0.394372 -1.523149 0.298320 0.574822 -1.677389 1.708520 -1.602418 -1.229292 1.249294 0.052598 1.950407 2.359842 0.346281 0.449284 3.510912 0.646903 0.456471
wb_dma_de/wire_adr1_cnt_next 1.349669 -0.656980 0.966900 2.416933 0.503529 0.316373 1.997227 0.157414 -1.287931 -0.724790 -0.773578 1.070027 -1.906548 -0.211482 -1.214683 -2.704238 0.578291 -1.241790 0.616312 0.040342
wb_dma/wire_de_adr0 2.301328 0.831043 0.705656 -0.277698 0.343371 -0.322134 -3.531676 -4.643468 -1.529420 3.866233 1.043351 1.564575 -2.066717 3.475587 -0.968264 1.198769 -2.974340 1.717072 -1.529076 2.460077
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.427040 0.348605 1.987477 -0.372552 0.045240 0.898108 1.031057 1.679483 3.661045 -0.402941 0.243522 2.002330 1.100430 0.449477 0.914992 -0.751565 0.877863 1.555955 -0.183611 -1.148873
wb_dma_de/reg_adr0_cnt 2.288093 0.945393 0.398514 -0.142071 0.272713 -0.417265 -3.415730 -4.682516 -1.575870 3.628958 0.885352 1.569156 -1.723199 3.315867 -1.061010 1.184232 -2.897014 1.660927 -1.713595 2.599647
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.536452 0.295358 1.900863 -0.459803 -0.003654 0.910934 0.992130 1.664010 3.810933 -0.403803 0.321841 1.947438 1.085428 0.458757 0.910058 -0.783626 0.983299 1.662115 -0.094558 -1.174123
wb_dma/wire_am0 -0.253171 -0.720412 0.110759 -1.063732 0.913784 0.778862 -0.609875 1.875007 -0.577583 1.922433 0.716084 -0.996622 -0.799342 0.420480 -0.668371 1.372968 -0.769189 -0.994773 -2.272717 -1.955596
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.604085 0.435108 0.553734 0.936516 -0.347521 -0.354608 -1.051514 1.107256 -1.541665 0.174515 0.557235 0.132464 2.078207 1.202315 2.803872 3.693159 -1.276248 -1.221742 2.591141 1.464796
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.523578 0.342743 0.437515 0.817043 -0.378648 -0.386481 -1.079451 0.963093 -1.443185 0.252534 0.534217 0.028225 2.003611 1.173527 2.726666 3.707583 -1.264403 -1.119565 2.495988 1.414189
wb_dma_ch_rf/always_22/if_1/if_1 -0.236088 -0.666725 0.150797 -0.978984 0.834834 0.744476 -0.538121 1.813867 -0.458767 1.809791 0.626335 -0.875826 -0.742476 0.464029 -0.641203 1.358391 -0.734110 -0.914976 -2.232174 -1.857402
wb_dma_de/assign_69_de_adr0 2.251374 1.054050 0.566164 -0.212880 0.199148 -0.376715 -3.404372 -4.624008 -1.589416 3.711399 0.873589 1.428226 -1.902854 3.337722 -0.989498 1.020398 -2.948204 1.697940 -1.753386 2.526322
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.408159 -0.159061 2.385959 0.893360 0.333999 -0.059262 -0.582265 0.584983 -1.650380 1.287314 0.038838 0.267846 -0.023271 1.160379 1.964721 3.329408 -3.263002 -1.518573 1.541979 0.547538
wb_dma_de/wire_mast0_go 0.039851 2.143843 0.552189 -0.909894 0.656739 0.143937 0.074489 0.445304 1.640119 0.616576 0.600184 0.574399 1.341746 -0.832834 -1.420325 -2.672974 0.422562 -0.468615 -1.077596 -0.687656
wb_dma_wb_slv/input_slv_din 2.525296 0.461596 -1.382205 0.156825 1.405883 -1.697878 0.395866 -2.732541 -0.940418 2.470573 -0.928753 -0.673442 -0.943636 -1.908768 -3.962810 -3.036082 -1.524200 -4.586725 -1.194202 0.771476
wb_dma_de/always_3/if_1/if_1 1.372811 0.673940 1.097968 2.571370 -0.960926 -0.192385 2.622842 -0.015622 -1.987349 -1.014497 -0.425727 0.543320 -1.101847 -0.010445 -2.269092 -3.113786 1.848941 -2.829426 1.942541 1.036744
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.557039 -0.098641 1.667311 0.363446 -1.531302 0.273479 0.540842 -1.695050 1.769723 -1.625858 -1.214050 1.231767 0.102622 1.916363 2.317198 0.282325 0.473512 3.558781 0.563813 0.459815
wb_dma_ch_sel/assign_152_req_p0 0.583531 0.242466 0.543280 0.772067 -0.526363 -0.365843 -1.050230 0.979877 -1.224108 0.301883 0.583250 0.098473 1.943189 1.324913 2.775239 3.875446 -1.279192 -1.092972 2.651765 1.440379
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.911557 -2.655096 -0.481520 0.760717 -4.866917 0.319394 0.366416 1.191107 3.886071 -0.981480 -0.662289 -0.581663 0.280499 1.440321 3.392611 3.212057 1.406523 1.362659 1.129190 1.629747
wb_dma_de/reg_de_adr0_we -0.070897 -1.269970 0.208934 -1.342242 -1.087667 -0.629913 -0.639501 -1.041900 1.425863 1.813783 0.452709 -0.830681 -0.685532 1.336832 0.346069 1.734717 -1.375466 -0.087044 1.990841 0.313382
wb_dma_ch_sel/assign_114_valid 0.518347 -1.075675 0.461206 0.746004 1.304501 0.180256 -1.741027 1.246131 -0.642339 0.533372 0.226450 0.798420 1.255847 1.146414 3.957811 4.203556 -2.693577 0.690708 1.191907 0.442333
wb_dma_ch_rf/assign_4_ch_am1 0.091168 2.497444 1.138894 -0.379420 -0.583460 -0.634972 -0.378120 -1.838414 -0.336602 -0.741484 -0.682146 0.053492 1.986148 -0.497621 0.303550 -1.744069 0.643598 2.049750 -0.657601 1.100037
wb_dma_de/wire_dma_done_all 0.222053 -0.057306 -0.990598 2.219819 0.103158 0.937847 -0.290252 2.591663 -1.972106 -2.515963 -1.617953 0.149899 1.349742 -1.356052 3.351333 2.666724 -0.172744 0.723411 -3.122495 -0.083002
wb_dma_de/assign_6_adr0_cnt_next 0.421275 1.178703 -0.010555 -0.002645 3.097559 -0.090661 -1.020914 -0.062339 -2.235099 -0.183495 0.512934 0.390422 0.051739 -0.873359 -1.009385 -1.620390 -1.392812 0.364192 -1.060103 0.128368
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.271613 1.254862 3.399261 2.329234 -1.955385 -0.264871 0.981984 1.035919 -2.970446 1.306185 -0.889513 -0.351043 -0.864463 -0.133017 1.129273 2.165835 -2.602162 -4.477997 2.145103 0.805834
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -0.054766 2.495989 -3.250913 0.481473 -2.784245 -0.378178 -0.763380 2.954544 1.799011 -1.449446 1.494275 0.296706 4.710585 -1.725661 -0.017459 1.452103 1.509198 -2.862742 0.270714 2.448162
wb_dma_wb_slv/input_wb_data_i 1.705485 3.048719 -3.260807 0.389716 -5.431931 0.796934 -3.923579 -2.145746 -0.549137 2.916138 3.567069 -0.039786 -2.124049 0.140935 -2.268397 4.926119 5.391137 -4.676661 -0.711585 2.833663
wb_dma_ch_rf/assign_3_ch_am0 -0.226254 -0.693617 0.141681 -1.011232 0.869947 0.781517 -0.558407 1.927927 -0.521100 1.788920 0.683081 -0.880952 -0.774143 0.385504 -0.673331 1.375733 -0.724590 -0.942441 -2.319395 -1.934717
wb_dma_ch_sel/assign_126_ch_sel 2.399385 0.934289 -0.841341 2.453163 1.254164 -1.130839 -1.706702 -2.611680 -0.658492 4.258792 0.160696 2.800793 2.188592 0.844127 -0.400911 -2.770100 -1.162496 0.013058 -1.812394 3.823228
wb_dma/wire_mast1_err 1.941341 0.329032 4.123144 0.472820 0.251882 0.747234 0.327484 1.948777 1.843113 1.026785 0.276638 2.227643 1.023355 1.592285 2.512007 2.446777 -2.253785 0.060035 1.095143 -0.465605
wb_dma_de/wire_ptr_valid -0.885917 -3.387582 0.203365 0.751619 1.546485 -0.037543 2.708271 -0.631463 2.088430 -0.775897 -0.482968 4.340225 -0.321970 1.573816 -0.436648 0.692443 1.768535 4.056148 0.081052 0.176703
wb_dma/wire_ch_sel -0.815221 -3.042600 -3.691210 -1.049616 -0.225715 -2.416233 -0.204989 -3.301864 3.775362 3.825757 -2.086713 0.827766 3.425605 -0.349001 1.181479 0.544506 -0.968879 2.883537 -2.639569 1.755258
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.055416 -0.720411 1.542213 1.603076 -0.430036 0.310725 1.668773 -2.184807 1.009093 -2.689662 -0.816381 2.386840 -0.098494 3.065220 0.687641 -1.637987 1.803576 3.614691 1.599356 1.284652
wb_dma_de/always_12/stmt_1/expr_1 0.613752 2.416478 0.757783 1.166370 2.962934 0.966693 -1.057332 2.655711 -0.367545 -0.578759 0.411505 2.267897 3.265781 -0.979987 2.133934 -0.209554 -0.820451 0.341910 -1.973280 -0.514515
wb_dma/wire_dma_req -0.571972 -3.446663 -1.382675 -0.079872 -3.555547 -0.426060 0.910560 -0.004749 4.249543 0.440285 -1.095048 1.246158 0.241242 0.677910 2.167660 4.102308 1.124373 2.916670 -0.649914 1.358054
wb_dma_ch_sel/assign_136_req_p0 0.601143 0.272174 0.525415 0.796934 -0.376349 -0.386624 -1.134964 1.022033 -1.304286 0.351587 0.587772 0.051566 2.005323 1.236105 2.849084 3.858539 -1.367131 -1.142122 2.666727 1.439600
wb_dma_ch_rf/assign_5_sw_pointer -0.065018 3.342928 -0.254114 -0.450457 -1.975648 -1.254672 -0.602972 -0.387895 1.220660 -0.249947 -0.443704 0.574726 5.263007 -1.582495 1.213873 -0.208314 1.465681 1.531680 -1.169136 2.489821
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.966406 -2.192417 0.054104 0.728284 -2.726409 0.853970 1.859784 1.723244 1.915807 -2.550976 -1.931184 -0.314157 -0.808867 -0.064547 2.346529 2.015275 1.469941 1.957981 -1.382930 -0.819862
wb_dma_ch_rf/always_25/if_1/if_1/cond 0.082232 2.449527 1.019425 -0.489792 -0.587250 -0.652882 -0.467011 -1.880118 -0.333279 -0.557719 -0.564648 0.019009 1.821202 -0.588982 0.144824 -1.754199 0.646853 1.888269 -0.642066 1.115645
wb_dma_ch_sel/assign_97_valid/expr_1 0.950183 1.700238 -0.376708 3.235323 -1.899413 0.577666 -3.098311 1.510036 -5.659721 0.957714 1.727473 -0.931660 -2.106182 4.426879 1.119512 6.059286 -1.259702 -2.192025 0.154315 4.022698
wb_dma_de/always_9/stmt_1 0.725719 1.680809 -2.299134 1.686443 0.762843 0.221248 -1.214204 1.615485 -3.871697 -1.571894 -1.283380 -1.284182 1.680483 -2.666559 1.279046 0.883174 -0.689113 -1.387947 -3.832955 0.284603
wb_dma_de/input_pause_req 1.034217 0.794806 -2.669691 -0.858659 2.258413 -2.014913 -0.538950 -1.653078 3.121411 3.806538 0.259513 3.942989 5.703655 -1.056953 -1.178099 -0.153936 -1.740390 0.765739 -2.464057 1.832560
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.857909 -2.686287 -0.437804 0.749717 -4.937655 0.315837 0.292556 1.219883 3.771253 -0.932859 -0.670499 -0.726692 0.134026 1.471937 3.378472 3.292665 1.250626 1.171003 1.262455 1.599381
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 -0.719824 -2.944758 -0.961649 -0.200261 -1.782589 0.119903 2.246272 0.499456 2.661883 -1.020189 -2.258742 1.566971 -0.565469 -0.768057 1.275583 3.082220 1.433104 3.654525 -3.219564 -0.868360
wb_dma_de/wire_dma_busy -0.574523 -0.312606 -2.595204 1.297857 2.837575 -1.814994 -0.652826 -1.989774 0.329055 1.570693 -1.275953 0.774506 5.431887 -0.405319 1.391133 -3.197887 -1.436255 0.813974 -1.029487 2.188754
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.925096 -2.205815 0.032699 0.769136 -2.888926 0.877251 1.792857 1.625355 1.974391 -2.476026 -1.888970 -0.286980 -0.851369 0.012257 2.297795 2.137470 1.542436 1.987457 -1.471209 -0.724466
wb_dma_ch_pri_enc/always_2/if_1 -0.474444 0.302088 1.894532 -0.376421 0.019301 0.900975 1.065753 1.669593 3.686476 -0.481737 0.240049 1.995336 1.078252 0.473432 0.923963 -0.764361 0.939636 1.666616 -0.203165 -1.119746
wb_dma_de/always_6/if_1/stmt_1 -0.422418 -0.309417 -1.893192 4.948655 1.657121 0.655857 0.590069 2.760859 -3.726863 -4.838615 -1.203421 0.564375 3.000186 -0.739169 2.379753 -1.002927 1.067711 -0.295923 -0.838009 2.259804
wb_dma_ch_rf/input_de_txsz_we -0.474971 -0.633466 -1.295471 1.149308 0.869234 0.909350 -0.930827 4.523388 -2.106652 -2.432149 -0.945756 -2.851731 1.449246 -3.554880 4.332263 1.597582 -0.637545 -2.066370 -0.210872 -1.776334
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.038323 2.254787 0.525863 -0.936219 0.641548 0.122464 0.063811 0.447636 1.675031 0.627938 0.604739 0.567415 1.402670 -0.893969 -1.498730 -2.767451 0.413282 -0.489374 -1.096911 -0.712817
wb_dma_wb_if/input_wb_addr_i 3.115918 4.483098 -1.547566 -0.524906 -2.763209 -0.542111 -2.638756 -2.644616 0.171544 2.668404 1.684659 1.457181 0.908470 -2.540674 -2.281355 -0.994799 2.893660 -2.067968 -2.755738 3.565763
wb_dma_ch_sel/always_7/stmt_1 -0.964219 -2.119077 -0.054079 0.713541 -2.820665 0.838416 1.744765 1.600267 1.953203 -2.439337 -1.906429 -0.218689 -0.802943 0.016019 2.207967 2.070353 1.560652 1.977184 -1.475126 -0.664699
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.428251 -0.406031 -2.902867 2.058745 -0.799295 -1.392841 2.372109 -0.095080 -0.705817 0.453715 -0.548429 2.779266 0.417579 2.978590 -5.486454 0.870554 -2.324474 -1.460236 -3.013373 3.875678
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 2.034114 -0.294763 2.461033 0.292345 -0.754705 1.751760 2.413277 3.565902 1.785162 -0.234867 -1.753933 2.757177 -0.376212 -3.123438 1.172700 2.371732 1.859842 1.457983 -5.901831 -3.284899
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.171976 1.165112 3.387423 2.221596 -1.904507 -0.230721 0.905995 1.067491 -2.855827 1.370709 -0.797676 -0.348769 -0.905660 -0.068377 1.232938 2.153072 -2.601996 -4.373365 2.208877 0.775766
wb_dma_ch_rf/always_4/if_1/block_1 -1.144723 1.978522 -4.959524 -0.398773 -1.420561 -0.772523 -0.030725 -4.743525 -1.242721 -1.801216 -0.889399 1.429744 -0.653653 -0.168588 -2.576030 0.316767 2.115519 3.260608 -4.090079 1.848779
wb_dma_de/reg_dma_abort_r 1.872748 0.244272 4.112543 0.484206 0.294982 0.828981 0.423115 2.094947 1.982760 0.866644 0.220964 2.260630 1.130504 1.490255 2.697828 2.392836 -2.225346 0.132815 1.148991 -0.589160
wb_dma_ch_sel/input_ch2_txsz -0.948311 -2.167778 -0.007597 0.751633 -2.735456 0.804397 1.717073 1.568956 1.891561 -2.460109 -1.882802 -0.276247 -0.790409 0.004557 2.272667 2.064416 1.497551 1.946699 -1.390815 -0.694469
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.045831 2.219348 0.566209 -0.914991 0.631911 0.152509 0.090556 0.452955 1.675805 0.648901 0.598760 0.613957 1.391013 -0.824779 -1.456284 -2.724138 0.410413 -0.465903 -1.068884 -0.701155
wb_dma_ch_sel/input_ch5_csr 0.230858 2.856999 -2.217387 0.594572 -1.931509 -0.842978 -0.433254 -2.468424 -2.917255 0.360231 -0.891256 0.567156 -0.955770 1.371799 -2.372443 1.067768 0.129908 1.490581 -4.220094 2.520529
wb_dma_ch_sel/assign_150_req_p0 0.599444 0.442715 0.423233 0.799223 -0.467668 -0.393602 -1.232996 1.005894 -1.435101 0.357976 0.656614 -0.002672 2.014512 1.116406 2.744355 3.772322 -1.243191 -1.340093 2.580532 1.445960
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.110166 2.257799 0.582742 -0.908872 0.670824 0.145389 0.098878 0.454867 1.682762 0.656627 0.618568 0.627926 1.385475 -0.839197 -1.456551 -2.718425 0.404744 -0.529358 -1.060438 -0.695228
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.059129 -1.306344 0.242802 -1.377671 -1.138434 -0.631412 -0.611686 -0.964625 1.485479 1.777818 0.453744 -0.811844 -0.665575 1.305757 0.418863 1.813048 -1.394781 -0.085831 2.003700 0.271715
wb_dma_ch_sel/assign_155_req_p0 0.588395 0.152466 0.632149 0.828290 -0.450977 -0.375257 -0.999486 0.921125 -1.235560 0.257303 0.517486 0.110318 1.890869 1.346553 2.831356 3.859612 -1.370284 -1.013366 2.701563 1.420011
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.641619 -2.014182 1.436551 0.532122 -0.584808 0.806730 1.049367 1.287574 2.129787 -1.135981 -0.422686 1.456837 -0.294123 1.298709 2.461531 1.954575 0.530001 2.256814 0.933908 -0.509859
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.986967 -2.183921 -0.020719 0.752238 -2.898738 0.902397 1.817343 1.698552 2.016674 -2.541092 -1.913377 -0.338472 -0.820951 -0.060094 2.328982 2.089632 1.577545 1.962631 -1.502024 -0.780749
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.336490 1.701213 -0.523002 -0.942274 -3.410126 0.690194 0.545425 0.967854 3.569714 0.011330 -0.330399 -0.135778 0.326914 -1.263772 -0.989063 -0.973342 2.805962 0.151405 -3.508689 -0.585212
wb_dma_ch_sel/always_43/case_1/stmt_1 0.299101 0.536823 -1.627986 3.636576 -0.945036 1.002815 -1.141910 3.384329 -1.434768 -2.871586 -0.845005 0.392340 3.093922 -1.164721 4.517513 2.389153 0.852877 0.050836 -2.188263 1.935248
wb_dma_de/always_19/stmt_1/expr_1 2.623772 -2.155865 0.780684 0.088636 -0.754334 -1.152745 1.845442 -2.394611 1.617311 1.781584 -1.988356 0.718384 -0.545308 0.236483 -0.896601 -0.517942 -3.163990 -0.963023 0.350635 0.034789
wb_dma_ch_rf/wire_ch_err_we 1.829719 0.193176 4.039386 0.359341 0.200934 0.726490 0.371160 1.949676 2.059302 1.002746 0.263814 2.205667 1.015042 1.557770 2.544392 2.422610 -2.177948 0.185965 1.195998 -0.547046
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.747240 0.480702 -0.967685 0.647233 1.013733 -1.681376 -0.296183 -2.559215 1.333875 2.744728 -0.657260 1.349393 4.193986 0.019679 -0.088109 -2.722016 -0.981525 -0.000002 -0.774686 2.354272
wb_dma_rf/wire_ch1_adr1 -0.581175 -0.720663 -0.086464 1.145355 1.104619 0.016479 1.213783 -0.611133 -0.571209 -1.129106 0.252247 1.122194 -0.282469 1.079780 -1.613205 -2.045202 1.305970 0.318667 0.983839 0.733774
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -0.099813 0.302046 0.305784 0.021883 2.045235 0.915468 -0.780900 2.421708 -3.189604 1.592607 2.647207 2.445628 -1.072589 2.658665 -2.166237 6.084100 1.236236 -0.247793 -2.259761 -0.068514
assert_wb_dma_wb_if/input_pt_sel_i 0.331598 2.709046 -3.067583 1.102835 -1.154335 -0.520045 -0.028371 -2.863078 -0.893981 -0.758712 -2.791755 1.192434 0.018600 -0.799170 -1.543943 -1.658841 -0.327866 2.305052 -3.191991 1.189924
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 4.334111 -0.150100 3.417300 2.213543 -0.367661 0.284197 0.264019 1.278907 -2.362305 1.722652 -1.138256 0.272002 -1.689770 -0.182052 2.294101 2.660817 -3.983466 -2.877189 0.956233 -0.148367
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.053522 2.122965 0.537780 -0.873402 0.666834 0.144980 0.114010 0.470223 1.641471 0.580363 0.588826 0.584993 1.323879 -0.829899 -1.366317 -2.614475 0.370536 -0.483447 -0.989074 -0.699699
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.586210 -1.976474 1.425829 0.531920 -0.599610 0.785679 1.008071 1.274712 2.090605 -1.136291 -0.379037 1.442779 -0.287856 1.329172 2.453067 1.974967 0.462471 2.233385 0.937062 -0.494716
wb_dma_rf/input_paused -0.239716 0.339361 -2.981337 -0.909323 -0.331306 -0.421964 -0.051906 0.487219 1.071979 -0.602157 1.176474 0.945981 0.897491 -1.305823 -2.384906 0.765676 0.637292 -0.932953 -0.378993 0.519147
wb_dma/wire_mast0_adr -1.870025 1.351904 -1.140544 0.234131 -3.511749 -0.994685 2.172822 0.096796 -2.143161 -2.316399 -0.613765 -2.400014 1.120453 3.189190 -2.563032 3.110696 1.334541 -2.234538 0.453171 1.938190
wb_dma_ch_pri_enc/inst_u8 -0.459963 0.446795 1.896297 -0.410467 0.026780 0.903609 0.953013 1.659696 3.683037 -0.371640 0.322392 1.984550 1.142098 0.407728 0.830316 -0.856888 0.919870 1.523818 -0.252760 -1.134409
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.635752 0.455360 0.541565 0.852433 -0.328137 -0.341443 -1.126684 1.075181 -1.526549 0.316165 0.644927 -0.032424 1.928687 1.131340 2.728088 3.617239 -1.282989 -1.390806 2.631704 1.327739
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.201561 1.346105 -2.176844 -0.247250 1.894024 -0.128295 -2.744304 1.001405 -1.759907 0.668225 1.102443 -1.302148 1.822238 -2.264586 1.141902 -0.148537 -0.611751 -1.776347 0.044666 -0.021015
wb_dma_ch_arb/always_2/block_1 4.291486 -0.042736 3.789117 3.038815 -3.093852 -0.532431 4.742607 -2.230277 0.445523 0.281507 -3.163452 4.004163 -1.822929 0.954126 -1.161098 -0.878231 0.002239 -0.023947 -0.249562 1.255194
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.142678 0.022501 -1.161730 2.169741 0.244585 0.861592 -0.373686 2.521917 -1.977093 -2.490904 -1.596020 0.068456 1.449012 -1.382140 3.369102 2.536444 -0.227827 0.743309 -3.098099 -0.026719
wb_dma_ch_sel/always_40/case_1/cond -0.778573 -3.180972 0.218246 0.799842 1.555292 0.020076 2.502988 -0.490091 1.860945 -0.705186 -0.382790 4.238567 -0.316636 1.518633 -0.393208 0.759123 1.750349 3.796016 0.104602 0.183758
wb_dma_ch_rf/assign_22_ch_err_we 1.855633 0.122137 4.207258 0.405833 0.343950 0.828858 0.406970 2.170199 2.017780 0.888379 0.285969 2.201491 1.011634 1.514587 2.748502 2.441614 -2.244174 0.136414 1.316981 -0.662144
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.250294 1.218274 3.401435 2.284957 -2.028742 -0.282495 0.982682 1.019379 -2.958375 1.298698 -0.800463 -0.416339 -0.868079 -0.094255 1.112502 2.107395 -2.560675 -4.599832 2.337527 0.831465
wb_dma_ch_rf/wire_pointer -1.712251 -2.219049 -4.282479 -0.346762 2.209224 -0.466836 2.023997 -2.611367 1.578746 -2.145987 -0.607916 5.253690 -0.605878 -0.116690 -2.334641 0.871488 2.313640 5.300269 -1.843461 0.492858
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.520064 0.260947 1.934418 -0.350076 0.060663 0.898623 1.080912 1.637548 3.698358 -0.468700 0.213947 1.984274 1.085718 0.470969 0.980970 -0.789529 0.890261 1.705836 -0.164451 -1.188537
wb_dma_ch_pri_enc/wire_pri19_out -0.503842 0.329108 1.883662 -0.425369 0.013785 0.881853 0.997956 1.633751 3.686706 -0.369015 0.280441 1.933498 1.050063 0.453323 0.919603 -0.789538 0.895065 1.624557 -0.181803 -1.145922
wb_dma_ch_sel/assign_5_pri1 -0.526363 0.565489 1.506547 -0.157363 1.706893 0.474880 1.406850 1.552257 1.645297 -1.300540 -0.467026 0.919808 1.498856 -0.514209 0.288251 -2.360459 -0.309307 0.765155 -0.191576 -1.497002
wb_dma_rf/inst_u26 1.830272 0.214313 4.165782 0.409788 0.328419 0.796926 0.429218 2.033506 2.013954 0.948032 0.279161 2.200445 1.070454 1.519835 2.577064 2.340301 -2.277680 0.121808 1.198304 -0.599979
wb_dma_rf/inst_u27 1.861870 0.243543 4.215720 0.499113 0.417836 0.814299 0.498947 2.111942 1.937285 0.811813 0.205868 2.267618 1.121176 1.534811 2.634273 2.338420 -2.257665 0.168889 1.179888 -0.626392
wb_dma_de/always_23/block_1/case_1/block_10 -0.885743 -2.726814 -0.473243 0.741397 -4.950012 0.295470 0.316122 1.172195 3.882462 -0.912004 -0.670228 -0.619065 0.210297 1.508760 3.446947 3.434664 1.270238 1.336385 1.151704 1.671763
wb_dma_de/always_23/block_1/case_1/block_11 -1.023428 -3.412767 0.105563 -0.598531 -3.948548 0.250973 1.174047 0.666054 3.334794 -0.723341 -1.476975 -1.152906 -1.457756 1.245675 2.604877 3.817555 0.192815 1.880234 0.449284 -0.437650
wb_dma_rf/inst_u22 1.925819 0.128388 4.172497 0.466553 0.357866 0.797271 0.355503 2.091017 1.885301 0.955745 0.294401 2.157657 1.006410 1.547298 2.710832 2.483582 -2.369583 0.028491 1.336559 -0.584575
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.445143 -0.186265 2.511596 0.943308 0.304787 0.026768 -0.561288 0.716704 -1.653948 1.303937 0.030042 0.350913 -0.034738 1.123463 2.058289 3.384291 -3.228084 -1.532984 1.525111 0.479884
wb_dma_rf/inst_u20 1.831092 0.139036 4.157173 0.483084 0.332131 0.800075 0.493181 2.164612 2.058092 0.819639 0.198232 2.250420 1.136670 1.507889 2.725509 2.386552 -2.277872 0.167015 1.236730 -0.621586
wb_dma_de/assign_86_de_ack -0.565825 -3.457435 -1.330358 -0.089144 -3.707557 -0.400103 0.754903 0.133501 4.394590 0.518448 -0.955139 1.256336 0.381525 0.754699 2.353002 4.270868 1.133003 2.840625 -0.502583 1.435937
wb_dma_rf/inst_u28 1.964753 0.244002 4.168330 0.521416 0.359545 0.749721 0.352177 2.030045 1.849534 0.963756 0.233151 2.205100 1.097281 1.564778 2.637597 2.447269 -2.370629 0.071761 1.197294 -0.510306
wb_dma_rf/inst_u29 1.911706 0.189523 4.170855 0.464454 0.321128 0.778785 0.424686 2.106109 2.022377 0.902247 0.243004 2.261330 1.133540 1.491013 2.681977 2.442637 -2.269373 0.160085 1.182338 -0.547561
wb_dma_ch_sel/always_1/stmt_1 -0.567169 -3.461863 -1.308273 -0.110207 -3.774256 -0.398753 0.827256 0.089450 4.399885 0.565682 -0.998119 1.210030 0.262846 0.710014 2.313014 4.244598 1.176970 2.849592 -0.593071 1.397773
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -1.670571 0.661107 -4.663548 -0.383407 -0.725506 -0.377594 -1.217365 0.009814 -1.144391 -1.184853 -1.002205 -2.560275 0.985418 -2.539944 -0.279261 -0.645555 1.124093 -0.057411 -3.641381 0.159616
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.484272 0.375367 0.479206 0.904488 -0.376084 -0.397421 -0.896952 0.988965 -1.408798 0.065297 0.436736 0.112090 2.096702 1.178010 2.705618 3.648554 -1.237568 -1.039037 2.496997 1.417612
wb_dma_rf/inst_check_wb_dma_rf -0.582127 3.144858 -0.153563 0.514184 -1.717030 -0.129747 -0.974758 -1.931287 -1.166414 -1.542274 -0.217033 -0.042564 2.673947 0.127102 -0.565303 -2.285504 2.772354 2.202837 -1.977304 2.261107
wb_dma_rf/reg_wb_rf_dout 2.894673 5.848997 -4.124644 0.146419 1.273530 -1.417061 -4.523335 -6.059670 -1.283342 1.012126 2.565557 3.481694 3.393018 -3.216604 -4.490988 -2.372199 3.057293 -1.035376 -2.901414 5.253650
wb_dma/input_dma_req_i -0.544093 -3.361742 -1.292059 -0.111853 -3.695651 -0.413803 0.779110 0.084320 4.256176 0.502793 -0.986731 1.137035 0.367527 0.681266 2.296682 4.235229 1.077675 2.713568 -0.559960 1.389207
wb_dma_de/input_am0 -0.245103 -0.739187 0.169595 -1.037969 0.855220 0.782760 -0.579861 1.868202 -0.484397 1.864024 0.702541 -0.951198 -0.830474 0.515683 -0.657160 1.430693 -0.764420 -0.965443 -2.193045 -1.934024
wb_dma_ch_sel/reg_next_start -0.072415 1.452426 -3.525527 0.355846 -1.724081 0.139058 -1.290034 2.846129 2.410247 -1.216225 1.115081 0.796407 3.788298 -1.829050 0.636840 1.676814 0.616656 -1.330289 -1.404582 1.676536
wb_dma_ch_sel/input_ch4_csr 0.240953 2.756158 -2.405488 0.788942 -2.083822 -0.818379 -0.320933 -2.266315 -2.976326 0.246645 -0.968713 0.541175 -0.849868 1.258484 -2.365240 1.154421 0.235225 1.206849 -4.238508 2.567382
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.640917 -1.784241 1.038870 0.782434 1.108485 0.366476 1.417239 1.244286 0.006992 -2.004848 -1.091543 0.334368 0.150654 0.358966 1.932243 0.437990 -0.808449 1.316936 1.026951 -0.902886
wb_dma_ch_sel/assign_107_valid 0.382247 -1.124642 0.330596 0.596802 1.268544 0.162178 -1.833905 1.257551 -0.421066 0.583820 0.349078 0.674963 1.288611 1.100479 4.033367 4.232571 -2.649908 0.756242 1.270743 0.386057
wb_dma/wire_next_ch 0.293985 0.386758 -1.931214 0.306974 -0.307800 -0.207872 -1.027735 1.640036 2.222230 0.748455 -0.324936 1.797276 3.660518 -1.422585 2.284540 2.376248 -0.168225 1.293600 -2.975925 1.151847
wb_dma_rf/wire_ch2_txsz -0.955011 -2.177209 -0.007973 0.763370 -2.797226 0.833177 1.742498 1.623421 1.901148 -2.449313 -1.861391 -0.267509 -0.838081 0.029457 2.250096 2.068633 1.551773 1.973077 -1.397802 -0.737907
wb_dma_ch_rf/wire_ch_am0 -0.251787 -0.728264 0.159533 -1.059254 0.884194 0.795546 -0.578416 1.891146 -0.537056 1.880402 0.700823 -0.956062 -0.822399 0.459878 -0.640658 1.392646 -0.800781 -0.982445 -2.218094 -1.978599
wb_dma_ch_rf/wire_ch_am1 0.003421 2.521736 1.078725 -0.456569 -0.517776 -0.685565 -0.337487 -1.985530 -0.392052 -0.778793 -0.706617 0.032559 1.949364 -0.535301 0.171552 -1.962968 0.643246 2.175228 -0.727491 1.105493
wb_dma/wire_ch6_csr 0.322090 2.761006 -2.442925 0.799604 -2.055486 -0.856444 -0.530346 -2.444234 -3.218410 0.333306 -0.942453 0.430108 -1.043632 1.342461 -2.270776 1.323739 0.094017 1.271017 -4.188704 2.639152
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.475325 0.374312 1.829792 -0.413563 0.040433 0.842656 0.936788 1.578773 3.621766 -0.355728 0.263441 1.928624 1.101797 0.407495 0.857019 -0.800457 0.921303 1.581102 -0.198485 -1.118442
wb_dma_de/input_csr 4.965819 -0.860845 3.928322 0.613804 0.681908 2.451856 -1.015586 3.918908 -0.585873 3.985277 0.253769 2.973561 -5.117946 -2.622025 1.908808 4.848859 -1.461119 0.064801 -5.226593 -3.359275
wb_dma_de/reg_read 0.101091 1.998942 -0.636836 1.192305 0.766549 1.049430 -0.304162 3.120815 -0.289732 -1.950297 -1.005715 0.432492 2.655180 -2.306581 2.086388 -0.014301 0.247796 0.160906 -3.960531 -0.879376
wb_dma/input_wb1_cyc_i 0.360355 2.798663 -3.009584 1.120542 -1.169377 -0.560941 -0.081270 -3.022660 -1.007542 -0.766371 -2.738693 1.208192 0.003737 -0.609812 -1.570178 -1.609792 -0.371679 2.269625 -2.985744 1.351062
wb_dma_ch_rf/wire_ch_adr0_we 2.278511 0.979387 0.420677 -0.246246 0.491369 -0.449400 -3.470676 -4.674449 -1.692650 3.725433 0.894572 1.482244 -1.700866 3.268462 -1.149413 0.967691 -3.093700 1.699232 -1.843204 2.518754
wb_dma_ch_sel/assign_140_req_p0 0.489377 0.310796 0.368784 0.748490 -0.215696 -0.405450 -1.120392 0.907047 -1.441586 0.194180 0.548279 0.017653 1.951618 1.137765 2.660414 3.605127 -1.353845 -1.008535 2.441393 1.319445
wb_dma_rf/wire_ch3_txsz -0.568430 -1.993230 1.487075 0.497504 -0.600717 0.809338 0.958647 1.375969 2.142216 -1.110807 -0.350761 1.403167 -0.297430 1.285696 2.499477 1.987721 0.488835 2.160398 1.011877 -0.569350
wb_dma_rf/input_wb_rf_din 1.646060 3.391909 -4.273486 0.960270 -5.315731 0.525709 -4.714892 -2.361473 -1.566780 3.382165 3.559821 -0.414441 -1.673862 0.212134 -2.049950 4.851529 5.386987 -5.069925 -1.185882 3.586321
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 2.193822 1.058082 0.492139 -0.288036 0.269647 -0.336528 -3.553682 -4.587331 -1.687271 3.728069 1.053231 1.368173 -2.046349 3.276347 -1.074722 1.022350 -2.843522 1.682603 -1.625756 2.475711
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.163094 1.379335 0.285541 0.152273 -1.617936 -0.519423 0.635493 -0.072824 -0.801587 -0.290134 0.354691 -0.787949 0.748288 0.121005 -0.960556 -0.293046 1.190032 -2.042753 1.670577 0.956681
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.416291 0.424255 1.832739 -0.387762 0.026370 0.863759 0.950043 1.582466 3.595100 -0.363570 0.266878 1.981472 1.144412 0.425301 0.857574 -0.803169 0.900746 1.531751 -0.241498 -1.055311
wb_dma_ch_rf/always_19/if_1/block_1 -1.358348 1.066681 -3.443569 -0.663486 1.654112 -0.524298 -2.169564 -0.531768 -1.047528 0.322042 0.646067 -0.882595 1.641237 -1.340839 -0.328795 -1.026041 0.081740 0.090855 -1.327826 0.427375
wb_dma_ch_rf/always_2 -0.896293 -3.235795 0.079934 0.640037 1.393423 -0.004028 2.532487 -0.584005 2.098901 -0.677913 -0.411845 4.186936 -0.269583 1.548943 -0.383550 0.882746 1.776799 3.924572 0.014549 0.147385
wb_dma_ch_rf/always_1 -1.357408 -0.342905 -3.032456 -2.010233 0.501734 -1.120318 -2.752371 -1.435850 0.395092 2.102226 1.049558 -1.737005 0.896729 0.089308 0.265945 0.930917 -1.455650 -0.057782 0.899744 0.668162
wb_dma_de/input_mast0_drdy -2.791414 0.628886 -2.776890 -0.339128 -2.433308 -0.487776 1.152451 0.530392 0.156439 -2.337503 -1.901423 -1.676651 1.978882 2.982203 -0.758880 3.883096 -0.403020 1.254254 -4.183758 1.031053
wb_dma_ch_rf/always_6 1.560603 -0.780504 -2.409075 1.296640 -1.367397 -0.766421 2.158352 0.243788 -0.349916 0.935193 -0.247086 2.381995 -0.424260 1.836906 -5.411065 0.859346 -0.764588 -1.436256 -3.657973 2.520977
wb_dma_ch_rf/always_5 -0.827093 1.213998 -1.183886 0.021896 -1.658705 -0.550701 0.288725 -2.737998 -1.105615 -0.567022 -0.673963 -0.544019 -0.185746 0.857605 -0.997719 -0.381189 1.165187 1.507460 -2.048479 1.083655
wb_dma_ch_rf/always_4 -1.153401 1.976023 -4.892811 -0.474330 -1.281158 -0.784768 -0.071849 -4.646699 -1.161296 -1.727215 -0.802434 1.413572 -0.540560 -0.281440 -2.533282 0.181022 2.037920 3.164798 -3.983501 1.741835
wb_dma_ch_rf/always_9 1.777092 -0.056094 4.146251 0.456773 0.190882 0.815586 0.415221 2.176075 2.111167 0.785370 0.230755 2.204595 1.033657 1.550424 2.907894 2.668025 -2.207113 0.207220 1.369555 -0.607086
wb_dma_ch_rf/always_8 0.279439 1.371290 -3.300252 0.890420 1.793787 -2.084826 -1.854509 -3.119536 0.188254 3.404034 -0.445319 0.958680 5.413112 -0.423026 -0.154862 -3.195325 -0.911495 -0.176238 -2.168989 3.239865
assert_wb_dma_rf/input_wb_rf_dout -0.547677 3.351014 -0.129691 0.614557 -1.863027 -0.098270 -1.061087 -2.004867 -1.346111 -1.561704 -0.221972 -0.075295 2.728141 0.157594 -0.612041 -2.286661 2.888825 2.073967 -2.064004 2.423735
wb_dma/wire_wb1_addr_o 1.942287 -0.015625 1.143018 1.319895 -0.599681 0.333774 0.887067 0.793275 -0.741042 0.412961 -1.129918 -0.070573 -1.780244 -1.299594 0.451448 -0.678346 -0.872979 -1.443122 -0.422333 -0.744474
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.417738 0.432785 1.839575 -0.370267 -0.023654 0.840557 0.934819 1.518353 3.585589 -0.321868 0.293845 1.940000 1.058211 0.451801 0.776541 -0.807452 0.965958 1.539840 -0.246075 -1.056573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.498191 -0.165804 2.522506 0.938645 0.300332 0.001703 -0.622944 0.733295 -1.686586 1.400775 0.044295 0.271422 -0.009487 1.132140 2.069805 3.422382 -3.298090 -1.661186 1.588889 0.458333
wb_dma_wb_slv/always_5/stmt_1/expr_1 1.837599 0.587172 2.450487 -0.367041 -2.329838 -0.246419 -1.092304 2.099826 -0.542635 2.144979 1.743936 -2.260799 0.411927 0.015148 2.005961 3.280910 -1.040612 -5.235120 5.500188 0.292406
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 0.908424 2.631490 3.061224 1.731295 -2.396523 -0.363318 -0.574281 -4.618362 -2.166968 2.737093 -0.431846 -0.494108 1.137088 2.768807 -1.293332 -1.932378 3.236610 1.212439 -4.444788 2.752973
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.860445 2.693629 2.968453 -1.332996 -1.742602 -0.108399 -0.979740 2.473382 1.067799 2.819451 2.380437 -1.747221 1.679807 -0.791876 0.549824 0.641211 -0.614394 -5.749089 4.507810 -0.351042
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.621825 -1.728437 1.031306 0.736250 1.070805 0.329964 1.330489 1.264739 0.070234 -1.961595 -1.053402 0.311456 0.129378 0.307693 1.893048 0.414371 -0.755054 1.279825 0.999944 -0.869857
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.069747 2.235756 0.505387 -0.939593 0.633185 0.122558 0.075332 0.379056 1.663682 0.639278 0.613886 0.573635 1.358282 -0.859541 -1.519361 -2.800651 0.457074 -0.465915 -1.139249 -0.644843
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.547304 -0.171671 1.706023 0.369020 -1.553807 0.302394 0.525506 -1.654173 1.745710 -1.637175 -1.203245 1.216545 0.012111 1.963131 2.460565 0.403695 0.403957 3.522383 0.735358 0.448262
wb_dma_wb_slv/reg_slv_dout 1.958843 3.147876 -2.991220 0.471302 -5.307411 0.798475 -4.039593 -2.068275 -0.647853 3.209133 3.580185 -0.058926 -2.038960 0.098394 -2.139064 4.844440 5.285180 -4.874912 -0.659715 2.827729
wb_dma_ch_pri_enc/always_2 -0.472974 0.358943 1.853279 -0.377692 0.055918 0.849868 1.054729 1.584561 3.582463 -0.425148 0.221768 1.970024 1.067562 0.428608 0.822266 -0.838161 0.919346 1.581223 -0.202522 -1.106738
wb_dma_ch_pri_enc/always_4 -0.534000 0.328263 1.907946 -0.422326 0.050113 0.921320 1.019472 1.655385 3.737619 -0.414849 0.299962 1.976572 1.084070 0.439816 0.875359 -0.845958 0.930333 1.648111 -0.140930 -1.183316
wb_dma/inst_u3 1.730238 3.809122 -2.368140 -0.373991 -2.290048 -0.725146 0.045883 -4.956791 -1.699453 -0.165011 -1.442091 1.585587 1.089561 -0.498074 -4.280517 -0.153368 2.014927 0.732872 -4.490275 1.903617
wb_dma_wb_slv/always_1/stmt_1 3.510467 4.626121 -1.829288 0.373762 -2.358562 0.095804 -4.057692 -2.026212 0.387705 3.761063 2.884166 2.199070 -0.228384 -2.990754 -2.018445 -1.616558 3.140491 -2.169212 -1.886828 3.456877
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.283326 1.321929 3.358003 2.287254 -1.928190 -0.256240 0.843601 1.035313 -2.953480 1.403747 -0.785590 -0.340954 -0.748263 -0.102226 1.153969 2.205799 -2.565798 -4.503560 2.168172 0.854749
wb_dma_rf/wire_ch0_am0 -0.242766 -0.725396 0.167911 -1.025546 0.892487 0.761245 -0.556787 1.850445 -0.513252 1.862428 0.680019 -0.885871 -0.817788 0.461914 -0.676194 1.372847 -0.748853 -0.973165 -2.242461 -1.898604
wb_dma_rf/wire_ch0_am1 0.029289 2.527863 1.094887 -0.392632 -0.587713 -0.679994 -0.353208 -2.013122 -0.382900 -0.741863 -0.720496 0.079327 1.957373 -0.503493 0.250228 -1.832955 0.674372 2.185879 -0.786401 1.177018
wb_dma_wb_mast/wire_mast_drdy -0.676695 0.074440 1.379792 0.465903 -3.432677 0.270984 2.524900 2.346580 0.603788 -2.341448 -1.925288 -1.303409 0.934177 3.096431 0.762468 5.119460 -1.059667 -0.496529 -1.604445 0.096064
wb_dma_wb_if/wire_mast_pt_out 0.239262 1.652497 -1.800788 -1.216376 -1.627506 -1.611430 1.308889 -2.514580 0.716288 -1.101129 -1.620042 0.172769 2.801005 -0.778480 -1.717106 0.089192 0.504140 -0.125115 -2.315013 1.780633
wb_dma_ch_sel/assign_95_valid/expr_1 0.633219 2.884247 -0.618683 2.522214 -2.909808 0.811729 -2.416661 2.297585 -4.188473 0.519363 1.113093 -1.990021 -1.946643 2.894223 -0.065488 3.796179 -0.593118 -2.635752 -2.118938 3.009611
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.500820 0.324906 1.879809 -0.395237 0.022743 0.884580 1.026147 1.639018 3.717558 -0.425213 0.277768 2.032067 1.138760 0.410646 0.895097 -0.836811 0.961030 1.651233 -0.199802 -1.157174
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.487657 0.350061 1.865524 -0.365965 0.057758 0.879918 0.992088 1.603162 3.570094 -0.440942 0.255624 1.927484 1.122516 0.431203 0.901163 -0.819684 0.884454 1.576097 -0.216902 -1.123149
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.507375 0.364037 1.922089 -0.420174 0.087905 0.896380 1.038528 1.675844 3.678550 -0.443673 0.242776 1.953405 1.140307 0.408120 0.918669 -0.847415 0.917714 1.592064 -0.185322 -1.181276
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 2.909926 0.482591 4.552976 3.447271 -2.240067 0.036485 2.338404 -1.106048 -1.620269 -1.242351 -1.575350 1.774931 -0.903137 2.553144 1.938576 0.428961 -0.728939 -0.750946 3.631697 1.826203
wb_dma/constraint_slv0_din 0.154343 2.208498 -1.573043 -1.022843 -0.562418 -0.674801 -1.975174 -1.921741 1.479242 1.258304 1.965206 1.018153 3.167852 -1.012769 -0.788317 0.245430 1.933748 -0.663958 0.415762 1.525969
wb_dma_de/always_4/if_1/if_1 0.576632 2.457350 0.779556 1.065784 2.981055 0.937003 -1.055688 2.665276 -0.234246 -0.576563 0.437620 2.203584 3.356894 -1.036636 2.069029 -0.327028 -0.807367 0.318614 -1.876830 -0.589751
wb_dma_rf/always_2 0.434083 2.053540 -1.564222 -2.330527 1.979274 -0.952496 -2.564367 -1.459788 2.877114 3.071202 2.161254 3.262968 4.822077 -1.556252 0.173371 2.271453 0.051557 1.078510 -0.801245 0.589351
wb_dma_rf/inst_u24 1.884764 0.073350 4.272854 0.524505 0.361000 0.815782 0.452160 2.255947 2.003899 0.812778 0.228212 2.264348 1.099836 1.549313 2.896953 2.564743 -2.300723 0.145102 1.357300 -0.654448
wb_dma_rf/always_1 2.825096 5.938622 -4.136744 0.117074 1.330587 -1.516298 -4.372937 -6.375935 -1.443111 0.846883 2.289228 3.351594 3.470074 -3.299846 -4.623271 -2.723686 3.083811 -0.965199 -3.109862 5.266250
wb_dma_ch_sel/always_38 -0.101337 2.527893 -3.419786 0.544970 -2.933171 -0.445463 -0.763662 2.615277 1.558259 -1.469479 1.357829 0.176223 4.612297 -1.605925 -0.266728 1.304378 1.550920 -2.886526 0.159847 2.632108
wb_dma_ch_sel/always_39 1.824801 -0.721962 3.353270 2.977463 2.497315 0.932150 1.448217 2.855420 -2.965866 -2.476715 -1.510504 1.520384 0.780834 0.202295 3.510753 2.005658 -2.629942 -0.009591 0.589863 -0.695230
wb_dma_ch_sel/always_37 2.677624 0.039896 -1.248197 2.469256 2.207520 -0.908396 -1.902471 -2.947752 0.141681 4.540253 -0.453048 3.443952 1.550404 0.577038 -0.115633 -2.972299 -2.230875 1.077030 -3.299153 3.329356
wb_dma_rf/inst_u23 1.888311 0.140930 4.257621 0.532599 0.411125 0.819138 0.473444 2.122842 1.949828 0.833065 0.208197 2.321172 1.085432 1.607636 2.775422 2.469953 -2.410095 0.190311 1.265898 -0.580545
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 3.919156 -0.197393 1.715660 2.875982 2.965813 2.492272 -0.377488 2.905445 -2.620361 0.762018 0.133178 3.291213 -2.442667 -2.115073 -0.458104 -0.417373 0.006699 -1.213288 -5.379450 -2.102855
wb_dma_ch_sel/assign_10_pri3 -0.654203 -1.790544 1.024839 0.717756 1.075109 0.354509 1.359852 1.232294 0.100525 -1.993796 -1.043961 0.308046 0.159011 0.328244 1.890553 0.439547 -0.743917 1.331978 1.015515 -0.914794
wb_dma_rf/inst_u21 1.972703 0.168781 4.217620 0.453015 0.264286 0.769059 0.383883 2.100683 2.077368 1.022271 0.272908 2.258646 1.123971 1.596645 2.794122 2.619301 -2.336631 0.089253 1.299807 -0.518390
wb_dma_rf/wire_ch3_adr0 0.936069 0.775310 -0.013026 -0.026541 -0.042844 -1.342304 1.223115 -5.038280 0.649347 -0.732966 -2.225221 1.576030 2.053543 1.081805 -1.696833 -2.930797 -1.243542 1.991996 -1.466191 1.469742
wb_dma_ch_rf/input_dma_busy 0.241791 1.275765 -3.345392 0.810225 1.957931 -2.074311 -1.773113 -2.914824 0.307746 3.308725 -0.411431 1.019285 5.491648 -0.472385 -0.127231 -3.134233 -1.051673 -0.184968 -2.088634 3.139820
wb_dma_ch_sel/assign_134_req_p0 1.500885 1.268671 1.570898 2.718903 -0.808257 -0.431712 0.409681 -1.650481 -2.587015 -0.978451 -0.859176 0.816667 0.337772 1.662082 1.583510 -0.454573 -0.585916 -0.693806 2.874412 2.155246
wb_dma/wire_wb0m_data_o 2.511261 0.566628 -1.389650 0.063518 1.438630 -1.720217 0.261647 -2.843966 -0.977480 2.560752 -0.847874 -0.787714 -0.921900 -1.949241 -4.038940 -3.230116 -1.512355 -4.635439 -1.164688 0.787115
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.368705 -0.217079 2.418927 0.924659 0.287929 -0.034574 -0.542178 0.635928 -1.633944 1.238561 0.007498 0.284714 -0.014306 1.151151 1.988749 3.334782 -3.237766 -1.438685 1.481141 0.502413
wb_dma_ch_rf/always_6/if_1 1.619944 -0.751619 -2.231433 1.227446 -1.009838 -0.811618 2.212764 0.157800 -0.668739 1.146472 -0.373494 2.409048 -0.601264 1.877295 -5.588560 0.839139 -1.063229 -1.368199 -3.946592 2.335677
wb_dma 1.472351 4.260467 -3.090276 -0.361224 -2.699077 -1.317013 -0.155032 -5.317690 -2.071429 0.263544 -1.985176 1.151481 1.204745 -0.960143 -3.455845 -0.151580 1.686828 1.045837 -5.039747 2.234972
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -0.506605 1.319523 -0.770784 2.440379 1.950023 1.053030 0.917090 2.460488 -1.084864 -3.133750 -0.693003 1.502093 2.393441 -1.111361 0.310380 -2.178678 1.614906 0.336342 -2.916604 -0.041834
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -1.307310 1.043518 -3.369157 -0.597244 1.582363 -0.519888 -2.133715 -0.550279 -1.109403 0.266569 0.588785 -0.865506 1.606490 -1.246200 -0.336016 -0.973343 0.061956 0.066147 -1.319842 0.465008
assert_wb_dma_rf/input_wb_rf_adr -0.590085 3.550686 -0.122774 0.547125 -1.769800 -0.137733 -1.178797 -2.111814 -1.452520 -1.580549 -0.178845 -0.140400 2.919541 0.072544 -0.537643 -2.480419 2.890341 2.255364 -2.050474 2.449140
wb_dma_ch_rf/always_22/if_1 -0.244636 -0.714909 0.212857 -1.008400 0.812150 0.781090 -0.541856 1.903016 -0.487976 1.876712 0.686824 -0.908904 -0.776598 0.517331 -0.593923 1.465902 -0.791625 -0.978282 -2.226562 -1.905995
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.497897 0.254942 1.843432 -0.375409 0.006370 0.864408 0.998560 1.606012 3.712965 -0.413058 0.245728 1.964666 1.078151 0.434185 0.933422 -0.764630 0.948602 1.663584 -0.145113 -1.149281
wb_dma_ch_arb/wire_gnt 4.403001 -0.234395 3.899415 3.164091 -2.961193 -0.506430 4.827328 -2.225528 0.246069 0.390136 -3.146813 4.083724 -2.000163 1.207705 -1.249234 -0.758666 -0.164135 -0.042299 -0.217919 1.250418
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.871481 0.213594 4.178587 0.517666 0.419782 0.803565 0.456458 2.141611 1.919539 0.803786 0.190847 2.229203 1.176780 1.470451 2.660583 2.346807 -2.314256 0.125958 1.143982 -0.623979
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.263905 0.303274 -2.855061 -0.875903 -0.235793 -0.368875 -0.068248 0.499958 1.041304 -0.578847 1.173024 0.921896 0.882830 -1.232010 -2.303059 0.667673 0.576281 -0.850392 -0.299438 0.430362
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.841541 -0.691624 3.322233 2.967748 2.441283 0.973925 1.412113 2.909872 -2.906873 -2.424673 -1.466970 1.464414 0.793095 0.190676 3.518887 2.026026 -2.552628 -0.068478 0.581128 -0.726671
wb_dma_rf/always_1/case_1/cond 2.845748 6.077426 -4.022347 0.196884 1.359418 -1.441716 -4.595677 -6.358665 -1.514475 0.936361 2.414660 3.310607 3.445847 -3.336890 -4.411405 -2.786884 3.204586 -0.875581 -3.083710 5.228320
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.487221 0.407415 1.881472 -0.375216 0.049902 0.898594 1.026245 1.642421 3.690391 -0.396338 0.237943 2.007658 1.126422 0.413205 0.841038 -0.865049 0.902161 1.625293 -0.259037 -1.112678
wb_dma_wb_slv/assign_4/expr_1 2.798972 1.840452 -2.442093 -0.635016 -0.713253 -2.911007 1.764644 -4.588089 -0.286086 1.150909 -2.575757 -0.236333 1.754093 -2.091734 -4.715266 -2.008406 -0.838172 -4.057043 -3.545232 2.547764
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.953430 -2.191363 0.016001 0.698106 -2.841577 0.867898 1.773182 1.625588 1.981914 -2.455117 -1.902006 -0.256086 -0.846795 -0.003235 2.264894 2.089035 1.543837 1.977664 -1.421475 -0.731710
wb_dma_de/always_3/if_1/stmt_1 0.151774 1.331901 0.283171 0.176833 -1.667413 -0.485678 0.648397 0.004852 -0.768817 -0.303700 0.325500 -0.709565 0.809426 0.105423 -0.925680 -0.300711 1.204711 -1.949185 1.640652 0.919087
wb_dma_ch_sel/assign_104_valid 0.465406 -1.018507 0.322550 0.665051 1.256341 0.113357 -1.818716 1.054691 -0.597143 0.648068 0.296404 0.763982 1.215575 1.153429 3.827008 4.106860 -2.650992 0.722191 1.147671 0.462828
wb_dma_ch_rf/always_9/stmt_1 1.921186 0.121050 4.174314 0.492311 0.358577 0.840597 0.382623 2.198920 1.891915 0.876488 0.303965 2.188338 0.998853 1.537581 2.786990 2.555320 -2.310718 0.069431 1.332734 -0.565360
wb_dma_wb_if/input_mast_adr 2.028274 1.352122 1.358415 1.378127 -2.138379 -0.149788 1.436348 0.736002 -1.473490 0.196791 -0.729496 -0.778592 -1.031505 -1.246794 -0.500790 -0.958552 0.362169 -3.312773 1.068873 0.101860
assert_wb_dma_ch_arb/input_req 2.613707 1.122122 2.388135 2.341551 1.453509 0.628257 -0.037937 1.788918 -3.162225 -0.439028 -0.397494 1.143448 0.664008 -0.162964 1.724724 1.751274 -1.961248 -1.568213 -0.386403 0.180561
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.530359 0.041763 1.583478 0.325517 -1.664093 0.289197 0.463644 -1.613114 1.800061 -1.534456 -1.137539 1.250414 0.124057 1.863311 2.315683 0.371069 0.540790 3.365852 0.523430 0.531585
wb_dma_wb_if/input_wbm_data_i 1.928849 3.261286 -3.209299 0.595418 -5.740635 0.782252 -3.869092 -2.357955 -0.734839 2.966153 3.467102 -0.029756 -2.295921 0.283242 -2.423755 4.933349 5.469021 -4.735919 -0.962483 3.113359
wb_dma_de/wire_tsz_cnt_is_0_d -0.322059 1.367755 -0.635282 2.319519 1.599466 1.048879 0.794549 2.500910 -0.965892 -2.839351 -0.680363 1.368023 2.206027 -1.137322 0.379578 -1.893927 1.593981 0.150856 -2.904166 -0.091495
wb_dma/wire_dma_err 1.894455 -0.000891 4.384810 0.447879 0.331641 0.873958 0.445819 2.441412 2.159307 0.854659 0.252976 2.229342 1.126470 1.501898 3.024838 2.635294 -2.359422 0.089351 1.452398 -0.768797
wb_dma_ch_sel_checker/input_ch_sel_r 0.036625 -0.222546 0.390047 -0.248166 -1.710996 0.432092 -0.403966 0.016275 2.046942 0.879469 0.691840 1.096406 -0.428219 0.977567 0.536610 1.526410 1.256979 0.865887 -0.064934 0.380828
wb_dma_ch_sel/assign_119_valid 0.544005 -1.091915 0.418077 0.746209 1.298677 0.178702 -1.743163 1.230744 -0.625048 0.534345 0.260010 0.828451 1.315708 1.171671 4.066892 4.328080 -2.718952 0.718330 1.179951 0.469633
wb_dma_inc30r/input_in 1.143445 0.151556 0.848494 2.876863 -1.744273 -0.557265 1.463739 -5.374573 -1.674272 -0.149279 -1.290251 2.259085 -2.944064 4.007312 -2.504463 -3.535774 0.783795 1.975047 0.661040 3.497460
wb_dma_ch_pri_enc/inst_u15 -0.487189 0.243143 1.951101 -0.368360 0.063153 0.886873 1.064496 1.680680 3.743075 -0.446028 0.232025 2.006655 1.062746 0.461958 0.951498 -0.786020 0.922919 1.632570 -0.121651 -1.170886
wb_dma_ch_pri_enc/inst_u14 -0.488978 0.223306 1.992254 -0.354100 0.136224 0.895814 1.087532 1.726330 3.643687 -0.527878 0.182750 1.921892 1.063639 0.432557 1.008079 -0.803649 0.818169 1.635118 -0.064276 -1.248650
wb_dma_ch_pri_enc/inst_u17 -0.569462 0.219114 1.911424 -0.410403 0.028731 0.925578 1.045477 1.642678 3.783985 -0.477524 0.223905 1.961047 1.040820 0.423420 0.958241 -0.769394 0.954574 1.728380 -0.117612 -1.206595
wb_dma_de/wire_dma_err 1.820702 0.113247 4.183556 0.438981 0.369873 0.817987 0.385168 2.086958 2.075481 0.931442 0.278145 2.193105 1.061754 1.497462 2.763193 2.350999 -2.247930 0.175907 1.389489 -0.612053
wb_dma_ch_pri_enc/inst_u11 -0.461606 0.335230 1.924958 -0.365300 -0.002805 0.920668 1.050162 1.662699 3.743814 -0.408553 0.223134 2.055178 1.110352 0.450330 0.916436 -0.792621 0.923939 1.682773 -0.210524 -1.124141
wb_dma_ch_pri_enc/inst_u10 -0.479664 0.346133 1.844092 -0.402214 -0.007876 0.877062 0.991320 1.607823 3.649641 -0.390871 0.263000 1.982503 1.049816 0.464954 0.862211 -0.790681 0.971497 1.621559 -0.225531 -1.115134
wb_dma_ch_pri_enc/inst_u13 -0.486398 0.281218 1.842444 -0.380983 0.040496 0.865372 0.978551 1.547179 3.604454 -0.405371 0.214650 1.930819 1.078839 0.441070 0.860533 -0.825865 0.898468 1.601695 -0.186321 -1.104146
wb_dma_ch_pri_enc/inst_u12 -0.463673 0.377983 1.826678 -0.428070 -0.013072 0.856754 0.979757 1.561733 3.679977 -0.382692 0.245173 1.976885 1.069225 0.400662 0.769025 -0.874700 0.982511 1.611443 -0.257896 -1.110629
wb_dma_ch_pri_enc/inst_u19 -0.466785 0.340315 1.830632 -0.378863 -0.023010 0.882118 0.974893 1.564704 3.610472 -0.401090 0.265106 1.929550 1.074344 0.429091 0.835713 -0.759813 0.962832 1.611423 -0.230117 -1.089810
wb_dma_ch_pri_enc/inst_u18 -0.494394 0.365717 1.826471 -0.374325 0.098349 0.832291 1.003833 1.523302 3.553991 -0.411505 0.208859 1.933912 1.080870 0.457303 0.807209 -0.844406 0.867525 1.563155 -0.224406 -1.070313
wb_dma_ch_sel/assign_110_valid 0.549211 -1.051316 0.513071 0.785283 1.300395 0.246891 -1.665460 1.289972 -0.578639 0.445260 0.193514 0.927850 1.281675 1.145678 3.989190 4.216339 -2.622052 0.812142 1.104167 0.380396
wb_dma_rf/inst_u30 1.833887 0.088350 4.221005 0.406302 0.294933 0.810926 0.422034 2.204141 2.148133 0.859232 0.281055 2.188954 1.081683 1.474711 2.844210 2.461007 -2.230350 0.161776 1.388976 -0.675410
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -0.582301 -2.476583 0.937681 0.610007 -2.774235 0.263712 -0.479882 0.979810 4.055220 0.356763 0.888980 0.989618 0.824369 2.815989 3.732580 3.274642 0.307498 1.426054 3.647356 1.857181
wb_dma/wire_pointer3 -0.308015 -2.632992 0.329756 -0.463170 0.320127 -0.028307 1.352575 -0.080674 2.782767 0.535128 -0.670091 3.231831 -0.068489 0.511071 1.251241 2.925184 0.453112 3.734537 -0.914769 -0.578552
wb_dma_ch_pri_enc/wire_pri6_out -0.554644 0.258634 1.821367 -0.382676 0.082569 0.872689 1.069917 1.592306 3.617533 -0.515478 0.198390 1.904987 1.108653 0.410637 0.888227 -0.831388 0.888552 1.649045 -0.164181 -1.168720
wb_dma_rf/assign_6_csr_we 0.525269 1.779054 0.887056 -1.640846 2.486294 -0.659549 -2.758360 -1.756775 2.318045 3.965307 1.325263 2.584743 4.502714 -0.392839 2.475673 1.772520 -0.531637 1.951980 -0.550392 0.174266
wb_dma_de/assign_82_rd_ack 0.094588 1.969809 -0.553942 1.251667 0.709445 1.067872 -0.233923 3.222925 -0.190992 -2.033615 -1.041705 0.526634 2.754513 -2.255371 2.161960 0.040979 0.286956 0.210596 -3.967628 -0.848868
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.274258 -2.659371 0.488691 -0.359298 0.337249 0.066588 1.427557 0.094154 2.729541 0.358055 -0.693197 3.226590 -0.058892 0.557554 1.367830 2.905920 0.448894 3.720924 -0.823524 -0.640054
wb_dma_ch_sel/assign_96_valid 0.820699 2.232263 -0.579403 1.637256 -0.309621 0.133051 -2.337998 1.411388 -3.435113 2.588641 1.902410 0.891107 -1.094942 3.305859 -0.620708 4.879258 -1.264990 -1.055781 -1.650770 2.999910
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.482520 0.321320 1.872280 -0.373670 0.048914 0.859430 1.009790 1.636191 3.610125 -0.438454 0.235631 1.926211 1.081209 0.399720 0.906924 -0.808109 0.882385 1.551506 -0.148078 -1.167800
wb_dma_de/reg_next_ch 0.322113 0.373132 -1.799392 0.389899 -0.429305 -0.115965 -0.962603 1.782202 2.261048 0.701100 -0.316592 1.683064 3.629734 -1.411921 2.378717 2.421287 -0.141601 1.115030 -2.810452 1.136015
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.035266 2.179754 0.547029 -0.958475 0.688446 0.121251 0.105698 0.466630 1.715054 0.608132 0.601923 0.583344 1.392868 -0.871901 -1.444642 -2.760500 0.445608 -0.467630 -1.062098 -0.686100
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.024283 2.231631 0.477834 -0.979622 0.675347 0.148243 0.110062 0.396962 1.709222 0.623891 0.604764 0.614328 1.356634 -0.864549 -1.552041 -2.802684 0.505595 -0.462503 -1.143352 -0.680326
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.312444 -2.738805 0.370896 -0.438758 0.427769 0.026597 1.495528 0.064784 2.775033 0.373030 -0.762939 3.255216 -0.057425 0.500707 1.353977 2.938678 0.416322 3.849749 -0.884681 -0.655218
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.462314 -0.501323 -1.441566 1.113934 0.724848 0.831139 -0.965733 4.296069 -2.158420 -2.377490 -0.967868 -2.838605 1.451452 -3.547414 4.103245 1.526167 -0.493437 -2.099726 -0.470713 -1.636315
assert_wb_dma_ch_arb 2.515534 1.056825 2.372830 2.332660 1.422865 0.648421 0.015042 1.788008 -3.064234 -0.475470 -0.393035 1.163206 0.694069 -0.158479 1.796253 1.747886 -1.940112 -1.453054 -0.385446 0.158962
wb_dma/wire_csr 1.972961 2.662199 -1.818057 -1.433915 0.438602 -0.335004 -2.600864 -1.034565 -1.331836 3.219436 -0.564513 1.134604 -2.092042 -3.939005 0.602848 1.714920 -1.413768 2.052171 -5.264122 -0.901984
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.065770 2.263186 0.613751 -0.966372 0.726824 0.172354 0.115748 0.470469 1.773611 0.654115 0.650329 0.612735 1.422849 -0.901159 -1.518026 -2.862545 0.416732 -0.528845 -1.075537 -0.741311
wb_dma_wb_if/input_mast_din 0.052808 -1.096871 -0.241428 -0.391128 -3.512514 1.407664 1.055848 2.309452 0.488605 -0.942996 -1.330843 -2.095750 -2.579598 -2.801622 0.281992 1.285437 3.049663 -0.457793 -3.831375 -2.579288
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.073042 -1.320449 0.242008 -1.388844 -1.111466 -0.632336 -0.626280 -1.007432 1.457096 1.848836 0.455271 -0.865805 -0.697618 1.328699 0.432357 1.808574 -1.425231 -0.107060 2.071889 0.298207
wb_dma_ch_rf/reg_sw_pointer_r -0.095845 3.373733 -0.430599 -0.572086 -1.819703 -1.315965 -0.633745 -0.430876 1.120249 -0.296824 -0.411749 0.501311 5.330903 -1.752932 1.063516 -0.245740 1.414579 1.472819 -1.172229 2.439309
wb_dma_ch_sel/assign_142_req_p0 0.674479 0.363454 0.490227 0.819073 -0.465131 -0.435611 -1.161745 0.868314 -1.560718 0.422479 0.647720 -0.065442 1.930228 1.296485 2.653142 3.857780 -1.360008 -1.377000 2.726978 1.515008
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.189564 1.175740 3.384743 2.191021 -1.916072 -0.233840 0.849364 1.062289 -2.872095 1.394573 -0.763620 -0.465191 -0.943614 -0.169986 1.198117 2.125910 -2.559155 -4.554884 2.304877 0.730374
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.651826 -1.787760 1.056266 0.725068 1.078389 0.352928 1.386177 1.258708 0.097497 -1.985490 -1.053431 0.348597 0.137022 0.308087 1.907575 0.441585 -0.781343 1.315552 1.014281 -0.929392
wb_dma_rf 0.565380 3.626817 -3.110796 0.687774 -1.791474 -1.611249 -0.902678 -4.472456 -2.115951 1.479210 -0.344477 0.919958 1.255567 -0.163148 -2.787798 -0.929169 1.555636 0.736498 -4.422725 3.505763
wb_dma_de/assign_6_adr0_cnt_next/expr_1 0.450557 1.124476 0.046098 0.009992 3.084830 -0.080867 -1.042490 -0.083333 -2.209950 -0.127905 0.514624 0.361248 -0.014131 -0.841066 -1.001792 -1.594907 -1.416098 0.341273 -0.969828 0.068962
wb_dma_de/reg_chunk_cnt 0.542490 2.377901 0.659871 0.997619 2.998084 0.957827 -1.137570 2.675625 -0.263391 -0.539111 0.501713 2.090680 3.250381 -1.112772 2.130967 -0.306753 -0.728895 0.262869 -1.798093 -0.583418
wb_dma_de/always_23/block_1/case_1/block_4/if_1 3.840285 -0.184906 1.514784 2.856036 3.210347 2.387032 -0.389272 2.607047 -2.701893 0.682915 0.106201 3.303915 -2.376334 -2.116914 -0.648438 -0.734730 0.016677 -1.029487 -5.428288 -1.958984
wb_dma_de/always_23/block_1/case_1/block_3/if_1 3.891557 0.801250 1.961520 2.851166 1.989828 2.069729 0.115100 2.876203 -3.423971 0.486620 0.511106 2.727514 -1.832556 -1.997308 -1.318863 -0.623401 1.051756 -2.532678 -4.132313 -1.502203
wb_dma/input_wb0m_data_i 1.918480 2.990227 -3.006751 0.448343 -5.537612 0.811509 -3.946200 -2.049668 -0.506279 3.148318 3.603238 -0.107500 -2.227110 0.218232 -2.107225 4.969284 5.236616 -4.860546 -0.469413 2.866452
wb_dma_de/always_15/stmt_1 0.199247 0.013239 -1.168536 2.150794 0.134780 0.913521 -0.449780 2.617519 -2.000764 -2.447368 -1.550127 -0.013444 1.373839 -1.460607 3.396657 2.647038 -0.152411 0.619279 -3.101243 -0.085881
wb_dma/wire_ch7_csr 0.231503 2.872083 -2.351403 0.753787 -1.940999 -0.759012 -0.357176 -2.244978 -3.077957 0.202294 -0.919022 0.593354 -0.977855 1.263856 -2.433506 1.208817 0.287843 1.344874 -4.421966 2.437436
wb_dma/input_wb0_ack_i 0.390764 3.048444 -2.584293 -1.119320 -3.152927 -0.888442 1.006823 -3.639918 -1.244416 -1.235353 -1.510306 0.919622 2.580941 0.940355 -4.415358 2.779341 2.689435 1.201262 -6.775183 2.003677
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.223692 1.199212 3.345125 2.226345 -1.959378 -0.260921 0.922535 1.036894 -2.865246 1.302836 -0.862970 -0.376380 -0.824154 -0.123581 1.176603 2.155702 -2.568402 -4.463549 2.187268 0.788841
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 4.325655 1.223333 3.431754 2.301690 -1.979809 -0.234516 0.970890 1.088651 -3.031984 1.314502 -0.894082 -0.437250 -0.905738 -0.217402 1.184720 2.100976 -2.605741 -4.614799 2.215368 0.732693
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 4.334008 1.237510 3.521805 2.353599 -2.087123 -0.272293 0.961914 1.200171 -3.034628 1.299664 -0.774802 -0.474242 -0.886736 -0.094467 1.297685 2.322285 -2.564068 -4.735486 2.493489 0.830083
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 1.890170 0.478473 2.326714 0.938643 0.442260 0.970188 -1.069757 3.427508 -1.307488 0.640395 1.041224 -0.710410 0.273395 -1.340150 2.878788 2.037625 -1.047086 -3.430126 2.195139 -1.019439
wb_dma_ch_sel/assign_125_de_start 0.061230 2.690077 -3.211097 0.560955 -2.962043 -0.378795 -0.595184 2.790446 1.762774 -1.483600 1.354656 0.371769 4.652613 -1.740416 -0.384326 1.166216 1.701788 -2.945421 0.013167 2.498189
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.359605 -2.774408 0.386346 -0.408740 0.470413 0.036131 1.534195 0.052705 2.752614 0.303364 -0.778278 3.206858 -0.042907 0.546073 1.321226 2.886503 0.381121 3.897386 -0.875121 -0.649810
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.018535 2.225446 0.536153 -0.964661 0.684202 0.157021 0.112303 0.436274 1.724137 0.621714 0.594891 0.591405 1.392323 -0.901569 -1.497026 -2.807217 0.453095 -0.446929 -1.067259 -0.703317
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.796144 -2.662857 -0.455081 0.810742 -4.791760 0.259673 0.323605 1.077892 3.802514 -0.867091 -0.683388 -0.513403 0.253197 1.524800 3.358965 3.283528 1.239207 1.315232 1.121129 1.723224
wb_dma_ch_sel/input_dma_busy -0.625703 -1.798997 1.062767 0.734624 1.052016 0.374561 1.423040 1.300261 0.123419 -1.995561 -1.052182 0.320337 0.134634 0.317164 1.920388 0.448913 -0.726895 1.362112 0.995910 -0.938762
wb_dma_inc30r 2.716840 1.118493 1.328018 2.682137 0.538964 0.133021 0.791786 -3.107654 -4.155422 1.541411 -1.375425 1.249295 -4.211158 1.964384 -3.584805 -4.207147 -1.502044 -0.084554 -2.965008 1.298556
wb_dma_ch_sel/always_45/case_1 -0.506617 0.567204 0.168949 1.378382 -0.375670 -0.427905 1.824901 -0.534803 -1.405218 -1.478137 0.646597 0.468410 0.480138 1.219595 -2.521112 -2.348061 2.566416 -1.593154 2.597359 1.626613
wb_dma_ch_sel/assign_117_valid 0.473114 -1.018122 0.315005 0.845343 1.280342 0.173474 -1.685025 1.181405 -0.685417 0.461914 0.180475 0.942776 1.377852 1.160141 3.975882 4.242170 -2.630294 0.895217 0.858636 0.503758
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.836457 -2.707038 -0.434416 0.872154 -4.929105 0.319359 0.335843 1.232781 3.709408 -1.008283 -0.698368 -0.672757 0.220523 1.439347 3.454964 3.336350 1.281198 1.245412 1.150080 1.671424
wb_dma/wire_ch3_adr0 0.940215 0.731909 -0.046473 0.069946 0.070267 -1.314211 1.242815 -4.872276 0.640021 -0.730453 -2.204716 1.660199 2.117310 1.026545 -1.595899 -2.837555 -1.231278 1.977866 -1.490373 1.424534
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.109692 1.365748 0.197630 0.117089 -1.664134 -0.544089 0.592337 -0.065193 -0.791897 -0.273775 0.370391 -0.789512 0.797481 0.061064 -0.985433 -0.316446 1.258041 -1.958130 1.586923 0.948927
wb_dma_de/always_6/if_1/if_1/cond 0.585733 1.741058 -2.467195 1.657285 0.719635 0.213244 -1.291034 1.672665 -3.877495 -1.607008 -1.297919 -1.448782 1.677767 -2.776921 1.249201 0.804549 -0.618478 -1.441218 -3.903577 0.203568
wb_dma/wire_mast1_pt_out 0.171755 1.487513 -1.695700 -1.283951 -1.615591 -1.622607 1.521134 -2.592795 0.784491 -1.246361 -1.764061 0.154402 2.713169 -0.699908 -1.675528 0.058969 0.438215 0.061115 -2.385820 1.700009
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.401983 -0.226483 2.484129 0.817766 0.271549 -0.023211 -0.573958 0.594059 -1.573636 1.328311 0.020306 0.259078 -0.061038 1.180290 2.009689 3.377249 -3.292690 -1.474947 1.586933 0.431352
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.102137 -1.346474 0.191418 -1.443923 -1.152239 -0.636804 -0.619351 -1.039323 1.505722 1.893654 0.505159 -0.895890 -0.724431 1.385329 0.410109 1.810221 -1.414937 -0.126240 2.114194 0.307232
wb_dma_ch_sel/always_48 4.325692 -0.057623 3.809813 3.130742 -3.282944 -0.504260 4.785921 -2.196164 0.345775 0.274001 -3.197105 3.905925 -1.919048 0.961721 -1.166739 -0.879819 0.050530 -0.154384 -0.222072 1.296517
wb_dma_ch_sel/always_43 -0.372791 1.633338 -1.151681 3.720941 0.814247 1.146878 0.239768 3.071064 -0.478116 -3.349026 -0.030726 1.913972 3.765227 -0.674084 1.361642 -2.222912 2.479526 -0.088378 -1.991217 1.850300
wb_dma_ch_sel/always_42 1.784601 2.507685 -1.694106 -1.439937 0.466845 -0.310492 -2.511508 -0.878048 -1.142656 3.125813 -0.571004 1.086833 -2.084375 -3.775183 0.770169 1.564200 -1.553467 2.131712 -5.025452 -1.006443
wb_dma_ch_sel/always_40 -0.864112 -3.258959 0.286738 0.840287 1.523090 0.052310 2.568441 -0.393360 2.013576 -0.744327 -0.328157 4.276601 -0.240141 1.606951 -0.331427 0.785535 1.780339 3.805937 0.232735 0.203561
wb_dma_ch_sel/always_46 -0.253274 -0.793887 0.231777 -1.067640 0.946171 0.804399 -0.582221 1.908894 -0.534152 1.879617 0.723025 -0.931155 -0.896303 0.474362 -0.633025 1.387781 -0.802353 -0.943778 -2.140311 -2.029752
wb_dma_ch_sel/always_45 -0.517595 0.637891 0.103341 1.274636 -0.464478 -0.480352 1.850682 -0.691527 -1.346102 -1.450613 0.607873 0.471088 0.519792 1.231911 -2.692591 -2.459366 2.653823 -1.574521 2.499823 1.660945
wb_dma_ch_sel/always_44 2.246578 0.323293 0.665831 0.612562 -3.072948 -0.886315 -2.585346 -6.295574 0.581736 2.779059 0.373584 1.880121 -1.935012 4.052285 0.577804 1.621706 -1.304923 2.107883 1.755071 4.106970
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.596560 0.413837 0.413838 0.752707 -0.393671 -0.392833 -1.198103 0.916141 -1.385507 0.394707 0.634304 0.005047 2.006383 1.175986 2.660250 3.679904 -1.283794 -1.251898 2.562655 1.451993
wb_dma_ch_rf/input_ndnr 0.928241 -1.762126 2.034200 3.977564 -0.375565 1.402339 2.867994 2.466008 -1.617219 -3.851043 -1.891730 1.886142 -0.506165 0.913569 2.007708 1.475438 1.079010 0.752727 -0.802654 0.265847
wb_dma_de/always_4/if_1/stmt_1 0.461046 0.196003 0.100760 1.997398 2.433293 0.817029 -1.242350 2.276202 -1.926710 -1.204877 -0.098468 1.649795 2.026262 -0.191206 3.691036 2.481954 -1.234936 0.850467 -0.806770 0.158834
wb_dma_wb_if/wire_wb_addr_o 2.107316 1.319973 1.446730 1.517776 -2.205425 -0.163266 1.489266 0.801236 -1.532523 0.147784 -0.766473 -0.788400 -0.983077 -1.237234 -0.396877 -0.896137 0.297203 -3.433430 1.206638 0.119445
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.139399 1.311534 0.246110 0.139826 -1.576806 -0.514094 0.659948 -0.016246 -0.732352 -0.324750 0.333072 -0.698937 0.775513 0.078080 -0.909270 -0.292625 1.165483 -1.890707 1.584303 0.891837
wb_dma_ch_sel/assign_111_valid 0.473199 -0.996527 0.328993 0.739366 1.269034 0.174471 -1.774346 1.148478 -0.728051 0.553776 0.256809 0.778825 1.275304 1.151740 3.890627 4.104168 -2.613027 0.728951 1.078990 0.450964
wb_dma_wb_slv/assign_2_pt_sel 3.807060 4.741822 -3.688129 0.659658 -3.224238 -1.907435 1.382229 -5.158495 -0.570245 0.825444 -4.757999 0.323372 0.663167 -3.680296 -4.841145 -3.093352 -0.027912 -2.695741 -7.312474 1.922343
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.238296 0.511324 -1.278266 2.303189 -3.549428 -0.135230 -0.946236 2.127402 -0.769140 -1.404460 -0.158635 -1.122091 2.988995 0.210374 3.579406 3.607514 0.755827 -1.787576 1.172096 3.011328
wb_dma_ch_sel/assign_144_req_p0 0.569393 0.336287 0.489985 0.805480 -0.326572 -0.364011 -1.094216 0.933784 -1.370286 0.291911 0.560335 0.096126 1.993145 1.244735 2.747247 3.735079 -1.351333 -1.083470 2.536378 1.411084
wb_dma_de/input_pointer -0.853493 -3.366268 0.296157 0.790223 1.635443 0.037264 2.639651 -0.508477 1.962307 -0.777804 -0.449186 4.256746 -0.332043 1.602918 -0.371054 0.703077 1.720678 3.917664 0.187243 0.103070
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.973842 -3.342846 0.161074 -0.689434 -4.013857 0.174153 1.098247 0.522411 3.404678 -0.517199 -1.396495 -1.160981 -1.532998 1.299551 2.527473 3.774102 0.178572 1.809637 0.566919 -0.371662
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -0.171304 -3.123441 -0.066074 -0.244161 -1.544860 -0.474558 0.047597 -0.271991 4.371471 1.807921 0.427718 2.868894 1.007229 1.855777 2.416613 4.025999 0.139014 2.986543 1.603003 1.684463
wb_dma_ch_rf/input_wb_rf_adr 1.225259 2.085264 0.602537 2.154953 -6.396703 2.179735 -3.493297 3.837023 0.414211 5.516618 2.959944 -1.598593 -1.457813 0.824838 1.913284 -0.015657 4.086697 -3.518778 -0.953743 1.547179
wb_dma_ch_sel/input_pointer0 -1.084005 -2.567639 1.209680 1.682183 0.543158 0.748842 2.087708 0.659244 1.348426 -2.147269 -0.044353 2.440082 -0.547590 2.334744 0.676903 -0.187652 1.820992 2.241824 1.908186 0.270415
wb_dma_ch_sel/input_pointer1 -0.582098 -1.976486 1.449016 0.537576 -0.608775 0.794455 0.990609 1.286775 2.139081 -1.101769 -0.368895 1.409693 -0.249969 1.272065 2.468032 1.927296 0.452790 2.184646 0.964920 -0.550258
wb_dma_ch_sel/input_pointer2 0.030237 -0.165622 0.357268 -0.238641 -1.738091 0.434849 -0.442556 -0.005113 2.056179 0.943590 0.734737 1.094801 -0.473672 0.989282 0.536013 1.515716 1.269863 0.849300 -0.046181 0.381714
wb_dma_ch_sel/input_pointer3 -0.312726 -2.727154 0.358860 -0.412108 0.472898 -0.009569 1.490295 -0.001816 2.770420 0.365396 -0.777103 3.296396 -0.029816 0.519459 1.321386 2.970078 0.399045 3.877697 -0.944155 -0.616314
wb_dma_de/reg_chunk_0 0.593604 2.436539 0.768215 1.103753 3.040392 0.948245 -1.105199 2.678350 -0.343845 -0.540137 0.468208 2.183805 3.303531 -1.074531 2.043325 -0.317818 -0.869326 0.234868 -1.850594 -0.563417
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.592669 -1.714753 1.018177 0.735645 1.054627 0.329174 1.365183 1.212937 0.039173 -1.935305 -1.056206 0.329285 0.137853 0.319216 1.820643 0.401605 -0.720418 1.305704 0.943102 -0.884920
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.586284 0.389821 0.426198 0.799834 -0.333302 -0.356423 -1.146451 0.962926 -1.296559 0.269865 0.592696 0.138069 2.065522 1.169825 2.752539 3.755167 -1.302419 -1.060552 2.457262 1.399756
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.497243 0.348676 0.349043 0.722969 -0.344886 -0.417617 -1.136604 0.889540 -1.359890 0.265993 0.588517 -0.022954 2.026289 1.176714 2.692261 3.700563 -1.301169 -1.155729 2.561785 1.399314
wb_dma_ch_sel/reg_am0 -0.208991 -0.700660 0.157899 -0.995225 0.888224 0.778561 -0.601924 1.811029 -0.526935 1.765244 0.689717 -0.868902 -0.832586 0.410872 -0.634498 1.331549 -0.764543 -0.884514 -2.134662 -1.870285
wb_dma/assign_2_dma_req -0.539982 -3.360281 -1.346498 0.008870 -3.659496 -0.359950 0.839221 0.128054 4.259380 0.422062 -1.046751 1.212785 0.379420 0.697268 2.291637 4.207088 1.174480 2.848272 -0.676811 1.433960
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.951932 1.387253 2.020118 0.739745 0.266615 0.470117 1.723043 -1.525951 2.489335 -2.053941 -0.198997 2.862730 1.180471 2.154949 -0.675369 -4.121592 2.198897 2.972464 0.544571 0.629530
wb_dma_ch_rf/wire_ch_csr 2.091197 1.834385 -2.694690 1.106784 -0.873979 -2.243013 -0.082419 -3.486398 -1.309276 3.525247 -1.091888 1.009146 0.821777 0.106640 -3.348363 0.087353 -0.908667 -1.953950 -4.226156 3.231580
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.544628 0.079230 0.784072 1.437773 -2.992999 0.396227 -0.673390 -0.869370 -1.562429 1.539424 0.388894 -0.679352 -4.823817 2.011855 0.253463 0.601960 0.738501 -0.000806 1.419680 1.485297
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.068311 2.218335 0.602879 -0.921392 0.663819 0.180165 0.112265 0.510964 1.693068 0.632325 0.586209 0.612273 1.407570 -0.868857 -1.438142 -2.717499 0.387573 -0.506182 -1.055277 -0.711237
wb_dma_ch_sel/assign_118_valid 0.549001 -0.936583 0.429508 0.725336 1.227496 0.187486 -1.758867 1.126040 -0.571315 0.634248 0.286324 0.895629 1.284265 1.133947 3.847233 4.138144 -2.558218 0.679472 1.036449 0.476750
wb_dma_ch_rf/input_de_adr1_we 0.118835 1.331905 0.280421 0.125686 -1.554017 -0.493417 0.610173 -0.007512 -0.720085 -0.241574 0.362052 -0.698077 0.743017 0.077366 -0.909340 -0.240899 1.181968 -1.921112 1.589083 0.868256
wb_dma_wb_mast/input_mast_din 0.066621 -1.060705 -0.352578 -0.348425 -3.534443 1.310354 1.034814 2.131097 0.385175 -0.927475 -1.410064 -2.115840 -2.494563 -2.780476 0.157314 1.170207 3.023351 -0.469865 -3.868469 -2.452418
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 0.822337 1.629832 2.561219 2.051818 -2.447024 -0.505781 -1.034170 -4.975943 -3.152470 2.474464 -0.663054 -1.075589 0.741844 2.524920 -0.561767 -1.190565 3.283242 1.457531 -4.072177 3.147285
wb_dma_de/always_2/if_1/stmt_1 2.235668 0.185653 0.785108 0.593821 -2.914499 -0.791429 -2.716218 -6.245502 0.561504 2.848106 0.493146 1.944517 -2.182860 4.033370 0.615466 1.670037 -1.273807 2.150735 1.778664 3.960889
wb_dma_de/assign_65_done/expr_1 0.239957 1.879401 -0.487362 1.335312 0.629156 1.041666 -0.316249 3.172964 -0.331641 -1.891407 -1.049237 0.545111 2.620147 -2.103696 2.243509 0.302228 0.139364 0.138960 -3.875132 -0.767862
wb_dma_ch_sel/reg_de_start_r 0.343714 2.421612 -0.598340 1.420662 -3.011387 0.041232 -0.831995 2.645963 0.857090 -0.797300 0.367988 -0.571605 4.176514 -0.497131 2.379261 1.223678 1.090628 -2.203244 0.246213 2.295692
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.083058 2.297009 0.519526 -0.963387 0.669805 0.111351 0.076012 0.408957 1.714229 0.677530 0.599239 0.619729 1.398806 -0.861646 -1.570116 -2.805429 0.466085 -0.502247 -1.119628 -0.706245
wb_dma_ch_rf/input_dma_rest 0.123917 -0.945851 -0.904780 -0.934752 0.957855 -0.694810 0.624236 -1.135695 0.872186 1.322117 -0.441113 1.906694 0.146511 -0.628416 -0.969827 1.044248 -0.024243 1.895392 -1.666085 -0.193288
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -0.902607 -3.342574 0.239034 0.748185 1.572362 0.029930 2.579887 -0.535996 2.052815 -0.719382 -0.432311 4.231284 -0.275984 1.598347 -0.304389 0.805173 1.699122 3.935405 0.132971 0.120939
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.578432 -0.166594 1.669825 0.367275 -1.545554 0.315336 0.585557 -1.536398 1.738944 -1.629132 -1.150747 1.202558 0.043313 1.921135 2.357258 0.389754 0.482978 3.428882 0.668814 0.438359
wb_dma_de/wire_de_csr -0.750429 -2.926161 -1.077310 -0.257823 -1.798446 0.054072 2.216518 0.325717 2.697540 -0.928843 -2.247817 1.557467 -0.590031 -0.765706 1.157550 3.067311 1.465158 3.674386 -3.235215 -0.795927
wb_dma_ch_sel/reg_ndnr 0.850610 -1.700061 1.951651 3.977306 -0.285173 1.365348 2.874904 2.479466 -1.614174 -3.905896 -1.854856 1.937427 -0.368566 0.920878 1.925888 1.364345 1.170176 0.753593 -0.791339 0.325680
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.126745 1.406955 0.237411 0.140216 -1.694742 -0.571481 0.633349 -0.107862 -0.743479 -0.276337 0.340372 -0.767515 0.793458 0.092906 -1.040188 -0.377334 1.250525 -2.006222 1.647419 0.980517
wb_dma_ch_sel/reg_txsz -0.131304 1.844959 -1.133450 3.767328 0.577489 1.107722 0.104278 2.989477 -0.422149 -3.055910 0.030496 2.031274 3.815236 -0.678087 1.252070 -2.162217 2.557779 -0.262280 -2.159302 2.074927
wb_dma_rf/always_1/case_1/stmt_10 -0.995512 1.106574 -1.096223 0.888135 -1.607146 0.567470 -0.731396 -0.168221 -0.879805 -1.261311 0.509622 -0.421089 0.961219 0.722113 -0.627222 -0.706695 2.668213 0.337621 -1.073586 1.360038
wb_dma_ch_pri_enc/inst_u28 -0.551763 0.246161 1.853464 -0.393034 0.077736 0.866937 1.025652 1.606011 3.627628 -0.467450 0.244314 1.937940 1.072450 0.448945 0.909198 -0.794538 0.912964 1.643649 -0.125868 -1.156490
wb_dma_ch_pri_enc/inst_u29 -0.490443 0.353078 1.889555 -0.391845 0.126064 0.876201 1.036252 1.662655 3.562376 -0.491405 0.230902 1.916085 1.159223 0.349860 0.913375 -0.869401 0.861348 1.566711 -0.218622 -1.163410
wb_dma/wire_de_adr1 -0.633935 -0.753250 -0.106129 1.198838 1.188206 0.018536 1.231198 -0.623168 -0.611958 -1.209454 0.299135 1.159920 -0.254398 1.172687 -1.679403 -2.179385 1.370131 0.314519 0.996325 0.761316
wb_dma_ch_arb/always_2/block_1/case_1 4.297620 -0.057866 3.649860 3.026700 -3.112397 -0.580114 4.793050 -2.516112 0.347320 0.328499 -3.268454 4.058937 -1.816752 1.058056 -1.353218 -0.890198 -0.087126 0.165912 -0.558134 1.357501
wb_dma_de/always_18/stmt_1/expr_1 -1.819403 1.402339 -1.094593 0.284494 -3.635288 -0.955639 2.137450 0.185196 -2.194816 -2.268758 -0.541352 -2.331473 1.158730 3.231796 -2.510890 3.275636 1.356990 -2.305367 0.445682 2.008950
wb_dma_ch_arb/always_1/if_1 4.410002 0.055317 3.758701 3.105364 -3.091403 -0.496542 4.660525 -2.098660 0.260747 0.315124 -3.107666 3.922395 -1.670881 0.873325 -1.134471 -0.811922 -0.103179 -0.255922 -0.440693 1.242448
wb_dma_ch_pri_enc/inst_u20 -0.419883 0.503812 1.794686 -0.394260 0.042955 0.857708 0.968304 1.491135 3.522949 -0.346253 0.268230 1.986033 1.157962 0.380776 0.692408 -0.883237 0.955111 1.549915 -0.409240 -1.027536
wb_dma_ch_pri_enc/inst_u21 -0.455339 0.475884 1.866286 -0.423845 0.091472 0.854193 0.948171 1.588314 3.621473 -0.359413 0.266906 1.970007 1.192415 0.383871 0.812159 -0.933527 0.908314 1.526498 -0.204260 -1.111843
wb_dma_ch_pri_enc/inst_u22 -0.522120 0.247038 1.887140 -0.366448 0.080640 0.884279 1.062022 1.701375 3.654835 -0.530224 0.199622 1.975521 1.103363 0.445224 0.970779 -0.826701 0.880754 1.697716 -0.154147 -1.183955
wb_dma_ch_pri_enc/inst_u23 -0.477734 0.407535 1.840057 -0.414014 0.062651 0.848548 1.028603 1.545571 3.628819 -0.401575 0.247654 1.979236 1.117683 0.360572 0.758740 -0.915026 0.925816 1.586860 -0.304957 -1.104717
wb_dma_ch_pri_enc/inst_u24 -0.505080 0.282510 1.836569 -0.359878 0.042841 0.886555 0.994881 1.610472 3.620534 -0.422921 0.240140 1.933078 1.075350 0.444733 0.954071 -0.757202 0.906126 1.619012 -0.144442 -1.125166
wb_dma_ch_pri_enc/inst_u25 -0.532305 0.327911 1.870443 -0.396710 0.093916 0.871120 1.072296 1.668755 3.633661 -0.502243 0.207369 1.927629 1.083783 0.392340 0.850682 -0.880162 0.872893 1.620404 -0.193197 -1.181267
wb_dma_ch_pri_enc/inst_u26 -0.498242 0.326146 1.814114 -0.429408 -0.015670 0.897234 0.987183 1.562212 3.703673 -0.372767 0.240785 1.988770 1.042818 0.438469 0.856681 -0.802715 0.987354 1.672309 -0.263812 -1.121315
wb_dma_ch_pri_enc/inst_u27 -0.490595 0.338565 1.890092 -0.359276 0.115962 0.889360 1.078123 1.629560 3.630577 -0.492419 0.213473 2.001461 1.157734 0.412187 0.862080 -0.920013 0.904828 1.645752 -0.231684 -1.192478
wb_dma/wire_dma_busy -0.654902 -0.428632 -2.582924 1.157102 2.866552 -1.724276 -0.643123 -1.859746 0.325881 1.402942 -1.226811 0.791895 5.228259 -0.376298 1.302539 -3.012394 -1.479547 0.795737 -0.796708 2.016875
wb_dma_ch_sel/reg_ack_o -0.512762 -3.393593 -1.412609 0.004958 -3.799573 -0.405994 0.807626 0.074783 4.311667 0.472375 -1.087057 1.178006 0.398238 0.653313 2.342317 4.263654 1.145086 2.801807 -0.679744 1.504147
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.634461 -1.838887 1.038320 0.783125 1.086054 0.348991 1.391356 1.290951 0.068791 -2.015313 -1.059831 0.365760 0.126892 0.368743 1.961072 0.465934 -0.763598 1.369203 0.995754 -0.903073
wb_dma_rf/reg_csr_r 0.484658 1.906533 -1.212665 -2.159639 2.128708 -0.882203 -2.344344 -1.341200 3.066819 3.065613 2.099613 3.561486 4.830181 -1.335030 0.259287 2.173583 0.005775 1.275701 -0.804575 0.478162
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 2.407729 -0.217510 2.478567 0.898666 0.297589 0.002647 -0.579473 0.674009 -1.654787 1.307719 0.034514 0.292661 -0.034255 1.136957 1.983332 3.368744 -3.225851 -1.509771 1.539212 0.444005
assert_wb_dma_ch_sel -0.623970 -1.776074 1.033997 0.747575 1.107964 0.374988 1.384127 1.268137 0.056233 -2.008666 -1.073443 0.351373 0.154766 0.331421 1.885763 0.432902 -0.784842 1.334394 1.016001 -0.917396
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.361606 1.292930 -1.553476 0.471149 -1.843931 -0.639864 -0.146194 1.463821 1.516834 0.426739 -0.127590 1.183846 4.007376 -1.145687 1.274157 2.207522 0.984652 -0.290535 -1.465880 1.913475
wb_dma_ch_sel/inst_ch2 0.048193 -0.181497 0.386339 -0.230628 -1.677741 0.438709 -0.384853 0.059361 2.004276 0.861768 0.681259 1.017768 -0.416232 0.973426 0.570856 1.483176 1.237768 0.819350 -0.027925 0.376249
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.579039 -1.687468 0.992449 0.708871 1.020184 0.316929 1.347833 1.202115 0.070222 -1.917557 -1.019161 0.358836 0.146004 0.336477 1.835115 0.406246 -0.723041 1.297824 0.968167 -0.845176
wb_dma_ch_sel/assign_122_valid 0.528536 -1.005047 0.370192 0.710747 1.228022 0.188530 -1.808581 1.143542 -0.635023 0.636104 0.302294 0.759511 1.216326 1.167518 3.899443 4.222682 -2.637136 0.667154 1.121059 0.515835
wb_dma_rf/wire_dma_abort 1.855242 0.173747 4.182164 0.397596 0.292717 0.808264 0.383057 2.069806 2.050693 0.979214 0.281763 2.241050 1.001895 1.554077 2.680358 2.461990 -2.273001 0.156408 1.236347 -0.610028
wb_dma_de/assign_67_dma_done_all/expr_1 0.148956 -0.104732 -1.079542 2.267613 0.049909 0.959374 -0.284066 2.722624 -1.985636 -2.597915 -1.657890 0.057232 1.358546 -1.392268 3.556711 2.753957 -0.140816 0.704551 -3.071906 -0.095147
wb_dma_de/always_4/if_1/cond 0.610422 2.337338 0.690640 1.187748 2.989236 0.967924 -1.123545 2.681528 -0.484725 -0.605932 0.439998 2.132850 3.255014 -1.007812 2.206730 -0.104187 -0.870737 0.274523 -1.789816 -0.496545
wb_dma_de/always_3/if_1/if_1/stmt_1 1.331841 -0.812771 1.114759 2.581015 0.611204 0.364812 2.199750 0.248209 -1.338654 -0.830886 -0.828038 1.196088 -2.018046 -0.069911 -1.153478 -2.749309 0.549592 -1.108085 0.696204 0.016808
wb_dma_wb_slv/always_3/stmt_1/expr_1 0.881218 3.019344 3.041682 1.696707 -2.554122 -0.351547 -0.796255 -4.798522 -2.414854 2.673215 -0.366002 -0.688694 1.043181 2.819711 -1.459485 -2.001862 3.340107 1.233330 -4.604662 3.023173
assert_wb_dma_ch_arb/input_advance 2.479165 1.055422 2.361673 2.238483 1.416190 0.628678 0.039033 1.753835 -3.016282 -0.452948 -0.360399 1.083542 0.665041 -0.161066 1.728125 1.656322 -1.909593 -1.482803 -0.310471 0.114929
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.073868 -1.349840 0.256183 -1.432397 -1.202079 -0.622631 -0.616571 -1.007486 1.536233 1.876471 0.457376 -0.906722 -0.720405 1.408078 0.442633 1.888815 -1.418199 -0.128454 2.151032 0.306718
wb_dma_ch_rf/reg_ch_tot_sz_r -0.431945 -0.284759 -1.984492 4.883479 1.727059 0.638130 0.575074 2.713449 -3.712378 -4.785895 -1.240896 0.551517 3.058631 -0.843701 2.289212 -1.086932 1.046116 -0.291897 -1.013568 2.219480
wb_dma_ch_rf/wire_ch_adr0 2.246298 0.870092 0.535244 -0.190297 0.267815 -0.397743 -3.316099 -4.671311 -1.567069 3.678838 0.886701 1.567839 -1.938617 3.338046 -1.084347 1.033726 -2.858481 1.706624 -1.625921 2.470177
wb_dma_ch_rf/wire_ch_adr1 -1.183254 1.724418 -1.077787 2.277949 -1.908463 0.158935 0.971147 -0.476510 -2.158679 -2.497057 0.985814 0.393902 1.862696 1.752350 -2.804236 -2.389938 4.848545 -1.074876 0.769562 2.959077
wb_dma/wire_ch0_adr0 1.138400 -0.882145 0.835138 -0.176248 -2.402751 0.975991 -3.893900 -0.116921 -0.299508 4.863622 2.726716 -0.155294 -4.286803 3.519151 1.450726 5.396384 -0.670117 -0.347798 0.841244 1.192647
wb_dma/wire_ch0_adr1 0.157661 1.323990 0.285933 0.138992 -1.586577 -0.484402 0.611962 0.043131 -0.739517 -0.277257 0.357006 -0.706495 0.773042 0.111393 -0.897432 -0.231874 1.148315 -1.954835 1.628160 0.899975
wb_dma_ch_pri_enc/wire_pri24_out -0.493078 0.382685 1.808256 -0.462844 -0.035199 0.862102 1.007848 1.577657 3.704126 -0.377528 0.289115 1.961475 1.092343 0.420914 0.784638 -0.845526 0.966500 1.624468 -0.217977 -1.137162
wb_dma/input_dma_rest_i 0.117982 -1.060792 -0.949175 -1.025069 0.988917 -0.758611 0.623740 -1.200710 0.998152 1.435355 -0.456836 1.974273 0.115781 -0.621566 -0.983090 1.173717 -0.036405 2.020168 -1.769054 -0.231216
wb_dma_inc30r/assign_1_out -0.227073 -0.702034 0.157821 -1.007879 0.851183 0.776254 -0.589480 1.942334 -0.495060 1.824450 0.713989 -0.913239 -0.760451 0.433214 -0.607244 1.439266 -0.738559 -0.980063 -2.230889 -1.934542
wb_dma_ch_sel/assign_133_req_p0 1.499701 1.181309 1.672157 2.759104 -0.932889 -0.384824 0.584451 -1.489551 -2.252381 -1.050509 -0.926562 0.885944 0.346801 1.566992 1.636458 -0.573115 -0.407676 -0.673064 3.001381 2.055691
wb_dma_ch_rf/always_23 -0.475791 0.609096 0.122039 1.363443 -0.453178 -0.488690 1.847675 -0.599325 -1.392230 -1.467407 0.613017 0.385462 0.477988 1.157884 -2.605533 -2.358599 2.600290 -1.659121 2.543367 1.646160
wb_dma_inc30r/reg_out_r 2.115590 0.781449 1.516725 3.797561 0.272886 0.619388 0.366242 -0.650038 -4.603941 0.508588 0.011998 0.867059 -6.100070 0.859466 -1.734858 -3.388266 0.147664 -0.571473 0.643118 1.753528
wb_dma/wire_pointer2 0.056461 -0.161449 0.327464 -0.222041 -1.664174 0.383924 -0.428885 -0.000961 1.967304 0.924980 0.691836 1.052390 -0.436287 0.974127 0.503987 1.458057 1.219242 0.823062 -0.059338 0.389959
wb_dma_ch_rf/always_20 2.261813 1.008545 0.567813 -0.273103 0.285601 -0.389085 -3.458590 -4.728329 -1.671741 3.726443 0.906121 1.502357 -2.020377 3.375074 -1.101462 1.020537 -2.939839 1.837796 -1.728890 2.537090
wb_dma/wire_pointer0 -1.120111 -2.596369 1.250570 1.738702 0.514937 0.789706 2.163713 0.593423 1.434381 -2.187173 -0.012620 2.588045 -0.531925 2.445126 0.678078 -0.265741 1.934898 2.368008 1.940040 0.339372
wb_dma/wire_pointer1 -0.579240 -1.957800 1.444173 0.555861 -0.627748 0.790331 0.970565 1.305200 2.141670 -1.107361 -0.339970 1.432129 -0.261673 1.323314 2.493302 1.974164 0.502303 2.179258 0.925320 -0.497960
wb_dma/wire_mast0_err 1.861092 0.210478 4.182631 0.464372 0.339741 0.824883 0.385971 2.111821 1.974049 0.940265 0.293715 2.221897 1.053531 1.517102 2.656121 2.352332 -2.194432 0.162714 1.204537 -0.599878
wb_dma_ch_rf/always_26 0.007673 3.299824 -0.256617 -0.526649 -1.935368 -1.282441 -0.458946 -0.379179 1.276639 -0.189924 -0.478565 0.654284 5.177236 -1.591367 1.027269 -0.210893 1.442479 1.569464 -1.281376 2.370876
wb_dma_de/always_23/block_1/case_1/block_5 1.551450 -1.127238 -0.732563 -0.279703 6.155409 1.342336 -0.560915 1.609959 -0.551351 0.777747 0.530382 4.589816 1.919983 -2.494611 -1.877170 0.509726 0.060817 1.934048 -7.535878 -2.460901
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.549233 0.391853 0.353073 0.760456 -0.367895 -0.415679 -1.205265 0.898021 -1.407498 0.358340 0.626506 -0.022545 1.993709 1.114174 2.663247 3.660494 -1.271052 -1.210164 2.505764 1.402322
wb_dma_ch_rf/wire_ch_am0_we -0.216390 -0.755341 0.171593 -1.009915 0.840686 0.814593 -0.557432 1.928669 -0.504804 1.862155 0.672128 -0.883393 -0.767547 0.476856 -0.608103 1.459785 -0.776931 -0.960912 -2.236685 -1.946806
wb_dma_ch_rf/always_25 -0.005917 2.448962 1.126221 -0.519380 -0.448170 -0.641475 -0.417106 -1.915885 -0.277041 -0.692267 -0.648694 0.038519 1.950194 -0.566590 0.251488 -1.909408 0.625709 2.143181 -0.630294 1.027467
wb_dma/wire_dma_rest 0.148698 -0.929478 -0.972993 -0.961957 0.969747 -0.719534 0.600908 -1.187160 0.899059 1.409809 -0.452327 1.928983 0.207923 -0.650679 -0.964561 1.150135 -0.040316 1.911989 -1.816744 -0.201894
wb_dma_wb_mast/input_mast_adr 2.045606 1.285542 1.285009 1.436488 -2.042159 -0.147717 1.397574 0.719469 -1.454631 0.170177 -0.769385 -0.702902 -1.029860 -1.244145 -0.501873 -0.937752 0.351311 -3.212358 1.008834 0.120550
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.584537 -0.187441 1.663700 0.345723 -1.451432 0.316831 0.553449 -1.480056 1.754919 -1.606296 -1.182212 1.226869 0.067315 1.837304 2.403488 0.331453 0.458012 3.447420 0.633793 0.374042
wb_dma_ch_sel/always_44/case_1 2.188026 0.222534 0.651603 0.549683 -2.841394 -0.855006 -2.647653 -6.374654 0.648044 2.755949 0.448231 2.001671 -1.911440 4.036119 0.583848 1.583479 -1.308012 2.200432 1.774316 4.051401
wb_dma/wire_ch0_am0 -0.196501 -0.688653 0.145004 -1.026685 0.894371 0.754068 -0.643168 1.793051 -0.542422 1.845006 0.734036 -0.884841 -0.822852 0.433895 -0.629664 1.354316 -0.753550 -0.935474 -2.118825 -1.869047
wb_dma_ch_rf/always_19/if_1 -1.300541 1.025512 -3.299324 -0.580529 1.626653 -0.508540 -2.120327 -0.518678 -1.105934 0.284184 0.589299 -0.865725 1.606244 -1.219712 -0.237776 -0.903590 0.015767 0.096427 -1.239737 0.405424
wb_dma_ch_rf/always_20/if_1/block_1/if_1 2.226473 0.940325 0.556749 -0.384127 0.326330 -0.339069 -3.674321 -4.542314 -1.550859 3.823755 1.129452 1.381295 -1.964128 3.348913 -0.980057 1.222316 -2.923322 1.672118 -1.591042 2.412023
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.041685 0.375438 0.476171 0.036230 2.269185 0.961110 -0.908143 2.506931 -3.363339 1.806264 2.803741 2.611058 -1.100776 2.855331 -2.169769 6.241224 1.040083 -0.219858 -2.393919 -0.108365
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.041396 0.132538 -1.464812 0.083784 -2.042074 -0.509882 1.536928 0.110285 -1.408904 -2.039212 -0.903771 -1.748132 0.453913 3.092782 -1.673559 3.411610 0.245072 -0.425818 -1.093184 1.156815
wb_dma_de/always_3/if_1 1.435226 0.698804 1.192885 2.608317 -1.064933 -0.203847 2.649848 0.103705 -2.022046 -1.050986 -0.461446 0.447031 -1.060174 -0.097124 -2.135130 -3.028213 1.803898 -3.034284 2.106859 1.025981
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.087949 2.171985 0.466704 -0.896302 0.607009 0.099950 0.060084 0.328381 1.580352 0.621809 0.554293 0.556852 1.322986 -0.819319 -1.508885 -2.671479 0.443313 -0.501061 -1.109275 -0.618396
wb_dma_ch_rf/assign_16_ch_adr1_we -0.486513 0.590547 0.192225 1.327941 -0.431725 -0.511408 1.921349 -0.634708 -1.381483 -1.483547 0.622647 0.414852 0.431596 1.265688 -2.651426 -2.437530 2.587485 -1.619743 2.684156 1.652567
wb_dma_wb_if/wire_wbm_data_o 2.557545 0.424400 -1.183516 0.049437 1.627804 -1.723929 0.479819 -2.745152 -0.902975 2.476820 -0.928923 -0.686776 -0.937456 -1.935559 -3.947514 -3.264041 -1.640284 -4.638475 -0.958094 0.630801
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.435000 0.414827 1.835699 -0.400336 0.026144 0.852571 0.971909 1.551587 3.564867 -0.361587 0.258032 1.942618 1.095663 0.423452 0.790176 -0.869652 0.909547 1.526641 -0.242338 -1.095449
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.921489 -0.656614 3.371205 3.025679 2.489974 0.981633 1.368602 2.881606 -2.981057 -2.391955 -1.430094 1.550685 0.789725 0.153677 3.497886 2.042746 -2.610966 -0.092698 0.530229 -0.666738
wb_dma_ch_sel/always_48/case_1/stmt_1 4.332400 -1.919037 3.028879 3.923569 -3.698560 -0.680117 4.616301 -3.007334 -1.213716 -0.180921 -3.784107 3.589916 -3.121799 1.626669 -0.222489 1.223884 -0.233489 0.476417 0.164860 1.974239
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.027003 2.089813 0.526877 -0.936391 0.650310 0.131693 0.131038 0.476048 1.734076 0.588092 0.580208 0.553897 1.321166 -0.863804 -1.406990 -2.691256 0.452973 -0.423805 -1.004398 -0.699806
assert_wb_dma_ch_arb/input_grant0 2.476696 1.035133 2.431697 2.264873 1.513363 0.625647 0.063170 1.805514 -3.081484 -0.515958 -0.417060 1.126918 0.622446 -0.198585 1.724632 1.635858 -1.936825 -1.416354 -0.323854 0.072086
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.077645 2.330855 0.544355 -0.967654 0.648127 0.135708 0.084021 0.425198 1.697462 0.655769 0.607724 0.621199 1.389729 -0.886948 -1.557971 -2.836287 0.445169 -0.553762 -1.124995 -0.664052
wb_dma_ch_pri_enc/wire_pri18_out -0.509765 0.374751 1.889065 -0.488157 0.079273 0.876952 0.995990 1.630542 3.817544 -0.407224 0.273420 1.982357 1.186513 0.384124 0.850283 -0.960184 0.949836 1.631213 -0.190183 -1.178830
wb_dma_ch_sel/assign_156_req_p0 0.512980 0.357332 0.459330 0.750260 -0.200410 -0.342236 -1.121527 1.097601 -1.364367 0.191927 0.566377 0.001024 2.080214 1.143269 2.793099 3.700925 -1.373739 -1.105832 2.576343 1.294186
wb_dma_ch_rf/reg_ch_err 1.926453 0.276794 4.198932 0.466864 0.358633 0.792553 0.359757 2.141514 1.875942 0.947430 0.285461 2.218487 1.047801 1.471086 2.711380 2.402858 -2.260711 0.022702 1.278764 -0.590293
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.637370 -1.824114 1.064700 0.751768 1.104180 0.372696 1.393754 1.273860 0.043914 -2.043778 -1.079566 0.325550 0.174757 0.349566 1.949735 0.462009 -0.765185 1.312580 1.015456 -0.901576
wb_dma_wb_slv/input_wb_addr_i 3.224579 4.435173 -1.578659 -0.428374 -2.732625 -0.627520 -2.673410 -3.047806 0.008255 2.923198 1.686990 1.664838 0.762665 -2.490505 -2.540816 -1.283269 3.040912 -1.867754 -2.819846 3.714932
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.055346 2.149425 0.527452 -0.856613 0.646785 0.159731 0.079295 0.450849 1.615849 0.585350 0.588051 0.600731 1.312686 -0.821914 -1.401251 -2.615817 0.401916 -0.500559 -1.051668 -0.647662
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.053973 2.176323 0.553788 -0.880743 0.630946 0.142232 0.083316 0.464530 1.633064 0.609163 0.576287 0.573968 1.355404 -0.863550 -1.438448 -2.685697 0.410930 -0.466899 -1.069761 -0.695199
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.043377 2.162579 0.450924 -0.891043 0.594460 0.102903 0.050852 0.374767 1.609022 0.627815 0.599028 0.547170 1.313167 -0.812191 -1.506785 -2.651076 0.415088 -0.485839 -1.097669 -0.605563
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.159125 -0.047342 -1.165031 2.237411 0.028686 0.895311 -0.429203 2.741421 -2.079679 -2.535029 -1.667603 -0.214067 1.314260 -1.534940 3.513544 2.649065 -0.202743 0.473932 -3.109385 -0.115120
