

================================================================
== Vitis HLS Report for 'keygen'
================================================================
* Date:           Mon Mar  4 11:09:08 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1              |       50|       50|         2|          -|          -|    25|        no|
        |- VITIS_LOOP_805_2    |      480|      480|        10|          -|          -|    48|        no|
        |- Loop 3              |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_5884_2  |     2048|     2048|         2|          -|          -|  1024|        no|
        | + VITIS_LOOP_2760_1  |     5120|     5120|         5|          -|          -|  1024|        no|
        | + VITIS_LOOP_2760_1  |     5120|     5120|         5|          -|          -|  1024|        no|
        | + VITIS_LOOP_2817_1  |     4096|     4096|         4|          -|          -|  1024|        no|
        | + VITIS_LOOP_2817_1  |     4096|     4096|         4|          -|          -|  1024|        no|
        | + VITIS_LOOP_225_1   |     6144|     6144|        12|          -|          -|   512|        no|
        | + VITIS_LOOP_546_1   |     1024|     1024|         2|          -|          -|   512|        no|
        | + VITIS_LOOP_546_1   |     1024|     1024|         2|          -|          -|   512|        no|
        | + VITIS_LOOP_562_1   |     3072|     3072|         3|          -|          -|  1024|        no|
        | + VITIS_LOOP_562_1   |     3072|     3072|         3|          -|          -|  1024|        no|
        | + VITIS_LOOP_580_1   |     1536|     1536|         3|          -|          -|   512|        no|
        | + VITIS_LOOP_580_1   |     1536|     1536|         3|          -|          -|   512|        no|
        | + VITIS_LOOP_5942_3  |     1536|     1536|         6|          -|          -|   256|        no|
        |- Loop 4              |     8192|     8192|         8|          -|          -|  1024|        no|
        |- Loop 5              |     8192|     8192|         8|          -|          -|  1024|        no|
        |- Loop 6              |     3072|     3072|         3|          -|          -|  1024|        no|
        |- Loop 7              |     8192|     8192|         8|          -|          -|  1024|        no|
        |- Loop 8              |     8192|     8192|         8|          -|          -|  1024|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 117
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 14 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 76 19 
18 --> 17 
19 --> 20 24 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 19 
24 --> 25 76 29 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 24 
29 --> 30 32 
30 --> 31 
31 --> 29 
32 --> 33 35 
33 --> 34 
34 --> 32 
35 --> 36 
36 --> 37 48 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 36 
48 --> 49 50 
49 --> 48 
50 --> 51 52 
51 --> 50 
52 --> 53 55 
53 --> 54 
54 --> 52 
55 --> 56 58 
56 --> 57 
57 --> 55 
58 --> 59 61 
59 --> 60 
60 --> 58 
61 --> 62 64 
62 --> 63 
63 --> 61 
64 --> 65 
65 --> 66 71 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 65 
71 --> 72 
72 --> 73 
73 --> 74 76 
74 --> 75 76 
75 --> 76 
76 --> 77 14 
77 --> 78 85 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 77 
85 --> 86 93 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 85 
93 --> 94 
94 --> 95 97 
95 --> 96 
96 --> 94 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 110 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 102 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 110 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 118 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%rng_st_0 = alloca i32 1"   --->   Operation 119 'alloca' 'rng_st_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%rng_st_51_0 = alloca i32 1"   --->   Operation 120 'alloca' 'rng_st_51_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%rng_st_52_0 = alloca i32 1"   --->   Operation 121 'alloca' 'rng_st_52_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%rng_st_53_0 = alloca i32 1"   --->   Operation 122 'alloca' 'rng_st_53_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%rng_st_54_0 = alloca i32 1"   --->   Operation 123 'alloca' 'rng_st_54_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%rng_st_55_0 = alloca i32 1"   --->   Operation 124 'alloca' 'rng_st_55_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%rng_st_57_0 = alloca i32 1"   --->   Operation 125 'alloca' 'rng_st_57_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%rng_st_58_0 = alloca i32 1"   --->   Operation 126 'alloca' 'rng_st_58_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%rng_st_59_0 = alloca i32 1"   --->   Operation 127 'alloca' 'rng_st_59_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%rng_st_60_0 = alloca i32 1"   --->   Operation 128 'alloca' 'rng_st_60_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%rng_st_61_0 = alloca i32 1"   --->   Operation 129 'alloca' 'rng_st_61_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%rng_st_62_0 = alloca i32 1"   --->   Operation 130 'alloca' 'rng_st_62_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%rng_st_63_0 = alloca i32 1"   --->   Operation 131 'alloca' 'rng_st_63_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%rng_st_64_0 = alloca i32 1"   --->   Operation 132 'alloca' 'rng_st_64_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%rng_st_65_0 = alloca i32 1"   --->   Operation 133 'alloca' 'rng_st_65_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%rng_st_67_0 = alloca i32 1"   --->   Operation 134 'alloca' 'rng_st_67_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%rng_st_68_0 = alloca i32 1"   --->   Operation 135 'alloca' 'rng_st_68_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%rng_st_69_0 = alloca i32 1"   --->   Operation 136 'alloca' 'rng_st_69_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%rng_st_70_0 = alloca i32 1"   --->   Operation 137 'alloca' 'rng_st_70_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%rng_st_71_0 = alloca i32 1"   --->   Operation 138 'alloca' 'rng_st_71_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%rng_st_72_0 = alloca i32 1"   --->   Operation 139 'alloca' 'rng_st_72_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%rng_st_73_0 = alloca i32 1"   --->   Operation 140 'alloca' 'rng_st_73_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%rng_st_74_0 = alloca i32 1"   --->   Operation 141 'alloca' 'rng_st_74_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%rng_st_56_0 = alloca i32 1"   --->   Operation 142 'alloca' 'rng_st_56_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%rng_st_66_0 = alloca i32 1"   --->   Operation 143 'alloca' 'rng_st_66_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%spectopmodule_ln5741 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_54" [../FalconHLS/code_hls/keygen.c:5741]   --->   Operation 144 'spectopmodule' 'spectopmodule_ln5741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %f_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_4, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %f_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %g_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_7, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %g_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %F_upper_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %F_upper_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %G_upper_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_9, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %G_upper_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_out, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_out, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %seed, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_29, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %seed, void @empty_36, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_56, i32 4294967295, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_22, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_30, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.00ns)   --->   "%seed_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %seed"   --->   Operation 160 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 161 [1/1] (1.00ns)   --->   "%h_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %h_out"   --->   Operation 161 'read' 'h_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 162 [1/1] (1.00ns)   --->   "%G_upper_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %G_upper_out"   --->   Operation 162 'read' 'G_upper_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 163 [1/1] (1.00ns)   --->   "%F_upper_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %F_upper_out"   --->   Operation 163 'read' 'F_upper_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 164 [1/1] (1.00ns)   --->   "%g_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %g_out"   --->   Operation 164 'read' 'g_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 165 [1/1] (1.00ns)   --->   "%f_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %f_out"   --->   Operation 165 'read' 'f_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp2108 = alloca i64 1"   --->   Operation 166 'alloca' 'tmp2108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %tmp2108"   --->   Operation 167 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%f = alloca i64 1" [../FalconHLS/code_hls/keygen.c:5751]   --->   Operation 168 'alloca' 'f' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%g = alloca i64 1" [../FalconHLS/code_hls/keygen.c:5752]   --->   Operation 169 'alloca' 'g' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%F_upper = alloca i64 1"   --->   Operation 170 'alloca' 'F_upper' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%G_upper = alloca i64 1"   --->   Operation 171 'alloca' 'G_upper' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%h = alloca i64 1"   --->   Operation 172 'alloca' 'h' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%rt1 = alloca i64 1" [../FalconHLS/code_hls/keygen.c:5854]   --->   Operation 173 'alloca' 'rt1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%rt2 = alloca i64 1" [../FalconHLS/code_hls/keygen.c:5854]   --->   Operation 174 'alloca' 'rt2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%rt3 = alloca i64 1" [../FalconHLS/code_hls/keygen.c:5854]   --->   Operation 175 'alloca' 'rt3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_1 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln788 = store i5 0, i5 %empty" [../FalconHLS/code_hls/shake.c:788]   --->   Operation 176 'store' 'store_ln788' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln788 = br void %memset.loop.i" [../FalconHLS/code_hls/shake.c:788]   --->   Operation 177 'br' 'br_ln788' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.95>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%p_load = load i5 %empty"   --->   Operation 178 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%rng_st_0_load = load i64 %rng_st_0"   --->   Operation 179 'load' 'rng_st_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%rng_st_51_0_load = load i64 %rng_st_51_0"   --->   Operation 180 'load' 'rng_st_51_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%rng_st_52_0_load = load i64 %rng_st_52_0"   --->   Operation 181 'load' 'rng_st_52_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%rng_st_53_0_load = load i64 %rng_st_53_0"   --->   Operation 182 'load' 'rng_st_53_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%rng_st_54_0_load = load i64 %rng_st_54_0"   --->   Operation 183 'load' 'rng_st_54_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%rng_st_55_0_load = load i64 %rng_st_55_0"   --->   Operation 184 'load' 'rng_st_55_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%rng_st_57_0_load = load i64 %rng_st_57_0"   --->   Operation 185 'load' 'rng_st_57_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%rng_st_58_0_load = load i64 %rng_st_58_0"   --->   Operation 186 'load' 'rng_st_58_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%rng_st_59_0_load = load i64 %rng_st_59_0"   --->   Operation 187 'load' 'rng_st_59_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%rng_st_60_0_load = load i64 %rng_st_60_0"   --->   Operation 188 'load' 'rng_st_60_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%rng_st_61_0_load = load i64 %rng_st_61_0"   --->   Operation 189 'load' 'rng_st_61_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%rng_st_62_0_load = load i64 %rng_st_62_0"   --->   Operation 190 'load' 'rng_st_62_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%rng_st_63_0_load = load i64 %rng_st_63_0"   --->   Operation 191 'load' 'rng_st_63_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%rng_st_64_0_load = load i64 %rng_st_64_0"   --->   Operation 192 'load' 'rng_st_64_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%rng_st_65_0_load = load i64 %rng_st_65_0"   --->   Operation 193 'load' 'rng_st_65_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%rng_st_67_0_load = load i64 %rng_st_67_0"   --->   Operation 194 'load' 'rng_st_67_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%rng_st_68_0_load = load i64 %rng_st_68_0"   --->   Operation 195 'load' 'rng_st_68_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%rng_st_69_0_load = load i64 %rng_st_69_0"   --->   Operation 196 'load' 'rng_st_69_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%rng_st_70_0_load = load i64 %rng_st_70_0"   --->   Operation 197 'load' 'rng_st_70_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%rng_st_71_0_load = load i64 %rng_st_71_0"   --->   Operation 198 'load' 'rng_st_71_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%rng_st_72_0_load = load i64 %rng_st_72_0"   --->   Operation 199 'load' 'rng_st_72_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%rng_st_73_0_load = load i64 %rng_st_73_0"   --->   Operation 200 'load' 'rng_st_73_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%rng_st_74_0_load = load i64 %rng_st_74_0"   --->   Operation 201 'load' 'rng_st_74_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (1.36ns)   --->   "%exitcond19826 = icmp_eq  i5 %p_load, i5 25"   --->   Operation 202 'icmp' 'exitcond19826' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 203 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (1.78ns)   --->   "%empty_358 = add i5 %p_load, i5 1"   --->   Operation 204 'add' 'empty_358' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond19826, void %memset.loop.i.split, void %for.inc.i.0.preheader"   --->   Operation 205 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i5 %p_load, void %.case.24, i5 0, void %memset.loop.i.split..exit_crit_edge, i5 1, void %.case.1, i5 2, void %.case.2, i5 3, void %.case.3, i5 4, void %.case.4, i5 5, void %.case.5, i5 6, void %.case.6, i5 7, void %.case.7, i5 8, void %.case.8, i5 9, void %.case.9, i5 10, void %.case.10, i5 11, void %.case.11, i5 12, void %.case.12, i5 13, void %.case.13, i5 14, void %.case.14, i5 15, void %.case.15, i5 16, void %.case.16, i5 17, void %.case.17, i5 18, void %.case.18, i5 19, void %.case.19, i5 20, void %.case.20, i5 21, void %.case.21, i5 22, void %.case.22, i5 23, void %.case.23"   --->   Operation 206 'switch' 'switch_ln0' <Predicate = (!exitcond19826)> <Delay = 0.95>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_73_0"   --->   Operation 207 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 23)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 23)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_72_0"   --->   Operation 209 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 22)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 22)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_71_0"   --->   Operation 211 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 21)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 21)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_70_0"   --->   Operation 213 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 20)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 20)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_69_0"   --->   Operation 215 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 19)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 19)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_68_0"   --->   Operation 217 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 18)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 18)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_67_0"   --->   Operation 219 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 17)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 17)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_66_0"   --->   Operation 221 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 16)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 16)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_65_0"   --->   Operation 223 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 15)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 224 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 15)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_64_0"   --->   Operation 225 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 14)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 14)> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_63_0"   --->   Operation 227 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 13)> <Delay = 0.00>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 13)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_62_0"   --->   Operation 229 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 12)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 12)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_61_0"   --->   Operation 231 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 11)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 232 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 11)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_60_0"   --->   Operation 233 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 10)> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 10)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_59_0"   --->   Operation 235 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 9)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 236 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 9)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_58_0"   --->   Operation 237 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 8)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 238 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 8)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_57_0"   --->   Operation 239 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 7)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 7)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_56_0"   --->   Operation 241 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 6)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 242 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 6)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_55_0"   --->   Operation 243 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 5)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 244 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 5)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_54_0"   --->   Operation 245 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 4)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 246 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 4)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_53_0"   --->   Operation 247 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 3)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 3)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_52_0"   --->   Operation 249 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 2)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 250 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 2)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_51_0"   --->   Operation 251 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 1)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 252 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 1)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_0"   --->   Operation 253 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 0)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 254 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 0)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 0, i64 %rng_st_74_0"   --->   Operation 255 'store' 'store_ln0' <Predicate = (!exitcond19826 & p_load == 31) | (!exitcond19826 & p_load == 30) | (!exitcond19826 & p_load == 29) | (!exitcond19826 & p_load == 28) | (!exitcond19826 & p_load == 27) | (!exitcond19826 & p_load == 26) | (!exitcond19826 & p_load == 25) | (!exitcond19826 & p_load == 24)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 256 'br' 'br_ln0' <Predicate = (!exitcond19826 & p_load == 31) | (!exitcond19826 & p_load == 30) | (!exitcond19826 & p_load == 29) | (!exitcond19826 & p_load == 28) | (!exitcond19826 & p_load == 27) | (!exitcond19826 & p_load == 26) | (!exitcond19826 & p_load == 25) | (!exitcond19826 & p_load == 24)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%u_0 = alloca i32 1"   --->   Operation 257 'alloca' 'u_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%rng_st_3_0 = alloca i32 1"   --->   Operation 258 'alloca' 'rng_st_3_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%rng_st_51_3_0 = alloca i32 1"   --->   Operation 259 'alloca' 'rng_st_51_3_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%rng_st_52_3_0 = alloca i32 1"   --->   Operation 260 'alloca' 'rng_st_52_3_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%rng_st_53_3_0 = alloca i32 1"   --->   Operation 261 'alloca' 'rng_st_53_3_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%rng_st_54_3_0 = alloca i32 1"   --->   Operation 262 'alloca' 'rng_st_54_3_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%rng_st_55_3_0 = alloca i32 1"   --->   Operation 263 'alloca' 'rng_st_55_3_0' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln805 = trunc i64 %seed_read" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 264 'trunc' 'trunc_ln805' <Predicate = (exitcond19826)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (1.58ns)   --->   "%store_ln805 = store i64 %rng_st_55_0_load, i64 %rng_st_55_3_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 265 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 266 [1/1] (1.58ns)   --->   "%store_ln805 = store i64 %rng_st_54_0_load, i64 %rng_st_54_3_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 266 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 267 [1/1] (1.58ns)   --->   "%store_ln805 = store i64 %rng_st_53_0_load, i64 %rng_st_53_3_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 267 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 268 [1/1] (1.58ns)   --->   "%store_ln805 = store i64 %rng_st_52_0_load, i64 %rng_st_52_3_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 268 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 269 [1/1] (1.58ns)   --->   "%store_ln805 = store i64 %rng_st_51_0_load, i64 %rng_st_51_3_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 269 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 270 [1/1] (1.58ns)   --->   "%store_ln805 = store i64 %rng_st_0_load, i64 %rng_st_3_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 270 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln805 = store i6 0, i6 %u_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 271 'store' 'store_ln805' <Predicate = (exitcond19826)> <Delay = 1.58>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln805 = br void %for.inc.i.0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 272 'br' 'br_ln805' <Predicate = (exitcond19826)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 273 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 %empty_358, i5 %empty"   --->   Operation 273 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 274 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.52>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%u_0_load = load i6 %u_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 275 'load' 'u_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%rng_st_3_0_load = load i64 %rng_st_3_0"   --->   Operation 276 'load' 'rng_st_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%rng_st_51_3_0_load = load i64 %rng_st_51_3_0"   --->   Operation 277 'load' 'rng_st_51_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%rng_st_52_3_0_load = load i64 %rng_st_52_3_0"   --->   Operation 278 'load' 'rng_st_52_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%rng_st_53_3_0_load = load i64 %rng_st_53_3_0"   --->   Operation 279 'load' 'rng_st_53_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%rng_st_54_3_0_load = load i64 %rng_st_54_3_0"   --->   Operation 280 'load' 'rng_st_54_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%rng_st_55_3_0_load = load i64 %rng_st_55_3_0"   --->   Operation 281 'load' 'rng_st_55_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln805 = zext i6 %u_0_load" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 282 'zext' 'zext_ln805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.42ns)   --->   "%icmp_ln805 = icmp_eq  i6 %u_0_load, i6 48" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 283 'icmp' 'icmp_ln805' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 284 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (1.82ns)   --->   "%add_ln805 = add i6 %u_0_load, i6 1" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 285 'add' 'add_ln805' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln805 = br i1 %icmp_ln805, void %for.inc.i.split.0, void %i_shake256_inject.exit" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 286 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (3.52ns)   --->   "%add_ln809 = add i64 %zext_ln805, i64 %seed_read" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 287 'add' 'add_ln809' <Predicate = (!icmp_ln805)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln809_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln809, i32 1, i32 63" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 288 'partselect' 'trunc_ln809_1' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln809 = sext i63 %trunc_ln809_1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 289 'sext' 'sext_ln809' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln809" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 290 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%lshr_ln809_2 = partselect i3 @_ssdm_op_PartSelect.i3.i6.i32.i32, i6 %u_0_load, i32 3, i32 5" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 291 'partselect' 'lshr_ln809_2' <Predicate = (!icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (2.06ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.6i64.i3, i64 %rng_st_3_0_load, i64 %rng_st_51_3_0_load, i64 %rng_st_52_3_0_load, i64 %rng_st_53_3_0_load, i64 %rng_st_54_3_0_load, i64 %rng_st_55_3_0_load, i3 %lshr_ln809_2" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 292 'mux' 'tmp_s' <Predicate = (!icmp_ln805)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%rng_st_1 = alloca i32 1"   --->   Operation 293 'alloca' 'rng_st_1' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%rng_st_7 = alloca i32 1"   --->   Operation 294 'alloca' 'rng_st_7' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%rng_st_54 = alloca i32 1"   --->   Operation 295 'alloca' 'rng_st_54' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%rng_st_55 = alloca i32 1"   --->   Operation 296 'alloca' 'rng_st_55' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%rng_st_56 = alloca i32 1"   --->   Operation 297 'alloca' 'rng_st_56' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%rng_st_57 = alloca i32 1"   --->   Operation 298 'alloca' 'rng_st_57' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%rng_st_58 = alloca i32 1"   --->   Operation 299 'alloca' 'rng_st_58' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%rng_st_59 = alloca i32 1"   --->   Operation 300 'alloca' 'rng_st_59' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%rng_st_60 = alloca i32 1"   --->   Operation 301 'alloca' 'rng_st_60' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%rng_st_61 = alloca i32 1"   --->   Operation 302 'alloca' 'rng_st_61' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%rng_st_62 = alloca i32 1"   --->   Operation 303 'alloca' 'rng_st_62' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%rng_st_63 = alloca i32 1"   --->   Operation 304 'alloca' 'rng_st_63' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%rng_st_64 = alloca i32 1"   --->   Operation 305 'alloca' 'rng_st_64' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%rng_st_65 = alloca i32 1"   --->   Operation 306 'alloca' 'rng_st_65' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%rng_st_66 = alloca i32 1"   --->   Operation 307 'alloca' 'rng_st_66' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%rng_st_67 = alloca i32 1"   --->   Operation 308 'alloca' 'rng_st_67' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%rng_st_68 = alloca i32 1"   --->   Operation 309 'alloca' 'rng_st_68' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%rng_st_69 = alloca i32 1"   --->   Operation 310 'alloca' 'rng_st_69' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%rng_st_70 = alloca i32 1"   --->   Operation 311 'alloca' 'rng_st_70' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%rng_st_71 = alloca i32 1"   --->   Operation 312 'alloca' 'rng_st_71' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%rng_st_72 = alloca i32 1"   --->   Operation 313 'alloca' 'rng_st_72' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%rng_st_73 = alloca i32 1"   --->   Operation 314 'alloca' 'rng_st_73' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%rng_st_74 = alloca i32 1"   --->   Operation 315 'alloca' 'rng_st_74' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%rng_st_75 = alloca i32 1"   --->   Operation 316 'alloca' 'rng_st_75' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%rng_st_76 = alloca i32 1"   --->   Operation 317 'alloca' 'rng_st_76' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%rng_dptr_2 = alloca i32 1"   --->   Operation 318 'alloca' 'rng_dptr_2' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%slove_NTRU_break_0_1 = alloca i32 1"   --->   Operation 319 'alloca' 'slove_NTRU_break_0_1' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%rng_st_56_0_load = load i64 %rng_st_56_0" [../FalconHLS/code_hls/shake.c:834]   --->   Operation 320 'load' 'rng_st_56_0_load' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%rng_st_66_0_load = load i64 %rng_st_66_0" [../FalconHLS/code_hls/shake.c:835]   --->   Operation 321 'load' 'rng_st_66_0_load' <Predicate = (icmp_ln805)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.99ns)   --->   "%rng_st = xor i64 %rng_st_56_0_load, i64 31" [../FalconHLS/code_hls/shake.c:834]   --->   Operation 322 'xor' 'rng_st' <Predicate = (icmp_ln805)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.99ns)   --->   "%rng_st_77 = xor i64 %rng_st_66_0_load, i64 9223372036854775808" [../FalconHLS/code_hls/shake.c:835]   --->   Operation 323 'xor' 'rng_st_77' <Predicate = (icmp_ln805)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 136, i64 %rng_dptr_2" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 324 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 325 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_74_0_load, i64 %rng_st_76" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 325 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 326 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_73_0_load, i64 %rng_st_75" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 326 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 327 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_72_0_load, i64 %rng_st_74" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 327 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 328 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_71_0_load, i64 %rng_st_73" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 328 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 329 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_70_0_load, i64 %rng_st_72" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 329 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 330 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_69_0_load, i64 %rng_st_71" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 330 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 331 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_68_0_load, i64 %rng_st_70" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 331 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 332 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_67_0_load, i64 %rng_st_69" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 332 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 333 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_77, i64 %rng_st_68" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 333 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 334 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_65_0_load, i64 %rng_st_67" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 334 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 335 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_64_0_load, i64 %rng_st_66" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 335 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_63_0_load, i64 %rng_st_65" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 336 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 337 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_62_0_load, i64 %rng_st_64" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 337 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 338 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_61_0_load, i64 %rng_st_63" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 338 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 339 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_60_0_load, i64 %rng_st_62" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 339 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 340 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_59_0_load, i64 %rng_st_61" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 340 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 341 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_58_0_load, i64 %rng_st_60" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 341 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 342 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_57_0_load, i64 %rng_st_59" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 342 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 343 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st, i64 %rng_st_58" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 343 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 344 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_55_3_0_load, i64 %rng_st_57" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 344 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 345 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_54_3_0_load, i64 %rng_st_56" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 345 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 346 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_53_3_0_load, i64 %rng_st_55" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 346 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 347 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_52_3_0_load, i64 %rng_st_54" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 347 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 348 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_51_3_0_load, i64 %rng_st_7" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 348 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 349 [1/1] (1.58ns)   --->   "%store_ln5851 = store i64 %rng_st_3_0_load, i64 %rng_st_1" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 349 'store' 'store_ln5851' <Predicate = (icmp_ln805)> <Delay = 1.58>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln5851 = br void %VITIS_LOOP_5884_2" [../FalconHLS/code_hls/keygen.c:5851]   --->   Operation 350 'br' 'br_ln5851' <Predicate = (icmp_ln805)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 73.0>
ST_5 : Operation 351 [7/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 351 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 73.0>
ST_6 : Operation 352 [6/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 352 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 73.0>
ST_7 : Operation 353 [5/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 353 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 73.0>
ST_8 : Operation 354 [4/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 354 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 73.0>
ST_9 : Operation 355 [3/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 355 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 73.0>
ST_10 : Operation 356 [2/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 356 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 73.0>
ST_11 : Operation 357 [1/7] (73.0ns)   --->   "%gmem0_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem0_addr, i32 1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 357 'readreq' 'gmem0_load_req' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 73.0>
ST_12 : Operation 358 [1/1] (73.0ns)   --->   "%gmem0_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem0_addr" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 358 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 5.57>
ST_13 : Operation 359 [1/1] (0.00ns)   --->   "%specloopname_ln799 = specloopname void @_ssdm_op_SpecLoopName, void @empty_57" [../FalconHLS/code_hls/shake.c:799]   --->   Operation 359 'specloopname' 'specloopname_ln799' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%trunc_ln809 = trunc i6 %u_0_load" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 360 'trunc' 'trunc_ln809' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%xor_ln809 = xor i1 %trunc_ln805, i1 %trunc_ln809" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 361 'xor' 'xor_ln809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %xor_ln809, i3 0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 362 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%zext_ln809 = zext i4 %shl_ln" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 363 'zext' 'zext_ln809' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%lshr_ln809 = lshr i16 %gmem0_addr_read, i16 %zext_ln809" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 364 'lshr' 'lshr_ln809' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%trunc_ln809_2 = trunc i16 %lshr_ln809" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 365 'trunc' 'trunc_ln809_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%zext_ln809_1 = zext i8 %trunc_ln809_2" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 366 'zext' 'zext_ln809_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%shl_ln809_1 = shl i6 %u_0_load, i6 3" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 367 'shl' 'shl_ln809_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%zext_ln809_2 = zext i6 %shl_ln809_1" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 368 'zext' 'zext_ln809_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node xor_ln809_1)   --->   "%shl_ln809 = shl i64 %zext_ln809_1, i64 %zext_ln809_2" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 369 'shl' 'shl_ln809' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (3.98ns) (out node of the LUT)   --->   "%xor_ln809_1 = xor i64 %tmp_s, i64 %shl_ln809" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 370 'xor' 'xor_ln809_1' <Predicate = true> <Delay = 3.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.95ns)   --->   "%switch_ln809 = switch i3 %lshr_ln809_2, void %for.inc.i.split.0.arrayidx54.i.exit.0_crit_edge, i3 5, void %arrayidx54.i.case.5.0, i3 1, void %arrayidx54.i.case.1.0, i3 2, void %arrayidx54.i.case.2.0, i3 3, void %arrayidx54.i.case.3.0, i3 4, void %arrayidx54.i.case.4.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 371 'switch' 'switch_ln809' <Predicate = true> <Delay = 0.95>
ST_13 : Operation 372 [1/1] (1.58ns)   --->   "%store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_54_3_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 372 'store' 'store_ln809' <Predicate = (lshr_ln809_2 == 4)> <Delay = 1.58>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln809 = br void %arrayidx54.i.exit.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 373 'br' 'br_ln809' <Predicate = (lshr_ln809_2 == 4)> <Delay = 0.00>
ST_13 : Operation 374 [1/1] (1.58ns)   --->   "%store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_53_3_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 374 'store' 'store_ln809' <Predicate = (lshr_ln809_2 == 3)> <Delay = 1.58>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln809 = br void %arrayidx54.i.exit.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 375 'br' 'br_ln809' <Predicate = (lshr_ln809_2 == 3)> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (1.58ns)   --->   "%store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_52_3_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 376 'store' 'store_ln809' <Predicate = (lshr_ln809_2 == 2)> <Delay = 1.58>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln809 = br void %arrayidx54.i.exit.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 377 'br' 'br_ln809' <Predicate = (lshr_ln809_2 == 2)> <Delay = 0.00>
ST_13 : Operation 378 [1/1] (1.58ns)   --->   "%store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_51_3_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 378 'store' 'store_ln809' <Predicate = (lshr_ln809_2 == 1)> <Delay = 1.58>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln809 = br void %arrayidx54.i.exit.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 379 'br' 'br_ln809' <Predicate = (lshr_ln809_2 == 1)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (1.58ns)   --->   "%store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_55_3_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 380 'store' 'store_ln809' <Predicate = (lshr_ln809_2 == 5)> <Delay = 1.58>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln809 = br void %arrayidx54.i.exit.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 381 'br' 'br_ln809' <Predicate = (lshr_ln809_2 == 5)> <Delay = 0.00>
ST_13 : Operation 382 [1/1] (1.58ns)   --->   "%store_ln809 = store i64 %xor_ln809_1, i64 %rng_st_3_0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 382 'store' 'store_ln809' <Predicate = (lshr_ln809_2 == 7) | (lshr_ln809_2 == 6) | (lshr_ln809_2 == 0)> <Delay = 1.58>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln809 = br void %arrayidx54.i.exit.0" [../FalconHLS/code_hls/shake.c:809]   --->   Operation 383 'br' 'br_ln809' <Predicate = (lshr_ln809_2 == 7) | (lshr_ln809_2 == 6) | (lshr_ln809_2 == 0)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (1.58ns)   --->   "%store_ln805 = store i6 %add_ln805, i6 %u_0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 384 'store' 'store_ln805' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln805 = br void %for.inc.i.0" [../FalconHLS/code_hls/shake.c:805]   --->   Operation 385 'br' 'br_ln805' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 1.58>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%rng_st_1_load = load i64 %rng_st_1" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 386 'load' 'rng_st_1_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%rng_st_7_load = load i64 %rng_st_7" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 387 'load' 'rng_st_7_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%rng_st_54_load = load i64 %rng_st_54" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 388 'load' 'rng_st_54_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%rng_st_55_load = load i64 %rng_st_55" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 389 'load' 'rng_st_55_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%rng_st_56_load = load i64 %rng_st_56" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 390 'load' 'rng_st_56_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%rng_st_57_load = load i64 %rng_st_57" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 391 'load' 'rng_st_57_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%rng_st_58_load = load i64 %rng_st_58" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 392 'load' 'rng_st_58_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%rng_st_59_load = load i64 %rng_st_59" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 393 'load' 'rng_st_59_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%rng_st_60_load = load i64 %rng_st_60" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 394 'load' 'rng_st_60_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%rng_st_61_load = load i64 %rng_st_61" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 395 'load' 'rng_st_61_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%rng_st_62_load = load i64 %rng_st_62" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 396 'load' 'rng_st_62_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%rng_st_63_load = load i64 %rng_st_63" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 397 'load' 'rng_st_63_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%rng_st_64_load = load i64 %rng_st_64" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 398 'load' 'rng_st_64_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%rng_st_65_load = load i64 %rng_st_65" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 399 'load' 'rng_st_65_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%rng_st_66_load = load i64 %rng_st_66" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 400 'load' 'rng_st_66_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%rng_st_67_load = load i64 %rng_st_67" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 401 'load' 'rng_st_67_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%rng_st_68_load = load i64 %rng_st_68" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 402 'load' 'rng_st_68_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%rng_st_69_load = load i64 %rng_st_69" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 403 'load' 'rng_st_69_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%rng_st_70_load = load i64 %rng_st_70" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 404 'load' 'rng_st_70_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%rng_st_71_load = load i64 %rng_st_71" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 405 'load' 'rng_st_71_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%rng_st_72_load = load i64 %rng_st_72" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 406 'load' 'rng_st_72_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%rng_st_73_load = load i64 %rng_st_73" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 407 'load' 'rng_st_73_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%rng_st_74_load = load i64 %rng_st_74" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 408 'load' 'rng_st_74_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%rng_st_75_load = load i64 %rng_st_75" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 409 'load' 'rng_st_75_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%rng_st_76_load = load i64 %rng_st_76" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 410 'load' 'rng_st_76_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%rng_dptr_2_load = load i64 %rng_dptr_2" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 411 'load' 'rng_dptr_2_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [2/2] (1.58ns)   --->   "%call_ret4 = call i1664 @poly_small_mkgauss, i64 %rng_st_1_load, i64 %rng_st_7_load, i64 %rng_st_54_load, i64 %rng_st_55_load, i64 %rng_st_56_load, i64 %rng_st_57_load, i64 %rng_st_58_load, i64 %rng_st_59_load, i64 %rng_st_60_load, i64 %rng_st_61_load, i64 %rng_st_62_load, i64 %rng_st_63_load, i64 %rng_st_64_load, i64 %rng_st_65_load, i64 %rng_st_66_load, i64 %rng_st_67_load, i64 %rng_st_68_load, i64 %rng_st_69_load, i64 %rng_st_70_load, i64 %rng_st_71_load, i64 %rng_st_72_load, i64 %rng_st_73_load, i64 %rng_st_74_load, i64 %rng_st_75_load, i64 %rng_st_76_load, i64 %rng_dptr_2_load, i8 %f, i64 %RC, i63 %gauss_1024_12289" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 412 'call' 'call_ret4' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 4> <Delay = 1.58>
ST_15 : Operation 413 [1/2] (0.00ns)   --->   "%call_ret4 = call i1664 @poly_small_mkgauss, i64 %rng_st_1_load, i64 %rng_st_7_load, i64 %rng_st_54_load, i64 %rng_st_55_load, i64 %rng_st_56_load, i64 %rng_st_57_load, i64 %rng_st_58_load, i64 %rng_st_59_load, i64 %rng_st_60_load, i64 %rng_st_61_load, i64 %rng_st_62_load, i64 %rng_st_63_load, i64 %rng_st_64_load, i64 %rng_st_65_load, i64 %rng_st_66_load, i64 %rng_st_67_load, i64 %rng_st_68_load, i64 %rng_st_69_load, i64 %rng_st_70_load, i64 %rng_st_71_load, i64 %rng_st_72_load, i64 %rng_st_73_load, i64 %rng_st_74_load, i64 %rng_st_75_load, i64 %rng_st_76_load, i64 %rng_dptr_2_load, i8 %f, i64 %RC, i63 %gauss_1024_12289" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 413 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%rng_dptr = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 414 'extractvalue' 'rng_dptr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%rng_st_3 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 415 'extractvalue' 'rng_st_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 416 [1/1] (0.00ns)   --->   "%rng_st_4 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 416 'extractvalue' 'rng_st_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 417 [1/1] (0.00ns)   --->   "%rng_st_5 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 417 'extractvalue' 'rng_st_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 418 [1/1] (0.00ns)   --->   "%rng_st_6 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 418 'extractvalue' 'rng_st_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 419 [1/1] (0.00ns)   --->   "%rng_st_8 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 419 'extractvalue' 'rng_st_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 420 [1/1] (0.00ns)   --->   "%rng_st_9 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 420 'extractvalue' 'rng_st_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 421 [1/1] (0.00ns)   --->   "%rng_st_78 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 421 'extractvalue' 'rng_st_78' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 422 [1/1] (0.00ns)   --->   "%rng_st_79 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 422 'extractvalue' 'rng_st_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 423 [1/1] (0.00ns)   --->   "%rng_st_80 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 423 'extractvalue' 'rng_st_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 424 [1/1] (0.00ns)   --->   "%rng_st_81 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 424 'extractvalue' 'rng_st_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 425 [1/1] (0.00ns)   --->   "%rng_st_82 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 425 'extractvalue' 'rng_st_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 426 [1/1] (0.00ns)   --->   "%rng_st_83 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 426 'extractvalue' 'rng_st_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 427 [1/1] (0.00ns)   --->   "%rng_st_84 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 427 'extractvalue' 'rng_st_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 428 [1/1] (0.00ns)   --->   "%rng_st_85 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 428 'extractvalue' 'rng_st_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 429 [1/1] (0.00ns)   --->   "%rng_st_86 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 429 'extractvalue' 'rng_st_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 430 [1/1] (0.00ns)   --->   "%rng_st_87 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 430 'extractvalue' 'rng_st_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 431 [1/1] (0.00ns)   --->   "%rng_st_88 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 431 'extractvalue' 'rng_st_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 432 [1/1] (0.00ns)   --->   "%rng_st_89 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 432 'extractvalue' 'rng_st_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 433 [1/1] (0.00ns)   --->   "%rng_st_90 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 433 'extractvalue' 'rng_st_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 434 [1/1] (0.00ns)   --->   "%rng_st_91 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 434 'extractvalue' 'rng_st_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 435 [1/1] (0.00ns)   --->   "%rng_st_92 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 435 'extractvalue' 'rng_st_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 436 [1/1] (0.00ns)   --->   "%rng_st_93 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 436 'extractvalue' 'rng_st_93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 437 [1/1] (0.00ns)   --->   "%rng_st_94 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 437 'extractvalue' 'rng_st_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 438 [1/1] (0.00ns)   --->   "%rng_st_95 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 438 'extractvalue' 'rng_st_95' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 439 [1/1] (0.00ns)   --->   "%rng_st_96 = extractvalue i1664 %call_ret4" [../FalconHLS/code_hls/keygen.c:5872]   --->   Operation 439 'extractvalue' 'rng_st_96' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 440 [2/2] (1.58ns)   --->   "%call_ret6 = call i1664 @poly_small_mkgauss, i64 %rng_st_3, i64 %rng_st_4, i64 %rng_st_5, i64 %rng_st_6, i64 %rng_st_8, i64 %rng_st_9, i64 %rng_st_78, i64 %rng_st_79, i64 %rng_st_80, i64 %rng_st_81, i64 %rng_st_82, i64 %rng_st_83, i64 %rng_st_84, i64 %rng_st_85, i64 %rng_st_86, i64 %rng_st_87, i64 %rng_st_88, i64 %rng_st_89, i64 %rng_st_90, i64 %rng_st_91, i64 %rng_st_92, i64 %rng_st_93, i64 %rng_st_94, i64 %rng_st_95, i64 %rng_st_96, i64 %rng_dptr, i8 %g, i64 %RC, i63 %gauss_1024_12289" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 440 'call' 'call_ret6' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 5> <Delay = 1.58>
ST_16 : Operation 441 [1/2] (0.00ns)   --->   "%call_ret6 = call i1664 @poly_small_mkgauss, i64 %rng_st_3, i64 %rng_st_4, i64 %rng_st_5, i64 %rng_st_6, i64 %rng_st_8, i64 %rng_st_9, i64 %rng_st_78, i64 %rng_st_79, i64 %rng_st_80, i64 %rng_st_81, i64 %rng_st_82, i64 %rng_st_83, i64 %rng_st_84, i64 %rng_st_85, i64 %rng_st_86, i64 %rng_st_87, i64 %rng_st_88, i64 %rng_st_89, i64 %rng_st_90, i64 %rng_st_91, i64 %rng_st_92, i64 %rng_st_93, i64 %rng_st_94, i64 %rng_st_95, i64 %rng_st_96, i64 %rng_dptr, i8 %g, i64 %RC, i63 %gauss_1024_12289" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 441 'call' 'call_ret6' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 442 [1/1] (0.00ns)   --->   "%rng_dptr_1 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 442 'extractvalue' 'rng_dptr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 443 [1/1] (0.00ns)   --->   "%rng_st_97 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 443 'extractvalue' 'rng_st_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 444 [1/1] (0.00ns)   --->   "%rng_st_98 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 444 'extractvalue' 'rng_st_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 445 [1/1] (0.00ns)   --->   "%rng_st_99 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 445 'extractvalue' 'rng_st_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 446 [1/1] (0.00ns)   --->   "%rng_st_100 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 446 'extractvalue' 'rng_st_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 447 [1/1] (0.00ns)   --->   "%rng_st_101 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 447 'extractvalue' 'rng_st_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 448 [1/1] (0.00ns)   --->   "%rng_st_102 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 448 'extractvalue' 'rng_st_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 449 [1/1] (0.00ns)   --->   "%rng_st_103 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 449 'extractvalue' 'rng_st_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 450 [1/1] (0.00ns)   --->   "%rng_st_104 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 450 'extractvalue' 'rng_st_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 451 [1/1] (0.00ns)   --->   "%rng_st_105 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 451 'extractvalue' 'rng_st_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 452 [1/1] (0.00ns)   --->   "%rng_st_106 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 452 'extractvalue' 'rng_st_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 453 [1/1] (0.00ns)   --->   "%rng_st_107 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 453 'extractvalue' 'rng_st_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 454 [1/1] (0.00ns)   --->   "%rng_st_108 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 454 'extractvalue' 'rng_st_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 455 [1/1] (0.00ns)   --->   "%rng_st_109 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 455 'extractvalue' 'rng_st_109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 456 [1/1] (0.00ns)   --->   "%rng_st_110 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 456 'extractvalue' 'rng_st_110' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 457 [1/1] (0.00ns)   --->   "%rng_st_111 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 457 'extractvalue' 'rng_st_111' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 458 [1/1] (0.00ns)   --->   "%rng_st_112 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 458 'extractvalue' 'rng_st_112' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 459 [1/1] (0.00ns)   --->   "%rng_st_113 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 459 'extractvalue' 'rng_st_113' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 460 [1/1] (0.00ns)   --->   "%rng_st_114 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 460 'extractvalue' 'rng_st_114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 461 [1/1] (0.00ns)   --->   "%rng_st_115 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 461 'extractvalue' 'rng_st_115' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 462 [1/1] (0.00ns)   --->   "%rng_st_116 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 462 'extractvalue' 'rng_st_116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 463 [1/1] (0.00ns)   --->   "%rng_st_117 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 463 'extractvalue' 'rng_st_117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 464 [1/1] (0.00ns)   --->   "%rng_st_118 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 464 'extractvalue' 'rng_st_118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 465 [1/1] (0.00ns)   --->   "%rng_st_119 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 465 'extractvalue' 'rng_st_119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 466 [1/1] (0.00ns)   --->   "%rng_st_120 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 466 'extractvalue' 'rng_st_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 467 [1/1] (0.00ns)   --->   "%rng_st_121 = extractvalue i1664 %call_ret6" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 467 'extractvalue' 'rng_st_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 468 [1/1] (1.58ns)   --->   "%br_ln5884 = br void %for.body" [../FalconHLS/code_hls/keygen.c:5884]   --->   Operation 468 'br' 'br_ln5884' <Predicate = true> <Delay = 1.58>

State 17 <SV = 6> <Delay = 3.25>
ST_17 : Operation 469 [1/1] (0.00ns)   --->   "%test = phi i32 0, void %VITIS_LOOP_5884_2, i32 %test_1, void %for.body.split_ifconv"   --->   Operation 469 'phi' 'test' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 470 [1/1] (0.00ns)   --->   "%u_014 = phi i11 0, void %VITIS_LOOP_5884_2, i11 %u_215, void %for.body.split_ifconv"   --->   Operation 470 'phi' 'u_014' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln5884 = zext i11 %u_014" [../FalconHLS/code_hls/keygen.c:5884]   --->   Operation 471 'zext' 'zext_ln5884' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 472 [1/1] (1.88ns)   --->   "%icmp_ln5884 = icmp_eq  i11 %u_014, i11 1024" [../FalconHLS/code_hls/keygen.c:5884]   --->   Operation 472 'icmp' 'icmp_ln5884' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 473 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 473 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 474 [1/1] (1.63ns)   --->   "%u_215 = add i11 %u_014, i11 1" [../FalconHLS/code_hls/keygen.c:5884]   --->   Operation 474 'add' 'u_215' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln5884 = br i1 %icmp_ln5884, void %for.body.split_ifconv, void %for.end" [../FalconHLS/code_hls/keygen.c:5884]   --->   Operation 475 'br' 'br_ln5884' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 476 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i8 %f, i64 0, i64 %zext_ln5884" [../FalconHLS/code_hls/keygen.c:5890]   --->   Operation 476 'getelementptr' 'f_addr' <Predicate = (!icmp_ln5884)> <Delay = 0.00>
ST_17 : Operation 477 [2/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [../FalconHLS/code_hls/keygen.c:5890]   --->   Operation 477 'load' 'f_load' <Predicate = (!icmp_ln5884)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_17 : Operation 478 [1/1] (0.00ns)   --->   "%g_addr = getelementptr i8 %g, i64 0, i64 %zext_ln5884" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 478 'getelementptr' 'g_addr' <Predicate = (!icmp_ln5884)> <Delay = 0.00>
ST_17 : Operation 479 [2/2] (3.25ns)   --->   "%g_load = load i10 %g_addr" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 479 'load' 'g_load' <Predicate = (!icmp_ln5884)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_17 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %test, i32 31" [../FalconHLS/code_hls/keygen.c:5897]   --->   Operation 480 'bitselect' 'tmp_205' <Predicate = (icmp_ln5884)> <Delay = 0.00>
ST_17 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln5897 = br i1 %tmp_205, void %for.inc.i32.preheader, void %VITIS_LOOP_5884_2.backedge" [../FalconHLS/code_hls/keygen.c:5897]   --->   Operation 481 'br' 'br_ln5897' <Predicate = (icmp_ln5884)> <Delay = 0.00>
ST_17 : Operation 482 [1/1] (1.58ns)   --->   "%br_ln2760 = br void %for.inc.i32" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 482 'br' 'br_ln2760' <Predicate = (icmp_ln5884 & !tmp_205)> <Delay = 1.58>

State 18 <SV = 7> <Delay = 5.78>
ST_18 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln5815 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../FalconHLS/code_hls/keygen.c:5815]   --->   Operation 483 'specloopname' 'specloopname_ln5815' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 484 [1/2] (3.25ns)   --->   "%f_load = load i10 %f_addr" [../FalconHLS/code_hls/keygen.c:5890]   --->   Operation 484 'load' 'f_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_206 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %f_load, i32 4, i32 7" [../FalconHLS/code_hls/keygen.c:5890]   --->   Operation 485 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 486 [1/1] (1.30ns)   --->   "%icmp_ln5890 = icmp_sgt  i4 %tmp_206, i4 0" [../FalconHLS/code_hls/keygen.c:5890]   --->   Operation 486 'icmp' 'icmp_ln5890' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 487 [1/1] (1.55ns)   --->   "%icmp_ln5890_1 = icmp_slt  i8 %f_load, i8 241" [../FalconHLS/code_hls/keygen.c:5890]   --->   Operation 487 'icmp' 'icmp_ln5890_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 488 [1/2] (3.25ns)   --->   "%g_load = load i10 %g_addr" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 488 'load' 'g_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_18 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_207 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %g_load, i32 4, i32 7" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 489 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 490 [1/1] (1.30ns)   --->   "%icmp_ln5891 = icmp_sgt  i4 %tmp_207, i4 0" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 490 'icmp' 'icmp_ln5891' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/1] (1.55ns)   --->   "%icmp_ln5891_1 = icmp_slt  i8 %g_load, i8 241" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 491 'icmp' 'icmp_ln5891_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node test_1)   --->   "%or_ln5891 = or i1 %icmp_ln5890, i1 %icmp_ln5890_1" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 492 'or' 'or_ln5891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node test_1)   --->   "%or_ln5891_1 = or i1 %icmp_ln5891_1, i1 %icmp_ln5891" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 493 'or' 'or_ln5891_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node test_1)   --->   "%or_ln5891_2 = or i1 %or_ln5891_1, i1 %or_ln5891" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 494 'or' 'or_ln5891_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%test_1 = select i1 %or_ln5891_2, i32 4294967295, i32 %test" [../FalconHLS/code_hls/keygen.c:5891]   --->   Operation 495 'select' 'test_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln5884 = br void %for.body" [../FalconHLS/code_hls/keygen.c:5884]   --->   Operation 496 'br' 'br_ln5884' <Predicate = true> <Delay = 0.00>

State 19 <SV = 7> <Delay = 3.25>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%ng = phi i32 %ng_1, void %for.inc.i32.split, i32 0, void %for.inc.i32.preheader"   --->   Operation 497 'phi' 'ng' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%s = phi i26 %s_1, void %for.inc.i32.split, i26 0, void %for.inc.i32.preheader"   --->   Operation 498 'phi' 's' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%u = phi i11 %u_216, void %for.inc.i32.split, i11 0, void %for.inc.i32.preheader"   --->   Operation 499 'phi' 'u' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln2760 = zext i11 %u" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 500 'zext' 'zext_ln2760' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 501 [1/1] (1.88ns)   --->   "%icmp_ln2760 = icmp_eq  i11 %u, i11 1024" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 501 'icmp' 'icmp_ln2760' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 502 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (1.63ns)   --->   "%u_216 = add i11 %u, i11 1" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 503 'add' 'u_216' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln2760 = br i1 %icmp_ln2760, void %for.inc.i32.split, void %for.inc.i46.preheader" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 504 'br' 'br_ln2760' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 505 [1/1] (0.00ns)   --->   "%f_addr_4 = getelementptr i8 %f, i64 0, i64 %zext_ln2760" [../FalconHLS/code_hls/keygen.c:2763]   --->   Operation 505 'getelementptr' 'f_addr_4' <Predicate = (!icmp_ln2760)> <Delay = 0.00>
ST_19 : Operation 506 [2/2] (3.25ns)   --->   "%z = load i10 %f_addr_4" [../FalconHLS/code_hls/keygen.c:2763]   --->   Operation 506 'load' 'z' <Predicate = (!icmp_ln2760)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_19 : Operation 507 [1/1] (1.58ns)   --->   "%br_ln2760 = br void %for.inc.i46" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 507 'br' 'br_ln2760' <Predicate = (icmp_ln2760)> <Delay = 1.58>

State 20 <SV = 8> <Delay = 4.30>
ST_20 : Operation 508 [1/2] (3.25ns)   --->   "%z = load i10 %f_addr_4" [../FalconHLS/code_hls/keygen.c:2763]   --->   Operation 508 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_20 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln2761 = sext i8 %z" [../FalconHLS/code_hls/keygen.c:2761]   --->   Operation 509 'sext' 'sext_ln2761' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 510 [3/3] (1.05ns) (grouped into DSP with root node s_1)   --->   "%mul_ln2764 = mul i16 %sext_ln2761, i16 %sext_ln2761" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 510 'mul' 'mul_ln2764' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 9> <Delay = 1.05>
ST_21 : Operation 511 [2/3] (1.05ns) (grouped into DSP with root node s_1)   --->   "%mul_ln2764 = mul i16 %sext_ln2761, i16 %sext_ln2761" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 511 'mul' 'mul_ln2764' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 10> <Delay = 2.10>
ST_22 : Operation 512 [1/3] (0.00ns) (grouped into DSP with root node s_1)   --->   "%mul_ln2764 = mul i16 %sext_ln2761, i16 %sext_ln2761" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 512 'mul' 'mul_ln2764' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 513 [1/1] (0.00ns) (grouped into DSP with root node s_1)   --->   "%sext_ln2764 = sext i16 %mul_ln2764" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 513 'sext' 'sext_ln2764' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 514 [2/2] (2.10ns) (root node of the DSP)   --->   "%s_1 = add i26 %sext_ln2764, i26 %s" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 514 'add' 's_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 11> <Delay = 3.09>
ST_23 : Operation 515 [1/1] (0.00ns)   --->   "%specloopname_ln2754 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [../FalconHLS/code_hls/keygen.c:2754]   --->   Operation 515 'specloopname' 'specloopname_ln2754' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 516 [1/2] (2.10ns) (root node of the DSP)   --->   "%s_1 = add i26 %sext_ln2764, i26 %s" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 516 'add' 's_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln2765 = sext i26 %s_1" [../FalconHLS/code_hls/keygen.c:2765]   --->   Operation 517 'sext' 'sext_ln2765' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 518 [1/1] (0.99ns)   --->   "%ng_1 = or i32 %sext_ln2765, i32 %ng" [../FalconHLS/code_hls/keygen.c:2765]   --->   Operation 518 'or' 'ng_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln2760 = br void %for.inc.i32" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 519 'br' 'br_ln2760' <Predicate = true> <Delay = 0.00>

State 24 <SV = 8> <Delay = 7.58>
ST_24 : Operation 520 [1/1] (0.00ns)   --->   "%ng_2 = phi i32 %ng_3, void %for.inc.i46.split, i32 0, void %for.inc.i46.preheader"   --->   Operation 520 'phi' 'ng_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 521 [1/1] (0.00ns)   --->   "%s_2 = phi i26 %s_3, void %for.inc.i46.split, i26 0, void %for.inc.i46.preheader"   --->   Operation 521 'phi' 's_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 522 [1/1] (0.00ns)   --->   "%u_138 = phi i11 %u_217, void %for.inc.i46.split, i11 0, void %for.inc.i46.preheader"   --->   Operation 522 'phi' 'u_138' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln2760_1 = zext i11 %u_138" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 523 'zext' 'zext_ln2760_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 524 [1/1] (1.88ns)   --->   "%icmp_ln2760_1 = icmp_eq  i11 %u_138, i11 1024" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 524 'icmp' 'icmp_ln2760_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 525 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 525 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 526 [1/1] (1.63ns)   --->   "%u_217 = add i11 %u_138, i11 1" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 526 'add' 'u_217' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln2760 = br i1 %icmp_ln2760_1, void %for.inc.i46.split, void %poly_small_sqnorm.exit51" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 527 'br' 'br_ln2760' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 528 [1/1] (0.00ns)   --->   "%g_addr_4 = getelementptr i8 %g, i64 0, i64 %zext_ln2760_1" [../FalconHLS/code_hls/keygen.c:2763]   --->   Operation 528 'getelementptr' 'g_addr_4' <Predicate = (!icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 529 [2/2] (3.25ns)   --->   "%z_129 = load i10 %g_addr_4" [../FalconHLS/code_hls/keygen.c:2763]   --->   Operation 529 'load' 'z_129' <Predicate = (!icmp_ln2760_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_24 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ng, i32 31" [../FalconHLS/code_hls/keygen.c:2767]   --->   Operation 530 'bitselect' 'tmp_208' <Predicate = (icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 531 [1/1] (0.76ns)   --->   "%normf = select i1 %tmp_208, i26 67108863, i26 %s" [../FalconHLS/code_hls/keygen.c:2767]   --->   Operation 531 'select' 'normf' <Predicate = (icmp_ln2760_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln5861 = sext i26 %normf" [../FalconHLS/code_hls/keygen.c:5861]   --->   Operation 532 'sext' 'sext_ln5861' <Predicate = (icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ng_2, i32 31" [../FalconHLS/code_hls/keygen.c:2767]   --->   Operation 533 'bitselect' 'tmp_209' <Predicate = (icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 534 [1/1] (0.76ns)   --->   "%normg = select i1 %tmp_209, i26 67108863, i26 %s_2" [../FalconHLS/code_hls/keygen.c:2767]   --->   Operation 534 'select' 'normg' <Predicate = (icmp_ln2760_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln5861_1 = sext i26 %normg" [../FalconHLS/code_hls/keygen.c:5861]   --->   Operation 535 'sext' 'sext_ln5861_1' <Predicate = (icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 536 [1/1] (2.37ns)   --->   "%add_ln5911 = add i27 %sext_ln5861_1, i27 %sext_ln5861" [../FalconHLS/code_hls/keygen.c:5911]   --->   Operation 536 'add' 'add_ln5911' <Predicate = (icmp_ln2760_1)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln5913)   --->   "%or_ln5911 = or i26 %normg, i26 %normf" [../FalconHLS/code_hls/keygen.c:5911]   --->   Operation 537 'or' 'or_ln5911' <Predicate = (icmp_ln2760_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node or_ln5913)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %or_ln5911, i32 25" [../FalconHLS/code_hls/keygen.c:5911]   --->   Operation 538 'bitselect' 'tmp_210' <Predicate = (icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 539 [1/1] (2.45ns)   --->   "%icmp_ln5913 = icmp_ugt  i27 %add_ln5911, i27 16822" [../FalconHLS/code_hls/keygen.c:5913]   --->   Operation 539 'icmp' 'icmp_ln5913' <Predicate = (icmp_ln2760_1)> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 540 [1/1] (1.01ns) (out node of the LUT)   --->   "%or_ln5913 = or i1 %tmp_210, i1 %icmp_ln5913" [../FalconHLS/code_hls/keygen.c:5913]   --->   Operation 540 'or' 'or_ln5913' <Predicate = (icmp_ln2760_1)> <Delay = 1.01> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 541 [1/1] (0.00ns)   --->   "%br_ln5913 = br i1 %or_ln5913, void %for.inc.i57.preheader, void %VITIS_LOOP_5884_2.backedge" [../FalconHLS/code_hls/keygen.c:5913]   --->   Operation 541 'br' 'br_ln5913' <Predicate = (icmp_ln2760_1)> <Delay = 0.00>
ST_24 : Operation 542 [1/1] (1.58ns)   --->   "%br_ln2817 = br void %for.inc.i57" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 542 'br' 'br_ln2817' <Predicate = (icmp_ln2760_1 & !or_ln5913)> <Delay = 1.58>

State 25 <SV = 9> <Delay = 4.30>
ST_25 : Operation 543 [1/2] (3.25ns)   --->   "%z_129 = load i10 %g_addr_4" [../FalconHLS/code_hls/keygen.c:2763]   --->   Operation 543 'load' 'z_129' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_25 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln2761_1 = sext i8 %z_129" [../FalconHLS/code_hls/keygen.c:2761]   --->   Operation 544 'sext' 'sext_ln2761_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 545 [3/3] (1.05ns) (grouped into DSP with root node s_3)   --->   "%mul_ln2764_1 = mul i16 %sext_ln2761_1, i16 %sext_ln2761_1" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 545 'mul' 'mul_ln2764_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 10> <Delay = 1.05>
ST_26 : Operation 546 [2/3] (1.05ns) (grouped into DSP with root node s_3)   --->   "%mul_ln2764_1 = mul i16 %sext_ln2761_1, i16 %sext_ln2761_1" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 546 'mul' 'mul_ln2764_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 11> <Delay = 2.10>
ST_27 : Operation 547 [1/3] (0.00ns) (grouped into DSP with root node s_3)   --->   "%mul_ln2764_1 = mul i16 %sext_ln2761_1, i16 %sext_ln2761_1" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 547 'mul' 'mul_ln2764_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 548 [1/1] (0.00ns) (grouped into DSP with root node s_3)   --->   "%sext_ln2764_1 = sext i16 %mul_ln2764_1" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 548 'sext' 'sext_ln2764_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 549 [2/2] (2.10ns) (root node of the DSP)   --->   "%s_3 = add i26 %sext_ln2764_1, i26 %s_2" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 549 'add' 's_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 12> <Delay = 3.09>
ST_28 : Operation 550 [1/1] (0.00ns)   --->   "%specloopname_ln2754 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [../FalconHLS/code_hls/keygen.c:2754]   --->   Operation 550 'specloopname' 'specloopname_ln2754' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 551 [1/2] (2.10ns) (root node of the DSP)   --->   "%s_3 = add i26 %sext_ln2764_1, i26 %s_2" [../FalconHLS/code_hls/keygen.c:2764]   --->   Operation 551 'add' 's_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln2765_1 = sext i26 %s_3" [../FalconHLS/code_hls/keygen.c:2765]   --->   Operation 552 'sext' 'sext_ln2765_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 553 [1/1] (0.99ns)   --->   "%ng_3 = or i32 %sext_ln2765_1, i32 %ng_2" [../FalconHLS/code_hls/keygen.c:2765]   --->   Operation 553 'or' 'ng_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln2760 = br void %for.inc.i46" [../FalconHLS/code_hls/keygen.c:2760]   --->   Operation 554 'br' 'br_ln2760' <Predicate = true> <Delay = 0.00>

State 29 <SV = 9> <Delay = 3.25>
ST_29 : Operation 555 [1/1] (0.00ns)   --->   "%u_140 = phi i11 %u_218, void %for.inc.i57.split, i11 0, void %for.inc.i57.preheader"   --->   Operation 555 'phi' 'u_140' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln2817 = zext i11 %u_140" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 556 'zext' 'zext_ln2817' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 557 [1/1] (1.88ns)   --->   "%icmp_ln2817 = icmp_eq  i11 %u_140, i11 1024" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 557 'icmp' 'icmp_ln2817' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 558 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 558 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 559 [1/1] (1.63ns)   --->   "%u_218 = add i11 %u_140, i11 1" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 559 'add' 'u_218' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln2817 = br i1 %icmp_ln2817, void %for.inc.i57.split, void %for.inc.i66.preheader" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 560 'br' 'br_ln2817' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 561 [1/1] (0.00ns)   --->   "%f_addr_5 = getelementptr i8 %f, i64 0, i64 %zext_ln2817" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 561 'getelementptr' 'f_addr_5' <Predicate = (!icmp_ln2817)> <Delay = 0.00>
ST_29 : Operation 562 [2/2] (3.25ns)   --->   "%f_load_2 = load i10 %f_addr_5" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 562 'load' 'f_load_2' <Predicate = (!icmp_ln2817)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_29 : Operation 563 [1/1] (1.58ns)   --->   "%br_ln2817 = br void %for.inc.i66" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 563 'br' 'br_ln2817' <Predicate = (icmp_ln2817)> <Delay = 1.58>

State 30 <SV = 10> <Delay = 22.9>
ST_30 : Operation 564 [1/2] (3.25ns)   --->   "%f_load_2 = load i10 %f_addr_5" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 564 'load' 'f_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_30 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln2819 = sext i8 %f_load_2" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 565 'sext' 'sext_ln2819' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 566 [2/2] (19.6ns)   --->   "%tmp_84 = call i64 @fpr_of, i64 %sext_ln2819" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 566 'call' 'tmp_84' <Predicate = true> <Delay = 19.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 11> <Delay = 22.9>
ST_31 : Operation 567 [1/1] (0.00ns)   --->   "%specloopname_ln2814 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [../FalconHLS/code_hls/keygen.c:2814]   --->   Operation 567 'specloopname' 'specloopname_ln2814' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 568 [1/2] (19.6ns)   --->   "%tmp_84 = call i64 @fpr_of, i64 %sext_ln2819" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 568 'call' 'tmp_84' <Predicate = true> <Delay = 19.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 569 [1/1] (0.00ns)   --->   "%rt1_addr = getelementptr i64 %rt1, i64 0, i64 %zext_ln2817" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 569 'getelementptr' 'rt1_addr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 570 [1/1] (3.25ns)   --->   "%store_ln2819 = store i64 %tmp_84, i10 %rt1_addr" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 570 'store' 'store_ln2819' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_31 : Operation 571 [1/1] (0.00ns)   --->   "%br_ln2817 = br void %for.inc.i57" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 571 'br' 'br_ln2817' <Predicate = true> <Delay = 0.00>

State 32 <SV = 10> <Delay = 3.25>
ST_32 : Operation 572 [1/1] (0.00ns)   --->   "%u_142 = phi i11 %u_219, void %for.inc.i66.split, i11 0, void %for.inc.i66.preheader"   --->   Operation 572 'phi' 'u_142' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln2817_1 = zext i11 %u_142" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 573 'zext' 'zext_ln2817_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 574 [1/1] (1.88ns)   --->   "%icmp_ln2817_1 = icmp_eq  i11 %u_142, i11 1024" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 574 'icmp' 'icmp_ln2817_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 575 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 575 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 576 [1/1] (1.63ns)   --->   "%u_219 = add i11 %u_142, i11 1" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 576 'add' 'u_219' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln2817 = br i1 %icmp_ln2817_1, void %for.inc.i66.split, void %poly_small_to_fp.exit68" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 577 'br' 'br_ln2817' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 578 [1/1] (0.00ns)   --->   "%g_addr_5 = getelementptr i8 %g, i64 0, i64 %zext_ln2817_1" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 578 'getelementptr' 'g_addr_5' <Predicate = (!icmp_ln2817_1)> <Delay = 0.00>
ST_32 : Operation 579 [2/2] (3.25ns)   --->   "%g_load_2 = load i10 %g_addr_5" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 579 'load' 'g_load_2' <Predicate = (!icmp_ln2817_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_32 : Operation 580 [2/2] (0.00ns)   --->   "%call_ln5925 = call void @FFT, i64 %rt1, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5925]   --->   Operation 580 'call' 'call_ln5925' <Predicate = (icmp_ln2817_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 581 [2/2] (0.00ns)   --->   "%call_ln5926 = call void @FFT, i64 %rt2, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5926]   --->   Operation 581 'call' 'call_ln5926' <Predicate = (icmp_ln2817_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 11> <Delay = 22.9>
ST_33 : Operation 582 [1/2] (3.25ns)   --->   "%g_load_2 = load i10 %g_addr_5" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 582 'load' 'g_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_33 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln2819_1 = sext i8 %g_load_2" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 583 'sext' 'sext_ln2819_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 584 [2/2] (19.6ns)   --->   "%tmp_85 = call i64 @fpr_of, i64 %sext_ln2819_1" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 584 'call' 'tmp_85' <Predicate = true> <Delay = 19.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 12> <Delay = 22.9>
ST_34 : Operation 585 [1/1] (0.00ns)   --->   "%specloopname_ln2814 = specloopname void @_ssdm_op_SpecLoopName, void @empty_58" [../FalconHLS/code_hls/keygen.c:2814]   --->   Operation 585 'specloopname' 'specloopname_ln2814' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 586 [1/2] (19.6ns)   --->   "%tmp_85 = call i64 @fpr_of, i64 %sext_ln2819_1" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 586 'call' 'tmp_85' <Predicate = true> <Delay = 19.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 587 [1/1] (0.00ns)   --->   "%rt2_addr = getelementptr i64 %rt2, i64 0, i64 %zext_ln2817_1" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 587 'getelementptr' 'rt2_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 588 [1/1] (3.25ns)   --->   "%store_ln2819 = store i64 %tmp_85, i10 %rt2_addr" [../FalconHLS/code_hls/keygen.c:2819]   --->   Operation 588 'store' 'store_ln2819' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_34 : Operation 589 [1/1] (0.00ns)   --->   "%br_ln2817 = br void %for.inc.i66" [../FalconHLS/code_hls/keygen.c:2817]   --->   Operation 589 'br' 'br_ln2817' <Predicate = true> <Delay = 0.00>

State 35 <SV = 11> <Delay = 1.58>
ST_35 : Operation 590 [1/2] (0.00ns)   --->   "%call_ln5925 = call void @FFT, i64 %rt1, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5925]   --->   Operation 590 'call' 'call_ln5925' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 591 [1/2] (0.00ns)   --->   "%call_ln5926 = call void @FFT, i64 %rt2, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5926]   --->   Operation 591 'call' 'call_ln5926' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 592 [1/1] (1.58ns)   --->   "%br_ln225 = br void %for.inc.i77" [../FalconHLS/code_hls/fft.c:225]   --->   Operation 592 'br' 'br_ln225' <Predicate = true> <Delay = 1.58>

State 36 <SV = 12> <Delay = 4.24>
ST_36 : Operation 593 [1/1] (0.00ns)   --->   "%u_144 = phi i10 0, void %poly_small_to_fp.exit68, i10 %u_220, void %for.inc.i77.split"   --->   Operation 593 'phi' 'u_144' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln225 = zext i10 %u_144" [../FalconHLS/code_hls/fft.c:225]   --->   Operation 594 'zext' 'zext_ln225' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 595 [1/1] (1.77ns)   --->   "%icmp_ln225 = icmp_eq  i10 %u_144, i10 512" [../FalconHLS/code_hls/fft.c:225]   --->   Operation 595 'icmp' 'icmp_ln225' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 596 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 596 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 597 [1/1] (1.73ns)   --->   "%u_220 = add i10 %u_144, i10 1" [../FalconHLS/code_hls/fft.c:225]   --->   Operation 597 'add' 'u_220' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 598 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %icmp_ln225, void %for.inc.i77.split, void %for.inc.i85.preheader" [../FalconHLS/code_hls/fft.c:225]   --->   Operation 598 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 599 [1/1] (0.00ns)   --->   "%rt1_addr_1 = getelementptr i64 %rt1, i64 0, i64 %zext_ln225" [../FalconHLS/code_hls/fft.c:227]   --->   Operation 599 'getelementptr' 'rt1_addr_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_36 : Operation 600 [2/2] (3.25ns)   --->   "%a_re = load i10 %rt1_addr_1" [../FalconHLS/code_hls/fft.c:227]   --->   Operation 600 'load' 'a_re' <Predicate = (!icmp_ln225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_36 : Operation 601 [1/1] (0.99ns)   --->   "%xor_ln228 = xor i10 %u_144, i10 512" [../FalconHLS/code_hls/fft.c:228]   --->   Operation 601 'xor' 'xor_ln228' <Predicate = (!icmp_ln225)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i10 %xor_ln228" [../FalconHLS/code_hls/fft.c:228]   --->   Operation 602 'zext' 'zext_ln228' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_36 : Operation 603 [1/1] (0.00ns)   --->   "%rt1_addr_2 = getelementptr i64 %rt1, i64 0, i64 %zext_ln228" [../FalconHLS/code_hls/fft.c:228]   --->   Operation 603 'getelementptr' 'rt1_addr_2' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_36 : Operation 604 [2/2] (3.25ns)   --->   "%a_im = load i10 %rt1_addr_2" [../FalconHLS/code_hls/fft.c:228]   --->   Operation 604 'load' 'a_im' <Predicate = (!icmp_ln225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_36 : Operation 605 [1/1] (0.00ns)   --->   "%rt2_addr_1 = getelementptr i64 %rt2, i64 0, i64 %zext_ln225" [../FalconHLS/code_hls/fft.c:229]   --->   Operation 605 'getelementptr' 'rt2_addr_1' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_36 : Operation 606 [2/2] (3.25ns)   --->   "%b_re = load i10 %rt2_addr_1" [../FalconHLS/code_hls/fft.c:229]   --->   Operation 606 'load' 'b_re' <Predicate = (!icmp_ln225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_36 : Operation 607 [1/1] (0.00ns)   --->   "%rt2_addr_2 = getelementptr i64 %rt2, i64 0, i64 %zext_ln228" [../FalconHLS/code_hls/fft.c:230]   --->   Operation 607 'getelementptr' 'rt2_addr_2' <Predicate = (!icmp_ln225)> <Delay = 0.00>
ST_36 : Operation 608 [2/2] (3.25ns)   --->   "%b_im = load i10 %rt2_addr_2" [../FalconHLS/code_hls/fft.c:230]   --->   Operation 608 'load' 'b_im' <Predicate = (!icmp_ln225)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_36 : Operation 609 [1/1] (1.58ns)   --->   "%br_ln546 = br void %for.inc.i85" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 609 'br' 'br_ln546' <Predicate = (icmp_ln225)> <Delay = 1.58>

State 37 <SV = 13> <Delay = 35.6>
ST_37 : Operation 610 [1/2] (3.25ns)   --->   "%a_re = load i10 %rt1_addr_1" [../FalconHLS/code_hls/fft.c:227]   --->   Operation 610 'load' 'a_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_37 : Operation 611 [1/2] (3.25ns)   --->   "%a_im = load i10 %rt1_addr_2" [../FalconHLS/code_hls/fft.c:228]   --->   Operation 611 'load' 'a_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_37 : Operation 612 [1/2] (3.25ns)   --->   "%b_re = load i10 %rt2_addr_1" [../FalconHLS/code_hls/fft.c:229]   --->   Operation 612 'load' 'b_re' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_37 : Operation 613 [1/2] (3.25ns)   --->   "%b_im = load i10 %rt2_addr_2" [../FalconHLS/code_hls/fft.c:230]   --->   Operation 613 'load' 'b_im' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_37 : Operation 614 [2/2] (32.3ns)   --->   "%x_assign_s = dmul i64 %a_re, i64 %a_re" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 614 'dmul' 'x_assign_s' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 615 [2/2] (32.3ns)   --->   "%y_assign = dmul i64 %a_im, i64 %a_im" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 615 'dmul' 'y_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 616 [2/2] (32.3ns)   --->   "%x_assign_3 = dmul i64 %b_re, i64 %b_re" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 616 'dmul' 'x_assign_3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 617 [2/2] (32.3ns)   --->   "%y_assign_s = dmul i64 %b_im, i64 %b_im" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 617 'dmul' 'y_assign_s' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 14> <Delay = 63.4>
ST_38 : Operation 618 [1/2] (32.3ns)   --->   "%x_assign_s = dmul i64 %a_re, i64 %a_re" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 618 'dmul' 'x_assign_s' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 619 [1/2] (32.3ns)   --->   "%y_assign = dmul i64 %a_im, i64 %a_im" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 619 'dmul' 'y_assign' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 620 [2/2] (31.0ns)   --->   "%x_assign_1 = dadd i64 %x_assign_s, i64 %y_assign" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 620 'dadd' 'x_assign_1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 621 [1/2] (32.3ns)   --->   "%x_assign_3 = dmul i64 %b_re, i64 %b_re" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 621 'dmul' 'x_assign_3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 622 [1/2] (32.3ns)   --->   "%y_assign_s = dmul i64 %b_im, i64 %b_im" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 622 'dmul' 'y_assign_s' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 623 [2/2] (31.0ns)   --->   "%y_assign_6 = dadd i64 %x_assign_3, i64 %y_assign_s" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 623 'dadd' 'y_assign_6' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 15> <Delay = 62.1>
ST_39 : Operation 624 [1/2] (31.0ns)   --->   "%x_assign_1 = dadd i64 %x_assign_s, i64 %y_assign" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 624 'dadd' 'x_assign_1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 625 [1/2] (31.0ns)   --->   "%y_assign_6 = dadd i64 %x_assign_3, i64 %y_assign_s" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 625 'dadd' 'y_assign_6' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 626 [2/2] (31.0ns)   --->   "%x_assign_2 = dadd i64 %x_assign_1, i64 %y_assign_6" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 626 'dadd' 'x_assign_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 16> <Delay = 31.0>
ST_40 : Operation 627 [1/2] (31.0ns)   --->   "%x_assign_2 = dadd i64 %x_assign_1, i64 %y_assign_6" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 627 'dadd' 'x_assign_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 17> <Delay = 72.6>
ST_41 : Operation 628 [6/6] (72.6ns)   --->   "%div_i_i = ddiv i64 1, i64 %x_assign_2" [../FalconHLS/code_hls/fpr.c:172]   --->   Operation 628 'ddiv' 'div_i_i' <Predicate = true> <Delay = 72.6> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 72.6> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 18> <Delay = 72.6>
ST_42 : Operation 629 [5/6] (72.6ns)   --->   "%div_i_i = ddiv i64 1, i64 %x_assign_2" [../FalconHLS/code_hls/fpr.c:172]   --->   Operation 629 'ddiv' 'div_i_i' <Predicate = true> <Delay = 72.6> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 72.6> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 19> <Delay = 72.6>
ST_43 : Operation 630 [4/6] (72.6ns)   --->   "%div_i_i = ddiv i64 1, i64 %x_assign_2" [../FalconHLS/code_hls/fpr.c:172]   --->   Operation 630 'ddiv' 'div_i_i' <Predicate = true> <Delay = 72.6> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 72.6> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 20> <Delay = 72.6>
ST_44 : Operation 631 [3/6] (72.6ns)   --->   "%div_i_i = ddiv i64 1, i64 %x_assign_2" [../FalconHLS/code_hls/fpr.c:172]   --->   Operation 631 'ddiv' 'div_i_i' <Predicate = true> <Delay = 72.6> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 72.6> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 21> <Delay = 72.6>
ST_45 : Operation 632 [2/6] (72.6ns)   --->   "%div_i_i = ddiv i64 1, i64 %x_assign_2" [../FalconHLS/code_hls/fpr.c:172]   --->   Operation 632 'ddiv' 'div_i_i' <Predicate = true> <Delay = 72.6> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 72.6> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 22> <Delay = 72.6>
ST_46 : Operation 633 [1/6] (72.6ns)   --->   "%div_i_i = ddiv i64 1, i64 %x_assign_2" [../FalconHLS/code_hls/fpr.c:172]   --->   Operation 633 'ddiv' 'div_i_i' <Predicate = true> <Delay = 72.6> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 5> <II = 1> <Delay = 72.6> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 23> <Delay = 3.25>
ST_47 : Operation 634 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../FalconHLS/code_hls/fft.c:218]   --->   Operation 634 'specloopname' 'specloopname_ln218' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 635 [1/1] (0.00ns)   --->   "%rt3_addr = getelementptr i64 %rt3, i64 0, i64 %zext_ln225" [../FalconHLS/code_hls/fft.c:231]   --->   Operation 635 'getelementptr' 'rt3_addr' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 636 [1/1] (3.25ns)   --->   "%store_ln231 = store i64 %div_i_i, i10 %rt3_addr" [../FalconHLS/code_hls/fft.c:231]   --->   Operation 636 'store' 'store_ln231' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_47 : Operation 637 [1/1] (0.00ns)   --->   "%br_ln225 = br void %for.inc.i77" [../FalconHLS/code_hls/fft.c:225]   --->   Operation 637 'br' 'br_ln225' <Predicate = true> <Delay = 0.00>

State 48 <SV = 13> <Delay = 3.25>
ST_48 : Operation 638 [1/1] (0.00ns)   --->   "%u_146 = phi i11 %u_221, void %for.inc.i85.split, i11 512, void %for.inc.i85.preheader"   --->   Operation 638 'phi' 'u_146' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i11 %u_146" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 639 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 640 [1/1] (1.88ns)   --->   "%icmp_ln546 = icmp_eq  i11 %u_146, i11 1024" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 640 'icmp' 'icmp_ln546' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 641 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 641 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln546 = br i1 %icmp_ln546, void %for.inc.i85.split, void %for.inc.i94.preheader" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 642 'br' 'br_ln546' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 643 [1/1] (0.00ns)   --->   "%rt1_addr_3 = getelementptr i64 %rt1, i64 0, i64 %zext_ln546" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 643 'getelementptr' 'rt1_addr_3' <Predicate = (!icmp_ln546)> <Delay = 0.00>
ST_48 : Operation 644 [2/2] (3.25ns)   --->   "%rt1_load = load i10 %rt1_addr_3" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 644 'load' 'rt1_load' <Predicate = (!icmp_ln546)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_48 : Operation 645 [1/1] (1.63ns)   --->   "%u_221 = add i11 %u_146, i11 1" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 645 'add' 'u_221' <Predicate = (!icmp_ln546)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 646 [1/1] (1.58ns)   --->   "%br_ln546 = br void %for.inc.i94" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 646 'br' 'br_ln546' <Predicate = (icmp_ln546)> <Delay = 1.58>

State 49 <SV = 14> <Delay = 7.49>
ST_49 : Operation 647 [1/1] (0.00ns)   --->   "%specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [../FalconHLS/code_hls/fft.c:543]   --->   Operation 647 'specloopname' 'specloopname_ln543' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 648 [1/2] (3.25ns)   --->   "%rt1_load = load i10 %rt1_addr_3" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 648 'load' 'rt1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_49 : Operation 649 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %rt1_load" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 649 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 650 [1/1] (0.99ns)   --->   "%xor_ln147 = xor i64 %bitcast_ln147, i64 9223372036854775808" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 650 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 651 [1/1] (0.00ns)   --->   "%bitcast_ln147_1 = bitcast i64 %xor_ln147" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 651 'bitcast' 'bitcast_ln147_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 652 [1/1] (3.25ns)   --->   "%store_ln548 = store i64 %bitcast_ln147_1, i10 %rt1_addr_3" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 652 'store' 'store_ln548' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_49 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln546 = br void %for.inc.i85" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 653 'br' 'br_ln546' <Predicate = true> <Delay = 0.00>

State 50 <SV = 14> <Delay = 3.25>
ST_50 : Operation 654 [1/1] (0.00ns)   --->   "%u_148 = phi i11 %u_222, void %for.inc.i94.split, i11 512, void %for.inc.i94.preheader"   --->   Operation 654 'phi' 'u_148' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln546_1 = zext i11 %u_148" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 655 'zext' 'zext_ln546_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 656 [1/1] (1.88ns)   --->   "%icmp_ln546_3 = icmp_eq  i11 %u_148, i11 1024" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 656 'icmp' 'icmp_ln546_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 657 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 657 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 658 [1/1] (0.00ns)   --->   "%br_ln546 = br i1 %icmp_ln546_3, void %for.inc.i94.split, void %for.inc.i103.preheader" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 658 'br' 'br_ln546' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 659 [1/1] (0.00ns)   --->   "%rt2_addr_3 = getelementptr i64 %rt2, i64 0, i64 %zext_ln546_1" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 659 'getelementptr' 'rt2_addr_3' <Predicate = (!icmp_ln546_3)> <Delay = 0.00>
ST_50 : Operation 660 [2/2] (3.25ns)   --->   "%rt2_load = load i10 %rt2_addr_3" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 660 'load' 'rt2_load' <Predicate = (!icmp_ln546_3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_50 : Operation 661 [1/1] (1.63ns)   --->   "%u_222 = add i11 %u_148, i11 1" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 661 'add' 'u_222' <Predicate = (!icmp_ln546_3)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 662 [1/1] (1.58ns)   --->   "%br_ln562 = br void %for.inc.i103" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 662 'br' 'br_ln562' <Predicate = (icmp_ln546_3)> <Delay = 1.58>

State 51 <SV = 15> <Delay = 7.49>
ST_51 : Operation 663 [1/1] (0.00ns)   --->   "%specloopname_ln543 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47" [../FalconHLS/code_hls/fft.c:543]   --->   Operation 663 'specloopname' 'specloopname_ln543' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 664 [1/2] (3.25ns)   --->   "%rt2_load = load i10 %rt2_addr_3" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 664 'load' 'rt2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_51 : Operation 665 [1/1] (0.00ns)   --->   "%bitcast_ln147_2 = bitcast i64 %rt2_load" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 665 'bitcast' 'bitcast_ln147_2' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 666 [1/1] (0.99ns)   --->   "%xor_ln147_3 = xor i64 %bitcast_ln147_2, i64 9223372036854775808" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 666 'xor' 'xor_ln147_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 667 [1/1] (0.00ns)   --->   "%bitcast_ln147_3 = bitcast i64 %xor_ln147_3" [../FalconHLS/code_hls/fpr.c:147]   --->   Operation 667 'bitcast' 'bitcast_ln147_3' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 668 [1/1] (3.25ns)   --->   "%store_ln548 = store i64 %bitcast_ln147_3, i10 %rt2_addr_3" [../FalconHLS/code_hls/fft.c:548]   --->   Operation 668 'store' 'store_ln548' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_51 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln546 = br void %for.inc.i94" [../FalconHLS/code_hls/fft.c:546]   --->   Operation 669 'br' 'br_ln546' <Predicate = true> <Delay = 0.00>

State 52 <SV = 15> <Delay = 3.25>
ST_52 : Operation 670 [1/1] (0.00ns)   --->   "%u_150 = phi i11 %u_223, void %for.inc.i103.split, i11 0, void %for.inc.i103.preheader"   --->   Operation 670 'phi' 'u_150' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln562 = zext i11 %u_150" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 671 'zext' 'zext_ln562' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 672 [1/1] (1.88ns)   --->   "%icmp_ln562 = icmp_eq  i11 %u_150, i11 1024" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 672 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 673 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 673 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 674 [1/1] (1.63ns)   --->   "%u_223 = add i11 %u_150, i11 1" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 674 'add' 'u_223' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 675 [1/1] (0.00ns)   --->   "%br_ln562 = br i1 %icmp_ln562, void %for.inc.i103.split, void %for.inc.i110.preheader" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 675 'br' 'br_ln562' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 676 [1/1] (0.00ns)   --->   "%rt1_addr_4 = getelementptr i64 %rt1, i64 0, i64 %zext_ln562" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 676 'getelementptr' 'rt1_addr_4' <Predicate = (!icmp_ln562)> <Delay = 0.00>
ST_52 : Operation 677 [2/2] (3.25ns)   --->   "%rt1_load_1 = load i10 %rt1_addr_4" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 677 'load' 'rt1_load_1' <Predicate = (!icmp_ln562)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_52 : Operation 678 [1/1] (1.58ns)   --->   "%br_ln562 = br void %for.inc.i110" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 678 'br' 'br_ln562' <Predicate = (icmp_ln562)> <Delay = 1.58>

State 53 <SV = 16> <Delay = 35.6>
ST_53 : Operation 679 [1/2] (3.25ns)   --->   "%rt1_load_1 = load i10 %rt1_addr_4" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 679 'load' 'rt1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_53 : Operation 680 [2/2] (32.3ns)   --->   "%mul_i_i = dmul i64 %rt1_load_1, i64 12289" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 680 'dmul' 'mul_i_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 17> <Delay = 35.6>
ST_54 : Operation 681 [1/1] (0.00ns)   --->   "%specloopname_ln558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [../FalconHLS/code_hls/fft.c:558]   --->   Operation 681 'specloopname' 'specloopname_ln558' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 682 [1/2] (32.3ns)   --->   "%mul_i_i = dmul i64 %rt1_load_1, i64 12289" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 682 'dmul' 'mul_i_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 683 [1/1] (3.25ns)   --->   "%store_ln564 = store i64 %mul_i_i, i10 %rt1_addr_4" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 683 'store' 'store_ln564' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_54 : Operation 684 [1/1] (0.00ns)   --->   "%br_ln562 = br void %for.inc.i103" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 684 'br' 'br_ln562' <Predicate = true> <Delay = 0.00>

State 55 <SV = 16> <Delay = 3.25>
ST_55 : Operation 685 [1/1] (0.00ns)   --->   "%u_152 = phi i11 %u_224, void %for.inc.i110.split, i11 0, void %for.inc.i110.preheader"   --->   Operation 685 'phi' 'u_152' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln562_1 = zext i11 %u_152" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 686 'zext' 'zext_ln562_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 687 [1/1] (1.88ns)   --->   "%icmp_ln562_1 = icmp_eq  i11 %u_152, i11 1024" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 687 'icmp' 'icmp_ln562_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 688 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 688 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 689 [1/1] (1.63ns)   --->   "%u_224 = add i11 %u_152, i11 1" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 689 'add' 'u_224' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 690 [1/1] (0.00ns)   --->   "%br_ln562 = br i1 %icmp_ln562_1, void %for.inc.i110.split, void %for.inc.i122.preheader" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 690 'br' 'br_ln562' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 691 [1/1] (0.00ns)   --->   "%rt2_addr_4 = getelementptr i64 %rt2, i64 0, i64 %zext_ln562_1" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 691 'getelementptr' 'rt2_addr_4' <Predicate = (!icmp_ln562_1)> <Delay = 0.00>
ST_55 : Operation 692 [2/2] (3.25ns)   --->   "%rt2_load_1 = load i10 %rt2_addr_4" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 692 'load' 'rt2_load_1' <Predicate = (!icmp_ln562_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_55 : Operation 693 [1/1] (1.58ns)   --->   "%br_ln580 = br void %for.inc.i122" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 693 'br' 'br_ln580' <Predicate = (icmp_ln562_1)> <Delay = 1.58>

State 56 <SV = 17> <Delay = 35.6>
ST_56 : Operation 694 [1/2] (3.25ns)   --->   "%rt2_load_1 = load i10 %rt2_addr_4" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 694 'load' 'rt2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_56 : Operation 695 [2/2] (32.3ns)   --->   "%mul_i_i4 = dmul i64 %rt2_load_1, i64 12289" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 695 'dmul' 'mul_i_i4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 18> <Delay = 35.6>
ST_57 : Operation 696 [1/1] (0.00ns)   --->   "%specloopname_ln558 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [../FalconHLS/code_hls/fft.c:558]   --->   Operation 696 'specloopname' 'specloopname_ln558' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 697 [1/2] (32.3ns)   --->   "%mul_i_i4 = dmul i64 %rt2_load_1, i64 12289" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 697 'dmul' 'mul_i_i4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 698 [1/1] (3.25ns)   --->   "%store_ln564 = store i64 %mul_i_i4, i10 %rt2_addr_4" [../FalconHLS/code_hls/fft.c:564]   --->   Operation 698 'store' 'store_ln564' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_57 : Operation 699 [1/1] (0.00ns)   --->   "%br_ln562 = br void %for.inc.i110" [../FalconHLS/code_hls/fft.c:562]   --->   Operation 699 'br' 'br_ln562' <Predicate = true> <Delay = 0.00>

State 58 <SV = 17> <Delay = 4.24>
ST_58 : Operation 700 [1/1] (0.00ns)   --->   "%u_154 = phi i10 %u_225, void %for.inc.i122.split, i10 0, void %for.inc.i122.preheader"   --->   Operation 700 'phi' 'u_154' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln580 = zext i10 %u_154" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 701 'zext' 'zext_ln580' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 702 [1/1] (1.77ns)   --->   "%icmp_ln580 = icmp_eq  i10 %u_154, i10 512" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 702 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 703 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 703 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 704 [1/1] (1.73ns)   --->   "%u_225 = add i10 %u_154, i10 1" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 704 'add' 'u_225' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 705 [1/1] (0.00ns)   --->   "%br_ln580 = br i1 %icmp_ln580, void %for.inc.i122.split, void %for.inc.i135.preheader" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 705 'br' 'br_ln580' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 706 [1/1] (0.00ns)   --->   "%rt1_addr_5 = getelementptr i64 %rt1, i64 0, i64 %zext_ln580" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 706 'getelementptr' 'rt1_addr_5' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_58 : Operation 707 [2/2] (3.25ns)   --->   "%rt1_load_2 = load i10 %rt1_addr_5" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 707 'load' 'rt1_load_2' <Predicate = (!icmp_ln580)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_58 : Operation 708 [1/1] (0.00ns)   --->   "%rt3_addr_1 = getelementptr i64 %rt3, i64 0, i64 %zext_ln580" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 708 'getelementptr' 'rt3_addr_1' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_58 : Operation 709 [2/2] (3.25ns)   --->   "%rt3_load = load i10 %rt3_addr_1" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 709 'load' 'rt3_load' <Predicate = (!icmp_ln580)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_58 : Operation 710 [1/1] (0.99ns)   --->   "%xor_ln583 = xor i10 %u_154, i10 512" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 710 'xor' 'xor_ln583' <Predicate = (!icmp_ln580)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln583 = zext i10 %xor_ln583" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 711 'zext' 'zext_ln583' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_58 : Operation 712 [1/1] (0.00ns)   --->   "%rt1_addr_6 = getelementptr i64 %rt1, i64 0, i64 %zext_ln583" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 712 'getelementptr' 'rt1_addr_6' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_58 : Operation 713 [2/2] (3.25ns)   --->   "%rt1_load_3 = load i10 %rt1_addr_6" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 713 'load' 'rt1_load_3' <Predicate = (!icmp_ln580)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_58 : Operation 714 [1/1] (1.58ns)   --->   "%br_ln580 = br void %for.inc.i135" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 714 'br' 'br_ln580' <Predicate = (icmp_ln580)> <Delay = 1.58>

State 59 <SV = 18> <Delay = 35.6>
ST_59 : Operation 715 [1/2] (3.25ns)   --->   "%rt1_load_2 = load i10 %rt1_addr_5" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 715 'load' 'rt1_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_59 : Operation 716 [1/2] (3.25ns)   --->   "%rt3_load = load i10 %rt3_addr_1" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 716 'load' 'rt3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_59 : Operation 717 [2/2] (32.3ns)   --->   "%mul_i_i5 = dmul i64 %rt1_load_2, i64 %rt3_load" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 717 'dmul' 'mul_i_i5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 718 [1/2] (3.25ns)   --->   "%rt1_load_3 = load i10 %rt1_addr_6" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 718 'load' 'rt1_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_59 : Operation 719 [2/2] (32.3ns)   --->   "%mul_i3_i = dmul i64 %rt1_load_3, i64 %rt3_load" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 719 'dmul' 'mul_i3_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 19> <Delay = 35.6>
ST_60 : Operation 720 [1/1] (0.00ns)   --->   "%specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [../FalconHLS/code_hls/fft.c:576]   --->   Operation 720 'specloopname' 'specloopname_ln576' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 721 [1/2] (32.3ns)   --->   "%mul_i_i5 = dmul i64 %rt1_load_2, i64 %rt3_load" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 721 'dmul' 'mul_i_i5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 722 [1/1] (3.25ns)   --->   "%store_ln582 = store i64 %mul_i_i5, i10 %rt1_addr_5" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 722 'store' 'store_ln582' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_60 : Operation 723 [1/2] (32.3ns)   --->   "%mul_i3_i = dmul i64 %rt1_load_3, i64 %rt3_load" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 723 'dmul' 'mul_i3_i' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 724 [1/1] (3.25ns)   --->   "%store_ln583 = store i64 %mul_i3_i, i10 %rt1_addr_6" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 724 'store' 'store_ln583' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_60 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln580 = br void %for.inc.i122" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 725 'br' 'br_ln580' <Predicate = true> <Delay = 0.00>

State 61 <SV = 18> <Delay = 4.24>
ST_61 : Operation 726 [1/1] (0.00ns)   --->   "%u_156 = phi i10 %u_226, void %for.inc.i135.split, i10 0, void %for.inc.i135.preheader"   --->   Operation 726 'phi' 'u_156' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln580_1 = zext i10 %u_156" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 727 'zext' 'zext_ln580_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 728 [1/1] (1.77ns)   --->   "%icmp_ln580_2 = icmp_eq  i10 %u_156, i10 512" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 728 'icmp' 'icmp_ln580_2' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 729 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 729 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 730 [1/1] (1.73ns)   --->   "%u_226 = add i10 %u_156, i10 1" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 730 'add' 'u_226' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 731 [1/1] (0.00ns)   --->   "%br_ln580 = br i1 %icmp_ln580_2, void %for.inc.i135.split, void %poly_mul_autoadj_fft.exit138" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 731 'br' 'br_ln580' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 732 [1/1] (0.00ns)   --->   "%rt2_addr_5 = getelementptr i64 %rt2, i64 0, i64 %zext_ln580_1" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 732 'getelementptr' 'rt2_addr_5' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_61 : Operation 733 [2/2] (3.25ns)   --->   "%rt2_load_2 = load i10 %rt2_addr_5" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 733 'load' 'rt2_load_2' <Predicate = (!icmp_ln580_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_61 : Operation 734 [1/1] (0.00ns)   --->   "%rt3_addr_2 = getelementptr i64 %rt3, i64 0, i64 %zext_ln580_1" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 734 'getelementptr' 'rt3_addr_2' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_61 : Operation 735 [2/2] (3.25ns)   --->   "%rt3_load_1 = load i10 %rt3_addr_2" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 735 'load' 'rt3_load_1' <Predicate = (!icmp_ln580_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_61 : Operation 736 [1/1] (0.99ns)   --->   "%xor_ln583_1 = xor i10 %u_156, i10 512" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 736 'xor' 'xor_ln583_1' <Predicate = (!icmp_ln580_2)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln583_4 = zext i10 %xor_ln583_1" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 737 'zext' 'zext_ln583_4' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_61 : Operation 738 [1/1] (0.00ns)   --->   "%rt2_addr_6 = getelementptr i64 %rt2, i64 0, i64 %zext_ln583_4" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 738 'getelementptr' 'rt2_addr_6' <Predicate = (!icmp_ln580_2)> <Delay = 0.00>
ST_61 : Operation 739 [2/2] (3.25ns)   --->   "%rt2_load_3 = load i10 %rt2_addr_6" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 739 'load' 'rt2_load_3' <Predicate = (!icmp_ln580_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_61 : Operation 740 [2/2] (0.00ns)   --->   "%call_ln5934 = call void @iFFT, i64 %rt1, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5934]   --->   Operation 740 'call' 'call_ln5934' <Predicate = (icmp_ln580_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 741 [2/2] (0.00ns)   --->   "%call_ln5935 = call void @iFFT, i64 %rt2, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5935]   --->   Operation 741 'call' 'call_ln5935' <Predicate = (icmp_ln580_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 62 <SV = 19> <Delay = 35.6>
ST_62 : Operation 742 [1/2] (3.25ns)   --->   "%rt2_load_2 = load i10 %rt2_addr_5" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 742 'load' 'rt2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_62 : Operation 743 [1/2] (3.25ns)   --->   "%rt3_load_1 = load i10 %rt3_addr_2" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 743 'load' 'rt3_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_62 : Operation 744 [2/2] (32.3ns)   --->   "%mul_i_i6 = dmul i64 %rt2_load_2, i64 %rt3_load_1" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 744 'dmul' 'mul_i_i6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 745 [1/2] (3.25ns)   --->   "%rt2_load_3 = load i10 %rt2_addr_6" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 745 'load' 'rt2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_62 : Operation 746 [2/2] (32.3ns)   --->   "%mul_i3_i3 = dmul i64 %rt2_load_3, i64 %rt3_load_1" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 746 'dmul' 'mul_i3_i3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 20> <Delay = 35.6>
ST_63 : Operation 747 [1/1] (0.00ns)   --->   "%specloopname_ln576 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [../FalconHLS/code_hls/fft.c:576]   --->   Operation 747 'specloopname' 'specloopname_ln576' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 748 [1/2] (32.3ns)   --->   "%mul_i_i6 = dmul i64 %rt2_load_2, i64 %rt3_load_1" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 748 'dmul' 'mul_i_i6' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 749 [1/1] (3.25ns)   --->   "%store_ln582 = store i64 %mul_i_i6, i10 %rt2_addr_5" [../FalconHLS/code_hls/fft.c:582]   --->   Operation 749 'store' 'store_ln582' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_63 : Operation 750 [1/2] (32.3ns)   --->   "%mul_i3_i3 = dmul i64 %rt2_load_3, i64 %rt3_load_1" [../FalconHLS/code_hls/fpr.c:162]   --->   Operation 750 'dmul' 'mul_i3_i3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 751 [1/1] (3.25ns)   --->   "%store_ln583 = store i64 %mul_i3_i3, i10 %rt2_addr_6" [../FalconHLS/code_hls/fft.c:583]   --->   Operation 751 'store' 'store_ln583' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_63 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln580 = br void %for.inc.i135" [../FalconHLS/code_hls/fft.c:580]   --->   Operation 752 'br' 'br_ln580' <Predicate = true> <Delay = 0.00>

State 64 <SV = 19> <Delay = 1.58>
ST_64 : Operation 753 [1/2] (0.00ns)   --->   "%call_ln5934 = call void @iFFT, i64 %rt1, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5934]   --->   Operation 753 'call' 'call_ln5934' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 754 [1/2] (0.00ns)   --->   "%call_ln5935 = call void @iFFT, i64 %rt2, i64 %fpr_gm_tab" [../FalconHLS/code_hls/keygen.c:5935]   --->   Operation 754 'call' 'call_ln5935' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 755 [1/1] (1.58ns)   --->   "%br_ln5942 = br void %for.inc98" [../FalconHLS/code_hls/keygen.c:5942]   --->   Operation 755 'br' 'br_ln5942' <Predicate = true> <Delay = 1.58>

State 65 <SV = 20> <Delay = 31.0>
ST_65 : Operation 756 [1/1] (0.00ns)   --->   "%bnorm4_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm4, void %for.inc98.split"   --->   Operation 756 'phi' 'bnorm4_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 757 [1/1] (0.00ns)   --->   "%bnorm3_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm3, void %for.inc98.split"   --->   Operation 757 'phi' 'bnorm3_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 758 [1/1] (0.00ns)   --->   "%bnorm2_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm2, void %for.inc98.split"   --->   Operation 758 'phi' 'bnorm2_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 759 [1/1] (0.00ns)   --->   "%bnorm1_1 = phi i64 0, void %poly_mul_autoadj_fft.exit138, i64 %bnorm1, void %for.inc98.split"   --->   Operation 759 'phi' 'bnorm1_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 760 [1/1] (0.00ns)   --->   "%u_116 = phi i9 0, void %poly_mul_autoadj_fft.exit138, i9 %u_227, void %for.inc98.split"   --->   Operation 760 'phi' 'u_116' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln5942 = zext i9 %u_116" [../FalconHLS/code_hls/keygen.c:5942]   --->   Operation 761 'zext' 'zext_ln5942' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 762 [1/1] (1.66ns)   --->   "%icmp_ln5942 = icmp_eq  i9 %u_116, i9 256" [../FalconHLS/code_hls/keygen.c:5942]   --->   Operation 762 'icmp' 'icmp_ln5942' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 763 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 763 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 764 [1/1] (1.82ns)   --->   "%u_227 = add i9 %u_116, i9 1" [../FalconHLS/code_hls/keygen.c:5942]   --->   Operation 764 'add' 'u_227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 765 [1/1] (0.00ns)   --->   "%br_ln5942 = br i1 %icmp_ln5942, void %for.inc98.split, void %for.end100" [../FalconHLS/code_hls/keygen.c:5942]   --->   Operation 765 'br' 'br_ln5942' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 766 [1/1] (0.00ns)   --->   "%rt1_addr_7 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5942" [../FalconHLS/code_hls/keygen.c:5944]   --->   Operation 766 'getelementptr' 'rt1_addr_7' <Predicate = (!icmp_ln5942)> <Delay = 0.00>
ST_65 : Operation 767 [2/2] (3.25ns)   --->   "%rt1_load_4 = load i10 %rt1_addr_7" [../FalconHLS/code_hls/keygen.c:5944]   --->   Operation 767 'load' 'rt1_load_4' <Predicate = (!icmp_ln5942)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_65 : Operation 768 [1/1] (0.99ns)   --->   "%xor_ln5946 = xor i9 %u_116, i9 256" [../FalconHLS/code_hls/keygen.c:5946]   --->   Operation 768 'xor' 'xor_ln5946' <Predicate = (!icmp_ln5942)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln5946 = zext i9 %xor_ln5946" [../FalconHLS/code_hls/keygen.c:5946]   --->   Operation 769 'zext' 'zext_ln5946' <Predicate = (!icmp_ln5942)> <Delay = 0.00>
ST_65 : Operation 770 [1/1] (0.00ns)   --->   "%rt1_addr_8 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5946" [../FalconHLS/code_hls/keygen.c:5946]   --->   Operation 770 'getelementptr' 'rt1_addr_8' <Predicate = (!icmp_ln5942)> <Delay = 0.00>
ST_65 : Operation 771 [2/2] (3.25ns)   --->   "%rt1_load_5 = load i10 %rt1_addr_8" [../FalconHLS/code_hls/keygen.c:5946]   --->   Operation 771 'load' 'rt1_load_5' <Predicate = (!icmp_ln5942)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_65 : Operation 772 [2/2] (31.0ns)   --->   "%bnorm = dadd i64 %bnorm1_1, i64 %bnorm2_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 772 'dadd' 'bnorm' <Predicate = (icmp_ln5942)> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 21> <Delay = 35.6>
ST_66 : Operation 773 [1/2] (3.25ns)   --->   "%rt1_load_4 = load i10 %rt1_addr_7" [../FalconHLS/code_hls/keygen.c:5944]   --->   Operation 773 'load' 'rt1_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_66 : Operation 774 [2/2] (32.3ns)   --->   "%y_assign_7 = dmul i64 %rt1_load_4, i64 %rt1_load_4" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 774 'dmul' 'y_assign_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 775 [1/1] (0.00ns)   --->   "%rt2_addr_7 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5942" [../FalconHLS/code_hls/keygen.c:5945]   --->   Operation 775 'getelementptr' 'rt2_addr_7' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 776 [2/2] (3.25ns)   --->   "%rt2_load_4 = load i10 %rt2_addr_7" [../FalconHLS/code_hls/keygen.c:5945]   --->   Operation 776 'load' 'rt2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_66 : Operation 777 [1/2] (3.25ns)   --->   "%rt1_load_5 = load i10 %rt1_addr_8" [../FalconHLS/code_hls/keygen.c:5946]   --->   Operation 777 'load' 'rt1_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_66 : Operation 778 [2/2] (32.3ns)   --->   "%y_assign_9 = dmul i64 %rt1_load_5, i64 %rt1_load_5" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 778 'dmul' 'y_assign_9' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 779 [1/1] (0.00ns)   --->   "%rt2_addr_8 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5946" [../FalconHLS/code_hls/keygen.c:5947]   --->   Operation 779 'getelementptr' 'rt2_addr_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 780 [2/2] (3.25ns)   --->   "%rt2_load_5 = load i10 %rt2_addr_8" [../FalconHLS/code_hls/keygen.c:5947]   --->   Operation 780 'load' 'rt2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_66 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln5948_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 1, i9 %u_116" [../FalconHLS/code_hls/keygen.c:5948]   --->   Operation 781 'bitconcatenate' 'zext_ln5948_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln5948 = zext i10 %zext_ln5948_cast" [../FalconHLS/code_hls/keygen.c:5948]   --->   Operation 782 'zext' 'zext_ln5948' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 783 [1/1] (0.00ns)   --->   "%rt1_addr_9 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5948" [../FalconHLS/code_hls/keygen.c:5948]   --->   Operation 783 'getelementptr' 'rt1_addr_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 784 [2/2] (3.25ns)   --->   "%rt1_load_6 = load i10 %rt1_addr_9" [../FalconHLS/code_hls/keygen.c:5948]   --->   Operation 784 'load' 'rt1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_66 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln5950 = sext i9 %xor_ln5946" [../FalconHLS/code_hls/keygen.c:5950]   --->   Operation 785 'sext' 'sext_ln5950' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln5950 = zext i10 %sext_ln5950" [../FalconHLS/code_hls/keygen.c:5950]   --->   Operation 786 'zext' 'zext_ln5950' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 787 [1/1] (0.00ns)   --->   "%rt1_addr_10 = getelementptr i64 %rt1, i64 0, i64 %zext_ln5950" [../FalconHLS/code_hls/keygen.c:5950]   --->   Operation 787 'getelementptr' 'rt1_addr_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 788 [2/2] (3.25ns)   --->   "%rt1_load_7 = load i10 %rt1_addr_10" [../FalconHLS/code_hls/keygen.c:5950]   --->   Operation 788 'load' 'rt1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 67 <SV = 22> <Delay = 63.4>
ST_67 : Operation 789 [1/2] (32.3ns)   --->   "%y_assign_7 = dmul i64 %rt1_load_4, i64 %rt1_load_4" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 789 'dmul' 'y_assign_7' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 790 [2/2] (31.0ns)   --->   "%bnorm1_2 = dadd i64 %bnorm1_1, i64 %y_assign_7" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 790 'dadd' 'bnorm1_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 791 [1/2] (3.25ns)   --->   "%rt2_load_4 = load i10 %rt2_addr_7" [../FalconHLS/code_hls/keygen.c:5945]   --->   Operation 791 'load' 'rt2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_67 : Operation 792 [2/2] (32.3ns)   --->   "%y_assign_8 = dmul i64 %rt2_load_4, i64 %rt2_load_4" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 792 'dmul' 'y_assign_8' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 793 [1/2] (32.3ns)   --->   "%y_assign_9 = dmul i64 %rt1_load_5, i64 %rt1_load_5" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 793 'dmul' 'y_assign_9' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 794 [2/2] (31.0ns)   --->   "%bnorm2_2 = dadd i64 %bnorm2_1, i64 %y_assign_9" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 794 'dadd' 'bnorm2_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 795 [1/2] (3.25ns)   --->   "%rt2_load_5 = load i10 %rt2_addr_8" [../FalconHLS/code_hls/keygen.c:5947]   --->   Operation 795 'load' 'rt2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_67 : Operation 796 [2/2] (32.3ns)   --->   "%y_assign_3 = dmul i64 %rt2_load_5, i64 %rt2_load_5" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 796 'dmul' 'y_assign_3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 797 [1/2] (3.25ns)   --->   "%rt1_load_6 = load i10 %rt1_addr_9" [../FalconHLS/code_hls/keygen.c:5948]   --->   Operation 797 'load' 'rt1_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_67 : Operation 798 [2/2] (32.3ns)   --->   "%y_assign_1 = dmul i64 %rt1_load_6, i64 %rt1_load_6" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 798 'dmul' 'y_assign_1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 799 [1/1] (0.00ns)   --->   "%rt2_addr_9 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5948" [../FalconHLS/code_hls/keygen.c:5949]   --->   Operation 799 'getelementptr' 'rt2_addr_9' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 800 [2/2] (3.25ns)   --->   "%rt2_load_6 = load i10 %rt2_addr_9" [../FalconHLS/code_hls/keygen.c:5949]   --->   Operation 800 'load' 'rt2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_67 : Operation 801 [1/2] (3.25ns)   --->   "%rt1_load_7 = load i10 %rt1_addr_10" [../FalconHLS/code_hls/keygen.c:5950]   --->   Operation 801 'load' 'rt1_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_67 : Operation 802 [2/2] (32.3ns)   --->   "%y_assign_4 = dmul i64 %rt1_load_7, i64 %rt1_load_7" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 802 'dmul' 'y_assign_4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 803 [1/1] (0.00ns)   --->   "%rt2_addr_10 = getelementptr i64 %rt2, i64 0, i64 %zext_ln5950" [../FalconHLS/code_hls/keygen.c:5951]   --->   Operation 803 'getelementptr' 'rt2_addr_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 804 [2/2] (3.25ns)   --->   "%rt2_load_7 = load i10 %rt2_addr_10" [../FalconHLS/code_hls/keygen.c:5951]   --->   Operation 804 'load' 'rt2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 68 <SV = 23> <Delay = 63.4>
ST_68 : Operation 805 [1/2] (31.0ns)   --->   "%bnorm1_2 = dadd i64 %bnorm1_1, i64 %y_assign_7" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 805 'dadd' 'bnorm1_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 806 [1/2] (32.3ns)   --->   "%y_assign_8 = dmul i64 %rt2_load_4, i64 %rt2_load_4" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 806 'dmul' 'y_assign_8' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 807 [2/2] (31.0ns)   --->   "%bnorm1 = dadd i64 %bnorm1_2, i64 %y_assign_8" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 807 'dadd' 'bnorm1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 808 [1/2] (31.0ns)   --->   "%bnorm2_2 = dadd i64 %bnorm2_1, i64 %y_assign_9" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 808 'dadd' 'bnorm2_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 809 [1/2] (32.3ns)   --->   "%y_assign_3 = dmul i64 %rt2_load_5, i64 %rt2_load_5" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 809 'dmul' 'y_assign_3' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 810 [2/2] (31.0ns)   --->   "%bnorm2 = dadd i64 %bnorm2_2, i64 %y_assign_3" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 810 'dadd' 'bnorm2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 811 [1/2] (32.3ns)   --->   "%y_assign_1 = dmul i64 %rt1_load_6, i64 %rt1_load_6" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 811 'dmul' 'y_assign_1' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 812 [2/2] (31.0ns)   --->   "%bnorm3_2 = dadd i64 %bnorm3_1, i64 %y_assign_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 812 'dadd' 'bnorm3_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 813 [1/2] (3.25ns)   --->   "%rt2_load_6 = load i10 %rt2_addr_9" [../FalconHLS/code_hls/keygen.c:5949]   --->   Operation 813 'load' 'rt2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_68 : Operation 814 [2/2] (32.3ns)   --->   "%y_assign_2 = dmul i64 %rt2_load_6, i64 %rt2_load_6" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 814 'dmul' 'y_assign_2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 815 [1/2] (32.3ns)   --->   "%y_assign_4 = dmul i64 %rt1_load_7, i64 %rt1_load_7" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 815 'dmul' 'y_assign_4' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 816 [2/2] (31.0ns)   --->   "%bnorm4_2 = dadd i64 %bnorm4_1, i64 %y_assign_4" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 816 'dadd' 'bnorm4_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 817 [1/2] (3.25ns)   --->   "%rt2_load_7 = load i10 %rt2_addr_10" [../FalconHLS/code_hls/keygen.c:5951]   --->   Operation 817 'load' 'rt2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_68 : Operation 818 [2/2] (32.3ns)   --->   "%y_assign_5 = dmul i64 %rt2_load_7, i64 %rt2_load_7" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 818 'dmul' 'y_assign_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 24> <Delay = 63.4>
ST_69 : Operation 819 [1/2] (31.0ns)   --->   "%bnorm1 = dadd i64 %bnorm1_2, i64 %y_assign_8" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 819 'dadd' 'bnorm1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 820 [1/2] (31.0ns)   --->   "%bnorm2 = dadd i64 %bnorm2_2, i64 %y_assign_3" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 820 'dadd' 'bnorm2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 821 [1/2] (31.0ns)   --->   "%bnorm3_2 = dadd i64 %bnorm3_1, i64 %y_assign_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 821 'dadd' 'bnorm3_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 822 [1/2] (32.3ns)   --->   "%y_assign_2 = dmul i64 %rt2_load_6, i64 %rt2_load_6" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 822 'dmul' 'y_assign_2' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 823 [2/2] (31.0ns)   --->   "%bnorm3 = dadd i64 %bnorm3_2, i64 %y_assign_2" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 823 'dadd' 'bnorm3' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 824 [1/2] (31.0ns)   --->   "%bnorm4_2 = dadd i64 %bnorm4_1, i64 %y_assign_4" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 824 'dadd' 'bnorm4_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 825 [1/2] (32.3ns)   --->   "%y_assign_5 = dmul i64 %rt2_load_7, i64 %rt2_load_7" [../FalconHLS/code_hls/fpr.c:167]   --->   Operation 825 'dmul' 'y_assign_5' <Predicate = true> <Delay = 32.3> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 1> <II = 1> <Delay = 32.3> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 826 [2/2] (31.0ns)   --->   "%bnorm4 = dadd i64 %bnorm4_2, i64 %y_assign_5" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 826 'dadd' 'bnorm4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 25> <Delay = 31.0>
ST_70 : Operation 827 [1/1] (0.00ns)   --->   "%specloopname_ln5815 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [../FalconHLS/code_hls/keygen.c:5815]   --->   Operation 827 'specloopname' 'specloopname_ln5815' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 828 [1/2] (31.0ns)   --->   "%bnorm3 = dadd i64 %bnorm3_2, i64 %y_assign_2" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 828 'dadd' 'bnorm3' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 829 [1/2] (31.0ns)   --->   "%bnorm4 = dadd i64 %bnorm4_2, i64 %y_assign_5" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 829 'dadd' 'bnorm4' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln5942 = br void %for.inc98" [../FalconHLS/code_hls/keygen.c:5942]   --->   Operation 830 'br' 'br_ln5942' <Predicate = true> <Delay = 0.00>

State 71 <SV = 21> <Delay = 62.1>
ST_71 : Operation 831 [1/2] (31.0ns)   --->   "%bnorm = dadd i64 %bnorm1_1, i64 %bnorm2_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 831 'dadd' 'bnorm' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 832 [2/2] (31.0ns)   --->   "%bnorm_1 = dadd i64 %bnorm, i64 %bnorm3_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 832 'dadd' 'bnorm_1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 22> <Delay = 62.1>
ST_72 : Operation 833 [1/2] (31.0ns)   --->   "%bnorm_1 = dadd i64 %bnorm, i64 %bnorm3_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 833 'dadd' 'bnorm_1' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 834 [2/2] (31.0ns)   --->   "%bnorm_2 = dadd i64 %bnorm_1, i64 %bnorm4_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 834 'dadd' 'bnorm_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 23> <Delay = 54.7>
ST_73 : Operation 835 [1/2] (31.0ns)   --->   "%bnorm_2 = dadd i64 %bnorm_1, i64 %bnorm4_1" [../FalconHLS/code_hls/fpr.c:137]   --->   Operation 835 'dadd' 'bnorm_2' <Predicate = true> <Delay = 31.0> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 31.0> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 836 [1/1] (0.00ns)   --->   "%bitcast_ln188 = bitcast i64 %bnorm_2" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 836 'bitcast' 'bitcast_ln188' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln188, i32 52, i32 62" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 837 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 838 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %bitcast_ln188" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 838 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 839 [1/1] (1.88ns)   --->   "%icmp_ln188 = icmp_ne  i11 %tmp_92, i11 2047" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 839 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 840 [1/1] (2.89ns)   --->   "%icmp_ln188_1 = icmp_eq  i52 %trunc_ln188, i52 0" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 840 'icmp' 'icmp_ln188_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln188)   --->   "%or_ln188 = or i1 %icmp_ln188_1, i1 %icmp_ln188" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 841 'or' 'or_ln188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 842 [1/1] (22.7ns)   --->   "%tmp_93 = fcmp_olt  i64 %bnorm_2, i64 16822.4" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 842 'dcmp' 'tmp_93' <Predicate = true> <Delay = 22.7> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 0> <II = 1> <Delay = 22.7> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 843 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln188 = and i1 %or_ln188, i1 %tmp_93" [../FalconHLS/code_hls/fpr.c:188]   --->   Operation 843 'and' 'and_ln188' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 844 [1/1] (0.00ns)   --->   "%br_ln5958 = br i1 %and_ln188, void %VITIS_LOOP_5884_2.backedge, void %if.end106" [../FalconHLS/code_hls/keygen.c:5958]   --->   Operation 844 'br' 'br_ln5958' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 845 [2/2] (0.00ns)   --->   "%tmp = call i1 @compute_public.1, i16 %h, i8 %f, i8 %g, i16 %tmp2108, i14 %GMb, i14 %iGMb" [../FalconHLS/code_hls/keygen.c:5978]   --->   Operation 845 'call' 'tmp' <Predicate = (and_ln188)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 24> <Delay = 0.00>
ST_74 : Operation 846 [1/2] (0.00ns)   --->   "%tmp = call i1 @compute_public.1, i16 %h, i8 %f, i8 %g, i16 %tmp2108, i14 %GMb, i14 %iGMb" [../FalconHLS/code_hls/keygen.c:5978]   --->   Operation 846 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln5978 = br i1 %tmp, void %VITIS_LOOP_5884_2.backedge, void %if.end115" [../FalconHLS/code_hls/keygen.c:5978]   --->   Operation 847 'br' 'br_ln5978' <Predicate = true> <Delay = 0.00>

State 75 <SV = 25> <Delay = 67.7>
ST_75 : Operation 848 [1/1] (0.00ns)   --->   "%slove_NTRU_break_0_1_load = load i32 %slove_NTRU_break_0_1" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 848 'load' 'slove_NTRU_break_0_1_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 849 [2/2] (67.7ns)   --->   "%call_ret = call i64 @solve_NTRU, i8 %F_upper, i8 %G_upper, i8 %f, i8 %g, i32 %slove_NTRU_break_0_1_load, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 849 'call' 'call_ret' <Predicate = true> <Delay = 67.7> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 26> <Delay = 52.4>
ST_76 : Operation 850 [1/2] (48.3ns)   --->   "%call_ret = call i64 @solve_NTRU, i8 %F_upper, i8 %G_upper, i8 %f, i8 %g, i32 %slove_NTRU_break_0_1_load, i10 %REV10, i8 %MAX_BL_SMALL, i25 %PRIMES_p, i31 %PRIMES_g, i31 %PRIMES_s, i64 %fpr_gm_tab, i64 %fpr_p2_tab, i9 %MAX_BL_LARGE, i13 %BITLENGTH_avg, i5 %BITLENGTH_std" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 850 'call' 'call_ret' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp)> <Delay = 48.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_76 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln5990)   --->   "%tmp_4 = extractvalue i64 %call_ret" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 851 'extractvalue' 'tmp_4' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp)> <Delay = 0.00>
ST_76 : Operation 852 [1/1] (0.00ns)   --->   "%slove_NTRU_break_0 = extractvalue i64 %call_ret" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 852 'extractvalue' 'slove_NTRU_break_0' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp)> <Delay = 0.00>
ST_76 : Operation 853 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln5990 = icmp_eq  i32 %tmp_4, i32 0" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 853 'icmp' 'icmp_ln5990' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 854 [1/1] (0.00ns)   --->   "%br_ln5990 = br i1 %icmp_ln5990, void %load-store-loop11.preheader, void %if.end115.VITIS_LOOP_5884_2.backedge_crit_edge" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 854 'br' 'br_ln5990' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp)> <Delay = 0.00>
ST_76 : Operation 855 [1/1] (0.00ns)   --->   "%store_ln5990 = store i32 %slove_NTRU_break_0, i32 %slove_NTRU_break_0_1" [../FalconHLS/code_hls/keygen.c:5990]   --->   Operation 855 'store' 'store_ln5990' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp & icmp_ln5990)> <Delay = 0.00>
ST_76 : Operation 856 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_5884_2.backedge"   --->   Operation 856 'br' 'br_ln0' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp & icmp_ln5990)> <Delay = 0.00>
ST_76 : Operation 857 [1/1] (0.00ns)   --->   "%loop_index12 = alloca i32 1"   --->   Operation 857 'alloca' 'loop_index12' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp & !icmp_ln5990)> <Delay = 0.00>
ST_76 : Operation 858 [1/1] (0.00ns)   --->   "%empty_359 = trunc i64 %f_out_read"   --->   Operation 858 'trunc' 'empty_359' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp & !icmp_ln5990)> <Delay = 0.00>
ST_76 : Operation 859 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %loop_index12"   --->   Operation 859 'store' 'store_ln0' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp & !icmp_ln5990)> <Delay = 1.58>
ST_76 : Operation 860 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop11"   --->   Operation 860 'br' 'br_ln0' <Predicate = (!tmp_205 & !or_ln5913 & and_ln188 & tmp & !icmp_ln5990)> <Delay = 0.00>
ST_76 : Operation 861 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_dptr_1, i64 %rng_dptr_2" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 861 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 862 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_121, i64 %rng_st_76" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 862 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 863 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_120, i64 %rng_st_75" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 863 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 864 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_119, i64 %rng_st_74" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 864 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 865 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_118, i64 %rng_st_73" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 865 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 866 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_117, i64 %rng_st_72" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 866 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 867 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_116, i64 %rng_st_71" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 867 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 868 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_115, i64 %rng_st_70" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 868 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 869 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_114, i64 %rng_st_69" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 869 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 870 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_113, i64 %rng_st_68" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 870 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 871 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_112, i64 %rng_st_67" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 871 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 872 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_111, i64 %rng_st_66" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 872 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 873 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_110, i64 %rng_st_65" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 873 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 874 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_109, i64 %rng_st_64" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 874 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 875 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_108, i64 %rng_st_63" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 875 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 876 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_107, i64 %rng_st_62" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 876 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 877 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_106, i64 %rng_st_61" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 877 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 878 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_105, i64 %rng_st_60" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 878 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 879 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_104, i64 %rng_st_59" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 879 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 880 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_103, i64 %rng_st_58" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 880 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 881 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_102, i64 %rng_st_57" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 881 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 882 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_101, i64 %rng_st_56" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 882 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 883 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_100, i64 %rng_st_55" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 883 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 884 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_99, i64 %rng_st_54" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 884 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 885 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_98, i64 %rng_st_7" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 885 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 886 [1/1] (1.58ns)   --->   "%store_ln5873 = store i64 %rng_st_97, i64 %rng_st_1" [../FalconHLS/code_hls/keygen.c:5873]   --->   Operation 886 'store' 'store_ln5873' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 1.58>
ST_76 : Operation 887 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_5884_2"   --->   Operation 887 'br' 'br_ln0' <Predicate = (icmp_ln5990) | (!tmp) | (!and_ln188) | (or_ln5913) | (tmp_205)> <Delay = 0.00>

State 77 <SV = 27> <Delay = 3.52>
ST_77 : Operation 888 [1/1] (0.00ns)   --->   "%loop_index12_load = load i11 %loop_index12"   --->   Operation 888 'load' 'loop_index12_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 889 [1/1] (0.00ns)   --->   "%loop_index12_cast12 = zext i11 %loop_index12_load"   --->   Operation 889 'zext' 'loop_index12_cast12' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 890 [1/1] (1.88ns)   --->   "%exitcond18411 = icmp_eq  i11 %loop_index12_load, i11 1024"   --->   Operation 890 'icmp' 'exitcond18411' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 891 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 891 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 892 [1/1] (1.63ns)   --->   "%empty_360 = add i11 %loop_index12_load, i11 1"   --->   Operation 892 'add' 'empty_360' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond18411, void %load-store-loop11.split, void %load-store-loop8.preheader"   --->   Operation 893 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 894 [1/1] (0.00ns)   --->   "%f_addr_6 = getelementptr i8 %f, i64 0, i64 %loop_index12_cast12"   --->   Operation 894 'getelementptr' 'f_addr_6' <Predicate = (!exitcond18411)> <Delay = 0.00>
ST_77 : Operation 895 [2/2] (3.25ns)   --->   "%f_load_3 = load i10 %f_addr_6"   --->   Operation 895 'load' 'f_load_3' <Predicate = (!exitcond18411)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_77 : Operation 896 [1/1] (0.00ns)   --->   "%empty_362 = trunc i11 %loop_index12_load"   --->   Operation 896 'trunc' 'empty_362' <Predicate = (!exitcond18411)> <Delay = 0.00>
ST_77 : Operation 897 [1/1] (3.52ns)   --->   "%empty_363 = add i64 %loop_index12_cast12, i64 %f_out_read"   --->   Operation 897 'add' 'empty_363' <Predicate = (!exitcond18411)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 898 [1/1] (0.97ns)   --->   "%empty_364 = xor i1 %empty_362, i1 %empty_359"   --->   Operation 898 'xor' 'empty_364' <Predicate = (!exitcond18411)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 899 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_363, i32 1, i32 63"   --->   Operation 899 'partselect' 'p_cast4' <Predicate = (!exitcond18411)> <Delay = 0.00>
ST_77 : Operation 900 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i63 %p_cast4"   --->   Operation 900 'sext' 'p_cast4_cast' <Predicate = (!exitcond18411)> <Delay = 0.00>
ST_77 : Operation 901 [1/1] (0.00ns)   --->   "%gmem0_addr_1 = getelementptr i16 %gmem0, i64 %p_cast4_cast"   --->   Operation 901 'getelementptr' 'gmem0_addr_1' <Predicate = (!exitcond18411)> <Delay = 0.00>
ST_77 : Operation 902 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_360, i11 %loop_index12"   --->   Operation 902 'store' 'store_ln0' <Predicate = (!exitcond18411)> <Delay = 1.58>
ST_77 : Operation 903 [1/1] (0.00ns)   --->   "%loop_index9 = alloca i32 1"   --->   Operation 903 'alloca' 'loop_index9' <Predicate = (exitcond18411)> <Delay = 0.00>
ST_77 : Operation 904 [1/1] (0.00ns)   --->   "%empty_361 = trunc i64 %g_out_read"   --->   Operation 904 'trunc' 'empty_361' <Predicate = (exitcond18411)> <Delay = 0.00>
ST_77 : Operation 905 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %loop_index9"   --->   Operation 905 'store' 'store_ln0' <Predicate = (exitcond18411)> <Delay = 1.58>
ST_77 : Operation 906 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop8"   --->   Operation 906 'br' 'br_ln0' <Predicate = (exitcond18411)> <Delay = 0.00>

State 78 <SV = 28> <Delay = 73.0>
ST_78 : Operation 907 [1/2] (3.25ns)   --->   "%f_load_3 = load i10 %f_addr_6"   --->   Operation 907 'load' 'f_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_78 : Operation 908 [1/1] (0.00ns)   --->   "%f_load_7_cast = zext i8 %f_load_3"   --->   Operation 908 'zext' 'f_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 909 [1/1] (0.00ns)   --->   "%p_cast13 = zext i1 %empty_364"   --->   Operation 909 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 910 [1/1] (1.85ns)   --->   "%empty_365 = shl i2 1, i2 %p_cast13"   --->   Operation 910 'shl' 'empty_365' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_170 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_364, i3 0"   --->   Operation 911 'bitconcatenate' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 912 [1/1] (0.00ns)   --->   "%p_cast14 = zext i4 %tmp_170"   --->   Operation 912 'zext' 'p_cast14' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 913 [1/1] (3.14ns)   --->   "%empty_366 = shl i16 %f_load_7_cast, i16 %p_cast14"   --->   Operation 913 'shl' 'empty_366' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 914 [1/1] (73.0ns)   --->   "%empty_367 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_1, i32 1"   --->   Operation 914 'writereq' 'empty_367' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 29> <Delay = 73.0>
ST_79 : Operation 915 [1/1] (73.0ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_1, i16 %empty_366, i2 %empty_365"   --->   Operation 915 'write' 'write_ln0' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 30> <Delay = 73.0>
ST_80 : Operation 916 [5/5] (73.0ns)   --->   "%empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1"   --->   Operation 916 'writeresp' 'empty_368' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 31> <Delay = 73.0>
ST_81 : Operation 917 [4/5] (73.0ns)   --->   "%empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1"   --->   Operation 917 'writeresp' 'empty_368' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 32> <Delay = 73.0>
ST_82 : Operation 918 [3/5] (73.0ns)   --->   "%empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1"   --->   Operation 918 'writeresp' 'empty_368' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 33> <Delay = 73.0>
ST_83 : Operation 919 [2/5] (73.0ns)   --->   "%empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1"   --->   Operation 919 'writeresp' 'empty_368' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 34> <Delay = 73.0>
ST_84 : Operation 920 [1/5] (73.0ns)   --->   "%empty_368 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_1"   --->   Operation 920 'writeresp' 'empty_368' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 921 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop11"   --->   Operation 921 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 85 <SV = 28> <Delay = 3.52>
ST_85 : Operation 922 [1/1] (0.00ns)   --->   "%loop_index9_load = load i11 %loop_index9"   --->   Operation 922 'load' 'loop_index9_load' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 923 [1/1] (0.00ns)   --->   "%loop_index9_cast15 = zext i11 %loop_index9_load"   --->   Operation 923 'zext' 'loop_index9_cast15' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 924 [1/1] (1.88ns)   --->   "%exitcond18310 = icmp_eq  i11 %loop_index9_load, i11 1024"   --->   Operation 924 'icmp' 'exitcond18310' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 925 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 925 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 926 [1/1] (1.63ns)   --->   "%empty_369 = add i11 %loop_index9_load, i11 1"   --->   Operation 926 'add' 'empty_369' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 927 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond18310, void %load-store-loop8.split, void %memcpy-split7"   --->   Operation 927 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 928 [1/1] (0.00ns)   --->   "%g_addr_6 = getelementptr i8 %g, i64 0, i64 %loop_index9_cast15"   --->   Operation 928 'getelementptr' 'g_addr_6' <Predicate = (!exitcond18310)> <Delay = 0.00>
ST_85 : Operation 929 [2/2] (3.25ns)   --->   "%g_load_3 = load i10 %g_addr_6"   --->   Operation 929 'load' 'g_load_3' <Predicate = (!exitcond18310)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_85 : Operation 930 [1/1] (0.00ns)   --->   "%empty_370 = trunc i11 %loop_index9_load"   --->   Operation 930 'trunc' 'empty_370' <Predicate = (!exitcond18310)> <Delay = 0.00>
ST_85 : Operation 931 [1/1] (3.52ns)   --->   "%empty_371 = add i64 %loop_index9_cast15, i64 %g_out_read"   --->   Operation 931 'add' 'empty_371' <Predicate = (!exitcond18310)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 932 [1/1] (0.97ns)   --->   "%empty_372 = xor i1 %empty_370, i1 %empty_361"   --->   Operation 932 'xor' 'empty_372' <Predicate = (!exitcond18310)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 933 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_371, i32 1, i32 63"   --->   Operation 933 'partselect' 'p_cast6' <Predicate = (!exitcond18310)> <Delay = 0.00>
ST_85 : Operation 934 [1/1] (0.00ns)   --->   "%p_cast6_cast = sext i63 %p_cast6"   --->   Operation 934 'sext' 'p_cast6_cast' <Predicate = (!exitcond18310)> <Delay = 0.00>
ST_85 : Operation 935 [1/1] (0.00ns)   --->   "%gmem0_addr_3 = getelementptr i16 %gmem0, i64 %p_cast6_cast"   --->   Operation 935 'getelementptr' 'gmem0_addr_3' <Predicate = (!exitcond18310)> <Delay = 0.00>
ST_85 : Operation 936 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_369, i11 %loop_index9"   --->   Operation 936 'store' 'store_ln0' <Predicate = (!exitcond18310)> <Delay = 1.58>
ST_85 : Operation 937 [1/1] (0.00ns)   --->   "%loop_index6 = alloca i32 1"   --->   Operation 937 'alloca' 'loop_index6' <Predicate = (exitcond18310)> <Delay = 0.00>
ST_85 : Operation 938 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %h_out_read, i32 1, i32 63" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 938 'partselect' 'trunc_ln' <Predicate = (exitcond18310)> <Delay = 0.00>
ST_85 : Operation 939 [1/1] (0.00ns)   --->   "%sext_ln6002 = sext i63 %trunc_ln" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 939 'sext' 'sext_ln6002' <Predicate = (exitcond18310)> <Delay = 0.00>
ST_85 : Operation 940 [1/1] (0.00ns)   --->   "%gmem0_addr_2 = getelementptr i16 %gmem0, i64 %sext_ln6002" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 940 'getelementptr' 'gmem0_addr_2' <Predicate = (exitcond18310)> <Delay = 0.00>
ST_85 : Operation 941 [1/1] (1.58ns)   --->   "%store_ln6002 = store i11 0, i11 %loop_index6" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 941 'store' 'store_ln6002' <Predicate = (exitcond18310)> <Delay = 1.58>

State 86 <SV = 29> <Delay = 73.0>
ST_86 : Operation 942 [1/2] (3.25ns)   --->   "%g_load_3 = load i10 %g_addr_6"   --->   Operation 942 'load' 'g_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_86 : Operation 943 [1/1] (0.00ns)   --->   "%g_load_7_cast = zext i8 %g_load_3"   --->   Operation 943 'zext' 'g_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 944 [1/1] (0.00ns)   --->   "%p_cast16 = zext i1 %empty_372"   --->   Operation 944 'zext' 'p_cast16' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 945 [1/1] (1.85ns)   --->   "%empty_373 = shl i2 1, i2 %p_cast16"   --->   Operation 945 'shl' 'empty_373' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 946 [1/1] (0.00ns)   --->   "%tmp_171 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_372, i3 0"   --->   Operation 946 'bitconcatenate' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 947 [1/1] (0.00ns)   --->   "%p_cast17 = zext i4 %tmp_171"   --->   Operation 947 'zext' 'p_cast17' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 948 [1/1] (3.14ns)   --->   "%empty_374 = shl i16 %g_load_7_cast, i16 %p_cast17"   --->   Operation 948 'shl' 'empty_374' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 949 [1/1] (73.0ns)   --->   "%empty_375 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_3, i32 1"   --->   Operation 949 'writereq' 'empty_375' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 30> <Delay = 73.0>
ST_87 : Operation 950 [1/1] (73.0ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_3, i16 %empty_374, i2 %empty_373"   --->   Operation 950 'write' 'write_ln0' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 31> <Delay = 73.0>
ST_88 : Operation 951 [5/5] (73.0ns)   --->   "%empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3"   --->   Operation 951 'writeresp' 'empty_376' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 32> <Delay = 73.0>
ST_89 : Operation 952 [4/5] (73.0ns)   --->   "%empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3"   --->   Operation 952 'writeresp' 'empty_376' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 33> <Delay = 73.0>
ST_90 : Operation 953 [3/5] (73.0ns)   --->   "%empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3"   --->   Operation 953 'writeresp' 'empty_376' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 34> <Delay = 73.0>
ST_91 : Operation 954 [2/5] (73.0ns)   --->   "%empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3"   --->   Operation 954 'writeresp' 'empty_376' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 35> <Delay = 73.0>
ST_92 : Operation 955 [1/5] (73.0ns)   --->   "%empty_376 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_3"   --->   Operation 955 'writeresp' 'empty_376' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 956 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop8"   --->   Operation 956 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 93 <SV = 29> <Delay = 73.0>
ST_93 : Operation 957 [1/1] (73.0ns)   --->   "%empty_377 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_2, i32 1024" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 957 'writereq' 'empty_377' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_93 : Operation 958 [1/1] (0.00ns)   --->   "%br_ln6002 = br void %load-store-loop5" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 958 'br' 'br_ln6002' <Predicate = true> <Delay = 0.00>

State 94 <SV = 30> <Delay = 3.46>
ST_94 : Operation 959 [1/1] (0.00ns)   --->   "%loop_index6_load = load i11 %loop_index6"   --->   Operation 959 'load' 'loop_index6_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 960 [1/1] (0.00ns)   --->   "%loop_index6_cast = zext i11 %loop_index6_load"   --->   Operation 960 'zext' 'loop_index6_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 961 [1/1] (1.88ns)   --->   "%exitcond1829 = icmp_eq  i11 %loop_index6_load, i11 1024"   --->   Operation 961 'icmp' 'exitcond1829' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 962 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 962 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 963 [1/1] (1.63ns)   --->   "%empty_378 = add i11 %loop_index6_load, i11 1"   --->   Operation 963 'add' 'empty_378' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 964 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1829, void %load-store-loop5.split, void %memcpy-split4"   --->   Operation 964 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 965 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i16 %h, i64 0, i64 %loop_index6_cast"   --->   Operation 965 'getelementptr' 'h_addr' <Predicate = (!exitcond1829)> <Delay = 0.00>
ST_94 : Operation 966 [2/2] (3.25ns)   --->   "%h_load = load i10 %h_addr"   --->   Operation 966 'load' 'h_load' <Predicate = (!exitcond1829)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_94 : Operation 967 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_378, i11 %loop_index6"   --->   Operation 967 'store' 'store_ln0' <Predicate = (!exitcond1829)> <Delay = 1.58>

State 95 <SV = 31> <Delay = 3.25>
ST_95 : Operation 968 [1/2] (3.25ns)   --->   "%h_load = load i10 %h_addr"   --->   Operation 968 'load' 'h_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>

State 96 <SV = 32> <Delay = 73.0>
ST_96 : Operation 969 [1/1] (73.0ns)   --->   "%write_ln6002 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_2, i16 %h_load, i2 3" [../FalconHLS/code_hls/keygen.c:6002]   --->   Operation 969 'write' 'write_ln6002' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop5"   --->   Operation 970 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 97 <SV = 31> <Delay = 73.0>
ST_97 : Operation 971 [1/1] (0.00ns)   --->   "%loop_index3 = alloca i32 1"   --->   Operation 971 'alloca' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 972 [5/5] (73.0ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 972 'writeresp' 'empty_379' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 973 [1/1] (1.58ns)   --->   "%store_ln6003 = store i11 0, i11 %loop_index3" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 973 'store' 'store_ln6003' <Predicate = true> <Delay = 1.58>

State 98 <SV = 32> <Delay = 73.0>
ST_98 : Operation 974 [4/5] (73.0ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 974 'writeresp' 'empty_379' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 99 <SV = 33> <Delay = 73.0>
ST_99 : Operation 975 [3/5] (73.0ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 975 'writeresp' 'empty_379' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 100 <SV = 34> <Delay = 73.0>
ST_100 : Operation 976 [2/5] (73.0ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 976 'writeresp' 'empty_379' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 101 <SV = 35> <Delay = 73.0>
ST_101 : Operation 977 [1/5] (73.0ns)   --->   "%empty_379 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_2" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 977 'writeresp' 'empty_379' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_101 : Operation 978 [1/1] (0.00ns)   --->   "%empty_380 = trunc i64 %F_upper_out_read"   --->   Operation 978 'trunc' 'empty_380' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 979 [1/1] (0.00ns)   --->   "%br_ln6003 = br void %load-store-loop2" [../FalconHLS/code_hls/keygen.c:6003]   --->   Operation 979 'br' 'br_ln6003' <Predicate = true> <Delay = 0.00>

State 102 <SV = 36> <Delay = 3.52>
ST_102 : Operation 980 [1/1] (0.00ns)   --->   "%loop_index3_load = load i11 %loop_index3"   --->   Operation 980 'load' 'loop_index3_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 981 [1/1] (0.00ns)   --->   "%loop_index3_cast18 = zext i11 %loop_index3_load"   --->   Operation 981 'zext' 'loop_index3_cast18' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 982 [1/1] (1.88ns)   --->   "%exitcond1818 = icmp_eq  i11 %loop_index3_load, i11 1024"   --->   Operation 982 'icmp' 'exitcond1818' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 983 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 983 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 984 [1/1] (1.63ns)   --->   "%empty_381 = add i11 %loop_index3_load, i11 1"   --->   Operation 984 'add' 'empty_381' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 985 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond1818, void %load-store-loop2.split, void %load-store-loop.preheader"   --->   Operation 985 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 986 [1/1] (0.00ns)   --->   "%F_upper_addr = getelementptr i8 %F_upper, i64 0, i64 %loop_index3_cast18"   --->   Operation 986 'getelementptr' 'F_upper_addr' <Predicate = (!exitcond1818)> <Delay = 0.00>
ST_102 : Operation 987 [2/2] (3.25ns)   --->   "%F_upper_load = load i10 %F_upper_addr"   --->   Operation 987 'load' 'F_upper_load' <Predicate = (!exitcond1818)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_102 : Operation 988 [1/1] (0.00ns)   --->   "%empty_383 = trunc i11 %loop_index3_load"   --->   Operation 988 'trunc' 'empty_383' <Predicate = (!exitcond1818)> <Delay = 0.00>
ST_102 : Operation 989 [1/1] (3.52ns)   --->   "%empty_384 = add i64 %loop_index3_cast18, i64 %F_upper_out_read"   --->   Operation 989 'add' 'empty_384' <Predicate = (!exitcond1818)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 990 [1/1] (0.97ns)   --->   "%empty_385 = xor i1 %empty_383, i1 %empty_380"   --->   Operation 990 'xor' 'empty_385' <Predicate = (!exitcond1818)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 991 [1/1] (0.00ns)   --->   "%p_cast8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_384, i32 1, i32 63"   --->   Operation 991 'partselect' 'p_cast8' <Predicate = (!exitcond1818)> <Delay = 0.00>
ST_102 : Operation 992 [1/1] (0.00ns)   --->   "%p_cast8_cast = sext i63 %p_cast8"   --->   Operation 992 'sext' 'p_cast8_cast' <Predicate = (!exitcond1818)> <Delay = 0.00>
ST_102 : Operation 993 [1/1] (0.00ns)   --->   "%gmem0_addr_4 = getelementptr i16 %gmem0, i64 %p_cast8_cast"   --->   Operation 993 'getelementptr' 'gmem0_addr_4' <Predicate = (!exitcond1818)> <Delay = 0.00>
ST_102 : Operation 994 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_381, i11 %loop_index3"   --->   Operation 994 'store' 'store_ln0' <Predicate = (!exitcond1818)> <Delay = 1.58>
ST_102 : Operation 995 [1/1] (0.00ns)   --->   "%loop_index = alloca i32 1"   --->   Operation 995 'alloca' 'loop_index' <Predicate = (exitcond1818)> <Delay = 0.00>
ST_102 : Operation 996 [1/1] (0.00ns)   --->   "%empty_382 = trunc i64 %G_upper_out_read"   --->   Operation 996 'trunc' 'empty_382' <Predicate = (exitcond1818)> <Delay = 0.00>
ST_102 : Operation 997 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %loop_index"   --->   Operation 997 'store' 'store_ln0' <Predicate = (exitcond1818)> <Delay = 1.58>
ST_102 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 998 'br' 'br_ln0' <Predicate = (exitcond1818)> <Delay = 0.00>

State 103 <SV = 37> <Delay = 73.0>
ST_103 : Operation 999 [1/2] (3.25ns)   --->   "%F_upper_load = load i10 %F_upper_addr"   --->   Operation 999 'load' 'F_upper_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_103 : Operation 1000 [1/1] (0.00ns)   --->   "%F_upper_load_cast = zext i8 %F_upper_load"   --->   Operation 1000 'zext' 'F_upper_load_cast' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1001 [1/1] (0.00ns)   --->   "%p_cast19 = zext i1 %empty_385"   --->   Operation 1001 'zext' 'p_cast19' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1002 [1/1] (1.85ns)   --->   "%empty_386 = shl i2 1, i2 %p_cast19"   --->   Operation 1002 'shl' 'empty_386' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_172 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_385, i3 0"   --->   Operation 1003 'bitconcatenate' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1004 [1/1] (0.00ns)   --->   "%p_cast20 = zext i4 %tmp_172"   --->   Operation 1004 'zext' 'p_cast20' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1005 [1/1] (3.14ns)   --->   "%empty_387 = shl i16 %F_upper_load_cast, i16 %p_cast20"   --->   Operation 1005 'shl' 'empty_387' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1006 [1/1] (73.0ns)   --->   "%empty_388 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_4, i32 1"   --->   Operation 1006 'writereq' 'empty_388' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 104 <SV = 38> <Delay = 73.0>
ST_104 : Operation 1007 [1/1] (73.0ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_4, i16 %empty_387, i2 %empty_386"   --->   Operation 1007 'write' 'write_ln0' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 105 <SV = 39> <Delay = 73.0>
ST_105 : Operation 1008 [5/5] (73.0ns)   --->   "%empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4"   --->   Operation 1008 'writeresp' 'empty_389' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 106 <SV = 40> <Delay = 73.0>
ST_106 : Operation 1009 [4/5] (73.0ns)   --->   "%empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4"   --->   Operation 1009 'writeresp' 'empty_389' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 107 <SV = 41> <Delay = 73.0>
ST_107 : Operation 1010 [3/5] (73.0ns)   --->   "%empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4"   --->   Operation 1010 'writeresp' 'empty_389' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 108 <SV = 42> <Delay = 73.0>
ST_108 : Operation 1011 [2/5] (73.0ns)   --->   "%empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4"   --->   Operation 1011 'writeresp' 'empty_389' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 109 <SV = 43> <Delay = 73.0>
ST_109 : Operation 1012 [1/5] (73.0ns)   --->   "%empty_389 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_4"   --->   Operation 1012 'writeresp' 'empty_389' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_109 : Operation 1013 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2"   --->   Operation 1013 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 110 <SV = 37> <Delay = 3.52>
ST_110 : Operation 1014 [1/1] (0.00ns)   --->   "%loop_index_load = load i11 %loop_index"   --->   Operation 1014 'load' 'loop_index_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1015 [1/1] (0.00ns)   --->   "%loop_index_cast21 = zext i11 %loop_index_load"   --->   Operation 1015 'zext' 'loop_index_cast21' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1016 [1/1] (1.88ns)   --->   "%exitcond7 = icmp_eq  i11 %loop_index_load, i11 1024"   --->   Operation 1016 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1017 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 1017 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1018 [1/1] (1.63ns)   --->   "%empty_390 = add i11 %loop_index_load, i11 1"   --->   Operation 1018 'add' 'empty_390' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1019 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond7, void %load-store-loop.split, void %memcpy-split"   --->   Operation 1019 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1020 [1/1] (0.00ns)   --->   "%G_upper_addr = getelementptr i8 %G_upper, i64 0, i64 %loop_index_cast21"   --->   Operation 1020 'getelementptr' 'G_upper_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 1021 [2/2] (3.25ns)   --->   "%G_upper_load = load i10 %G_upper_addr"   --->   Operation 1021 'load' 'G_upper_load' <Predicate = (!exitcond7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_110 : Operation 1022 [1/1] (0.00ns)   --->   "%empty_391 = trunc i11 %loop_index_load"   --->   Operation 1022 'trunc' 'empty_391' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 1023 [1/1] (3.52ns)   --->   "%empty_392 = add i64 %loop_index_cast21, i64 %G_upper_out_read"   --->   Operation 1023 'add' 'empty_392' <Predicate = (!exitcond7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1024 [1/1] (0.97ns)   --->   "%empty_393 = xor i1 %empty_391, i1 %empty_382"   --->   Operation 1024 'xor' 'empty_393' <Predicate = (!exitcond7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1025 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_392, i32 1, i32 63"   --->   Operation 1025 'partselect' 'p_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 1026 [1/1] (0.00ns)   --->   "%p_cast10_cast = sext i63 %p_cast"   --->   Operation 1026 'sext' 'p_cast10_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 1027 [1/1] (0.00ns)   --->   "%gmem0_addr_5 = getelementptr i16 %gmem0, i64 %p_cast10_cast"   --->   Operation 1027 'getelementptr' 'gmem0_addr_5' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_110 : Operation 1028 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 %empty_390, i11 %loop_index"   --->   Operation 1028 'store' 'store_ln0' <Predicate = (!exitcond7)> <Delay = 1.58>
ST_110 : Operation 1029 [1/1] (0.00ns)   --->   "%ret_ln6006 = ret" [../FalconHLS/code_hls/keygen.c:6006]   --->   Operation 1029 'ret' 'ret_ln6006' <Predicate = (exitcond7)> <Delay = 0.00>

State 111 <SV = 38> <Delay = 73.0>
ST_111 : Operation 1030 [1/2] (3.25ns)   --->   "%G_upper_load = load i10 %G_upper_addr"   --->   Operation 1030 'load' 'G_upper_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1024> <RAM>
ST_111 : Operation 1031 [1/1] (0.00ns)   --->   "%G_upper_load_cast = zext i8 %G_upper_load"   --->   Operation 1031 'zext' 'G_upper_load_cast' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1032 [1/1] (0.00ns)   --->   "%p_cast22 = zext i1 %empty_393"   --->   Operation 1032 'zext' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1033 [1/1] (1.85ns)   --->   "%empty_394 = shl i2 1, i2 %p_cast22"   --->   Operation 1033 'shl' 'empty_394' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_173 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_393, i3 0"   --->   Operation 1034 'bitconcatenate' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1035 [1/1] (0.00ns)   --->   "%p_cast23 = zext i4 %tmp_173"   --->   Operation 1035 'zext' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1036 [1/1] (3.14ns)   --->   "%empty_395 = shl i16 %G_upper_load_cast, i16 %p_cast23"   --->   Operation 1036 'shl' 'empty_395' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1037 [1/1] (73.0ns)   --->   "%empty_396 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem0_addr_5, i32 1"   --->   Operation 1037 'writereq' 'empty_396' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 112 <SV = 39> <Delay = 73.0>
ST_112 : Operation 1038 [1/1] (73.0ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem0_addr_5, i16 %empty_395, i2 %empty_394"   --->   Operation 1038 'write' 'write_ln0' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 113 <SV = 40> <Delay = 73.0>
ST_113 : Operation 1039 [5/5] (73.0ns)   --->   "%empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5"   --->   Operation 1039 'writeresp' 'empty_397' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 114 <SV = 41> <Delay = 73.0>
ST_114 : Operation 1040 [4/5] (73.0ns)   --->   "%empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5"   --->   Operation 1040 'writeresp' 'empty_397' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 115 <SV = 42> <Delay = 73.0>
ST_115 : Operation 1041 [3/5] (73.0ns)   --->   "%empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5"   --->   Operation 1041 'writeresp' 'empty_397' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 116 <SV = 43> <Delay = 73.0>
ST_116 : Operation 1042 [2/5] (73.0ns)   --->   "%empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5"   --->   Operation 1042 'writeresp' 'empty_397' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 117 <SV = 44> <Delay = 73.0>
ST_117 : Operation 1043 [1/5] (73.0ns)   --->   "%empty_397 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem0_addr_5"   --->   Operation 1043 'writeresp' 'empty_397' <Predicate = true> <Delay = 73.0> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_117 : Operation 1044 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop"   --->   Operation 1044 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('empty') [22]  (0 ns)
	'store' operation ('store_ln788', ../FalconHLS/code_hls/shake.c:788) of constant 0 on local variable 'empty' [80]  (1.59 ns)

 <State 2>: 2.95ns
The critical path consists of the following:
	'load' operation ('p_load') on local variable 'empty' [83]  (0 ns)
	'add' operation ('empty_358') [109]  (1.78 ns)
	blocking operation 1.17 ns on control path)

 <State 3>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_358' on local variable 'empty' [189]  (1.59 ns)

 <State 4>: 3.52ns
The critical path consists of the following:
	'load' operation ('u_0_load', ../FalconHLS/code_hls/shake.c:809) on local variable 'u_0' [209]  (0 ns)
	'add' operation ('add_ln809', ../FalconHLS/code_hls/shake.c:809) [224]  (3.52 ns)

 <State 5>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 6>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 7>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 8>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 9>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 10>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 11>: 73ns
The critical path consists of the following:
	bus request operation ('gmem0_load_req', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [228]  (73 ns)

 <State 12>: 73ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', ../FalconHLS/code_hls/shake.c:809) on port 'gmem0' (../FalconHLS/code_hls/shake.c:809) [229]  (73 ns)

 <State 13>: 5.58ns
The critical path consists of the following:
	'xor' operation ('xor_ln809', ../FalconHLS/code_hls/shake.c:809) [230]  (0 ns)
	'lshr' operation ('lshr_ln809', ../FalconHLS/code_hls/shake.c:809) [233]  (0 ns)
	'shl' operation ('shl_ln809', ../FalconHLS/code_hls/shake.c:809) [238]  (0 ns)
	'xor' operation ('xor_ln809_1', ../FalconHLS/code_hls/shake.c:809) [241]  (3.99 ns)
	'store' operation ('store_ln809', ../FalconHLS/code_hls/shake.c:809) of variable 'xor_ln809_1', ../FalconHLS/code_hls/shake.c:809 on local variable 'rng_st_54_3_0' [244]  (1.59 ns)

 <State 14>: 1.59ns
The critical path consists of the following:
	'load' operation ('rng_st_1_load', ../FalconHLS/code_hls/keygen.c:5872) on local variable 'rng.st' [324]  (0 ns)
	'call' operation ('call_ret4', ../FalconHLS/code_hls/keygen.c:5872) to 'poly_small_mkgauss' [350]  (1.59 ns)

 <State 15>: 1.59ns
The critical path consists of the following:
	'call' operation ('call_ret4', ../FalconHLS/code_hls/keygen.c:5872) to 'poly_small_mkgauss' [350]  (0 ns)
	'call' operation ('call_ret6', ../FalconHLS/code_hls/keygen.c:5873) to 'poly_small_mkgauss' [377]  (1.59 ns)

 <State 16>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('test') with incoming values : ('test', ../FalconHLS/code_hls/keygen.c:5891) [406]  (1.59 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/keygen.c:5884) [407]  (0 ns)
	'getelementptr' operation ('f_addr', ../FalconHLS/code_hls/keygen.c:5890) [415]  (0 ns)
	'load' operation ('f_load', ../FalconHLS/code_hls/keygen.c:5890) on array 'f', ../FalconHLS/code_hls/keygen.c:5751 [416]  (3.25 ns)

 <State 18>: 5.78ns
The critical path consists of the following:
	'load' operation ('f_load', ../FalconHLS/code_hls/keygen.c:5890) on array 'f', ../FalconHLS/code_hls/keygen.c:5751 [416]  (3.25 ns)
	'icmp' operation ('icmp_ln5890_1', ../FalconHLS/code_hls/keygen.c:5890) [419]  (1.55 ns)
	'or' operation ('or_ln5891', ../FalconHLS/code_hls/keygen.c:5891) [425]  (0 ns)
	'or' operation ('or_ln5891_2', ../FalconHLS/code_hls/keygen.c:5891) [427]  (0 ns)
	'select' operation ('test', ../FalconHLS/code_hls/keygen.c:5891) [428]  (0.978 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/keygen.c:2760) [438]  (0 ns)
	'getelementptr' operation ('f_addr_4', ../FalconHLS/code_hls/keygen.c:2763) [446]  (0 ns)
	'load' operation ('z', ../FalconHLS/code_hls/keygen.c:2763) on array 'f', ../FalconHLS/code_hls/keygen.c:5751 [447]  (3.25 ns)

 <State 20>: 4.3ns
The critical path consists of the following:
	'load' operation ('z', ../FalconHLS/code_hls/keygen.c:2763) on array 'f', ../FalconHLS/code_hls/keygen.c:5751 [447]  (3.25 ns)
	'mul' operation of DSP[451] ('mul_ln2764', ../FalconHLS/code_hls/keygen.c:2764) [449]  (1.05 ns)

 <State 21>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[451] ('mul_ln2764', ../FalconHLS/code_hls/keygen.c:2764) [449]  (1.05 ns)

 <State 22>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[451] ('mul_ln2764', ../FalconHLS/code_hls/keygen.c:2764) [449]  (0 ns)
	'add' operation of DSP[451] ('s', ../FalconHLS/code_hls/keygen.c:2764) [451]  (2.1 ns)

 <State 23>: 3.09ns
The critical path consists of the following:
	'add' operation of DSP[451] ('s', ../FalconHLS/code_hls/keygen.c:2764) [451]  (2.1 ns)
	'or' operation ('ng', ../FalconHLS/code_hls/keygen.c:2765) [453]  (0.993 ns)

 <State 24>: 7.59ns
The critical path consists of the following:
	'phi' operation ('ng') with incoming values : ('ng', ../FalconHLS/code_hls/keygen.c:2765) [458]  (0 ns)
	'select' operation ('normg', ../FalconHLS/code_hls/keygen.c:2767) [482]  (0.766 ns)
	'add' operation ('add_ln5911', ../FalconHLS/code_hls/keygen.c:5911) [484]  (2.37 ns)
	'icmp' operation ('icmp_ln5913', ../FalconHLS/code_hls/keygen.c:5913) [487]  (2.46 ns)
	'or' operation ('or_ln5913', ../FalconHLS/code_hls/keygen.c:5913) [488]  (1.01 ns)
	blocking operation 0.978 ns on control path)

 <State 25>: 4.3ns
The critical path consists of the following:
	'load' operation ('z', ../FalconHLS/code_hls/keygen.c:2763) on array 'g', ../FalconHLS/code_hls/keygen.c:5752 [469]  (3.25 ns)
	'mul' operation of DSP[473] ('mul_ln2764_1', ../FalconHLS/code_hls/keygen.c:2764) [471]  (1.05 ns)

 <State 26>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[473] ('mul_ln2764_1', ../FalconHLS/code_hls/keygen.c:2764) [471]  (1.05 ns)

 <State 27>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[473] ('mul_ln2764_1', ../FalconHLS/code_hls/keygen.c:2764) [471]  (0 ns)
	'add' operation of DSP[473] ('s', ../FalconHLS/code_hls/keygen.c:2764) [473]  (2.1 ns)

 <State 28>: 3.09ns
The critical path consists of the following:
	'add' operation of DSP[473] ('s', ../FalconHLS/code_hls/keygen.c:2764) [473]  (2.1 ns)
	'or' operation ('ng', ../FalconHLS/code_hls/keygen.c:2765) [475]  (0.993 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/keygen.c:2817) [493]  (0 ns)
	'getelementptr' operation ('f_addr_5', ../FalconHLS/code_hls/keygen.c:2819) [501]  (0 ns)
	'load' operation ('f_load_2', ../FalconHLS/code_hls/keygen.c:2819) on array 'f', ../FalconHLS/code_hls/keygen.c:5751 [502]  (3.25 ns)

 <State 30>: 23ns
The critical path consists of the following:
	'load' operation ('f_load_2', ../FalconHLS/code_hls/keygen.c:2819) on array 'f', ../FalconHLS/code_hls/keygen.c:5751 [502]  (3.25 ns)
	'call' operation ('tmp_84', ../FalconHLS/code_hls/keygen.c:2819) to 'fpr_of' [504]  (19.7 ns)

 <State 31>: 23ns
The critical path consists of the following:
	'call' operation ('tmp_84', ../FalconHLS/code_hls/keygen.c:2819) to 'fpr_of' [504]  (19.7 ns)
	'store' operation ('store_ln2819', ../FalconHLS/code_hls/keygen.c:2819) of variable 'tmp_84', ../FalconHLS/code_hls/keygen.c:2819 on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [506]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/keygen.c:2817) [511]  (0 ns)
	'getelementptr' operation ('g_addr_5', ../FalconHLS/code_hls/keygen.c:2819) [519]  (0 ns)
	'load' operation ('g_load_2', ../FalconHLS/code_hls/keygen.c:2819) on array 'g', ../FalconHLS/code_hls/keygen.c:5752 [520]  (3.25 ns)

 <State 33>: 23ns
The critical path consists of the following:
	'load' operation ('g_load_2', ../FalconHLS/code_hls/keygen.c:2819) on array 'g', ../FalconHLS/code_hls/keygen.c:5752 [520]  (3.25 ns)
	'call' operation ('tmp_85', ../FalconHLS/code_hls/keygen.c:2819) to 'fpr_of' [522]  (19.7 ns)

 <State 34>: 23ns
The critical path consists of the following:
	'call' operation ('tmp_85', ../FalconHLS/code_hls/keygen.c:2819) to 'fpr_of' [522]  (19.7 ns)
	'store' operation ('store_ln2819', ../FalconHLS/code_hls/keygen.c:2819) of variable 'tmp_85', ../FalconHLS/code_hls/keygen.c:2819 on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [524]  (3.25 ns)

 <State 35>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:225) [531]  (1.59 ns)

 <State 36>: 4.24ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:225) [531]  (0 ns)
	'xor' operation ('xor_ln228', ../FalconHLS/code_hls/fft.c:228) [541]  (0.99 ns)
	'getelementptr' operation ('rt1_addr_2', ../FalconHLS/code_hls/fft.c:228) [543]  (0 ns)
	'load' operation ('a_im', ../FalconHLS/code_hls/fft.c:228) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [544]  (3.25 ns)

 <State 37>: 35.6ns
The critical path consists of the following:
	'load' operation ('a_re', ../FalconHLS/code_hls/fft.c:227) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [540]  (3.25 ns)
	'dmul' operation ('x', ../FalconHLS/code_hls/fpr.c:167) [549]  (32.4 ns)

 <State 38>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('x', ../FalconHLS/code_hls/fpr.c:167) [549]  (32.4 ns)
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:137) [551]  (31.1 ns)

 <State 39>: 62.1ns
The critical path consists of the following:
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:137) [551]  (31.1 ns)
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:137) [555]  (31.1 ns)

 <State 40>: 31.1ns
The critical path consists of the following:
	'dadd' operation ('x', ../FalconHLS/code_hls/fpr.c:137) [555]  (31.1 ns)

 <State 41>: 72.7ns
The critical path consists of the following:
	'ddiv' operation ('div_i_i', ../FalconHLS/code_hls/fpr.c:172) [556]  (72.7 ns)

 <State 42>: 72.7ns
The critical path consists of the following:
	'ddiv' operation ('div_i_i', ../FalconHLS/code_hls/fpr.c:172) [556]  (72.7 ns)

 <State 43>: 72.7ns
The critical path consists of the following:
	'ddiv' operation ('div_i_i', ../FalconHLS/code_hls/fpr.c:172) [556]  (72.7 ns)

 <State 44>: 72.7ns
The critical path consists of the following:
	'ddiv' operation ('div_i_i', ../FalconHLS/code_hls/fpr.c:172) [556]  (72.7 ns)

 <State 45>: 72.7ns
The critical path consists of the following:
	'ddiv' operation ('div_i_i', ../FalconHLS/code_hls/fpr.c:172) [556]  (72.7 ns)

 <State 46>: 72.7ns
The critical path consists of the following:
	'ddiv' operation ('div_i_i', ../FalconHLS/code_hls/fpr.c:172) [556]  (72.7 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('rt3_addr', ../FalconHLS/code_hls/fft.c:231) [557]  (0 ns)
	'store' operation ('store_ln231', ../FalconHLS/code_hls/fft.c:231) of variable 'div_i_i', ../FalconHLS/code_hls/fpr.c:172 on array 'b', ../FalconHLS/code_hls/keygen.c:5854 [558]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:546) [563]  (0 ns)
	'getelementptr' operation ('rt1_addr_3', ../FalconHLS/code_hls/fft.c:548) [570]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:548) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [571]  (3.25 ns)

 <State 49>: 7.5ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:548) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [571]  (3.25 ns)
	'xor' operation ('xor_ln147', ../FalconHLS/code_hls/fpr.c:147) [573]  (0.99 ns)
	'store' operation ('store_ln548', ../FalconHLS/code_hls/fft.c:548) of variable 'bitcast_ln147_1', ../FalconHLS/code_hls/fpr.c:147 on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [575]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:546) [581]  (0 ns)
	'getelementptr' operation ('rt2_addr_3', ../FalconHLS/code_hls/fft.c:548) [588]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:548) on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [589]  (3.25 ns)

 <State 51>: 7.5ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:548) on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [589]  (3.25 ns)
	'xor' operation ('xor_ln147_3', ../FalconHLS/code_hls/fpr.c:147) [591]  (0.99 ns)
	'store' operation ('store_ln548', ../FalconHLS/code_hls/fft.c:548) of variable 'bitcast_ln147_3', ../FalconHLS/code_hls/fpr.c:147 on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [593]  (3.25 ns)

 <State 52>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:562) [599]  (0 ns)
	'getelementptr' operation ('rt1_addr_4', ../FalconHLS/code_hls/fft.c:564) [607]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:564) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [608]  (3.25 ns)

 <State 53>: 35.6ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:564) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [608]  (3.25 ns)
	'dmul' operation ('mul_i_i', ../FalconHLS/code_hls/fpr.c:162) [609]  (32.4 ns)

 <State 54>: 35.6ns
The critical path consists of the following:
	'dmul' operation ('mul_i_i', ../FalconHLS/code_hls/fpr.c:162) [609]  (32.4 ns)
	'store' operation ('store_ln564', ../FalconHLS/code_hls/fft.c:564) of variable 'mul_i_i', ../FalconHLS/code_hls/fpr.c:162 on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [610]  (3.25 ns)

 <State 55>: 3.25ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:562) [615]  (0 ns)
	'getelementptr' operation ('rt2_addr_4', ../FalconHLS/code_hls/fft.c:564) [623]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:564) on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [624]  (3.25 ns)

 <State 56>: 35.6ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:564) on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [624]  (3.25 ns)
	'dmul' operation ('mul_i_i4', ../FalconHLS/code_hls/fpr.c:162) [625]  (32.4 ns)

 <State 57>: 35.6ns
The critical path consists of the following:
	'dmul' operation ('mul_i_i4', ../FalconHLS/code_hls/fpr.c:162) [625]  (32.4 ns)
	'store' operation ('store_ln564', ../FalconHLS/code_hls/fft.c:564) of variable 'mul_i_i4', ../FalconHLS/code_hls/fpr.c:162 on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [626]  (3.25 ns)

 <State 58>: 4.24ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:580) [631]  (0 ns)
	'xor' operation ('xor_ln583', ../FalconHLS/code_hls/fft.c:583) [645]  (0.99 ns)
	'getelementptr' operation ('rt1_addr_6', ../FalconHLS/code_hls/fft.c:583) [647]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:583) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [648]  (3.25 ns)

 <State 59>: 35.6ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:582) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [640]  (3.25 ns)
	'dmul' operation ('mul_i_i5', ../FalconHLS/code_hls/fpr.c:162) [643]  (32.4 ns)

 <State 60>: 35.6ns
The critical path consists of the following:
	'dmul' operation ('mul_i_i5', ../FalconHLS/code_hls/fpr.c:162) [643]  (32.4 ns)
	'store' operation ('store_ln582', ../FalconHLS/code_hls/fft.c:582) of variable 'mul_i_i5', ../FalconHLS/code_hls/fpr.c:162 on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [644]  (3.25 ns)

 <State 61>: 4.24ns
The critical path consists of the following:
	'phi' operation ('u') with incoming values : ('u', ../FalconHLS/code_hls/fft.c:580) [655]  (0 ns)
	'xor' operation ('xor_ln583_1', ../FalconHLS/code_hls/fft.c:583) [669]  (0.99 ns)
	'getelementptr' operation ('rt2_addr_6', ../FalconHLS/code_hls/fft.c:583) [671]  (0 ns)
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:583) on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [672]  (3.25 ns)

 <State 62>: 35.6ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/fft.c:582) on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [664]  (3.25 ns)
	'dmul' operation ('mul_i_i6', ../FalconHLS/code_hls/fpr.c:162) [667]  (32.4 ns)

 <State 63>: 35.6ns
The critical path consists of the following:
	'dmul' operation ('mul_i_i6', ../FalconHLS/code_hls/fpr.c:162) [667]  (32.4 ns)
	'store' operation ('store_ln582', ../FalconHLS/code_hls/fft.c:582) of variable 'mul_i_i6', ../FalconHLS/code_hls/fpr.c:162 on array 'rt2', ../FalconHLS/code_hls/keygen.c:5854 [668]  (3.25 ns)

 <State 64>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bnorm4') with incoming values : ('bnorm4', ../FalconHLS/code_hls/fpr.c:137) [681]  (1.59 ns)

 <State 65>: 31.1ns
The critical path consists of the following:
	'phi' operation ('bnorm2') with incoming values : ('bnorm2', ../FalconHLS/code_hls/fpr.c:137) [683]  (0 ns)
	'dadd' operation ('bnorm', ../FalconHLS/code_hls/fpr.c:137) [733]  (31.1 ns)

 <State 66>: 35.6ns
The critical path consists of the following:
	'load' operation ('x', ../FalconHLS/code_hls/keygen.c:5944) on array 'rt1', ../FalconHLS/code_hls/keygen.c:5854 [694]  (3.25 ns)
	'dmul' operation ('y', ../FalconHLS/code_hls/fpr.c:167) [695]  (32.4 ns)

 <State 67>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('y', ../FalconHLS/code_hls/fpr.c:167) [695]  (32.4 ns)
	'dadd' operation ('bnorm1', ../FalconHLS/code_hls/fpr.c:137) [696]  (31.1 ns)

 <State 68>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('y', ../FalconHLS/code_hls/fpr.c:167) [699]  (32.4 ns)
	'dadd' operation ('bnorm1', ../FalconHLS/code_hls/fpr.c:137) [700]  (31.1 ns)

 <State 69>: 63.4ns
The critical path consists of the following:
	'dmul' operation ('y', ../FalconHLS/code_hls/fpr.c:167) [719]  (32.4 ns)
	'dadd' operation ('bnorm3', ../FalconHLS/code_hls/fpr.c:137) [720]  (31.1 ns)

 <State 70>: 31.1ns
The critical path consists of the following:
	'dadd' operation ('bnorm3', ../FalconHLS/code_hls/fpr.c:137) [720]  (31.1 ns)

 <State 71>: 62.1ns
The critical path consists of the following:
	'dadd' operation ('bnorm', ../FalconHLS/code_hls/fpr.c:137) [733]  (31.1 ns)
	'dadd' operation ('bnorm', ../FalconHLS/code_hls/fpr.c:137) [734]  (31.1 ns)

 <State 72>: 62.1ns
The critical path consists of the following:
	'dadd' operation ('bnorm', ../FalconHLS/code_hls/fpr.c:137) [734]  (31.1 ns)
	'dadd' operation ('bnorm', ../FalconHLS/code_hls/fpr.c:137) [735]  (31.1 ns)

 <State 73>: 54.8ns
The critical path consists of the following:
	'dadd' operation ('bnorm', ../FalconHLS/code_hls/fpr.c:137) [735]  (31.1 ns)
	'dcmp' operation ('tmp_93', ../FalconHLS/code_hls/fpr.c:188) [742]  (22.8 ns)
	'and' operation ('and_ln188', ../FalconHLS/code_hls/fpr.c:188) [743]  (0.978 ns)
	blocking operation 7.11e-15 ns on control path)

 <State 74>: 0ns
The critical path consists of the following:

 <State 75>: 67.7ns
The critical path consists of the following:
	'load' operation ('slove_NTRU_break_0_1_load', ../FalconHLS/code_hls/keygen.c:5990) on local variable 'slove_NTRU_break[0]' [749]  (0 ns)
	'call' operation ('call_ret', ../FalconHLS/code_hls/keygen.c:5990) to 'solve_NTRU' [750]  (67.7 ns)

 <State 76>: 52.4ns
The critical path consists of the following:
	'call' operation ('call_ret', ../FalconHLS/code_hls/keygen.c:5990) to 'solve_NTRU' [750]  (48.3 ns)
	'icmp' operation ('icmp_ln5990', ../FalconHLS/code_hls/keygen.c:5990) [753]  (2.47 ns)
	blocking operation 1.59 ns on control path)

 <State 77>: 3.52ns
The critical path consists of the following:
	'load' operation ('loop_index12_load') on local variable 'loop_index12' [764]  (0 ns)
	'add' operation ('empty_363') [774]  (3.52 ns)

 <State 78>: 73ns
The critical path consists of the following:
	bus request operation ('empty_367') on port 'gmem0' [785]  (73 ns)

 <State 79>: 73ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem0' [786]  (73 ns)

 <State 80>: 73ns
The critical path consists of the following:
	bus response operation ('empty_368') on port 'gmem0' [787]  (73 ns)

 <State 81>: 73ns
The critical path consists of the following:
	bus response operation ('empty_368') on port 'gmem0' [787]  (73 ns)

 <State 82>: 73ns
The critical path consists of the following:
	bus response operation ('empty_368') on port 'gmem0' [787]  (73 ns)

 <State 83>: 73ns
The critical path consists of the following:
	bus response operation ('empty_368') on port 'gmem0' [787]  (73 ns)

 <State 84>: 73ns
The critical path consists of the following:
	bus response operation ('empty_368') on port 'gmem0' [787]  (73 ns)

 <State 85>: 3.52ns
The critical path consists of the following:
	'load' operation ('loop_index9_load') on local variable 'loop_index9' [796]  (0 ns)
	'add' operation ('empty_371') [806]  (3.52 ns)

 <State 86>: 73ns
The critical path consists of the following:
	bus request operation ('empty_375') on port 'gmem0' [817]  (73 ns)

 <State 87>: 73ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem0' [818]  (73 ns)

 <State 88>: 73ns
The critical path consists of the following:
	bus response operation ('empty_376') on port 'gmem0' [819]  (73 ns)

 <State 89>: 73ns
The critical path consists of the following:
	bus response operation ('empty_376') on port 'gmem0' [819]  (73 ns)

 <State 90>: 73ns
The critical path consists of the following:
	bus response operation ('empty_376') on port 'gmem0' [819]  (73 ns)

 <State 91>: 73ns
The critical path consists of the following:
	bus response operation ('empty_376') on port 'gmem0' [819]  (73 ns)

 <State 92>: 73ns
The critical path consists of the following:
	bus response operation ('empty_376') on port 'gmem0' [819]  (73 ns)

 <State 93>: 73ns
The critical path consists of the following:
	bus request operation ('empty_377', ../FalconHLS/code_hls/keygen.c:6002) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6002) [827]  (73 ns)

 <State 94>: 3.47ns
The critical path consists of the following:
	'load' operation ('loop_index6_load') on local variable 'loop_index6' [831]  (0 ns)
	'getelementptr' operation ('h_addr') [838]  (0 ns)
	'load' operation ('h_load') on array 'h' [839]  (3.25 ns)
	blocking operation 0.214 ns on control path)

 <State 95>: 3.25ns
The critical path consists of the following:
	'load' operation ('h_load') on array 'h' [839]  (3.25 ns)

 <State 96>: 73ns
The critical path consists of the following:
	bus write operation ('write_ln6002', ../FalconHLS/code_hls/keygen.c:6002) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6002) [840]  (73 ns)

 <State 97>: 73ns
The critical path consists of the following:
	bus response operation ('empty_379', ../FalconHLS/code_hls/keygen.c:6003) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6003) [845]  (73 ns)

 <State 98>: 73ns
The critical path consists of the following:
	bus response operation ('empty_379', ../FalconHLS/code_hls/keygen.c:6003) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6003) [845]  (73 ns)

 <State 99>: 73ns
The critical path consists of the following:
	bus response operation ('empty_379', ../FalconHLS/code_hls/keygen.c:6003) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6003) [845]  (73 ns)

 <State 100>: 73ns
The critical path consists of the following:
	bus response operation ('empty_379', ../FalconHLS/code_hls/keygen.c:6003) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6003) [845]  (73 ns)

 <State 101>: 73ns
The critical path consists of the following:
	bus response operation ('empty_379', ../FalconHLS/code_hls/keygen.c:6003) on port 'gmem0' (../FalconHLS/code_hls/keygen.c:6003) [845]  (73 ns)

 <State 102>: 3.52ns
The critical path consists of the following:
	'load' operation ('loop_index3_load') on local variable 'loop_index3' [850]  (0 ns)
	'add' operation ('empty_384') [860]  (3.52 ns)

 <State 103>: 73ns
The critical path consists of the following:
	bus request operation ('empty_388') on port 'gmem0' [871]  (73 ns)

 <State 104>: 73ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem0' [872]  (73 ns)

 <State 105>: 73ns
The critical path consists of the following:
	bus response operation ('empty_389') on port 'gmem0' [873]  (73 ns)

 <State 106>: 73ns
The critical path consists of the following:
	bus response operation ('empty_389') on port 'gmem0' [873]  (73 ns)

 <State 107>: 73ns
The critical path consists of the following:
	bus response operation ('empty_389') on port 'gmem0' [873]  (73 ns)

 <State 108>: 73ns
The critical path consists of the following:
	bus response operation ('empty_389') on port 'gmem0' [873]  (73 ns)

 <State 109>: 73ns
The critical path consists of the following:
	bus response operation ('empty_389') on port 'gmem0' [873]  (73 ns)

 <State 110>: 3.52ns
The critical path consists of the following:
	'load' operation ('loop_index_load') on local variable 'loop_index' [882]  (0 ns)
	'add' operation ('empty_392') [892]  (3.52 ns)

 <State 111>: 73ns
The critical path consists of the following:
	bus request operation ('empty_396') on port 'gmem0' [903]  (73 ns)

 <State 112>: 73ns
The critical path consists of the following:
	bus write operation ('write_ln0') on port 'gmem0' [904]  (73 ns)

 <State 113>: 73ns
The critical path consists of the following:
	bus response operation ('empty_397') on port 'gmem0' [905]  (73 ns)

 <State 114>: 73ns
The critical path consists of the following:
	bus response operation ('empty_397') on port 'gmem0' [905]  (73 ns)

 <State 115>: 73ns
The critical path consists of the following:
	bus response operation ('empty_397') on port 'gmem0' [905]  (73 ns)

 <State 116>: 73ns
The critical path consists of the following:
	bus response operation ('empty_397') on port 'gmem0' [905]  (73 ns)

 <State 117>: 73ns
The critical path consists of the following:
	bus response operation ('empty_397') on port 'gmem0' [905]  (73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
