{"context": " More than 1 year has passed since last update.Zybo\u95a2\u9023\u306eblog\u3092\u53c2\u8003\u306b\u3057\u3066\u3044\u305f\u304c\u3001\u57fa\u672c\u7684\u306a\u3053\u3068\u304c\u5206\u304b\u3063\u3066\u3044\u306a\u3044\u306e\u3067\u305d\u306e\u8fba\u308a\u3092\u52c9\u5f37\u3057\u306a\u3044\u3068\u3044\u3051\u306a\u3044\u3002\nKindle\u7248\u3092\u8aad\u307f\u59cb\u3081\u305fAdam Taylor\u306eblog\u3092\u53c2\u8003\u306b\u3057\u3066\u3001\u672a\u5b66\u7fd2\u306e\u9805\u76ee\u3092\u3064\u3076\u3057\u3066\u3044\u304f\u3053\u3068\u306b\u3059\u308b\u3002\nVivado\u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u30d5\u30a9\u30eb\u30c0\u306b Zybo\u7528\u306eBoard Definition File\u3092\u30b3\u30d4\u30fc\u3057\u305f\u72b6\u614b\u3067\u958b\u59cb\u3002\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Bringing-up-the-Avnet-MicroZed-with-Vivado/ba-p/362901\n\nWithin the Zynq PS, the fixed I/O includes the MIO, clocks, and resets along with the DDR3 reference voltages. As these are fixed, no UCF file is required because we are not working with the programmable logic (PL) side of the Zynq. We will need to create UCFs later when we use the Zynq\u2019s PL side.\n\nFXIED_IO \u3068 UCF \u306f\u4e0a\u8a18\u306e\u901a\u308a\u3089\u3057\u3044\u3002\nAdam Taylor\u306eblog\u306b\u306f Validate Design\u3092\u3057\u306a\u3055\u3044\u3068\u66f8\u3044\u3066\u3044\u308b\u3002\u5b9f\u884c\u3057\u305f\u3089\u4ee5\u4e0b\u306e\u30a8\u30e9\u30fc\u304c\u3067\u305f\u3002\n\nM_AXI_GP0_ACLK \u30d4\u30f3\u306e\u8a2d\u5b9a\u304c\u3055\u308c\u3066\u3044\u306a\u3044\u3068\u306e\u3053\u3068\u3002\n\u4ee5\u4e0b\u306etutorial \u3067\u306f FCLK_CLK0 \u3068 M_AXI_GP0_ACLK \u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308b\u3002\nhttp://zedboard.org/content/creating-base-zynq-design-vivado-ipi-20132\n\u63a5\u7d9a\u3057\u3066 Validate Design \u3092\u5b9f\u884c\u3059\u308b\u3068\u30a8\u30e9\u30fc\u306f\u51fa\u306a\u304f\u306a\u3063\u305f\u3002\nFCLKC_CLK0\u306b\u3064\u3044\u3066\u306f\u3001\u4e0a\u8a18\u30ea\u30f3\u30af\u306b\u4ee5\u4e0b\u306e\u8a18\u8f09\u304c\u3042\u308b\u3002\n\nthe 'FCLK_CLK0' signal - this is one of the four output clocks from the PS.\n\n\nZybo\u95a2\u9023\u306eblog\u3092\u53c2\u8003\u306b\u3057\u3066\u3044\u305f\u304c\u3001\u57fa\u672c\u7684\u306a\u3053\u3068\u304c\u5206\u304b\u3063\u3066\u3044\u306a\u3044\u306e\u3067\u305d\u306e\u8fba\u308a\u3092\u52c9\u5f37\u3057\u306a\u3044\u3068\u3044\u3051\u306a\u3044\u3002\n\nKindle\u7248\u3092\u8aad\u307f\u59cb\u3081\u305fAdam Taylor\u306eblog\u3092\u53c2\u8003\u306b\u3057\u3066\u3001\u672a\u5b66\u7fd2\u306e\u9805\u76ee\u3092\u3064\u3076\u3057\u3066\u3044\u304f\u3053\u3068\u306b\u3059\u308b\u3002\n\nVivado\u306e\u30a4\u30f3\u30b9\u30c8\u30fc\u30eb\u30d5\u30a9\u30eb\u30c0\u306b Zybo\u7528\u306eBoard Definition File\u3092\u30b3\u30d4\u30fc\u3057\u305f\u72b6\u614b\u3067\u958b\u59cb\u3002\n\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Bringing-up-the-Avnet-MicroZed-with-Vivado/ba-p/362901\n\n> Within the Zynq PS, <font color=red>the fixed I/O</font> includes the MIO, clocks, and resets along with the DDR3 reference voltages. As these are fixed, no <font color=red>UCF file</font> is required because we are not working with the programmable logic (PL) side of the Zynq. We will need to create UCFs later when we use the Zynq\u2019s PL side.\n\nFXIED_IO \u3068 UCF \u306f\u4e0a\u8a18\u306e\u901a\u308a\u3089\u3057\u3044\u3002\n\nAdam Taylor\u306eblog\u306b\u306f Validate Design\u3092\u3057\u306a\u3055\u3044\u3068\u66f8\u3044\u3066\u3044\u308b\u3002\u5b9f\u884c\u3057\u305f\u3089\u4ee5\u4e0b\u306e\u30a8\u30e9\u30fc\u304c\u3067\u305f\u3002\n\n![qiita.png](https://qiita-image-store.s3.amazonaws.com/0/32870/494b485c-608b-4251-f158-a472ed14ce4f.png)\n\nM_AXI_GP0_ACLK \u30d4\u30f3\u306e\u8a2d\u5b9a\u304c\u3055\u308c\u3066\u3044\u306a\u3044\u3068\u306e\u3053\u3068\u3002\n\n\u4ee5\u4e0b\u306etutorial \u3067\u306f FCLK_CLK0 \u3068 M_AXI_GP0_ACLK \u304c\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308b\u3002\nhttp://zedboard.org/content/creating-base-zynq-design-vivado-ipi-20132\n\n\u63a5\u7d9a\u3057\u3066 Validate Design \u3092\u5b9f\u884c\u3059\u308b\u3068\u30a8\u30e9\u30fc\u306f\u51fa\u306a\u304f\u306a\u3063\u305f\u3002\n\nFCLKC_CLK0\u306b\u3064\u3044\u3066\u306f\u3001[\u4e0a\u8a18\u30ea\u30f3\u30af](http://zedboard.org/content/creating-base-zynq-design-vivado-ipi-20132)\u306b\u4ee5\u4e0b\u306e\u8a18\u8f09\u304c\u3042\u308b\u3002\n\n>  <font color=red>the 'FCLK_CLK0' signal</font> - this is one of the four output clocks from the PS.\n\n\n![qiita.png](https://qiita-image-store.s3.amazonaws.com/0/32870/1b6c2067-f2b8-e46a-3cdd-9169a5c33d60.png)\n", "tags": ["zybo", "adamTaylor"]}