

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream'
================================================================
* Date:           Mon Aug 29 12:31:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  5.132 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4742|  2084406|  26.674 us|  11.725 ms|  4742|  2084406|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                                 |                                                      |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                             Instance                            |                        Module                        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        2|        2|  11.250 ns|  11.250 ns|    2|     2|       no|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152           |AXIvideo2MultiPixStream_Pipeline_loop_width           |       66|     1922|   0.371 us|  10.811 us|   66|  1922|       no|
        |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_180    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        2|        2|  11.250 ns|  11.250 ns|    2|     2|       no|
        |grp_reg_unsigned_short_s_fu_214                                  |reg_unsigned_short_s                                  |        1|        1|   5.625 ns|   5.625 ns|    1|     1|      yes|
        |grp_reg_unsigned_short_s_fu_219                                  |reg_unsigned_short_s                                  |        1|        1|   5.625 ns|   5.625 ns|    1|     1|      yes|
        +-----------------------------------------------------------------+------------------------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |     4736|  2084400|  74 ~ 1930|          -|          -|  64 ~ 1080|        no|
        +---------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      47|    222|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|      74|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     121|    380|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |                             Instance                            |                        Module                        | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_180    |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol    |        0|   0|   3|   43|    0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132  |AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start  |        0|   0|   3|   34|    0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152           |AXIvideo2MultiPixStream_Pipeline_loop_width           |        0|   0|  41|  145|    0|
    |grp_reg_unsigned_short_s_fu_214                                  |reg_unsigned_short_s                                  |        0|   0|   0|    0|    0|
    |grp_reg_unsigned_short_s_fu_219                                  |reg_unsigned_short_s                                  |        0|   0|   0|    0|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                            |                                                      |        0|   0|  47|  222|    0|
    +-----------------------------------------------------------------+------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_4_fu_235_p2         |         +|   0|  0|  12|          11|           1|
    |icmp_ln470_fu_230_p2  |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          23|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done                           |   9|          2|    1|          2|
    |axi_data_V_2_fu_74                |   9|          2|   24|         48|
    |axi_last_V_2_reg_120              |   9|          2|    1|          2|
    |i_fu_78                           |   9|          2|   11|         22|
    |real_start                        |   9|          2|    1|          2|
    |s_axis_video_TREADY_int_regslice  |  20|          4|    1|          4|
    |srcYUV_write                      |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 133|         27|   41|         93|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                     |  10|   0|   10|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |axi_data_V_2_fu_74                                                            |  24|   0|   24|          0|
    |axi_last_V_2_reg_120                                                          |   1|   0|    1|          0|
    |cols_reg_305                                                                  |  11|   0|   11|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_180_ap_start_reg    |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152_ap_start_reg           |   1|   0|    1|          0|
    |i_fu_78                                                                       |  11|   0|   11|          0|
    |rows_reg_300                                                                  |  11|   0|   11|          0|
    |sof_reg_106                                                                   |   1|   0|    1|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |  74|   0|   74|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream|  return value|
|s_axis_video_TDATA     |   in|   24|        axis|    s_axis_video_V_data_V|       pointer|
|s_axis_video_TVALID    |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY    |  out|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST     |   in|    1|        axis|    s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP     |   in|    3|        axis|    s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB     |   in|    3|        axis|    s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER     |   in|    1|        axis|    s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST     |   in|    1|        axis|    s_axis_video_V_last_V|       pointer|
|s_axis_video_TID       |   in|    1|        axis|      s_axis_video_V_id_V|       pointer|
|srcYUV_din             |  out|   24|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_num_data_valid  |   in|    5|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_fifo_cap        |   in|    5|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_full_n          |   in|    1|     ap_fifo|                   srcYUV|       pointer|
|srcYUV_write           |  out|    1|     ap_fifo|                   srcYUV|       pointer|
|Height                 |   in|   16|     ap_none|                   Height|        scalar|
|WidthIn                |   in|   16|     ap_none|                  WidthIn|        scalar|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%axi_data_V_2 = alloca i32 1"   --->   Operation 11 'alloca' 'axi_data_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%WidthIn_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthIn"   --->   Operation 13 'read' 'WidthIn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Height"   --->   Operation 14 'read' 'Height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%axi_data_V_3_loc = alloca i64 1"   --->   Operation 15 'alloca' 'axi_data_V_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%eol_loc = alloca i64 1"   --->   Operation 16 'alloca' 'eol_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last_V_loc = alloca i64 1"   --->   Operation 17 'alloca' 'axi_last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i16 %WidthIn_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_69 = trunc i16 %Height_read"   --->   Operation 19 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln470 = store i11 0, i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 20 'store' 'store_ln470' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.58>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_70 = wait i32 @_ssdm_op_Wait"   --->   Operation 21 'wait' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.58ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_2, i1 %axi_last_V_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (0.00ns)   --->   "%rows = call i11 @reg<unsigned short>, i11 %empty_69" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:449]   --->   Operation 23 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%cols = call i11 @reg<unsigned short>, i11 %empty" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:450]   --->   Operation 24 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_2, i1 %axi_last_V_loc"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void "   --->   Operation 26 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthIn, void "   --->   Operation 27 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_user_V, i3 %s_axis_video_V_strb_V, i3 %s_axis_video_V_keep_V, i24 %s_axis_video_V_data_V, void @empty_3, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%rows = call i11 @reg<unsigned short>, i11 %empty_69" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:449]   --->   Operation 30 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%cols = call i11 @reg<unsigned short>, i11 %empty" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:450]   --->   Operation 31 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%axi_last_V_loc_load = load i1 %axi_last_V_loc"   --->   Operation 32 'load' 'axi_last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_71 = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln470 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 34 'br' 'br_ln470' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %loop_width.split, i1 1, void %entry"   --->   Operation 35 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%axi_last_V_2 = phi i1 1, void %loop_width.split, i1 %axi_last_V_loc_load, void %entry"   --->   Operation 36 'phi' 'axi_last_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 37 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln470 = icmp_eq  i11 %i_3, i11 %rows" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 38 'icmp' 'icmp_ln470' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1080, i64 0"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.63ns)   --->   "%i_4 = add i11 %i_3, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 40 'add' 'i_4' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln470 = br i1 %icmp_ln470, void %loop_width.split, void %for.end55.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 41 'br' 'br_ln470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%empty_72 = wait i32 @_ssdm_op_Wait"   --->   Operation 42 'wait' 'empty_72' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln470 = store i11 %i_4, i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 43 'store' 'store_ln470' <Predicate = (!icmp_ln470)> <Delay = 1.58>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln470)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.15>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%axi_data_V_2_load = load i24 %axi_data_V_2"   --->   Operation 45 'load' 'axi_data_V_2_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [2/2] (4.15ns)   --->   "%call_ln450 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_V_2, i24 %axi_data_V_2_load, i11 %cols, i24 %srcYUV, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_V_3_loc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:450]   --->   Operation 46 'call' 'call_ln450' <Predicate = true> <Delay = 4.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.46>
ST_7 : Operation 47 [1/2] (3.46ns)   --->   "%call_ln450 = call void @AXIvideo2MultiPixStream_Pipeline_loop_width, i1 %sof, i1 %axi_last_V_2, i24 %axi_data_V_2_load, i11 %cols, i24 %srcYUV, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i1 %eol_loc, i24 %axi_data_V_3_loc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:450]   --->   Operation 47 'call' 'call_ln450' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%empty_73 = wait i32 @_ssdm_op_Wait"   --->   Operation 48 'wait' 'empty_73' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%eol_loc_load = load i1 %eol_loc"   --->   Operation 49 'load' 'eol_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%axi_data_V_3_loc_load = load i24 %axi_data_V_3_loc"   --->   Operation 50 'load' 'axi_data_V_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%empty_74 = wait i32 @_ssdm_op_Wait"   --->   Operation 51 'wait' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [2/2] (3.17ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_V_3_loc_load, i1 %eol_loc_load, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_2"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 3.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln445 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:445]   --->   Operation 53 'specloopname' 'specloopname_ln445' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol, i24 %axi_data_V_3_loc_load, i1 %eol_loc_load, i24 %s_axis_video_V_data_V, i3 %s_axis_video_V_keep_V, i3 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, i24 %axi_data_V_2"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln470 = br void %loop_width" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:470]   --->   Operation 55 'br' 'br_ln470' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ srcYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
axi_data_V_2          (alloca           ) [ 00111111111]
i                     (alloca           ) [ 01111111111]
WidthIn_read          (read             ) [ 00000000000]
Height_read           (read             ) [ 00000000000]
axi_data_V_3_loc      (alloca           ) [ 00111111111]
eol_loc               (alloca           ) [ 00111111111]
axi_last_V_loc        (alloca           ) [ 00111000000]
empty                 (trunc            ) [ 00110000000]
empty_69              (trunc            ) [ 00110000000]
store_ln470           (store            ) [ 00000000000]
empty_70              (wait             ) [ 00000000000]
call_ln0              (call             ) [ 00000000000]
specstablecontent_ln0 (specstablecontent) [ 00000000000]
specstablecontent_ln0 (specstablecontent) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
rows                  (call             ) [ 00000111111]
cols                  (call             ) [ 00000111111]
axi_last_V_loc_load   (load             ) [ 00001111111]
empty_71              (wait             ) [ 00000000000]
br_ln470              (br               ) [ 00001111111]
sof                   (phi              ) [ 00000111000]
axi_last_V_2          (phi              ) [ 00000111000]
i_3                   (load             ) [ 00000000000]
icmp_ln470            (icmp             ) [ 00000111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
i_4                   (add              ) [ 00000000000]
br_ln470              (br               ) [ 00000000000]
empty_72              (wait             ) [ 00000000000]
store_ln470           (store            ) [ 00000000000]
ret_ln0               (ret              ) [ 00000000000]
axi_data_V_2_load     (load             ) [ 00000001000]
call_ln450            (call             ) [ 00000000000]
empty_73              (wait             ) [ 00000000000]
eol_loc_load          (load             ) [ 00000000001]
axi_data_V_3_loc_load (load             ) [ 00000000001]
empty_74              (wait             ) [ 00000000000]
specloopname_ln445    (specloopname     ) [ 00000000000]
call_ln0              (call             ) [ 00000000000]
br_ln470              (br               ) [ 00001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="srcYUV">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcYUV"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Height">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WidthIn">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthIn"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_width"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="axi_data_V_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="axi_data_V_3_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data_V_3_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="eol_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="eol_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="axi_last_V_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last_V_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="WidthIn_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthIn_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="Height_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_read/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="sof_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="1"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="sof_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="1" slack="1"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="axi_last_V_2_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_2 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="axi_last_V_2_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last_V_2/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="0" index="3" bw="3" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="24" slack="1"/>
<pin id="142" dir="0" index="9" bw="1" slack="1"/>
<pin id="143" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="1"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="24" slack="0"/>
<pin id="157" dir="0" index="4" bw="11" slack="2"/>
<pin id="158" dir="0" index="5" bw="24" slack="0"/>
<pin id="159" dir="0" index="6" bw="24" slack="0"/>
<pin id="160" dir="0" index="7" bw="3" slack="0"/>
<pin id="161" dir="0" index="8" bw="3" slack="0"/>
<pin id="162" dir="0" index="9" bw="1" slack="0"/>
<pin id="163" dir="0" index="10" bw="1" slack="0"/>
<pin id="164" dir="0" index="11" bw="1" slack="0"/>
<pin id="165" dir="0" index="12" bw="1" slack="0"/>
<pin id="166" dir="0" index="13" bw="1" slack="5"/>
<pin id="167" dir="0" index="14" bw="24" slack="5"/>
<pin id="168" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln450/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="0" index="3" bw="24" slack="0"/>
<pin id="185" dir="0" index="4" bw="3" slack="0"/>
<pin id="186" dir="0" index="5" bw="3" slack="0"/>
<pin id="187" dir="0" index="6" bw="1" slack="0"/>
<pin id="188" dir="0" index="7" bw="1" slack="0"/>
<pin id="189" dir="0" index="8" bw="1" slack="0"/>
<pin id="190" dir="0" index="9" bw="1" slack="0"/>
<pin id="191" dir="0" index="10" bw="24" slack="8"/>
<pin id="192" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="201" class="1004" name="empty_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="empty_69_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_69/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln470_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="11" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln470/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_reg_unsigned_short_s_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="0" index="1" bw="11" slack="2"/>
<pin id="217" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_reg_unsigned_short_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="2"/>
<pin id="222" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="axi_last_V_loc_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="3"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_V_loc_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_3_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="4"/>
<pin id="229" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln470_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="1"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln470/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln470_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="4"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln470/5 "/>
</bind>
</comp>

<comp id="246" class="1004" name="axi_data_V_2_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="5"/>
<pin id="248" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_2_load/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="eol_loc_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="8"/>
<pin id="252" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="eol_loc_load/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="axi_data_V_3_loc_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="24" slack="8"/>
<pin id="256" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V_3_loc_load/9 "/>
</bind>
</comp>

<comp id="258" class="1005" name="axi_data_V_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="24" slack="1"/>
<pin id="260" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="272" class="1005" name="axi_data_V_3_loc_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="24" slack="5"/>
<pin id="274" dir="1" index="1" bw="24" slack="5"/>
</pin_list>
<bind>
<opset="axi_data_V_3_loc "/>
</bind>
</comp>

<comp id="278" class="1005" name="eol_loc_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="5"/>
<pin id="280" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="eol_loc "/>
</bind>
</comp>

<comp id="284" class="1005" name="axi_last_V_loc_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V_loc "/>
</bind>
</comp>

<comp id="290" class="1005" name="empty_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="2"/>
<pin id="292" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="295" class="1005" name="empty_69_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="2"/>
<pin id="297" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="300" class="1005" name="rows_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="1"/>
<pin id="302" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="305" class="1005" name="cols_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="11" slack="2"/>
<pin id="307" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="52" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="106" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="170"><net_src comp="106" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="171"><net_src comp="120" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="152" pin=5"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="152" pin=8"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="152" pin=11"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="152" pin=12"/></net>

<net id="193"><net_src comp="68" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="0" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="180" pin=8"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="204"><net_src comp="94" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="100" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="227" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="261"><net_src comp="74" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="268"><net_src comp="78" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="275"><net_src comp="82" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="152" pin=14"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="281"><net_src comp="86" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="152" pin=13"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="287"><net_src comp="90" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="132" pin=9"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="293"><net_src comp="201" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="298"><net_src comp="205" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="303"><net_src comp="214" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="308"><net_src comp="219" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="152" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: srcYUV | {6 7 }
 - Input state : 
	Port: AXIvideo2MultiPixStream : s_axis_video_V_data_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_keep_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_strb_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_user_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_last_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_id_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : s_axis_video_V_dest_V | {2 3 6 7 9 10 }
	Port: AXIvideo2MultiPixStream : Height | {1 }
	Port: AXIvideo2MultiPixStream : WidthIn | {1 }
  - Chain level:
	State 1
		store_ln470 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln470 : 1
		i_4 : 1
		br_ln470 : 2
		store_ln470 : 2
	State 6
		call_ln450 : 1
	State 7
	State 8
	State 9
		call_ln0 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                         |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|
|          | grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_132 |    1    |    0    |
|          |      grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_152     |    40   |    25   |
|   call   |  grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_180  |    2    |    0    |
|          |                 grp_reg_unsigned_short_s_fu_214                 |    11   |    0    |
|          |                 grp_reg_unsigned_short_s_fu_219                 |    11   |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|    add   |                            i_4_fu_235                           |    0    |    12   |
|----------|-----------------------------------------------------------------|---------|---------|
|   icmp   |                        icmp_ln470_fu_230                        |    0    |    11   |
|----------|-----------------------------------------------------------------|---------|---------|
|   read   |                     WidthIn_read_read_fu_94                     |    0    |    0    |
|          |                     Height_read_read_fu_100                     |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   trunc  |                           empty_fu_201                          |    0    |    0    |
|          |                         empty_69_fu_205                         |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|
|   Total  |                                                                 |    65   |    48   |
|----------|-----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  axi_data_V_2_reg_258  |   24   |
|axi_data_V_3_loc_reg_272|   24   |
|  axi_last_V_2_reg_120  |    1   |
| axi_last_V_loc_reg_284 |    1   |
|      cols_reg_305      |   11   |
|    empty_69_reg_295    |   11   |
|      empty_reg_290     |   11   |
|     eol_loc_reg_278    |    1   |
|        i_reg_265       |   11   |
|      rows_reg_300      |   11   |
|       sof_reg_106      |    1   |
+------------------------+--------+
|          Total         |   107  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|      sof_reg_106     |  p0  |   3  |   1  |    3   ||    9    |
| axi_last_V_2_reg_120 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    5   ||  3.2953 ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   65   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   107  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   172  |   66   |
+-----------+--------+--------+--------+
