# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"poten_interface_tb_func_synth.v" \
"../../../../../sources/cofig_manager/config_manager.v" \
"../../../../../sources/poten_interface/i2c_master_bit_ctrl.v" \
"../../../../../sources/poten_interface/i2c_master_byte_ctrl.v" \
"../../../../../sources/poten_interface/poten_interface.v" \
"../../../../../sources/gain_config_tb.v" \

# Do not sort compile order
nosort
