\doxysection{npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t Struct Reference}
\hypertarget{structnpu__set__dma0__src__t}{}\label{structnpu__set__dma0__src__t}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}


{\ttfamily \#include $<$ethosu55\+\_\+interface.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_a3f8c503e4456267acb9cca1173399789}{opcode}}\+: 10
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_a8541203886259dfdb1d605d60cdc0184}{reserved0}}\+: 4
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_a8cce28dbfb63f3462b71793048e2d013}{control}}\+: 2
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_ab2bd1b854558bbc7ef441cbeeaac5eb7}{reserved1}}\+: 16
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_ab9d514ed6636bc0af3490f9ca40350be}{addr}}\+: 32
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_ae5c1088d43c5a2ff45ce0e8ae9045c3b}{addr\+\_\+hi}}\+: 8
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__dma0__src__t_a63c2eaafb717a68f856aa56671fe7a5b}{addr\+\_\+lo}}\+: 32
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structnpu__set__dma0__src__t_ab9d514ed6636bc0af3490f9ca40350be}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!addr@{addr}}
\index{addr@{addr}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{addr}{addr}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_ab9d514ed6636bc0af3490f9ca40350be} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::addr}

\Hypertarget{structnpu__set__dma0__src__t_ae5c1088d43c5a2ff45ce0e8ae9045c3b}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!addr\_hi@{addr\_hi}}
\index{addr\_hi@{addr\_hi}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{addr\_hi}{addr\_hi}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_ae5c1088d43c5a2ff45ce0e8ae9045c3b} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::addr\+\_\+hi}

\Hypertarget{structnpu__set__dma0__src__t_a63c2eaafb717a68f856aa56671fe7a5b}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!addr\_lo@{addr\_lo}}
\index{addr\_lo@{addr\_lo}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{addr\_lo}{addr\_lo}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_a63c2eaafb717a68f856aa56671fe7a5b} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::addr\+\_\+lo}

\Hypertarget{structnpu__set__dma0__src__t_a8cce28dbfb63f3462b71793048e2d013}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!control@{control}}
\index{control@{control}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_a8cce28dbfb63f3462b71793048e2d013} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::control}

\Hypertarget{structnpu__set__dma0__src__t_a3f8c503e4456267acb9cca1173399789}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!opcode@{opcode}}
\index{opcode@{opcode}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{opcode}{opcode}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_a3f8c503e4456267acb9cca1173399789} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::opcode}

\Hypertarget{structnpu__set__dma0__src__t_a8541203886259dfdb1d605d60cdc0184}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!reserved0@{reserved0}}
\index{reserved0@{reserved0}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{reserved0}{reserved0}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_a8541203886259dfdb1d605d60cdc0184} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::reserved0}

\Hypertarget{structnpu__set__dma0__src__t_ab2bd1b854558bbc7ef441cbeeaac5eb7}\index{npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}!reserved1@{reserved1}}
\index{reserved1@{reserved1}!npu\_set\_dma0\_src\_t@{npu\_set\_dma0\_src\_t}}
\doxysubsubsection{\texorpdfstring{reserved1}{reserved1}}
{\footnotesize\ttfamily \label{structnpu__set__dma0__src__t_ab2bd1b854558bbc7ef441cbeeaac5eb7} 
uint32\+\_\+t npu\+\_\+set\+\_\+dma0\+\_\+src\+\_\+t\+::reserved1}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu55__interface_8h}{ethosu55\+\_\+interface.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu65__interface_8h}{ethosu65\+\_\+interface.\+h}}\end{DoxyCompactItemize}
