{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1506494594764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1506494594780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 08:43:13 2017 " "Processing started: Wed Sep 27 08:43:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1506494594780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494594780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494594780 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1506494595060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494595435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494595435 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494595498 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494595498 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~62\|datad " "Node \"add_sub_0\|Add0~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~62\|combout " "Node \"add_sub_0\|Add0~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|temp\[31\]~62\|datad " "Node \"add_sub_0\|temp\[31\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|temp\[31\]~62\|combout " "Node \"add_sub_0\|temp\[31\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 23 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~60\|dataa " "Node \"add_sub_0\|Add0~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~60\|combout " "Node \"add_sub_0\|Add0~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[30\]~0\|datad " "Node \"add_sub_0\|r\[30\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[30\]~0\|combout " "Node \"add_sub_0\|r\[30\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~58\|dataa " "Node \"add_sub_0\|Add0~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~58\|combout " "Node \"add_sub_0\|Add0~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[29\]~1\|datac " "Node \"add_sub_0\|r\[29\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[29\]~1\|combout " "Node \"add_sub_0\|r\[29\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~56\|dataa " "Node \"add_sub_0\|Add0~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~56\|combout " "Node \"add_sub_0\|Add0~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[28\]~2\|datad " "Node \"add_sub_0\|r\[28\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[28\]~2\|combout " "Node \"add_sub_0\|r\[28\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~54\|datab " "Node \"add_sub_0\|Add0~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~54\|combout " "Node \"add_sub_0\|Add0~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[27\]~3\|datad " "Node \"add_sub_0\|r\[27\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[27\]~3\|combout " "Node \"add_sub_0\|r\[27\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~52\|dataa " "Node \"add_sub_0\|Add0~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~52\|combout " "Node \"add_sub_0\|Add0~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[26\]~4\|datac " "Node \"add_sub_0\|r\[26\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[26\]~4\|combout " "Node \"add_sub_0\|r\[26\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~50\|datab " "Node \"add_sub_0\|Add0~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~50\|combout " "Node \"add_sub_0\|Add0~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[25\]~5\|datac " "Node \"add_sub_0\|r\[25\]~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[25\]~5\|combout " "Node \"add_sub_0\|r\[25\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~48\|dataa " "Node \"add_sub_0\|Add0~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~48\|combout " "Node \"add_sub_0\|Add0~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[24\]~6\|datac " "Node \"add_sub_0\|r\[24\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[24\]~6\|combout " "Node \"add_sub_0\|r\[24\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~46\|datab " "Node \"add_sub_0\|Add0~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~46\|combout " "Node \"add_sub_0\|Add0~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[23\]~7\|datac " "Node \"add_sub_0\|r\[23\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[23\]~7\|combout " "Node \"add_sub_0\|r\[23\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~44\|dataa " "Node \"add_sub_0\|Add0~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~44\|combout " "Node \"add_sub_0\|Add0~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[22\]~8\|datad " "Node \"add_sub_0\|r\[22\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[22\]~8\|combout " "Node \"add_sub_0\|r\[22\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~42\|datab " "Node \"add_sub_0\|Add0~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~42\|combout " "Node \"add_sub_0\|Add0~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[21\]~9\|datac " "Node \"add_sub_0\|r\[21\]~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[21\]~9\|combout " "Node \"add_sub_0\|r\[21\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~40\|dataa " "Node \"add_sub_0\|Add0~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~40\|combout " "Node \"add_sub_0\|Add0~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[20\]~10\|datac " "Node \"add_sub_0\|r\[20\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[20\]~10\|combout " "Node \"add_sub_0\|r\[20\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~38\|datab " "Node \"add_sub_0\|Add0~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~38\|combout " "Node \"add_sub_0\|Add0~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[19\]~11\|datac " "Node \"add_sub_0\|r\[19\]~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[19\]~11\|combout " "Node \"add_sub_0\|r\[19\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~36\|datab " "Node \"add_sub_0\|Add0~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~36\|combout " "Node \"add_sub_0\|Add0~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[18\]~12\|datac " "Node \"add_sub_0\|r\[18\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[18\]~12\|combout " "Node \"add_sub_0\|r\[18\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~34\|datab " "Node \"add_sub_0\|Add0~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~34\|combout " "Node \"add_sub_0\|Add0~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[17\]~13\|datad " "Node \"add_sub_0\|r\[17\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[17\]~13\|combout " "Node \"add_sub_0\|r\[17\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~32\|datab " "Node \"add_sub_0\|Add0~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~32\|combout " "Node \"add_sub_0\|Add0~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[16\]~14\|datac " "Node \"add_sub_0\|r\[16\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[16\]~14\|combout " "Node \"add_sub_0\|r\[16\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~30\|dataa " "Node \"add_sub_0\|Add0~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~30\|combout " "Node \"add_sub_0\|Add0~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[15\]~15\|datac " "Node \"add_sub_0\|r\[15\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[15\]~15\|combout " "Node \"add_sub_0\|r\[15\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~28\|dataa " "Node \"add_sub_0\|Add0~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~28\|combout " "Node \"add_sub_0\|Add0~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[14\]~16\|datac " "Node \"add_sub_0\|r\[14\]~16\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[14\]~16\|combout " "Node \"add_sub_0\|r\[14\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~26\|datab " "Node \"add_sub_0\|Add0~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~26\|combout " "Node \"add_sub_0\|Add0~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[13\]~17\|datad " "Node \"add_sub_0\|r\[13\]~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[13\]~17\|combout " "Node \"add_sub_0\|r\[13\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~24\|dataa " "Node \"add_sub_0\|Add0~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~24\|combout " "Node \"add_sub_0\|Add0~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[12\]~18\|datac " "Node \"add_sub_0\|r\[12\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[12\]~18\|combout " "Node \"add_sub_0\|r\[12\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~22\|datab " "Node \"add_sub_0\|Add0~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~22\|combout " "Node \"add_sub_0\|Add0~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[11\]~19\|datad " "Node \"add_sub_0\|r\[11\]~19\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[11\]~19\|combout " "Node \"add_sub_0\|r\[11\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~20\|datab " "Node \"add_sub_0\|Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~20\|combout " "Node \"add_sub_0\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[10\]~20\|datac " "Node \"add_sub_0\|r\[10\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[10\]~20\|combout " "Node \"add_sub_0\|r\[10\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~18\|dataa " "Node \"add_sub_0\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~18\|combout " "Node \"add_sub_0\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[9\]~21\|datad " "Node \"add_sub_0\|r\[9\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[9\]~21\|combout " "Node \"add_sub_0\|r\[9\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~16\|datab " "Node \"add_sub_0\|Add0~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~16\|combout " "Node \"add_sub_0\|Add0~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[8\]~22\|datab " "Node \"add_sub_0\|r\[8\]~22\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[8\]~22\|combout " "Node \"add_sub_0\|r\[8\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~14\|datab " "Node \"add_sub_0\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~14\|combout " "Node \"add_sub_0\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[7\]~23\|datac " "Node \"add_sub_0\|r\[7\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[7\]~23\|combout " "Node \"add_sub_0\|r\[7\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~12\|dataa " "Node \"add_sub_0\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~12\|combout " "Node \"add_sub_0\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[6\]~24\|datac " "Node \"add_sub_0\|r\[6\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[6\]~24\|combout " "Node \"add_sub_0\|r\[6\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~10\|dataa " "Node \"add_sub_0\|Add0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~10\|combout " "Node \"add_sub_0\|Add0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[5\]~25\|datad " "Node \"add_sub_0\|r\[5\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[5\]~25\|combout " "Node \"add_sub_0\|r\[5\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~8\|dataa " "Node \"add_sub_0\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~8\|combout " "Node \"add_sub_0\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[4\]~26\|datac " "Node \"add_sub_0\|r\[4\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[4\]~26\|combout " "Node \"add_sub_0\|r\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~6\|datab " "Node \"add_sub_0\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~6\|combout " "Node \"add_sub_0\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[3\]~27\|datac " "Node \"add_sub_0\|r\[3\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[3\]~27\|combout " "Node \"add_sub_0\|r\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~4\|dataa " "Node \"add_sub_0\|Add0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~4\|combout " "Node \"add_sub_0\|Add0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[2\]~28\|datac " "Node \"add_sub_0\|r\[2\]~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[2\]~28\|combout " "Node \"add_sub_0\|r\[2\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~2\|datab " "Node \"add_sub_0\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~2\|combout " "Node \"add_sub_0\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[1\]~29\|datac " "Node \"add_sub_0\|r\[1\]~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[1\]~29\|combout " "Node \"add_sub_0\|r\[1\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~0\|datab " "Node \"add_sub_0\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|Add0~0\|combout " "Node \"add_sub_0\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[0\]~30\|datac " "Node \"add_sub_0\|r\[0\]~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""} { "Warning" "WSTA_SCC_NODE" "add_sub_0\|r\[0\]~30\|combout " "Node \"add_sub_0\|r\[0\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1506494596107 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } } { "../vhdl/add_sub.vhd" "" { Text "C:/Users/Florian/Desktop/EPFL/ArchOrd/Lab01/vhdl/add_sub.vhd" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596107 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1506494596123 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596222 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506494596264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596530 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596655 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506494596716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494596748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597326 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597435 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597435 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597435 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597435 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597592 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597702 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1506494597712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597779 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597779 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597779 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597779 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597888 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494597904 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494598748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494598763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 165 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506494599138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 08:43:19 2017 " "Processing ended: Wed Sep 27 08:43:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506494599138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506494599138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506494599138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1506494599138 ""}
