Source Block: hdl/library/common/up_gt.v@356:366@HdlStmAssign

  assign up_rx_rst_done_s = & up_rx_rst_done;
  assign up_rx_pll_locked_s = & up_rx_pll_locked;

  assign up_tx_rst_done_s = & up_tx_rst_done;
  assign up_tx_pll_locked_s = & up_tx_pll_locked;

  // resets

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Diff Content:
- 361   assign up_tx_pll_locked_s = & up_tx_pll_locked;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_gt.v@355:365
  // status inputs

  assign up_rx_rst_done_s = & up_rx_rst_done;
  assign up_rx_pll_locked_s = & up_rx_pll_locked;

  assign up_tx_rst_done_s = & up_tx_rst_done;
  assign up_tx_pll_locked_s = & up_tx_pll_locked;

  // resets

  always @(negedge up_rstn or posedge up_clk) begin

