
PLC Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019f68  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002774  0801a148  0801a148  0001b148  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c8bc  0801c8bc  0001e368  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c8bc  0801c8bc  0001d8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c8c4  0801c8c4  0001e368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c8c4  0801c8c4  0001d8c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c8c8  0801c8c8  0001d8c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000368  20000000  0801c8cc  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003af0  20000368  0801cc34  0001e368  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003e58  0801cc34  0001ee58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e368  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f669  00000000  00000000  0001e398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00007bb2  00000000  00000000  0004da01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002510  00000000  00000000  000555b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c1f  00000000  00000000  00057ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f708  00000000  00000000  000596e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003c3c9  00000000  00000000  00088def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfdbc  00000000  00000000  000c51b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001a4f74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a7cc  00000000  00000000  001a4fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  001af784  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000368 	.word	0x20000368
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801a130 	.word	0x0801a130

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000036c 	.word	0x2000036c
 800021c:	0801a130 	.word	0x0801a130

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <read_register_value>:
#define MAX_RULES 32 // max rules due to EEPROM size TODO: Find actual max size

static LogicRule rules[MAX_RULES];
static uint16_t rule_count = 0;

static uint16_t read_register_value(RegisterType type, uint16_t addr) {
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b084      	sub	sp, #16
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	460a      	mov	r2, r1
 8000f2e:	71fb      	strb	r3, [r7, #7]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80bb      	strh	r3, [r7, #4]
	switch (type) {
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d83c      	bhi.n	8000fb4 <read_register_value+0x90>
 8000f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000f40 <read_register_value+0x1c>)
 8000f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f40:	08000f59 	.word	0x08000f59
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f7d 	.word	0x08000f7d
 8000f50:	08000f89 	.word	0x08000f89
 8000f54:	08000f9f 	.word	0x08000f9f
		case REG_COIL:		return io_coil_read(addr);
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f001 fc6a 	bl	8002834 <io_coil_read>
 8000f60:	4603      	mov	r3, r0
 8000f62:	e028      	b.n	8000fb6 <read_register_value+0x92>
		case REG_DISCRETE:	return io_discrete_in_read(addr);
 8000f64:	88bb      	ldrh	r3, [r7, #4]
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 fd0e 	bl	8002988 <io_discrete_in_read>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	e022      	b.n	8000fb6 <read_register_value+0x92>
		case REG_HOLDING:	return io_holding_reg_read(addr);
 8000f70:	88bb      	ldrh	r3, [r7, #4]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f001 fd9e 	bl	8002ab4 <io_holding_reg_read>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	e01c      	b.n	8000fb6 <read_register_value+0x92>
		case REG_INPUT:		return io_input_reg_read(addr);
 8000f7c:	88bb      	ldrh	r3, [r7, #4]
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f002 f8de 	bl	8003140 <io_input_reg_read>
 8000f84:	4603      	mov	r3, r0
 8000f86:	e016      	b.n	8000fb6 <read_register_value+0x92>
		case REG_VIR_COIL: {
			uint16_t value = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	81fb      	strh	r3, [r7, #14]
			io_virtual_read(VIR_COIL, addr, &value);
 8000f8c:	f107 020e 	add.w	r2, r7, #14
 8000f90:	88bb      	ldrh	r3, [r7, #4]
 8000f92:	4619      	mov	r1, r3
 8000f94:	2000      	movs	r0, #0
 8000f96:	f002 fa1f 	bl	80033d8 <io_virtual_read>
			return value;
 8000f9a:	89fb      	ldrh	r3, [r7, #14]
 8000f9c:	e00b      	b.n	8000fb6 <read_register_value+0x92>
		}
		case REG_VIR_HOLDING: {
			uint16_t value = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	81bb      	strh	r3, [r7, #12]
			io_virtual_read(VIR_HOLDING, addr, &value);
 8000fa2:	f107 020c 	add.w	r2, r7, #12
 8000fa6:	88bb      	ldrh	r3, [r7, #4]
 8000fa8:	4619      	mov	r1, r3
 8000faa:	2001      	movs	r0, #1
 8000fac:	f002 fa14 	bl	80033d8 <io_virtual_read>
			return value;
 8000fb0:	89bb      	ldrh	r3, [r7, #12]
 8000fb2:	e000      	b.n	8000fb6 <read_register_value+0x92>
		}
		default:			return 0;
 8000fb4:	2300      	movs	r3, #0
	}
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <write_register_value>:

static void write_register_value(RegisterType type, uint16_t addr, uint16_t write_value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
 8000fca:	460b      	mov	r3, r1
 8000fcc:	80bb      	strh	r3, [r7, #4]
 8000fce:	4613      	mov	r3, r2
 8000fd0:	807b      	strh	r3, [r7, #2]
	switch (type) {
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b05      	cmp	r3, #5
 8000fd6:	d82c      	bhi.n	8001032 <write_register_value+0x72>
 8000fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8000fe0 <write_register_value+0x20>)
 8000fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fde:	bf00      	nop
 8000fe0:	08000ff9 	.word	0x08000ff9
 8000fe4:	08001033 	.word	0x08001033
 8000fe8:	08001009 	.word	0x08001009
 8000fec:	08001033 	.word	0x08001033
 8000ff0:	08001017 	.word	0x08001017
 8000ff4:	08001025 	.word	0x08001025
		case REG_COIL:
			io_coil_write(addr, write_value);
 8000ff8:	887b      	ldrh	r3, [r7, #2]
 8000ffa:	b2da      	uxtb	r2, r3
 8000ffc:	88bb      	ldrh	r3, [r7, #4]
 8000ffe:	4611      	mov	r1, r2
 8001000:	4618      	mov	r0, r3
 8001002:	f001 fc37 	bl	8002874 <io_coil_write>
			break;
 8001006:	e015      	b.n	8001034 <write_register_value+0x74>
		case REG_HOLDING:
			io_holding_reg_write(addr, write_value);
 8001008:	887a      	ldrh	r2, [r7, #2]
 800100a:	88bb      	ldrh	r3, [r7, #4]
 800100c:	4611      	mov	r1, r2
 800100e:	4618      	mov	r0, r3
 8001010:	f001 fd70 	bl	8002af4 <io_holding_reg_write>
			break;
 8001014:	e00e      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_COIL:
			io_virtual_write(VIR_COIL, addr, write_value);
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	4619      	mov	r1, r3
 800101c:	2000      	movs	r0, #0
 800101e:	f002 fa1b 	bl	8003458 <io_virtual_write>
			break;
 8001022:	e007      	b.n	8001034 <write_register_value+0x74>
		case REG_VIR_HOLDING:
			io_virtual_write(VIR_HOLDING, addr, write_value);
 8001024:	887a      	ldrh	r2, [r7, #2]
 8001026:	88bb      	ldrh	r3, [r7, #4]
 8001028:	4619      	mov	r1, r3
 800102a:	2001      	movs	r0, #1
 800102c:	f002 fa14 	bl	8003458 <io_virtual_write>
			break;
 8001030:	e000      	b.n	8001034 <write_register_value+0x74>
		default:
			break;
 8001032:	bf00      	nop
	}
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <compare>:

static bool compare(uint16_t val1, ComparisonOp op, uint16_t val2) {
 800103c:	b480      	push	{r7}
 800103e:	b083      	sub	sp, #12
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	80fb      	strh	r3, [r7, #6]
 8001046:	460b      	mov	r3, r1
 8001048:	717b      	strb	r3, [r7, #5]
 800104a:	4613      	mov	r3, r2
 800104c:	807b      	strh	r3, [r7, #2]
	switch (op) {
 800104e:	797b      	ldrb	r3, [r7, #5]
 8001050:	2b05      	cmp	r3, #5
 8001052:	d83f      	bhi.n	80010d4 <compare+0x98>
 8001054:	a201      	add	r2, pc, #4	@ (adr r2, 800105c <compare+0x20>)
 8001056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800105a:	bf00      	nop
 800105c:	08001075 	.word	0x08001075
 8001060:	08001085 	.word	0x08001085
 8001064:	08001095 	.word	0x08001095
 8001068:	080010a5 	.word	0x080010a5
 800106c:	080010b5 	.word	0x080010b5
 8001070:	080010c5 	.word	0x080010c5
		case CMP_EQ:	return val1 == val2;
 8001074:	88fa      	ldrh	r2, [r7, #6]
 8001076:	887b      	ldrh	r3, [r7, #2]
 8001078:	429a      	cmp	r2, r3
 800107a:	bf0c      	ite	eq
 800107c:	2301      	moveq	r3, #1
 800107e:	2300      	movne	r3, #0
 8001080:	b2db      	uxtb	r3, r3
 8001082:	e028      	b.n	80010d6 <compare+0x9a>
		case CMP_NEQ:	return val1 != val2;
 8001084:	88fa      	ldrh	r2, [r7, #6]
 8001086:	887b      	ldrh	r3, [r7, #2]
 8001088:	429a      	cmp	r2, r3
 800108a:	bf14      	ite	ne
 800108c:	2301      	movne	r3, #1
 800108e:	2300      	moveq	r3, #0
 8001090:	b2db      	uxtb	r3, r3
 8001092:	e020      	b.n	80010d6 <compare+0x9a>
		case CMP_GT:	return val1 > val2;
 8001094:	88fa      	ldrh	r2, [r7, #6]
 8001096:	887b      	ldrh	r3, [r7, #2]
 8001098:	429a      	cmp	r2, r3
 800109a:	bf8c      	ite	hi
 800109c:	2301      	movhi	r3, #1
 800109e:	2300      	movls	r3, #0
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	e018      	b.n	80010d6 <compare+0x9a>
		case CMP_LT:	return val1 < val2;
 80010a4:	88fa      	ldrh	r2, [r7, #6]
 80010a6:	887b      	ldrh	r3, [r7, #2]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	bf34      	ite	cc
 80010ac:	2301      	movcc	r3, #1
 80010ae:	2300      	movcs	r3, #0
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	e010      	b.n	80010d6 <compare+0x9a>
		case CMP_GTET:	return val1 >= val2;
 80010b4:	88fa      	ldrh	r2, [r7, #6]
 80010b6:	887b      	ldrh	r3, [r7, #2]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	bf2c      	ite	cs
 80010bc:	2301      	movcs	r3, #1
 80010be:	2300      	movcc	r3, #0
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	e008      	b.n	80010d6 <compare+0x9a>
		case CMP_LTET:	return val1 <= val2;
 80010c4:	88fa      	ldrh	r2, [r7, #6]
 80010c6:	887b      	ldrh	r3, [r7, #2]
 80010c8:	429a      	cmp	r2, r3
 80010ca:	bf94      	ite	ls
 80010cc:	2301      	movls	r3, #1
 80010ce:	2300      	movhi	r3, #0
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	e000      	b.n	80010d6 <compare+0x9a>
		default:		return false;
 80010d4:	2300      	movs	r3, #0
	}
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop

080010e4 <evaluate_rule>:

static bool evaluate_rule(const LogicRule* rule) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	bool condition1 = compare(
		read_register_value(rule->input_type1, rule->input_reg1),
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	781a      	ldrb	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	885b      	ldrh	r3, [r3, #2]
	bool condition1 = compare(
 80010f4:	4619      	mov	r1, r3
 80010f6:	4610      	mov	r0, r2
 80010f8:	f7ff ff14 	bl	8000f24 <read_register_value>
 80010fc:	4603      	mov	r3, r0
 80010fe:	4618      	mov	r0, r3
		rule->op1,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	7919      	ldrb	r1, [r3, #4]
		rule->compare_value1
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	88db      	ldrh	r3, [r3, #6]
	bool condition1 = compare(
 8001108:	461a      	mov	r2, r3
 800110a:	f7ff ff97 	bl	800103c <compare>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	);

	if (rule->join == LOGIC_NONE) {
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7c1b      	ldrb	r3, [r3, #16]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d101      	bne.n	800111e <evaluate_rule+0x3a>
		return condition1;
 800111a:	7bfb      	ldrb	r3, [r7, #15]
 800111c:	e035      	b.n	800118a <evaluate_rule+0xa6>
	}

	bool condition2 = compare(
		read_register_value(rule->input_type2, rule->input_reg2),
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	7a1a      	ldrb	r2, [r3, #8]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	895b      	ldrh	r3, [r3, #10]
	bool condition2 = compare(
 8001126:	4619      	mov	r1, r3
 8001128:	4610      	mov	r0, r2
 800112a:	f7ff fefb 	bl	8000f24 <read_register_value>
 800112e:	4603      	mov	r3, r0
 8001130:	4618      	mov	r0, r3
		rule->op2,
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	7b19      	ldrb	r1, [r3, #12]
		rule->compare_value2
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	89db      	ldrh	r3, [r3, #14]
	bool condition2 = compare(
 800113a:	461a      	mov	r2, r3
 800113c:	f7ff ff7e 	bl	800103c <compare>
 8001140:	4603      	mov	r3, r0
 8001142:	73bb      	strb	r3, [r7, #14]
	);

	if (rule->join == LOGIC_AND) return condition1 && condition2;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	7c1b      	ldrb	r3, [r3, #16]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d10c      	bne.n	8001166 <evaluate_rule+0x82>
 800114c:	7bfb      	ldrb	r3, [r7, #15]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d004      	beq.n	800115c <evaluate_rule+0x78>
 8001152:	7bbb      	ldrb	r3, [r7, #14]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <evaluate_rule+0x78>
 8001158:	2301      	movs	r3, #1
 800115a:	e000      	b.n	800115e <evaluate_rule+0x7a>
 800115c:	2300      	movs	r3, #0
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	b2db      	uxtb	r3, r3
 8001164:	e011      	b.n	800118a <evaluate_rule+0xa6>
	if (rule->join == LOGIC_OR) return condition1 || condition2;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	7c1b      	ldrb	r3, [r3, #16]
 800116a:	2b02      	cmp	r3, #2
 800116c:	d10c      	bne.n	8001188 <evaluate_rule+0xa4>
 800116e:	7bfb      	ldrb	r3, [r7, #15]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d102      	bne.n	800117a <evaluate_rule+0x96>
 8001174:	7bbb      	ldrb	r3, [r7, #14]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <evaluate_rule+0x9a>
 800117a:	2301      	movs	r3, #1
 800117c:	e000      	b.n	8001180 <evaluate_rule+0x9c>
 800117e:	2300      	movs	r3, #0
 8001180:	f003 0301 	and.w	r3, r3, #1
 8001184:	b2db      	uxtb	r3, r3
 8001186:	e000      	b.n	800118a <evaluate_rule+0xa6>
	return false;
 8001188:	2300      	movs	r3, #0
}
 800118a:	4618      	mov	r0, r3
 800118c:	3710      	adds	r7, #16
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <apply_rule>:

static void apply_rule(const LogicRule* rule) {
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
	if (evaluate_rule(rule)) {
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f7ff ffa2 	bl	80010e4 <evaluate_rule>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d008      	beq.n	80011b8 <apply_rule+0x26>
		write_register_value(rule->output_type, rule->output_reg, rule->output_value);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	7c58      	ldrb	r0, [r3, #17]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	8a59      	ldrh	r1, [r3, #18]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	8a9b      	ldrh	r3, [r3, #20]
 80011b2:	461a      	mov	r2, r3
 80011b4:	f7ff ff04 	bl	8000fc0 <write_register_value>
	}
}
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <automation_Init>:

void automation_Init(void) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	automation_load_rules();
 80011c4:	f000 f9ba 	bl	800153c <automation_load_rules>
}
 80011c8:	bf00      	nop
 80011ca:	bd80      	pop	{r7, pc}

080011cc <automation_Tick>:

void automation_Tick(void) {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
	for (uint16_t i = 0; i < rule_count; i++) {
 80011d2:	2300      	movs	r3, #0
 80011d4:	80fb      	strh	r3, [r7, #6]
 80011d6:	e00b      	b.n	80011f0 <automation_Tick+0x24>
		apply_rule(&rules[i]);
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	2216      	movs	r2, #22
 80011dc:	fb02 f303 	mul.w	r3, r2, r3
 80011e0:	4a08      	ldr	r2, [pc, #32]	@ (8001204 <automation_Tick+0x38>)
 80011e2:	4413      	add	r3, r2
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff ffd4 	bl	8001192 <apply_rule>
	for (uint16_t i = 0; i < rule_count; i++) {
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	3301      	adds	r3, #1
 80011ee:	80fb      	strh	r3, [r7, #6]
 80011f0:	4b05      	ldr	r3, [pc, #20]	@ (8001208 <automation_Tick+0x3c>)
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	88fa      	ldrh	r2, [r7, #6]
 80011f6:	429a      	cmp	r2, r3
 80011f8:	d3ee      	bcc.n	80011d8 <automation_Tick+0xc>
	}
}
 80011fa:	bf00      	nop
 80011fc:	bf00      	nop
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	20000384 	.word	0x20000384
 8001208:	20000644 	.word	0x20000644

0800120c <automation_add_rule>:

bool automation_add_rule(LogicRule newRule) {
 800120c:	b084      	sub	sp, #16
 800120e:	b5b0      	push	{r4, r5, r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	f107 0418 	add.w	r4, r7, #24
 8001218:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if (rule_count < MAX_RULES) {
 800121c:	4b19      	ldr	r3, [pc, #100]	@ (8001284 <automation_add_rule+0x78>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	2b1f      	cmp	r3, #31
 8001222:	d827      	bhi.n	8001274 <automation_add_rule+0x68>
		rules[rule_count] = newRule;
 8001224:	4b17      	ldr	r3, [pc, #92]	@ (8001284 <automation_add_rule+0x78>)
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	4619      	mov	r1, r3
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <automation_add_rule+0x7c>)
 800122c:	2316      	movs	r3, #22
 800122e:	fb01 f303 	mul.w	r3, r1, r3
 8001232:	4413      	add	r3, r2
 8001234:	461d      	mov	r5, r3
 8001236:	f107 0418 	add.w	r4, r7, #24
 800123a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800123c:	6028      	str	r0, [r5, #0]
 800123e:	6069      	str	r1, [r5, #4]
 8001240:	60aa      	str	r2, [r5, #8]
 8001242:	60eb      	str	r3, [r5, #12]
 8001244:	6820      	ldr	r0, [r4, #0]
 8001246:	6128      	str	r0, [r5, #16]
 8001248:	88a3      	ldrh	r3, [r4, #4]
 800124a:	82ab      	strh	r3, [r5, #20]
		rule_count++;
 800124c:	4b0d      	ldr	r3, [pc, #52]	@ (8001284 <automation_add_rule+0x78>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <automation_add_rule+0x78>)
 8001256:	801a      	strh	r2, [r3, #0]

		// Save to EEPROM
		bool status = automation_save_rules();
 8001258:	f000 f8a4 	bl	80013a4 <automation_save_rules>
 800125c:	4603      	mov	r3, r0
 800125e:	71fb      	strb	r3, [r7, #7]
		if (status == false) {
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	f083 0301 	eor.w	r3, r3, #1
 8001266:	b2db      	uxtb	r3, r3
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <automation_add_rule+0x64>
			return false;
 800126c:	2300      	movs	r3, #0
 800126e:	e002      	b.n	8001276 <automation_add_rule+0x6a>
		}

		return true;
 8001270:	2301      	movs	r3, #1
 8001272:	e000      	b.n	8001276 <automation_add_rule+0x6a>
	} else {
		return false;
 8001274:	2300      	movs	r3, #0
	}
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001280:	b004      	add	sp, #16
 8001282:	4770      	bx	lr
 8001284:	20000644 	.word	0x20000644
 8001288:	20000384 	.word	0x20000384

0800128c <automation_get_rule_count>:

uint16_t automation_get_rule_count(void) {
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
	return rule_count;
 8001290:	4b03      	ldr	r3, [pc, #12]	@ (80012a0 <automation_get_rule_count+0x14>)
 8001292:	881b      	ldrh	r3, [r3, #0]
}
 8001294:	4618      	mov	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000644 	.word	0x20000644

080012a4 <automation_get_rule>:

bool automation_get_rule(uint16_t index, LogicRule* rule) {
 80012a4:	b4b0      	push	{r4, r5, r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 80012b0:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <automation_get_rule+0x50>)
 80012b2:	881b      	ldrh	r3, [r3, #0]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d301      	bcc.n	80012be <automation_get_rule+0x1a>
		return false;
 80012ba:	2300      	movs	r3, #0
 80012bc:	e014      	b.n	80012e8 <automation_get_rule+0x44>
	}

	*rule = rules[index];
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	6838      	ldr	r0, [r7, #0]
 80012c2:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <automation_get_rule+0x54>)
 80012c4:	2116      	movs	r1, #22
 80012c6:	fb01 f303 	mul.w	r3, r1, r3
 80012ca:	441a      	add	r2, r3
 80012cc:	4603      	mov	r3, r0
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	6855      	ldr	r5, [r2, #4]
 80012d2:	6894      	ldr	r4, [r2, #8]
 80012d4:	68d0      	ldr	r0, [r2, #12]
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	605d      	str	r5, [r3, #4]
 80012da:	609c      	str	r4, [r3, #8]
 80012dc:	60d8      	str	r0, [r3, #12]
 80012de:	6911      	ldr	r1, [r2, #16]
 80012e0:	6119      	str	r1, [r3, #16]
 80012e2:	8a92      	ldrh	r2, [r2, #20]
 80012e4:	829a      	strh	r2, [r3, #20]
	return true;
 80012e6:	2301      	movs	r3, #1
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bcb0      	pop	{r4, r5, r7}
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	20000644 	.word	0x20000644
 80012f8:	20000384 	.word	0x20000384

080012fc <automation_delete_rule>:

bool automation_delete_rule(uint16_t index) {
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	80fb      	strh	r3, [r7, #6]
	if (index >= rule_count) {
 8001306:	4b25      	ldr	r3, [pc, #148]	@ (800139c <automation_delete_rule+0xa0>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	88fa      	ldrh	r2, [r7, #6]
 800130c:	429a      	cmp	r2, r3
 800130e:	d301      	bcc.n	8001314 <automation_delete_rule+0x18>
		return false;
 8001310:	2300      	movs	r3, #0
 8001312:	e03f      	b.n	8001394 <automation_delete_rule+0x98>
	}

	// Shift elements after index down by 1
	if (index < rule_count - 1) {
 8001314:	88fa      	ldrh	r2, [r7, #6]
 8001316:	4b21      	ldr	r3, [pc, #132]	@ (800139c <automation_delete_rule+0xa0>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	3b01      	subs	r3, #1
 800131c:	429a      	cmp	r2, r3
 800131e:	da19      	bge.n	8001354 <automation_delete_rule+0x58>
		memmove(&rules[index], &rules[index + 1], (rule_count - index - 1) * sizeof(LogicRule));
 8001320:	88fb      	ldrh	r3, [r7, #6]
 8001322:	2216      	movs	r2, #22
 8001324:	fb02 f303 	mul.w	r3, r2, r3
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <automation_delete_rule+0xa4>)
 800132a:	1898      	adds	r0, r3, r2
 800132c:	88fb      	ldrh	r3, [r7, #6]
 800132e:	3301      	adds	r3, #1
 8001330:	2216      	movs	r2, #22
 8001332:	fb02 f303 	mul.w	r3, r2, r3
 8001336:	4a1a      	ldr	r2, [pc, #104]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001338:	1899      	adds	r1, r3, r2
 800133a:	4b18      	ldr	r3, [pc, #96]	@ (800139c <automation_delete_rule+0xa0>)
 800133c:	881b      	ldrh	r3, [r3, #0]
 800133e:	461a      	mov	r2, r3
 8001340:	88fb      	ldrh	r3, [r7, #6]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	3b01      	subs	r3, #1
 8001346:	461a      	mov	r2, r3
 8001348:	2316      	movs	r3, #22
 800134a:	fb02 f303 	mul.w	r3, r2, r3
 800134e:	461a      	mov	r2, r3
 8001350:	f016 fe1f 	bl	8017f92 <memmove>
	}

	// Clear the last element
	memset(&rules[rule_count -1], 0, sizeof(LogicRule));
 8001354:	4b11      	ldr	r3, [pc, #68]	@ (800139c <automation_delete_rule+0xa0>)
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	3b01      	subs	r3, #1
 800135a:	2216      	movs	r2, #22
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	4a0f      	ldr	r2, [pc, #60]	@ (80013a0 <automation_delete_rule+0xa4>)
 8001362:	4413      	add	r3, r2
 8001364:	2216      	movs	r2, #22
 8001366:	2100      	movs	r1, #0
 8001368:	4618      	mov	r0, r3
 800136a:	f016 fe2c 	bl	8017fc6 <memset>

	// Decrement the count
	rule_count--;
 800136e:	4b0b      	ldr	r3, [pc, #44]	@ (800139c <automation_delete_rule+0xa0>)
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	3b01      	subs	r3, #1
 8001374:	b29a      	uxth	r2, r3
 8001376:	4b09      	ldr	r3, [pc, #36]	@ (800139c <automation_delete_rule+0xa0>)
 8001378:	801a      	strh	r2, [r3, #0]

	// Save to EEPROM
	bool status = automation_save_rules();
 800137a:	f000 f813 	bl	80013a4 <automation_save_rules>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	if (status == false) {
 8001382:	7bfb      	ldrb	r3, [r7, #15]
 8001384:	f083 0301 	eor.w	r3, r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <automation_delete_rule+0x96>
		return false;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <automation_delete_rule+0x98>
	}

	return true;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000644 	.word	0x20000644
 80013a0:	20000384 	.word	0x20000384

080013a4 <automation_save_rules>:

bool automation_save_rules(void) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	f5ad 7d34 	sub.w	sp, sp, #720	@ 0x2d0
 80013aa:	af00      	add	r7, sp, #0
	if (rule_count > MAX_RULES) return false;
 80013ac:	4b49      	ldr	r3, [pc, #292]	@ (80014d4 <automation_save_rules+0x130>)
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	2b20      	cmp	r3, #32
 80013b2:	d901      	bls.n	80013b8 <automation_save_rules+0x14>
 80013b4:	2300      	movs	r3, #0
 80013b6:	e088      	b.n	80014ca <automation_save_rules+0x126>

	uint16_t addr = 0x0000;
 80013b8:	2300      	movs	r3, #0
 80013ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write the rule count first
	if (!EEPROM_WriteBlock(addr, &rule_count, sizeof(rule_count))) {
 80013be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013c2:	2202      	movs	r2, #2
 80013c4:	4943      	ldr	r1, [pc, #268]	@ (80014d4 <automation_save_rules+0x130>)
 80013c6:	4618      	mov	r0, r3
 80013c8:	f000 fe51 	bl	800206e <EEPROM_WriteBlock>
 80013cc:	4603      	mov	r3, r0
 80013ce:	f083 0301 	eor.w	r3, r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <automation_save_rules+0x38>
		return false;
 80013d8:	2300      	movs	r3, #0
 80013da:	e076      	b.n	80014ca <automation_save_rules+0x126>
	}
	addr += sizeof(rule_count);
 80013dc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80013e0:	3302      	adds	r3, #2
 80013e2:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Write rules
	for (uint16_t i = 0; i < rule_count; i++) {
 80013e6:	2300      	movs	r3, #0
 80013e8:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 80013ec:	e01e      	b.n	800142c <automation_save_rules+0x88>
		if (!EEPROM_WriteBlock(addr, &rules[i], sizeof(LogicRule))) {
 80013ee:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 80013f2:	2216      	movs	r2, #22
 80013f4:	fb02 f303 	mul.w	r3, r2, r3
 80013f8:	4a37      	ldr	r2, [pc, #220]	@ (80014d8 <automation_save_rules+0x134>)
 80013fa:	1899      	adds	r1, r3, r2
 80013fc:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 8001400:	2216      	movs	r2, #22
 8001402:	4618      	mov	r0, r3
 8001404:	f000 fe33 	bl	800206e <EEPROM_WriteBlock>
 8001408:	4603      	mov	r3, r0
 800140a:	f083 0301 	eor.w	r3, r3, #1
 800140e:	b2db      	uxtb	r3, r3
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <automation_save_rules+0x74>
			return false;
 8001414:	2300      	movs	r3, #0
 8001416:	e058      	b.n	80014ca <automation_save_rules+0x126>
		}
		addr += sizeof(LogicRule);
 8001418:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800141c:	3316      	adds	r3, #22
 800141e:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce
	for (uint16_t i = 0; i < rule_count; i++) {
 8001422:	f8b7 32cc 	ldrh.w	r3, [r7, #716]	@ 0x2cc
 8001426:	3301      	adds	r3, #1
 8001428:	f8a7 32cc 	strh.w	r3, [r7, #716]	@ 0x2cc
 800142c:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <automation_save_rules+0x130>)
 800142e:	881b      	ldrh	r3, [r3, #0]
 8001430:	f8b7 22cc 	ldrh.w	r2, [r7, #716]	@ 0x2cc
 8001434:	429a      	cmp	r2, r3
 8001436:	d3da      	bcc.n	80013ee <automation_save_rules+0x4a>
	}

	// Compute CRC16 over rule_count + rules
	uint16_t crc_input_len = sizeof(rule_count) + rule_count * sizeof(LogicRule);
 8001438:	4b26      	ldr	r3, [pc, #152]	@ (80014d4 <automation_save_rules+0x130>)
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	461a      	mov	r2, r3
 800143e:	0092      	lsls	r2, r2, #2
 8001440:	441a      	add	r2, r3
 8001442:	0052      	lsls	r2, r2, #1
 8001444:	4413      	add	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	b29b      	uxth	r3, r3
 800144a:	3302      	adds	r3, #2
 800144c:	f8a7 32ca 	strh.w	r3, [r7, #714]	@ 0x2ca
	uint8_t crc_buffer[sizeof(rule_count) + MAX_RULES * sizeof(LogicRule)];
	memcpy(crc_buffer, &rule_count, sizeof(rule_count));
 8001450:	4b20      	ldr	r3, [pc, #128]	@ (80014d4 <automation_save_rules+0x130>)
 8001452:	881a      	ldrh	r2, [r3, #0]
 8001454:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001458:	f5a3 7332 	sub.w	r3, r3, #712	@ 0x2c8
 800145c:	801a      	strh	r2, [r3, #0]
	memcpy(crc_buffer + sizeof(rule_count), rules, rule_count * sizeof(LogicRule));
 800145e:	f107 0308 	add.w	r3, r7, #8
 8001462:	3302      	adds	r3, #2
 8001464:	4a1b      	ldr	r2, [pc, #108]	@ (80014d4 <automation_save_rules+0x130>)
 8001466:	8812      	ldrh	r2, [r2, #0]
 8001468:	4611      	mov	r1, r2
 800146a:	2216      	movs	r2, #22
 800146c:	fb01 f202 	mul.w	r2, r1, r2
 8001470:	4919      	ldr	r1, [pc, #100]	@ (80014d8 <automation_save_rules+0x134>)
 8001472:	4618      	mov	r0, r3
 8001474:	f016 fe27 	bl	80180c6 <memcpy>

	uint16_t crc = modbus_crc16(crc_buffer, crc_input_len);
 8001478:	f8b7 22ca 	ldrh.w	r2, [r7, #714]	@ 0x2ca
 800147c:	f107 0308 	add.w	r3, r7, #8
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f004 f988 	bl	8005798 <modbus_crc16>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	f507 7334 	add.w	r3, r7, #720	@ 0x2d0
 8001490:	f2a3 23ca 	subw	r3, r3, #714	@ 0x2ca
 8001494:	801a      	strh	r2, [r3, #0]

	if (!EEPROM_WriteBlock(addr, (uint8_t*)&crc, sizeof(crc))) {
 8001496:	1db9      	adds	r1, r7, #6
 8001498:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 800149c:	2202      	movs	r2, #2
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 fde5 	bl	800206e <EEPROM_WriteBlock>
 80014a4:	4603      	mov	r3, r0
 80014a6:	f083 0301 	eor.w	r3, r3, #1
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <automation_save_rules+0x110>
		return false;
 80014b0:	2300      	movs	r3, #0
 80014b2:	e00a      	b.n	80014ca <automation_save_rules+0x126>
	}

	addr += sizeof(crc);
 80014b4:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014b8:	3302      	adds	r3, #2
 80014ba:	f8a7 32ce 	strh.w	r3, [r7, #718]	@ 0x2ce

	// Now save virtual registers
	return io_virtual_save(addr);
 80014be:	f8b7 32ce 	ldrh.w	r3, [r7, #718]	@ 0x2ce
 80014c2:	4618      	mov	r0, r3
 80014c4:	f002 f808 	bl	80034d8 <io_virtual_save>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	f507 7734 	add.w	r7, r7, #720	@ 0x2d0
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000644 	.word	0x20000644
 80014d8:	20000384 	.word	0x20000384

080014dc <automation_factory_reset>:

bool automation_factory_reset(void) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b082      	sub	sp, #8
 80014e0:	af00      	add	r7, sp, #0
	// factory reset io_holding_reg_types
	io_holding_reg_type_clear(true); // true for factory reset mode
 80014e2:	2001      	movs	r0, #1
 80014e4:	f001 fdbc 	bl	8003060 <io_holding_reg_type_clear>

	memset(rules, 0, sizeof(rules));
 80014e8:	f44f 7230 	mov.w	r2, #704	@ 0x2c0
 80014ec:	2100      	movs	r1, #0
 80014ee:	4811      	ldr	r0, [pc, #68]	@ (8001534 <automation_factory_reset+0x58>)
 80014f0:	f016 fd69 	bl	8017fc6 <memset>
	rule_count = 0;
 80014f4:	4b10      	ldr	r3, [pc, #64]	@ (8001538 <automation_factory_reset+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	801a      	strh	r2, [r3, #0]

	if (!automation_save_rules()) return false;
 80014fa:	f7ff ff53 	bl	80013a4 <automation_save_rules>
 80014fe:	4603      	mov	r3, r0
 8001500:	f083 0301 	eor.w	r3, r3, #1
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <automation_factory_reset+0x32>
 800150a:	2300      	movs	r3, #0
 800150c:	e00e      	b.n	800152c <automation_factory_reset+0x50>

	uint16_t baseAddress = sizeof(rule_count) + sizeof(uint16_t);
 800150e:	2304      	movs	r3, #4
 8001510:	80fb      	strh	r3, [r7, #6]

	// Now save virtual registers
	if (!io_virtual_factory_reset(baseAddress)) return false;
 8001512:	88fb      	ldrh	r3, [r7, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f002 f9c1 	bl	800389c <io_virtual_factory_reset>
 800151a:	4603      	mov	r3, r0
 800151c:	f083 0301 	eor.w	r3, r3, #1
 8001520:	b2db      	uxtb	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <automation_factory_reset+0x4e>
 8001526:	2300      	movs	r3, #0
 8001528:	e000      	b.n	800152c <automation_factory_reset+0x50>

	return true;
 800152a:	2301      	movs	r3, #1
}
 800152c:	4618      	mov	r0, r3
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000384 	.word	0x20000384
 8001538:	20000644 	.word	0x20000644

0800153c <automation_load_rules>:

bool automation_load_rules(void) {
 800153c:	b580      	push	{r7, lr}
 800153e:	f5ad 6db2 	sub.w	sp, sp, #1424	@ 0x590
 8001542:	af00      	add	r7, sp, #0
	uint16_t addr = 0x0000;
 8001544:	2300      	movs	r3, #0
 8001546:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
	uint16_t saved_count = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	f8a7 3588 	strh.w	r3, [r7, #1416]	@ 0x588

	if (!EEPROM_LoadBlock(addr, &saved_count, sizeof(saved_count))) {
 8001550:	f507 61b1 	add.w	r1, r7, #1416	@ 0x588
 8001554:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001558:	2202      	movs	r2, #2
 800155a:	4618      	mov	r0, r3
 800155c:	f000 fd9f 	bl	800209e <EEPROM_LoadBlock>
 8001560:	4603      	mov	r3, r0
 8001562:	f083 0301 	eor.w	r3, r3, #1
 8001566:	b2db      	uxtb	r3, r3
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <automation_load_rules+0x34>
		return false;
 800156c:	2300      	movs	r3, #0
 800156e:	e0c5      	b.n	80016fc <automation_load_rules+0x1c0>
	}
	if (saved_count > MAX_RULES) {
 8001570:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001574:	2b20      	cmp	r3, #32
 8001576:	d901      	bls.n	800157c <automation_load_rules+0x40>
		return false;
 8001578:	2300      	movs	r3, #0
 800157a:	e0bf      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	addr += sizeof(saved_count);
 800157c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001580:	3302      	adds	r3, #2
 8001582:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

	if (saved_count == 0) {
 8001586:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800158a:	2b00      	cmp	r3, #0
 800158c:	d12c      	bne.n	80015e8 <automation_load_rules+0xac>
		// Still need to validate CRC16 of just the rule count (2 bytes)
		uint16_t stored_crc = 0;
 800158e:	2300      	movs	r3, #0
 8001590:	f8a7 3586 	strh.w	r3, [r7, #1414]	@ 0x586
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001594:	f207 5186 	addw	r1, r7, #1414	@ 0x586
 8001598:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800159c:	2202      	movs	r2, #2
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fd7d 	bl	800209e <EEPROM_LoadBlock>
 80015a4:	4603      	mov	r3, r0
 80015a6:	f083 0301 	eor.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <automation_load_rules+0x78>
			return false;
 80015b0:	2300      	movs	r3, #0
 80015b2:	e0a3      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		uint16_t computed_crc = modbus_crc16((uint8_t*)&saved_count, sizeof(saved_count));
 80015b4:	f507 63b1 	add.w	r3, r7, #1416	@ 0x588
 80015b8:	2102      	movs	r1, #2
 80015ba:	4618      	mov	r0, r3
 80015bc:	f004 f8ec 	bl	8005798 <modbus_crc16>
 80015c0:	4603      	mov	r3, r0
 80015c2:	f8a7 358a 	strh.w	r3, [r7, #1418]	@ 0x58a
		if (computed_crc != stored_crc) {
 80015c6:	f8b7 3586 	ldrh.w	r3, [r7, #1414]	@ 0x586
 80015ca:	f8b7 258a 	ldrh.w	r2, [r7, #1418]	@ 0x58a
 80015ce:	429a      	cmp	r2, r3
 80015d0:	d001      	beq.n	80015d6 <automation_load_rules+0x9a>
			return false;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e092      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		rule_count = 0;
 80015d6:	4b4c      	ldr	r3, [pc, #304]	@ (8001708 <automation_load_rules+0x1cc>)
 80015d8:	2200      	movs	r2, #0
 80015da:	801a      	strh	r2, [r3, #0]

		addr += sizeof(stored_crc);
 80015dc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80015e0:	3302      	adds	r3, #2
 80015e2:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e
 80015e6:	e07b      	b.n	80016e0 <automation_load_rules+0x1a4>
	} else {
		// Otherwise load as usual:

		// Temporarily load the data into a buffer
		LogicRule temp_rules[MAX_RULES];
		if (!EEPROM_LoadBlock(addr, temp_rules, saved_count * sizeof(LogicRule))) {
 80015e8:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80015ec:	461a      	mov	r2, r3
 80015ee:	0092      	lsls	r2, r2, #2
 80015f0:	441a      	add	r2, r3
 80015f2:	0052      	lsls	r2, r2, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	b29a      	uxth	r2, r3
 80015fa:	4639      	mov	r1, r7
 80015fc:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001600:	4618      	mov	r0, r3
 8001602:	f000 fd4c 	bl	800209e <EEPROM_LoadBlock>
 8001606:	4603      	mov	r3, r0
 8001608:	f083 0301 	eor.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <automation_load_rules+0xda>
			return false;
 8001612:	2300      	movs	r3, #0
 8001614:	e072      	b.n	80016fc <automation_load_rules+0x1c0>
		}
		addr += saved_count * sizeof(LogicRule);
 8001616:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 800161a:	461a      	mov	r2, r3
 800161c:	0092      	lsls	r2, r2, #2
 800161e:	441a      	add	r2, r3
 8001620:	0052      	lsls	r2, r2, #1
 8001622:	4413      	add	r3, r2
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 800162c:	4413      	add	r3, r2
 800162e:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e

		// Read stored CRC16
		uint16_t stored_crc = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 3584 	strh.w	r3, [r7, #1412]	@ 0x584
		if (!EEPROM_LoadBlock(addr, &stored_crc, sizeof(stored_crc))) {
 8001638:	f207 5184 	addw	r1, r7, #1412	@ 0x584
 800163c:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 8001640:	2202      	movs	r2, #2
 8001642:	4618      	mov	r0, r3
 8001644:	f000 fd2b 	bl	800209e <EEPROM_LoadBlock>
 8001648:	4603      	mov	r3, r0
 800164a:	f083 0301 	eor.w	r3, r3, #1
 800164e:	b2db      	uxtb	r3, r3
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <automation_load_rules+0x11c>
			return false;
 8001654:	2300      	movs	r3, #0
 8001656:	e051      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		// Compute CRC16
		uint8_t crc_buffer[sizeof(saved_count) + MAX_RULES * sizeof(LogicRule)];
		memcpy(crc_buffer, &saved_count, sizeof(saved_count));
 8001658:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 800165c:	f507 63b2 	add.w	r3, r7, #1424	@ 0x590
 8001660:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8001664:	801a      	strh	r2, [r3, #0]
		memcpy(crc_buffer + sizeof(saved_count), temp_rules, saved_count * sizeof(LogicRule));
 8001666:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800166a:	3302      	adds	r3, #2
 800166c:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 8001670:	4611      	mov	r1, r2
 8001672:	2216      	movs	r2, #22
 8001674:	fb01 f202 	mul.w	r2, r1, r2
 8001678:	4639      	mov	r1, r7
 800167a:	4618      	mov	r0, r3
 800167c:	f016 fd23 	bl	80180c6 <memcpy>

		uint16_t computed_crc = modbus_crc16(crc_buffer, sizeof(saved_count) + saved_count * sizeof(LogicRule));
 8001680:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 8001684:	461a      	mov	r2, r3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	441a      	add	r2, r3
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	4413      	add	r3, r2
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	3302      	adds	r3, #2
 8001694:	b29a      	uxth	r2, r3
 8001696:	f507 7330 	add.w	r3, r7, #704	@ 0x2c0
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f004 f87b 	bl	8005798 <modbus_crc16>
 80016a2:	4603      	mov	r3, r0
 80016a4:	f8a7 358c 	strh.w	r3, [r7, #1420]	@ 0x58c

		if (computed_crc != stored_crc) {
 80016a8:	f8b7 3584 	ldrh.w	r3, [r7, #1412]	@ 0x584
 80016ac:	f8b7 258c 	ldrh.w	r2, [r7, #1420]	@ 0x58c
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <automation_load_rules+0x17c>
			return false;
 80016b4:	2300      	movs	r3, #0
 80016b6:	e021      	b.n	80016fc <automation_load_rules+0x1c0>
		}

		addr += sizeof(stored_crc);
 80016b8:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016bc:	3302      	adds	r3, #2
 80016be:	f8a7 358e 	strh.w	r3, [r7, #1422]	@ 0x58e


		// All valid, so use these rules
		memcpy(rules, temp_rules, saved_count * sizeof(LogicRule));
 80016c2:	f8b7 3588 	ldrh.w	r3, [r7, #1416]	@ 0x588
 80016c6:	461a      	mov	r2, r3
 80016c8:	2316      	movs	r3, #22
 80016ca:	fb03 f202 	mul.w	r2, r3, r2
 80016ce:	463b      	mov	r3, r7
 80016d0:	4619      	mov	r1, r3
 80016d2:	480e      	ldr	r0, [pc, #56]	@ (800170c <automation_load_rules+0x1d0>)
 80016d4:	f016 fcf7 	bl	80180c6 <memcpy>
		rule_count = saved_count;
 80016d8:	f8b7 2588 	ldrh.w	r2, [r7, #1416]	@ 0x588
 80016dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001708 <automation_load_rules+0x1cc>)
 80016de:	801a      	strh	r2, [r3, #0]
	}


	// Now load virtual registers
	if (!io_virtual_load(addr)) {
 80016e0:	f8b7 358e 	ldrh.w	r3, [r7, #1422]	@ 0x58e
 80016e4:	4618      	mov	r0, r3
 80016e6:	f001 ffa9 	bl	800363c <io_virtual_load>
 80016ea:	4603      	mov	r3, r0
 80016ec:	f083 0301 	eor.w	r3, r3, #1
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d001      	beq.n	80016fa <automation_load_rules+0x1be>
		return false;
 80016f6:	2300      	movs	r3, #0
 80016f8:	e000      	b.n	80016fc <automation_load_rules+0x1c0>
	}

	return true;
 80016fa:	2301      	movs	r3, #1
}
 80016fc:	4618      	mov	r0, r3
 80016fe:	f507 67b2 	add.w	r7, r7, #1424	@ 0x590
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000644 	.word	0x20000644
 800170c:	20000384 	.word	0x20000384

08001710 <display_Setup>:

// Variables
uint16_t currentPage = 0;
uint16_t endPage = 6;

void display_Setup() {
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
	// Initialise SSD1306
	ssd1306_Init();
 8001714:	f000 fe3a 	bl	800238c <ssd1306_Init>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}

0800171c <display_Boot>:

void display_Boot(void) {
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 8001722:	2000      	movs	r0, #0
 8001724:	f000 fe9c 	bl	8002460 <ssd1306_Fill>
	ssd1306_SetCursor(10, 20);
 8001728:	2114      	movs	r1, #20
 800172a:	200a      	movs	r0, #10
 800172c:	f000 ffe4 	bl	80026f8 <ssd1306_SetCursor>
	ssd1306_WriteString("PLC by DJ", Font_11x18, White);
 8001730:	4b0b      	ldr	r3, [pc, #44]	@ (8001760 <display_Boot+0x44>)
 8001732:	2201      	movs	r2, #1
 8001734:	9200      	str	r2, [sp, #0]
 8001736:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001738:	480a      	ldr	r0, [pc, #40]	@ (8001764 <display_Boot+0x48>)
 800173a:	f000 ffb7 	bl	80026ac <ssd1306_WriteString>
	ssd1306_SetCursor(25, 45);
 800173e:	212d      	movs	r1, #45	@ 0x2d
 8001740:	2019      	movs	r0, #25
 8001742:	f000 ffd9 	bl	80026f8 <ssd1306_SetCursor>
	ssd1306_WriteString("Booting...", Font_7x10, White);
 8001746:	4b08      	ldr	r3, [pc, #32]	@ (8001768 <display_Boot+0x4c>)
 8001748:	2201      	movs	r2, #1
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800174e:	4807      	ldr	r0, [pc, #28]	@ (800176c <display_Boot+0x50>)
 8001750:	f000 ffac 	bl	80026ac <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001754:	f000 fe9c 	bl	8002490 <ssd1306_UpdateScreen>
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	0801c0bc 	.word	0x0801c0bc
 8001764:	0801a148 	.word	0x0801a148
 8001768:	0801c0b0 	.word	0x0801c0b0
 800176c:	0801a154 	.word	0x0801a154

08001770 <display_StatusPage>:

void display_StatusPage(void) {
 8001770:	b580      	push	{r7, lr}
 8001772:	b08e      	sub	sp, #56	@ 0x38
 8001774:	af02      	add	r7, sp, #8
	char buf[32]; // buffer for formatted strings
	switch(currentPage) {
 8001776:	4bbf      	ldr	r3, [pc, #764]	@ (8001a74 <display_StatusPage+0x304>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	2b06      	cmp	r3, #6
 800177c:	f200 82e4 	bhi.w	8001d48 <display_StatusPage+0x5d8>
 8001780:	a201      	add	r2, pc, #4	@ (adr r2, 8001788 <display_StatusPage+0x18>)
 8001782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001786:	bf00      	nop
 8001788:	080017a5 	.word	0x080017a5
 800178c:	08001889 	.word	0x08001889
 8001790:	0800197f 	.word	0x0800197f
 8001794:	08001ab9 	.word	0x08001ab9
 8001798:	08001b33 	.word	0x08001b33
 800179c:	08001c09 	.word	0x08001c09
 80017a0:	08001cc3 	.word	0x08001cc3
		case 0:
			ssd1306_Fill(Black);
 80017a4:	2000      	movs	r0, #0
 80017a6:	f000 fe5b 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(25, 0);
 80017aa:	2100      	movs	r1, #0
 80017ac:	2019      	movs	r0, #25
 80017ae:	f000 ffa3 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Status", Font_11x18, White);
 80017b2:	4bb1      	ldr	r3, [pc, #708]	@ (8001a78 <display_StatusPage+0x308>)
 80017b4:	2201      	movs	r2, #1
 80017b6:	9200      	str	r2, [sp, #0]
 80017b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017ba:	48b0      	ldr	r0, [pc, #704]	@ (8001a7c <display_StatusPage+0x30c>)
 80017bc:	f000 ff76 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80017c0:	2119      	movs	r1, #25
 80017c2:	2002      	movs	r0, #2
 80017c4:	f000 ff98 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "Slave Addr: 0x%02X", modbusGetSlaveAddress());
 80017c8:	f003 ffda 	bl	8005780 <modbusGetSlaveAddress>
 80017cc:	4603      	mov	r3, r0
 80017ce:	461a      	mov	r2, r3
 80017d0:	f107 030c 	add.w	r3, r7, #12
 80017d4:	49aa      	ldr	r1, [pc, #680]	@ (8001a80 <display_StatusPage+0x310>)
 80017d6:	4618      	mov	r0, r3
 80017d8:	f016 fb76 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80017dc:	4ba9      	ldr	r3, [pc, #676]	@ (8001a84 <display_StatusPage+0x314>)
 80017de:	f107 000c 	add.w	r0, r7, #12
 80017e2:	2201      	movs	r2, #1
 80017e4:	9200      	str	r2, [sp, #0]
 80017e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017e8:	f000 ff60 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80017ec:	2128      	movs	r1, #40	@ 0x28
 80017ee:	2002      	movs	r0, #2
 80017f0:	f000 ff82 	bl	80026f8 <ssd1306_SetCursor>
			float voltage = INA226_ReadBusVoltage();
 80017f4:	f000 fd5c 	bl	80022b0 <INA226_ReadBusVoltage>
 80017f8:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
			if (voltage > 10) sprintf(buf, "Supply: %.1fV", voltage); // only 1dp will fit
 80017fc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001800:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001804:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800180c:	dd0a      	ble.n	8001824 <display_StatusPage+0xb4>
 800180e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001810:	f7fe fec2 	bl	8000598 <__aeabi_f2d>
 8001814:	4602      	mov	r2, r0
 8001816:	460b      	mov	r3, r1
 8001818:	f107 000c 	add.w	r0, r7, #12
 800181c:	499a      	ldr	r1, [pc, #616]	@ (8001a88 <display_StatusPage+0x318>)
 800181e:	f016 fb53 	bl	8017ec8 <siprintf>
 8001822:	e009      	b.n	8001838 <display_StatusPage+0xc8>
			else sprintf(buf, "Supply: %.2fV", voltage); // 2dp will fit
 8001824:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001826:	f7fe feb7 	bl	8000598 <__aeabi_f2d>
 800182a:	4602      	mov	r2, r0
 800182c:	460b      	mov	r3, r1
 800182e:	f107 000c 	add.w	r0, r7, #12
 8001832:	4996      	ldr	r1, [pc, #600]	@ (8001a8c <display_StatusPage+0x31c>)
 8001834:	f016 fb48 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001838:	4b92      	ldr	r3, [pc, #584]	@ (8001a84 <display_StatusPage+0x314>)
 800183a:	f107 000c 	add.w	r0, r7, #12
 800183e:	2201      	movs	r2, #1
 8001840:	9200      	str	r2, [sp, #0]
 8001842:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001844:	f000 ff32 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001848:	2137      	movs	r1, #55	@ 0x37
 800184a:	2002      	movs	r0, #2
 800184c:	f000 ff54 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "Current: %.0fmA", INA226_ReadCurrent() * 1000);
 8001850:	f000 fd4e 	bl	80022f0 <INA226_ReadCurrent>
 8001854:	eef0 7a40 	vmov.f32	s15, s0
 8001858:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8001a90 <display_StatusPage+0x320>
 800185c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001860:	ee17 0a90 	vmov	r0, s15
 8001864:	f7fe fe98 	bl	8000598 <__aeabi_f2d>
 8001868:	4602      	mov	r2, r0
 800186a:	460b      	mov	r3, r1
 800186c:	f107 000c 	add.w	r0, r7, #12
 8001870:	4988      	ldr	r1, [pc, #544]	@ (8001a94 <display_StatusPage+0x324>)
 8001872:	f016 fb29 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001876:	4b83      	ldr	r3, [pc, #524]	@ (8001a84 <display_StatusPage+0x314>)
 8001878:	f107 000c 	add.w	r0, r7, #12
 800187c:	2201      	movs	r2, #1
 800187e:	9200      	str	r2, [sp, #0]
 8001880:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001882:	f000 ff13 	bl	80026ac <ssd1306_WriteString>
			break;
 8001886:	e25f      	b.n	8001d48 <display_StatusPage+0x5d8>
		case 1:
			ssd1306_Fill(Black);
 8001888:	2000      	movs	r0, #0
 800188a:	f000 fde9 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(30, 0);
 800188e:	2100      	movs	r1, #0
 8001890:	201e      	movs	r0, #30
 8001892:	f000 ff31 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Coils", Font_11x18, White);
 8001896:	4b78      	ldr	r3, [pc, #480]	@ (8001a78 <display_StatusPage+0x308>)
 8001898:	2201      	movs	r2, #1
 800189a:	9200      	str	r2, [sp, #0]
 800189c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800189e:	487e      	ldr	r0, [pc, #504]	@ (8001a98 <display_StatusPage+0x328>)
 80018a0:	f000 ff04 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 80018a4:	2119      	movs	r1, #25
 80018a6:	2002      	movs	r0, #2
 80018a8:	f000 ff26 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_coil_read(0) ? "ON" : "OFF");
 80018ac:	2000      	movs	r0, #0
 80018ae:	f000 ffc1 	bl	8002834 <io_coil_read>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <display_StatusPage+0x14c>
 80018b8:	4a78      	ldr	r2, [pc, #480]	@ (8001a9c <display_StatusPage+0x32c>)
 80018ba:	e000      	b.n	80018be <display_StatusPage+0x14e>
 80018bc:	4a78      	ldr	r2, [pc, #480]	@ (8001aa0 <display_StatusPage+0x330>)
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	4978      	ldr	r1, [pc, #480]	@ (8001aa4 <display_StatusPage+0x334>)
 80018c4:	4618      	mov	r0, r3
 80018c6:	f016 faff 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80018ca:	4b6e      	ldr	r3, [pc, #440]	@ (8001a84 <display_StatusPage+0x314>)
 80018cc:	f107 000c 	add.w	r0, r7, #12
 80018d0:	2201      	movs	r2, #1
 80018d2:	9200      	str	r2, [sp, #0]
 80018d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80018d6:	f000 fee9 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80018da:	2128      	movs	r1, #40	@ 0x28
 80018dc:	2002      	movs	r0, #2
 80018de:	f000 ff0b 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_coil_read(1) ? "ON" : "OFF");
 80018e2:	2001      	movs	r0, #1
 80018e4:	f000 ffa6 	bl	8002834 <io_coil_read>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <display_StatusPage+0x182>
 80018ee:	4a6b      	ldr	r2, [pc, #428]	@ (8001a9c <display_StatusPage+0x32c>)
 80018f0:	e000      	b.n	80018f4 <display_StatusPage+0x184>
 80018f2:	4a6b      	ldr	r2, [pc, #428]	@ (8001aa0 <display_StatusPage+0x330>)
 80018f4:	f107 030c 	add.w	r3, r7, #12
 80018f8:	496b      	ldr	r1, [pc, #428]	@ (8001aa8 <display_StatusPage+0x338>)
 80018fa:	4618      	mov	r0, r3
 80018fc:	f016 fae4 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001900:	4b60      	ldr	r3, [pc, #384]	@ (8001a84 <display_StatusPage+0x314>)
 8001902:	f107 000c 	add.w	r0, r7, #12
 8001906:	2201      	movs	r2, #1
 8001908:	9200      	str	r2, [sp, #0]
 800190a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800190c:	f000 fece 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001910:	2119      	movs	r1, #25
 8001912:	203c      	movs	r0, #60	@ 0x3c
 8001914:	f000 fef0 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_coil_read(2) ? "ON" : "OFF");
 8001918:	2002      	movs	r0, #2
 800191a:	f000 ff8b 	bl	8002834 <io_coil_read>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <display_StatusPage+0x1b8>
 8001924:	4a5d      	ldr	r2, [pc, #372]	@ (8001a9c <display_StatusPage+0x32c>)
 8001926:	e000      	b.n	800192a <display_StatusPage+0x1ba>
 8001928:	4a5d      	ldr	r2, [pc, #372]	@ (8001aa0 <display_StatusPage+0x330>)
 800192a:	f107 030c 	add.w	r3, r7, #12
 800192e:	495f      	ldr	r1, [pc, #380]	@ (8001aac <display_StatusPage+0x33c>)
 8001930:	4618      	mov	r0, r3
 8001932:	f016 fac9 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001936:	4b53      	ldr	r3, [pc, #332]	@ (8001a84 <display_StatusPage+0x314>)
 8001938:	f107 000c 	add.w	r0, r7, #12
 800193c:	2201      	movs	r2, #1
 800193e:	9200      	str	r2, [sp, #0]
 8001940:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001942:	f000 feb3 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001946:	2128      	movs	r1, #40	@ 0x28
 8001948:	203c      	movs	r0, #60	@ 0x3c
 800194a:	f000 fed5 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_coil_read(3) ? "ON" : "OFF");
 800194e:	2003      	movs	r0, #3
 8001950:	f000 ff70 	bl	8002834 <io_coil_read>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <display_StatusPage+0x1ee>
 800195a:	4a50      	ldr	r2, [pc, #320]	@ (8001a9c <display_StatusPage+0x32c>)
 800195c:	e000      	b.n	8001960 <display_StatusPage+0x1f0>
 800195e:	4a50      	ldr	r2, [pc, #320]	@ (8001aa0 <display_StatusPage+0x330>)
 8001960:	f107 030c 	add.w	r3, r7, #12
 8001964:	4952      	ldr	r1, [pc, #328]	@ (8001ab0 <display_StatusPage+0x340>)
 8001966:	4618      	mov	r0, r3
 8001968:	f016 faae 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 800196c:	4b45      	ldr	r3, [pc, #276]	@ (8001a84 <display_StatusPage+0x314>)
 800196e:	f107 000c 	add.w	r0, r7, #12
 8001972:	2201      	movs	r2, #1
 8001974:	9200      	str	r2, [sp, #0]
 8001976:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001978:	f000 fe98 	bl	80026ac <ssd1306_WriteString>
			break;
 800197c:	e1e4      	b.n	8001d48 <display_StatusPage+0x5d8>
		case 2:
			ssd1306_Fill(Black);
 800197e:	2000      	movs	r0, #0
 8001980:	f000 fd6e 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(4, 0);
 8001984:	2100      	movs	r1, #0
 8001986:	2004      	movs	r0, #4
 8001988:	f000 feb6 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Discrete In", Font_11x18, White);
 800198c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a78 <display_StatusPage+0x308>)
 800198e:	2201      	movs	r2, #1
 8001990:	9200      	str	r2, [sp, #0]
 8001992:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001994:	4847      	ldr	r0, [pc, #284]	@ (8001ab4 <display_StatusPage+0x344>)
 8001996:	f000 fe89 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 800199a:	2119      	movs	r1, #25
 800199c:	2002      	movs	r0, #2
 800199e:	f000 feab 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "0: %s", io_discrete_in_read(0) ? "ON" : "OFF");
 80019a2:	2000      	movs	r0, #0
 80019a4:	f000 fff0 	bl	8002988 <io_discrete_in_read>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <display_StatusPage+0x242>
 80019ae:	4a3b      	ldr	r2, [pc, #236]	@ (8001a9c <display_StatusPage+0x32c>)
 80019b0:	e000      	b.n	80019b4 <display_StatusPage+0x244>
 80019b2:	4a3b      	ldr	r2, [pc, #236]	@ (8001aa0 <display_StatusPage+0x330>)
 80019b4:	f107 030c 	add.w	r3, r7, #12
 80019b8:	493a      	ldr	r1, [pc, #232]	@ (8001aa4 <display_StatusPage+0x334>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f016 fa84 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019c0:	4b30      	ldr	r3, [pc, #192]	@ (8001a84 <display_StatusPage+0x314>)
 80019c2:	f107 000c 	add.w	r0, r7, #12
 80019c6:	2201      	movs	r2, #1
 80019c8:	9200      	str	r2, [sp, #0]
 80019ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019cc:	f000 fe6e 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 80019d0:	2128      	movs	r1, #40	@ 0x28
 80019d2:	2002      	movs	r0, #2
 80019d4:	f000 fe90 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "1: %s", io_discrete_in_read(1) ? "ON" : "OFF");
 80019d8:	2001      	movs	r0, #1
 80019da:	f000 ffd5 	bl	8002988 <io_discrete_in_read>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <display_StatusPage+0x278>
 80019e4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a9c <display_StatusPage+0x32c>)
 80019e6:	e000      	b.n	80019ea <display_StatusPage+0x27a>
 80019e8:	4a2d      	ldr	r2, [pc, #180]	@ (8001aa0 <display_StatusPage+0x330>)
 80019ea:	f107 030c 	add.w	r3, r7, #12
 80019ee:	492e      	ldr	r1, [pc, #184]	@ (8001aa8 <display_StatusPage+0x338>)
 80019f0:	4618      	mov	r0, r3
 80019f2:	f016 fa69 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 80019f6:	4b23      	ldr	r3, [pc, #140]	@ (8001a84 <display_StatusPage+0x314>)
 80019f8:	f107 000c 	add.w	r0, r7, #12
 80019fc:	2201      	movs	r2, #1
 80019fe:	9200      	str	r2, [sp, #0]
 8001a00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a02:	f000 fe53 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001a06:	2119      	movs	r1, #25
 8001a08:	203c      	movs	r0, #60	@ 0x3c
 8001a0a:	f000 fe75 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "2: %s", io_discrete_in_read(2) ? "ON" : "OFF");
 8001a0e:	2002      	movs	r0, #2
 8001a10:	f000 ffba 	bl	8002988 <io_discrete_in_read>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <display_StatusPage+0x2ae>
 8001a1a:	4a20      	ldr	r2, [pc, #128]	@ (8001a9c <display_StatusPage+0x32c>)
 8001a1c:	e000      	b.n	8001a20 <display_StatusPage+0x2b0>
 8001a1e:	4a20      	ldr	r2, [pc, #128]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a20:	f107 030c 	add.w	r3, r7, #12
 8001a24:	4921      	ldr	r1, [pc, #132]	@ (8001aac <display_StatusPage+0x33c>)
 8001a26:	4618      	mov	r0, r3
 8001a28:	f016 fa4e 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a2c:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <display_StatusPage+0x314>)
 8001a2e:	f107 000c 	add.w	r0, r7, #12
 8001a32:	2201      	movs	r2, #1
 8001a34:	9200      	str	r2, [sp, #0]
 8001a36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a38:	f000 fe38 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001a3c:	2128      	movs	r1, #40	@ 0x28
 8001a3e:	203c      	movs	r0, #60	@ 0x3c
 8001a40:	f000 fe5a 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "3: %s", io_discrete_in_read(3) ? "ON" : "OFF");
 8001a44:	2003      	movs	r0, #3
 8001a46:	f000 ff9f 	bl	8002988 <io_discrete_in_read>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <display_StatusPage+0x2e4>
 8001a50:	4a12      	ldr	r2, [pc, #72]	@ (8001a9c <display_StatusPage+0x32c>)
 8001a52:	e000      	b.n	8001a56 <display_StatusPage+0x2e6>
 8001a54:	4a12      	ldr	r2, [pc, #72]	@ (8001aa0 <display_StatusPage+0x330>)
 8001a56:	f107 030c 	add.w	r3, r7, #12
 8001a5a:	4915      	ldr	r1, [pc, #84]	@ (8001ab0 <display_StatusPage+0x340>)
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f016 fa33 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001a62:	4b08      	ldr	r3, [pc, #32]	@ (8001a84 <display_StatusPage+0x314>)
 8001a64:	f107 000c 	add.w	r0, r7, #12
 8001a68:	2201      	movs	r2, #1
 8001a6a:	9200      	str	r2, [sp, #0]
 8001a6c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a6e:	f000 fe1d 	bl	80026ac <ssd1306_WriteString>
			break;
 8001a72:	e169      	b.n	8001d48 <display_StatusPage+0x5d8>
 8001a74:	20000646 	.word	0x20000646
 8001a78:	0801c0bc 	.word	0x0801c0bc
 8001a7c:	0801a160 	.word	0x0801a160
 8001a80:	0801a168 	.word	0x0801a168
 8001a84:	0801c0a4 	.word	0x0801c0a4
 8001a88:	0801a17c 	.word	0x0801a17c
 8001a8c:	0801a18c 	.word	0x0801a18c
 8001a90:	447a0000 	.word	0x447a0000
 8001a94:	0801a19c 	.word	0x0801a19c
 8001a98:	0801a1ac 	.word	0x0801a1ac
 8001a9c:	0801a1b4 	.word	0x0801a1b4
 8001aa0:	0801a1b8 	.word	0x0801a1b8
 8001aa4:	0801a1bc 	.word	0x0801a1bc
 8001aa8:	0801a1c4 	.word	0x0801a1c4
 8001aac:	0801a1cc 	.word	0x0801a1cc
 8001ab0:	0801a1d4 	.word	0x0801a1d4
 8001ab4:	0801a1dc 	.word	0x0801a1dc
		case 3:
			ssd1306_Fill(Black);
 8001ab8:	2000      	movs	r0, #0
 8001aba:	f000 fcd1 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(2, 0);
 8001abe:	2100      	movs	r1, #0
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f000 fe19 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Holding Reg", Font_11x18, White);
 8001ac6:	4bae      	ldr	r3, [pc, #696]	@ (8001d80 <display_StatusPage+0x610>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	9200      	str	r2, [sp, #0]
 8001acc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ace:	48ad      	ldr	r0, [pc, #692]	@ (8001d84 <display_StatusPage+0x614>)
 8001ad0:	f000 fdec 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001ad4:	2119      	movs	r1, #25
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	f000 fe0e 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_holding_reg_read(0));
 8001adc:	2000      	movs	r0, #0
 8001ade:	f000 ffe9 	bl	8002ab4 <io_holding_reg_read>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	461a      	mov	r2, r3
 8001ae6:	f107 030c 	add.w	r3, r7, #12
 8001aea:	49a7      	ldr	r1, [pc, #668]	@ (8001d88 <display_StatusPage+0x618>)
 8001aec:	4618      	mov	r0, r3
 8001aee:	f016 f9eb 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001af2:	4ba6      	ldr	r3, [pc, #664]	@ (8001d8c <display_StatusPage+0x61c>)
 8001af4:	f107 000c 	add.w	r0, r7, #12
 8001af8:	2201      	movs	r2, #1
 8001afa:	9200      	str	r2, [sp, #0]
 8001afc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001afe:	f000 fdd5 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b02:	2128      	movs	r1, #40	@ 0x28
 8001b04:	2002      	movs	r0, #2
 8001b06:	f000 fdf7 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_holding_reg_read(1));
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 ffd2 	bl	8002ab4 <io_holding_reg_read>
 8001b10:	4603      	mov	r3, r0
 8001b12:	461a      	mov	r2, r3
 8001b14:	f107 030c 	add.w	r3, r7, #12
 8001b18:	499d      	ldr	r1, [pc, #628]	@ (8001d90 <display_StatusPage+0x620>)
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f016 f9d4 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b20:	4b9a      	ldr	r3, [pc, #616]	@ (8001d8c <display_StatusPage+0x61c>)
 8001b22:	f107 000c 	add.w	r0, r7, #12
 8001b26:	2201      	movs	r2, #1
 8001b28:	9200      	str	r2, [sp, #0]
 8001b2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b2c:	f000 fdbe 	bl	80026ac <ssd1306_WriteString>
			ssd1306_WriteString(buf, Font_6x8, White);

			ssd1306_SetCursor(60, 40);
			sprintf(buf, "3: %d", io_holding_reg_read(3));
			ssd1306_WriteString(buf, Font_6x8, White);*/
			break;
 8001b30:	e10a      	b.n	8001d48 <display_StatusPage+0x5d8>
		case 4:
			ssd1306_Fill(Black);
 8001b32:	2000      	movs	r0, #0
 8001b34:	f000 fc94 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(12, 0);
 8001b38:	2100      	movs	r1, #0
 8001b3a:	200c      	movs	r0, #12
 8001b3c:	f000 fddc 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Input Reg", Font_11x18, White);
 8001b40:	4b8f      	ldr	r3, [pc, #572]	@ (8001d80 <display_StatusPage+0x610>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	9200      	str	r2, [sp, #0]
 8001b46:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b48:	4892      	ldr	r0, [pc, #584]	@ (8001d94 <display_StatusPage+0x624>)
 8001b4a:	f000 fdaf 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001b4e:	2119      	movs	r1, #25
 8001b50:	2002      	movs	r0, #2
 8001b52:	f000 fdd1 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "0: %d", io_input_reg_read(0));
 8001b56:	2000      	movs	r0, #0
 8001b58:	f001 faf2 	bl	8003140 <io_input_reg_read>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	461a      	mov	r2, r3
 8001b60:	f107 030c 	add.w	r3, r7, #12
 8001b64:	4988      	ldr	r1, [pc, #544]	@ (8001d88 <display_StatusPage+0x618>)
 8001b66:	4618      	mov	r0, r3
 8001b68:	f016 f9ae 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b6c:	4b87      	ldr	r3, [pc, #540]	@ (8001d8c <display_StatusPage+0x61c>)
 8001b6e:	f107 000c 	add.w	r0, r7, #12
 8001b72:	2201      	movs	r2, #1
 8001b74:	9200      	str	r2, [sp, #0]
 8001b76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b78:	f000 fd98 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001b7c:	2128      	movs	r1, #40	@ 0x28
 8001b7e:	2002      	movs	r0, #2
 8001b80:	f000 fdba 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "1: %d", io_input_reg_read(1));
 8001b84:	2001      	movs	r0, #1
 8001b86:	f001 fadb 	bl	8003140 <io_input_reg_read>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	f107 030c 	add.w	r3, r7, #12
 8001b92:	497f      	ldr	r1, [pc, #508]	@ (8001d90 <display_StatusPage+0x620>)
 8001b94:	4618      	mov	r0, r3
 8001b96:	f016 f997 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001b9a:	4b7c      	ldr	r3, [pc, #496]	@ (8001d8c <display_StatusPage+0x61c>)
 8001b9c:	f107 000c 	add.w	r0, r7, #12
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	9200      	str	r2, [sp, #0]
 8001ba4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ba6:	f000 fd81 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(60, 25);
 8001baa:	2119      	movs	r1, #25
 8001bac:	203c      	movs	r0, #60	@ 0x3c
 8001bae:	f000 fda3 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "2: %d", io_input_reg_read(2));
 8001bb2:	2002      	movs	r0, #2
 8001bb4:	f001 fac4 	bl	8003140 <io_input_reg_read>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	461a      	mov	r2, r3
 8001bbc:	f107 030c 	add.w	r3, r7, #12
 8001bc0:	4975      	ldr	r1, [pc, #468]	@ (8001d98 <display_StatusPage+0x628>)
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f016 f980 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bc8:	4b70      	ldr	r3, [pc, #448]	@ (8001d8c <display_StatusPage+0x61c>)
 8001bca:	f107 000c 	add.w	r0, r7, #12
 8001bce:	2201      	movs	r2, #1
 8001bd0:	9200      	str	r2, [sp, #0]
 8001bd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd4:	f000 fd6a 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(60, 40);
 8001bd8:	2128      	movs	r1, #40	@ 0x28
 8001bda:	203c      	movs	r0, #60	@ 0x3c
 8001bdc:	f000 fd8c 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "3: %d", io_input_reg_read(3));
 8001be0:	2003      	movs	r0, #3
 8001be2:	f001 faad 	bl	8003140 <io_input_reg_read>
 8001be6:	4603      	mov	r3, r0
 8001be8:	461a      	mov	r2, r3
 8001bea:	f107 030c 	add.w	r3, r7, #12
 8001bee:	496b      	ldr	r1, [pc, #428]	@ (8001d9c <display_StatusPage+0x62c>)
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f016 f969 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001bf6:	4b65      	ldr	r3, [pc, #404]	@ (8001d8c <display_StatusPage+0x61c>)
 8001bf8:	f107 000c 	add.w	r0, r7, #12
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	9200      	str	r2, [sp, #0]
 8001c00:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c02:	f000 fd53 	bl	80026ac <ssd1306_WriteString>
			break;
 8001c06:	e09f      	b.n	8001d48 <display_StatusPage+0x5d8>
		case 5:
			ssd1306_Fill(Black);
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f000 fc29 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(7, 0);
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2007      	movs	r0, #7
 8001c12:	f000 fd71 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Automation", Font_11x18, White);
 8001c16:	4b5a      	ldr	r3, [pc, #360]	@ (8001d80 <display_StatusPage+0x610>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	9200      	str	r2, [sp, #0]
 8001c1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c1e:	4860      	ldr	r0, [pc, #384]	@ (8001da0 <display_StatusPage+0x630>)
 8001c20:	f000 fd44 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 25);
 8001c24:	2119      	movs	r1, #25
 8001c26:	2002      	movs	r0, #2
 8001c28:	f000 fd66 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "%d rules", automation_get_rule_count());
 8001c2c:	f7ff fb2e 	bl	800128c <automation_get_rule_count>
 8001c30:	4603      	mov	r3, r0
 8001c32:	461a      	mov	r2, r3
 8001c34:	f107 030c 	add.w	r3, r7, #12
 8001c38:	495a      	ldr	r1, [pc, #360]	@ (8001da4 <display_StatusPage+0x634>)
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f016 f944 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c40:	4b52      	ldr	r3, [pc, #328]	@ (8001d8c <display_StatusPage+0x61c>)
 8001c42:	f107 000c 	add.w	r0, r7, #12
 8001c46:	2201      	movs	r2, #1
 8001c48:	9200      	str	r2, [sp, #0]
 8001c4a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c4c:	f000 fd2e 	bl	80026ac <ssd1306_WriteString>

			uint16_t virtCoils = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	817b      	strh	r3, [r7, #10]
			uint16_t virtHolding = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	813b      	strh	r3, [r7, #8]
			io_virtual_get_count(VIR_COIL, &virtCoils);
 8001c58:	f107 030a 	add.w	r3, r7, #10
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f001 fb92 	bl	8003388 <io_virtual_get_count>
			io_virtual_get_count(VIR_HOLDING, &virtHolding);
 8001c64:	f107 0308 	add.w	r3, r7, #8
 8001c68:	4619      	mov	r1, r3
 8001c6a:	2001      	movs	r0, #1
 8001c6c:	f001 fb8c 	bl	8003388 <io_virtual_get_count>

			ssd1306_SetCursor(2, 40);
 8001c70:	2128      	movs	r1, #40	@ 0x28
 8001c72:	2002      	movs	r0, #2
 8001c74:	f000 fd40 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. coils", virtCoils);
 8001c78:	897b      	ldrh	r3, [r7, #10]
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	f107 030c 	add.w	r3, r7, #12
 8001c80:	4949      	ldr	r1, [pc, #292]	@ (8001da8 <display_StatusPage+0x638>)
 8001c82:	4618      	mov	r0, r3
 8001c84:	f016 f920 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001c88:	4b40      	ldr	r3, [pc, #256]	@ (8001d8c <display_StatusPage+0x61c>)
 8001c8a:	f107 000c 	add.w	r0, r7, #12
 8001c8e:	2201      	movs	r2, #1
 8001c90:	9200      	str	r2, [sp, #0]
 8001c92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c94:	f000 fd0a 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 55);
 8001c98:	2137      	movs	r1, #55	@ 0x37
 8001c9a:	2002      	movs	r0, #2
 8001c9c:	f000 fd2c 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "%d virt. holding", virtHolding);
 8001ca0:	893b      	ldrh	r3, [r7, #8]
 8001ca2:	461a      	mov	r2, r3
 8001ca4:	f107 030c 	add.w	r3, r7, #12
 8001ca8:	4940      	ldr	r1, [pc, #256]	@ (8001dac <display_StatusPage+0x63c>)
 8001caa:	4618      	mov	r0, r3
 8001cac:	f016 f90c 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001cb0:	4b36      	ldr	r3, [pc, #216]	@ (8001d8c <display_StatusPage+0x61c>)
 8001cb2:	f107 000c 	add.w	r0, r7, #12
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	9200      	str	r2, [sp, #0]
 8001cba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cbc:	f000 fcf6 	bl	80026ac <ssd1306_WriteString>
			break;
 8001cc0:	e042      	b.n	8001d48 <display_StatusPage+0x5d8>
		case 6:
			ssd1306_Fill(Black);
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	f000 fbcc 	bl	8002460 <ssd1306_Fill>
			ssd1306_SetCursor(50, 0);
 8001cc8:	2100      	movs	r1, #0
 8001cca:	2032      	movs	r0, #50	@ 0x32
 8001ccc:	f000 fd14 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("RTC", Font_11x18, White);
 8001cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001d80 <display_StatusPage+0x610>)
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	9200      	str	r2, [sp, #0]
 8001cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cd8:	4835      	ldr	r0, [pc, #212]	@ (8001db0 <display_StatusPage+0x640>)
 8001cda:	f000 fce7 	bl	80026ac <ssd1306_WriteString>

			RTC_Time current;
			DS3231_ReadTime(&current);
 8001cde:	463b      	mov	r3, r7
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f005 f83d 	bl	8006d60 <DS3231_ReadTime>

			ssd1306_SetCursor(2, 25);
 8001ce6:	2119      	movs	r1, #25
 8001ce8:	2002      	movs	r0, #2
 8001cea:	f000 fd05 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "%02d:%02d:%02d", current.hours, current.minutes, current.seconds);
 8001cee:	78bb      	ldrb	r3, [r7, #2]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	787b      	ldrb	r3, [r7, #1]
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	783b      	ldrb	r3, [r7, #0]
 8001cf8:	f107 000c 	add.w	r0, r7, #12
 8001cfc:	9300      	str	r3, [sp, #0]
 8001cfe:	460b      	mov	r3, r1
 8001d00:	492c      	ldr	r1, [pc, #176]	@ (8001db4 <display_StatusPage+0x644>)
 8001d02:	f016 f8e1 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d06:	4b21      	ldr	r3, [pc, #132]	@ (8001d8c <display_StatusPage+0x61c>)
 8001d08:	f107 000c 	add.w	r0, r7, #12
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	9200      	str	r2, [sp, #0]
 8001d10:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d12:	f000 fccb 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001d16:	2128      	movs	r1, #40	@ 0x28
 8001d18:	2002      	movs	r0, #2
 8001d1a:	f000 fced 	bl	80026f8 <ssd1306_SetCursor>
			sprintf(buf, "%02d/%02d/20%02d", current.day, current.month, current.year);
 8001d1e:	793b      	ldrb	r3, [r7, #4]
 8001d20:	461a      	mov	r2, r3
 8001d22:	797b      	ldrb	r3, [r7, #5]
 8001d24:	4619      	mov	r1, r3
 8001d26:	79bb      	ldrb	r3, [r7, #6]
 8001d28:	f107 000c 	add.w	r0, r7, #12
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4921      	ldr	r1, [pc, #132]	@ (8001db8 <display_StatusPage+0x648>)
 8001d32:	f016 f8c9 	bl	8017ec8 <siprintf>
			ssd1306_WriteString(buf, Font_6x8, White);
 8001d36:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <display_StatusPage+0x61c>)
 8001d38:	f107 000c 	add.w	r0, r7, #12
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	9200      	str	r2, [sp, #0]
 8001d40:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d42:	f000 fcb3 	bl	80026ac <ssd1306_WriteString>
			break;
 8001d46:	bf00      	nop
	}

	ssd1306_SetCursor(110, 56);
 8001d48:	2138      	movs	r1, #56	@ 0x38
 8001d4a:	206e      	movs	r0, #110	@ 0x6e
 8001d4c:	f000 fcd4 	bl	80026f8 <ssd1306_SetCursor>
	sprintf(buf, "%d/%d", currentPage, endPage);
 8001d50:	4b1a      	ldr	r3, [pc, #104]	@ (8001dbc <display_StatusPage+0x64c>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	461a      	mov	r2, r3
 8001d56:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc0 <display_StatusPage+0x650>)
 8001d58:	881b      	ldrh	r3, [r3, #0]
 8001d5a:	f107 000c 	add.w	r0, r7, #12
 8001d5e:	4919      	ldr	r1, [pc, #100]	@ (8001dc4 <display_StatusPage+0x654>)
 8001d60:	f016 f8b2 	bl	8017ec8 <siprintf>
	ssd1306_WriteString(buf, Font_6x8, White);
 8001d64:	4b09      	ldr	r3, [pc, #36]	@ (8001d8c <display_StatusPage+0x61c>)
 8001d66:	f107 000c 	add.w	r0, r7, #12
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	9200      	str	r2, [sp, #0]
 8001d6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d70:	f000 fc9c 	bl	80026ac <ssd1306_WriteString>

	ssd1306_UpdateScreen();
 8001d74:	f000 fb8c 	bl	8002490 <ssd1306_UpdateScreen>
}
 8001d78:	bf00      	nop
 8001d7a:	3730      	adds	r7, #48	@ 0x30
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	0801c0bc 	.word	0x0801c0bc
 8001d84:	0801a1e8 	.word	0x0801a1e8
 8001d88:	0801a1f4 	.word	0x0801a1f4
 8001d8c:	0801c0a4 	.word	0x0801c0a4
 8001d90:	0801a1fc 	.word	0x0801a1fc
 8001d94:	0801a204 	.word	0x0801a204
 8001d98:	0801a210 	.word	0x0801a210
 8001d9c:	0801a218 	.word	0x0801a218
 8001da0:	0801a220 	.word	0x0801a220
 8001da4:	0801a22c 	.word	0x0801a22c
 8001da8:	0801a238 	.word	0x0801a238
 8001dac:	0801a248 	.word	0x0801a248
 8001db0:	0801a25c 	.word	0x0801a25c
 8001db4:	0801a260 	.word	0x0801a260
 8001db8:	0801a270 	.word	0x0801a270
 8001dbc:	20000646 	.word	0x20000646
 8001dc0:	20000000 	.word	0x20000000
 8001dc4:	0801a284 	.word	0x0801a284

08001dc8 <display_FactoryResetPage>:

void display_FactoryResetPage(uint8_t page) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af02      	add	r7, sp, #8
 8001dce:	4603      	mov	r3, r0
 8001dd0:	71fb      	strb	r3, [r7, #7]
	ssd1306_Fill(Black);
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	f000 fb44 	bl	8002460 <ssd1306_Fill>
	ssd1306_SetCursor(25, 0);
 8001dd8:	2100      	movs	r1, #0
 8001dda:	2019      	movs	r0, #25
 8001ddc:	f000 fc8c 	bl	80026f8 <ssd1306_SetCursor>
	ssd1306_WriteString("RESET", Font_11x18, White);
 8001de0:	4b3b      	ldr	r3, [pc, #236]	@ (8001ed0 <display_FactoryResetPage+0x108>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	9200      	str	r2, [sp, #0]
 8001de6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001de8:	483a      	ldr	r0, [pc, #232]	@ (8001ed4 <display_FactoryResetPage+0x10c>)
 8001dea:	f000 fc5f 	bl	80026ac <ssd1306_WriteString>

	switch (page) {
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b03      	cmp	r3, #3
 8001df2:	d867      	bhi.n	8001ec4 <display_FactoryResetPage+0xfc>
 8001df4:	a201      	add	r2, pc, #4	@ (adr r2, 8001dfc <display_FactoryResetPage+0x34>)
 8001df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dfa:	bf00      	nop
 8001dfc:	08001e0d 	.word	0x08001e0d
 8001e00:	08001e3b 	.word	0x08001e3b
 8001e04:	08001e69 	.word	0x08001e69
 8001e08:	08001e97 	.word	0x08001e97
		case 0:
			ssd1306_SetCursor(2, 25);
 8001e0c:	2119      	movs	r1, #25
 8001e0e:	2002      	movs	r0, #2
 8001e10:	f000 fc72 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Continue holding", Font_6x8, White);
 8001e14:	4b30      	ldr	r3, [pc, #192]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001e16:	2201      	movs	r2, #1
 8001e18:	9200      	str	r2, [sp, #0]
 8001e1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e1c:	482f      	ldr	r0, [pc, #188]	@ (8001edc <display_FactoryResetPage+0x114>)
 8001e1e:	f000 fc45 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e22:	2128      	movs	r1, #40	@ 0x28
 8001e24:	2002      	movs	r0, #2
 8001e26:	f000 fc67 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("for 5 seconds.", Font_6x8, White);
 8001e2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	9200      	str	r2, [sp, #0]
 8001e30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e32:	482b      	ldr	r0, [pc, #172]	@ (8001ee0 <display_FactoryResetPage+0x118>)
 8001e34:	f000 fc3a 	bl	80026ac <ssd1306_WriteString>
			break;
 8001e38:	e044      	b.n	8001ec4 <display_FactoryResetPage+0xfc>
		case 1:
			ssd1306_SetCursor(2, 25);
 8001e3a:	2119      	movs	r1, #25
 8001e3c:	2002      	movs	r0, #2
 8001e3e:	f000 fc5b 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset successful.", Font_6x8, White);
 8001e42:	4b25      	ldr	r3, [pc, #148]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	9200      	str	r2, [sp, #0]
 8001e48:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e4a:	4826      	ldr	r0, [pc, #152]	@ (8001ee4 <display_FactoryResetPage+0x11c>)
 8001e4c:	f000 fc2e 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e50:	2128      	movs	r1, #40	@ 0x28
 8001e52:	2002      	movs	r0, #2
 8001e54:	f000 fc50 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001e58:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	9200      	str	r2, [sp, #0]
 8001e5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e60:	4821      	ldr	r0, [pc, #132]	@ (8001ee8 <display_FactoryResetPage+0x120>)
 8001e62:	f000 fc23 	bl	80026ac <ssd1306_WriteString>
			break;
 8001e66:	e02d      	b.n	8001ec4 <display_FactoryResetPage+0xfc>
		case 2:
			ssd1306_SetCursor(2, 25);
 8001e68:	2119      	movs	r1, #25
 8001e6a:	2002      	movs	r0, #2
 8001e6c:	f000 fc44 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset unsuccessful!", Font_6x8, White);
 8001e70:	4b19      	ldr	r3, [pc, #100]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	9200      	str	r2, [sp, #0]
 8001e76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e78:	481c      	ldr	r0, [pc, #112]	@ (8001eec <display_FactoryResetPage+0x124>)
 8001e7a:	f000 fc17 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001e7e:	2128      	movs	r1, #40	@ 0x28
 8001e80:	2002      	movs	r0, #2
 8001e82:	f000 fc39 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001e86:	4b14      	ldr	r3, [pc, #80]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001e88:	2201      	movs	r2, #1
 8001e8a:	9200      	str	r2, [sp, #0]
 8001e8c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e8e:	4816      	ldr	r0, [pc, #88]	@ (8001ee8 <display_FactoryResetPage+0x120>)
 8001e90:	f000 fc0c 	bl	80026ac <ssd1306_WriteString>
			break;
 8001e94:	e016      	b.n	8001ec4 <display_FactoryResetPage+0xfc>
		case 3:
			ssd1306_SetCursor(2, 25);
 8001e96:	2119      	movs	r1, #25
 8001e98:	2002      	movs	r0, #2
 8001e9a:	f000 fc2d 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Reset cancelled.", Font_6x8, White);
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	9200      	str	r2, [sp, #0]
 8001ea4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea6:	4812      	ldr	r0, [pc, #72]	@ (8001ef0 <display_FactoryResetPage+0x128>)
 8001ea8:	f000 fc00 	bl	80026ac <ssd1306_WriteString>

			ssd1306_SetCursor(2, 40);
 8001eac:	2128      	movs	r1, #40	@ 0x28
 8001eae:	2002      	movs	r0, #2
 8001eb0:	f000 fc22 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString("Booting...", Font_6x8, White);
 8001eb4:	4b08      	ldr	r3, [pc, #32]	@ (8001ed8 <display_FactoryResetPage+0x110>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	9200      	str	r2, [sp, #0]
 8001eba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ebc:	480a      	ldr	r0, [pc, #40]	@ (8001ee8 <display_FactoryResetPage+0x120>)
 8001ebe:	f000 fbf5 	bl	80026ac <ssd1306_WriteString>
			break;
 8001ec2:	bf00      	nop
	}

	ssd1306_UpdateScreen();
 8001ec4:	f000 fae4 	bl	8002490 <ssd1306_UpdateScreen>
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}
 8001ed0:	0801c0bc 	.word	0x0801c0bc
 8001ed4:	0801a28c 	.word	0x0801a28c
 8001ed8:	0801c0a4 	.word	0x0801c0a4
 8001edc:	0801a294 	.word	0x0801a294
 8001ee0:	0801a2a8 	.word	0x0801a2a8
 8001ee4:	0801a2b8 	.word	0x0801a2b8
 8001ee8:	0801a154 	.word	0x0801a154
 8001eec:	0801a2cc 	.word	0x0801a2cc
 8001ef0:	0801a2e0 	.word	0x0801a2e0

08001ef4 <display_BtnPress>:

void display_BtnPress() {
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
	if (currentPage == endPage) {
 8001ef8:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <display_BtnPress+0x2c>)
 8001efa:	881a      	ldrh	r2, [r3, #0]
 8001efc:	4b09      	ldr	r3, [pc, #36]	@ (8001f24 <display_BtnPress+0x30>)
 8001efe:	881b      	ldrh	r3, [r3, #0]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d103      	bne.n	8001f0c <display_BtnPress+0x18>
		currentPage = 0;
 8001f04:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <display_BtnPress+0x2c>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	801a      	strh	r2, [r3, #0]
 8001f0a:	e005      	b.n	8001f18 <display_BtnPress+0x24>
	}
	else {
		currentPage++;
 8001f0c:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <display_BtnPress+0x2c>)
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	3301      	adds	r3, #1
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	4b02      	ldr	r3, [pc, #8]	@ (8001f20 <display_BtnPress+0x2c>)
 8001f16:	801a      	strh	r2, [r3, #0]
	}

	display_StatusPage();
 8001f18:	f7ff fc2a 	bl	8001770 <display_StatusPage>
}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	20000646 	.word	0x20000646
 8001f24:	20000000 	.word	0x20000000

08001f28 <display_setPage>:

void display_setPage(uint16_t page) {
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	80fb      	strh	r3, [r7, #6]
	if (page > endPage) return;
 8001f32:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <display_setPage+0x28>)
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	88fa      	ldrh	r2, [r7, #6]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d803      	bhi.n	8001f44 <display_setPage+0x1c>
	currentPage = page;
 8001f3c:	4a05      	ldr	r2, [pc, #20]	@ (8001f54 <display_setPage+0x2c>)
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	8013      	strh	r3, [r2, #0]
 8001f42:	e000      	b.n	8001f46 <display_setPage+0x1e>
	if (page > endPage) return;
 8001f44:	bf00      	nop
}
 8001f46:	370c      	adds	r7, #12
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4e:	4770      	bx	lr
 8001f50:	20000000 	.word	0x20000000
 8001f54:	20000646 	.word	0x20000646

08001f58 <EEPROM_Write>:
#include "i2c/eeprom.h"
#include "usb_serial.h"


bool EEPROM_Write(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08c      	sub	sp, #48	@ 0x30
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	6039      	str	r1, [r7, #0]
 8001f62:	80fb      	strh	r3, [r7, #6]
 8001f64:	4613      	mov	r3, r2
 8001f66:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8001f68:	e04d      	b.n	8002006 <EEPROM_Write+0xae>
		uint8_t pageOffset = memAddr % EEPROM_PAGE_SIZE;
 8001f6a:	88fb      	ldrh	r3, [r7, #6]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	f003 031f 	and.w	r3, r3, #31
 8001f72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		uint8_t spaceInPage = EEPROM_PAGE_SIZE - pageOffset;
 8001f76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001f7a:	f1c3 0320 	rsb	r3, r3, #32
 8001f7e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
		uint8_t writeLen = (len < spaceInPage) ? len : spaceInPage;
 8001f82:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f86:	b29b      	uxth	r3, r3
 8001f88:	88ba      	ldrh	r2, [r7, #4]
 8001f8a:	429a      	cmp	r2, r3
 8001f8c:	d202      	bcs.n	8001f94 <EEPROM_Write+0x3c>
 8001f8e:	88bb      	ldrh	r3, [r7, #4]
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	e001      	b.n	8001f98 <EEPROM_Write+0x40>
 8001f94:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001f98:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

		uint8_t buffer[2 + EEPROM_PAGE_SIZE];
		buffer[0] = memAddr >> 8; // high byte
 8001f9c:	88fb      	ldrh	r3, [r7, #6]
 8001f9e:	0a1b      	lsrs	r3, r3, #8
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	b2db      	uxtb	r3, r3
 8001fa4:	723b      	strb	r3, [r7, #8]
		buffer[1] = memAddr & 0xFF; // low byte
 8001fa6:	88fb      	ldrh	r3, [r7, #6]
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	727b      	strb	r3, [r7, #9]
		memcpy(&buffer[2], data, writeLen);
 8001fac:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001fb0:	f107 0308 	add.w	r3, r7, #8
 8001fb4:	3302      	adds	r3, #2
 8001fb6:	6839      	ldr	r1, [r7, #0]
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f016 f884 	bl	80180c6 <memcpy>

		if (I2C_Transmit(EEPROM_I2C_ADDR << 1, buffer, writeLen + 2) != HAL_OK) {
 8001fbe:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	f107 0308 	add.w	r3, r7, #8
 8001fcc:	4619      	mov	r1, r3
 8001fce:	20ae      	movs	r0, #174	@ 0xae
 8001fd0:	f000 f888 	bl	80020e4 <I2C_Transmit>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <EEPROM_Write+0x86>
			return false;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	e017      	b.n	800200e <EEPROM_Write+0xb6>
		}

		HAL_Delay(5); // wait for EEPROM write cycle to complete
 8001fde:	2005      	movs	r0, #5
 8001fe0:	f005 fdd0 	bl	8007b84 <HAL_Delay>

		memAddr += writeLen;
 8001fe4:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	88fb      	ldrh	r3, [r7, #6]
 8001fec:	4413      	add	r3, r2
 8001fee:	80fb      	strh	r3, [r7, #6]
		data += writeLen;
 8001ff0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	4413      	add	r3, r2
 8001ff8:	603b      	str	r3, [r7, #0]
		len -= writeLen;
 8001ffa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	88ba      	ldrh	r2, [r7, #4]
 8002002:	1ad3      	subs	r3, r2, r3
 8002004:	80bb      	strh	r3, [r7, #4]
	while (len > 0) {
 8002006:	88bb      	ldrh	r3, [r7, #4]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1ae      	bne.n	8001f6a <EEPROM_Write+0x12>
	}

	return true;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	3730      	adds	r7, #48	@ 0x30
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}

08002016 <EEPROM_Read>:


bool EEPROM_Read(uint16_t memAddr, uint8_t* data, uint16_t len) {
 8002016:	b580      	push	{r7, lr}
 8002018:	b084      	sub	sp, #16
 800201a:	af00      	add	r7, sp, #0
 800201c:	4603      	mov	r3, r0
 800201e:	6039      	str	r1, [r7, #0]
 8002020:	80fb      	strh	r3, [r7, #6]
 8002022:	4613      	mov	r3, r2
 8002024:	80bb      	strh	r3, [r7, #4]
	uint8_t addrBytes[2] = { memAddr >> 8, memAddr & 0xFF };
 8002026:	88fb      	ldrh	r3, [r7, #6]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	b29b      	uxth	r3, r3
 800202c:	b2db      	uxtb	r3, r3
 800202e:	733b      	strb	r3, [r7, #12]
 8002030:	88fb      	ldrh	r3, [r7, #6]
 8002032:	b2db      	uxtb	r3, r3
 8002034:	737b      	strb	r3, [r7, #13]

	if (I2C_Transmit(EEPROM_I2C_ADDR << 1, addrBytes, 2) != HAL_OK) {
 8002036:	f107 030c 	add.w	r3, r7, #12
 800203a:	2202      	movs	r2, #2
 800203c:	4619      	mov	r1, r3
 800203e:	20ae      	movs	r0, #174	@ 0xae
 8002040:	f000 f850 	bl	80020e4 <I2C_Transmit>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <EEPROM_Read+0x38>
		return false;
 800204a:	2300      	movs	r3, #0
 800204c:	e00b      	b.n	8002066 <EEPROM_Read+0x50>
	}

	if (I2C_Receive((EEPROM_I2C_ADDR << 1) | 1, data, len) != HAL_OK) {
 800204e:	88bb      	ldrh	r3, [r7, #4]
 8002050:	461a      	mov	r2, r3
 8002052:	6839      	ldr	r1, [r7, #0]
 8002054:	20af      	movs	r0, #175	@ 0xaf
 8002056:	f000 f85f 	bl	8002118 <I2C_Receive>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d001      	beq.n	8002064 <EEPROM_Read+0x4e>
		return false;
 8002060:	2300      	movs	r3, #0
 8002062:	e000      	b.n	8002066 <EEPROM_Read+0x50>
	}

	return true;
 8002064:	2301      	movs	r3, #1
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <EEPROM_WriteBlock>:


bool EEPROM_WriteBlock(uint16_t memAddr, const void* data, uint16_t len) {
 800206e:	b580      	push	{r7, lr}
 8002070:	b082      	sub	sp, #8
 8002072:	af00      	add	r7, sp, #0
 8002074:	4603      	mov	r3, r0
 8002076:	6039      	str	r1, [r7, #0]
 8002078:	80fb      	strh	r3, [r7, #6]
 800207a:	4613      	mov	r3, r2
 800207c:	80bb      	strh	r3, [r7, #4]
	if (len == 0) return true;
 800207e:	88bb      	ldrh	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <EEPROM_WriteBlock+0x1a>
 8002084:	2301      	movs	r3, #1
 8002086:	e006      	b.n	8002096 <EEPROM_WriteBlock+0x28>
	return EEPROM_Write(memAddr, (uint8_t*)data, len);
 8002088:	88ba      	ldrh	r2, [r7, #4]
 800208a:	88fb      	ldrh	r3, [r7, #6]
 800208c:	6839      	ldr	r1, [r7, #0]
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff ff62 	bl	8001f58 <EEPROM_Write>
 8002094:	4603      	mov	r3, r0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <EEPROM_LoadBlock>:


bool EEPROM_LoadBlock(uint16_t memAddr, void* data, uint16_t len) {
 800209e:	b580      	push	{r7, lr}
 80020a0:	b082      	sub	sp, #8
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	4603      	mov	r3, r0
 80020a6:	6039      	str	r1, [r7, #0]
 80020a8:	80fb      	strh	r3, [r7, #6]
 80020aa:	4613      	mov	r3, r2
 80020ac:	80bb      	strh	r3, [r7, #4]
	return EEPROM_Read(memAddr, (uint8_t*)data, len);
 80020ae:	88ba      	ldrh	r2, [r7, #4]
 80020b0:	88fb      	ldrh	r3, [r7, #6]
 80020b2:	6839      	ldr	r1, [r7, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ffae 	bl	8002016 <EEPROM_Read>
 80020ba:	4603      	mov	r3, r0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3708      	adds	r7, #8
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <I2C_Setup>:

#define PRINT_DEBUG

static I2C_HandleTypeDef* hi2c;

void I2C_Setup(I2C_HandleTypeDef* handle) {
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
	hi2c = handle;
 80020cc:	4a04      	ldr	r2, [pc, #16]	@ (80020e0 <I2C_Setup+0x1c>)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6013      	str	r3, [r2, #0]
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	20000648 	.word	0x20000648

080020e4 <I2C_Transmit>:


HAL_StatusTypeDef I2C_Transmit(uint16_t address, uint8_t* data, uint16_t len) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	4603      	mov	r3, r0
 80020ec:	6039      	str	r1, [r7, #0]
 80020ee:	80fb      	strh	r3, [r7, #6]
 80020f0:	4613      	mov	r3, r2
 80020f2:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Transmit(hi2c, address, data, len, HAL_MAX_DELAY);
 80020f4:	4b07      	ldr	r3, [pc, #28]	@ (8002114 <I2C_Transmit+0x30>)
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	88bb      	ldrh	r3, [r7, #4]
 80020fa:	88f9      	ldrh	r1, [r7, #6]
 80020fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002100:	9200      	str	r2, [sp, #0]
 8002102:	683a      	ldr	r2, [r7, #0]
 8002104:	f008 fa96 	bl	800a634 <HAL_I2C_Master_Transmit>
 8002108:	4603      	mov	r3, r0
}
 800210a:	4618      	mov	r0, r3
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000648 	.word	0x20000648

08002118 <I2C_Receive>:

HAL_StatusTypeDef I2C_Receive(uint16_t address, uint8_t* data, uint16_t len) {
 8002118:	b580      	push	{r7, lr}
 800211a:	b084      	sub	sp, #16
 800211c:	af02      	add	r7, sp, #8
 800211e:	4603      	mov	r3, r0
 8002120:	6039      	str	r1, [r7, #0]
 8002122:	80fb      	strh	r3, [r7, #6]
 8002124:	4613      	mov	r3, r2
 8002126:	80bb      	strh	r3, [r7, #4]
	return HAL_I2C_Master_Receive(hi2c, address, data, len, HAL_MAX_DELAY);
 8002128:	4b07      	ldr	r3, [pc, #28]	@ (8002148 <I2C_Receive+0x30>)
 800212a:	6818      	ldr	r0, [r3, #0]
 800212c:	88bb      	ldrh	r3, [r7, #4]
 800212e:	88f9      	ldrh	r1, [r7, #6]
 8002130:	f04f 32ff 	mov.w	r2, #4294967295
 8002134:	9200      	str	r2, [sp, #0]
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	f008 fb94 	bl	800a864 <HAL_I2C_Master_Receive>
 800213c:	4603      	mov	r3, r0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000648 	.word	0x20000648

0800214c <I2C_Read>:

void I2C_Read(uint8_t* buffer, uint16_t address, uint8_t reg, uint16_t bytes) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b08e      	sub	sp, #56	@ 0x38
 8002150:	af00      	add	r7, sp, #0
 8002152:	60f8      	str	r0, [r7, #12]
 8002154:	4608      	mov	r0, r1
 8002156:	4611      	mov	r1, r2
 8002158:	461a      	mov	r2, r3
 800215a:	4603      	mov	r3, r0
 800215c:	817b      	strh	r3, [r7, #10]
 800215e:	460b      	mov	r3, r1
 8002160:	727b      	strb	r3, [r7, #9]
 8002162:	4613      	mov	r3, r2
 8002164:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef status;

	// Tell the I2C device which register to read
	status = I2C_Transmit(address << 1, &reg, 1);
 8002166:	897b      	ldrh	r3, [r7, #10]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	b29b      	uxth	r3, r3
 800216c:	f107 0109 	add.w	r1, r7, #9
 8002170:	2201      	movs	r2, #1
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff ffb6 	bl	80020e4 <I2C_Transmit>
 8002178:	4603      	mov	r3, r0
 800217a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 800217e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00d      	beq.n	80021a2 <I2C_Read+0x56>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Transmit failed: %d", status);
 8002186:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800218a:	f107 0014 	add.w	r0, r7, #20
 800218e:	4a17      	ldr	r2, [pc, #92]	@ (80021ec <I2C_Read+0xa0>)
 8002190:	2120      	movs	r1, #32
 8002192:	f015 fe63 	bl	8017e5c <sniprintf>
		usb_serial_println(msg);
 8002196:	f107 0314 	add.w	r3, r7, #20
 800219a:	4618      	mov	r0, r3
 800219c:	f002 fbfc 	bl	8004998 <usb_serial_println>
 80021a0:	e020      	b.n	80021e4 <I2C_Read+0x98>
		return;
	}
#endif

	// Read however many bytes from that register
	status = I2C_Receive((address << 1) | 1, buffer, bytes);
 80021a2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	b21b      	sxth	r3, r3
 80021aa:	f043 0301 	orr.w	r3, r3, #1
 80021ae:	b21b      	sxth	r3, r3
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	88fa      	ldrh	r2, [r7, #6]
 80021b4:	68f9      	ldr	r1, [r7, #12]
 80021b6:	4618      	mov	r0, r3
 80021b8:	f7ff ffae 	bl	8002118 <I2C_Receive>
 80021bc:	4603      	mov	r3, r0
 80021be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
#ifdef PRINT_DEBUG
	if (status != HAL_OK) {
 80021c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00c      	beq.n	80021e4 <I2C_Read+0x98>
		char msg[32];
		snprintf(msg, sizeof(msg), "I2C_Receive failed: %d", status);
 80021ca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80021ce:	f107 0014 	add.w	r0, r7, #20
 80021d2:	4a07      	ldr	r2, [pc, #28]	@ (80021f0 <I2C_Read+0xa4>)
 80021d4:	2120      	movs	r1, #32
 80021d6:	f015 fe41 	bl	8017e5c <sniprintf>
		usb_serial_println(msg);
 80021da:	f107 0314 	add.w	r3, r7, #20
 80021de:	4618      	mov	r0, r3
 80021e0:	f002 fbda 	bl	8004998 <usb_serial_println>
		return;
	}
#endif
}
 80021e4:	3738      	adds	r7, #56	@ 0x38
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	0801a2f4 	.word	0x0801a2f4
 80021f0:	0801a30c 	.word	0x0801a30c

080021f4 <INA226_WriteRegister>:

I2C_HandleTypeDef handle;

// Static Functions
static void INA226_WriteRegister(uint8_t reg, uint16_t value)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4603      	mov	r3, r0
 80021fc:	460a      	mov	r2, r1
 80021fe:	71fb      	strb	r3, [r7, #7]
 8002200:	4613      	mov	r3, r2
 8002202:	80bb      	strh	r3, [r7, #4]
    uint8_t data[3];
    data[0] = reg;
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	733b      	strb	r3, [r7, #12]
    data[1] = (value >> 8) & 0xFF; // MSB
 8002208:	88bb      	ldrh	r3, [r7, #4]
 800220a:	0a1b      	lsrs	r3, r3, #8
 800220c:	b29b      	uxth	r3, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	737b      	strb	r3, [r7, #13]
    data[2] = value & 0xFF;        // LSB
 8002212:	88bb      	ldrh	r3, [r7, #4]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	73bb      	strb	r3, [r7, #14]
    I2C_Transmit(INA226_I2C_ADDR << 1, data, 3);
 8002218:	f107 030c 	add.w	r3, r7, #12
 800221c:	2203      	movs	r2, #3
 800221e:	4619      	mov	r1, r3
 8002220:	2080      	movs	r0, #128	@ 0x80
 8002222:	f7ff ff5f 	bl	80020e4 <I2C_Transmit>
}
 8002226:	bf00      	nop
 8002228:	3710      	adds	r7, #16
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <INA226_ReadRegister>:

static uint16_t INA226_ReadRegister(uint8_t reg)
{
 800222e:	b580      	push	{r7, lr}
 8002230:	b084      	sub	sp, #16
 8002232:	af00      	add	r7, sp, #0
 8002234:	4603      	mov	r3, r0
 8002236:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];

    I2C_Read(data, INA226_I2C_ADDR, reg, 2);
 8002238:	79fa      	ldrb	r2, [r7, #7]
 800223a:	f107 000c 	add.w	r0, r7, #12
 800223e:	2302      	movs	r3, #2
 8002240:	2140      	movs	r1, #64	@ 0x40
 8002242:	f7ff ff83 	bl	800214c <I2C_Read>
    return (data[0] << 8) | data[1];
 8002246:	7b3b      	ldrb	r3, [r7, #12]
 8002248:	b21b      	sxth	r3, r3
 800224a:	021b      	lsls	r3, r3, #8
 800224c:	b21a      	sxth	r2, r3
 800224e:	7b7b      	ldrb	r3, [r7, #13]
 8002250:	b21b      	sxth	r3, r3
 8002252:	4313      	orrs	r3, r2
 8002254:	b21b      	sxth	r3, r3
 8002256:	b29b      	uxth	r3, r3
}
 8002258:	4618      	mov	r0, r3
 800225a:	3710      	adds	r7, #16
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}

08002260 <INA226_Init>:

// Functions

void INA226_Init(I2C_HandleTypeDef *hi2c) {
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
	// Store I2C handle
	handle = *hi2c;
 8002268:	4a0a      	ldr	r2, [pc, #40]	@ (8002294 <INA226_Init+0x34>)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4610      	mov	r0, r2
 800226e:	4619      	mov	r1, r3
 8002270:	2354      	movs	r3, #84	@ 0x54
 8002272:	461a      	mov	r2, r3
 8002274:	f015 ff27 	bl	80180c6 <memcpy>

	// Write configuration register
	INA226_WriteRegister(INA226_REG_CONFIG, INA226_CONFIG_DEFAULT);
 8002278:	f244 1127 	movw	r1, #16679	@ 0x4127
 800227c:	2000      	movs	r0, #0
 800227e:	f7ff ffb9 	bl	80021f4 <INA226_WriteRegister>

	// Write calibration value
	INA226_WriteRegister(INA226_REG_CALIBRATION, INA226_CALIBRATION_VALUE);
 8002282:	f240 1155 	movw	r1, #341	@ 0x155
 8002286:	2005      	movs	r0, #5
 8002288:	f7ff ffb4 	bl	80021f4 <INA226_WriteRegister>
}
 800228c:	bf00      	nop
 800228e:	3708      	adds	r7, #8
 8002290:	46bd      	mov	sp, r7
 8002292:	bd80      	pop	{r7, pc}
 8002294:	2000064c 	.word	0x2000064c

08002298 <INA226_ReadBusVoltageRaw>:

uint16_t INA226_ReadBusVoltageRaw(void* context) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_BUS_VOLT);
 80022a0:	2002      	movs	r0, #2
 80022a2:	f7ff ffc4 	bl	800222e <INA226_ReadRegister>
 80022a6:	4603      	mov	r3, r0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <INA226_ReadBusVoltage>:

float INA226_ReadBusVoltage(void) {
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
	return INA226_ReadBusVoltageRaw(NULL) * 0.00125f; // 1.25mV per LSB
 80022b4:	2000      	movs	r0, #0
 80022b6:	f7ff ffef 	bl	8002298 <INA226_ReadBusVoltageRaw>
 80022ba:	4603      	mov	r3, r0
 80022bc:	ee07 3a90 	vmov	s15, r3
 80022c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80022c4:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 80022d4 <INA226_ReadBusVoltage+0x24>
 80022c8:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80022cc:	eeb0 0a67 	vmov.f32	s0, s15
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	3aa3d70a 	.word	0x3aa3d70a

080022d8 <INA226_ReadCurrentRaw>:

uint16_t INA226_ReadCurrentRaw(void* context) {
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
	return INA226_ReadRegister(INA226_REG_CURRENT);
 80022e0:	2004      	movs	r0, #4
 80022e2:	f7ff ffa4 	bl	800222e <INA226_ReadRegister>
 80022e6:	4603      	mov	r3, r0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <INA226_ReadCurrent>:

float INA226_ReadCurrent(void) {
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
	return INA226_ReadCurrentRaw(NULL) * 0.00015f; // 150uA per LSB with calibration value 0x0155
 80022f4:	2000      	movs	r0, #0
 80022f6:	f7ff ffef 	bl	80022d8 <INA226_ReadCurrentRaw>
 80022fa:	4603      	mov	r3, r0
 80022fc:	ee07 3a90 	vmov	s15, r3
 8002300:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002304:	ed9f 7a03 	vldr	s14, [pc, #12]	@ 8002314 <INA226_ReadCurrent+0x24>
 8002308:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800230c:	eeb0 0a67 	vmov.f32	s0, s15
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	391d4952 	.word	0x391d4952

08002318 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af04      	add	r7, sp, #16
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002332:	f04f 33ff 	mov.w	r3, #4294967295
 8002336:	9302      	str	r3, [sp, #8]
 8002338:	2301      	movs	r3, #1
 800233a:	9301      	str	r3, [sp, #4]
 800233c:	1dfb      	adds	r3, r7, #7
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2301      	movs	r3, #1
 8002342:	2200      	movs	r2, #0
 8002344:	2178      	movs	r1, #120	@ 0x78
 8002346:	4803      	ldr	r0, [pc, #12]	@ (8002354 <ssd1306_WriteCommand+0x2c>)
 8002348:	f008 fb82 	bl	800aa50 <HAL_I2C_Mem_Write>
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}
 8002354:	20001114 	.word	0x20001114

08002358 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af04      	add	r7, sp, #16
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&hi2c1, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	b29b      	uxth	r3, r3
 8002366:	f04f 32ff 	mov.w	r2, #4294967295
 800236a:	9202      	str	r2, [sp, #8]
 800236c:	9301      	str	r3, [sp, #4]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	9300      	str	r3, [sp, #0]
 8002372:	2301      	movs	r3, #1
 8002374:	2240      	movs	r2, #64	@ 0x40
 8002376:	2178      	movs	r1, #120	@ 0x78
 8002378:	4803      	ldr	r0, [pc, #12]	@ (8002388 <ssd1306_WriteData+0x30>)
 800237a:	f008 fb69 	bl	800aa50 <HAL_I2C_Mem_Write>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	20001114 	.word	0x20001114

0800238c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002390:	f7ff ffc2 	bl	8002318 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002394:	2064      	movs	r0, #100	@ 0x64
 8002396:	f005 fbf5 	bl	8007b84 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800239a:	2000      	movs	r0, #0
 800239c:	f000 f9d8 	bl	8002750 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80023a0:	2020      	movs	r0, #32
 80023a2:	f7ff ffc1 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80023a6:	2000      	movs	r0, #0
 80023a8:	f7ff ffbe 	bl	8002328 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80023ac:	20b0      	movs	r0, #176	@ 0xb0
 80023ae:	f7ff ffbb 	bl	8002328 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80023b2:	20c8      	movs	r0, #200	@ 0xc8
 80023b4:	f7ff ffb8 	bl	8002328 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80023b8:	2000      	movs	r0, #0
 80023ba:	f7ff ffb5 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80023be:	2010      	movs	r0, #16
 80023c0:	f7ff ffb2 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80023c4:	2040      	movs	r0, #64	@ 0x40
 80023c6:	f7ff ffaf 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80023ca:	20ff      	movs	r0, #255	@ 0xff
 80023cc:	f000 f9ac 	bl	8002728 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80023d0:	20a1      	movs	r0, #161	@ 0xa1
 80023d2:	f7ff ffa9 	bl	8002328 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80023d6:	20a6      	movs	r0, #166	@ 0xa6
 80023d8:	f7ff ffa6 	bl	8002328 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80023dc:	20a8      	movs	r0, #168	@ 0xa8
 80023de:	f7ff ffa3 	bl	8002328 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80023e2:	203f      	movs	r0, #63	@ 0x3f
 80023e4:	f7ff ffa0 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80023e8:	20a4      	movs	r0, #164	@ 0xa4
 80023ea:	f7ff ff9d 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80023ee:	20d3      	movs	r0, #211	@ 0xd3
 80023f0:	f7ff ff9a 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80023f4:	2000      	movs	r0, #0
 80023f6:	f7ff ff97 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80023fa:	20d5      	movs	r0, #213	@ 0xd5
 80023fc:	f7ff ff94 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002400:	20f0      	movs	r0, #240	@ 0xf0
 8002402:	f7ff ff91 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002406:	20d9      	movs	r0, #217	@ 0xd9
 8002408:	f7ff ff8e 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800240c:	2022      	movs	r0, #34	@ 0x22
 800240e:	f7ff ff8b 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002412:	20da      	movs	r0, #218	@ 0xda
 8002414:	f7ff ff88 	bl	8002328 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002418:	2012      	movs	r0, #18
 800241a:	f7ff ff85 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800241e:	20db      	movs	r0, #219	@ 0xdb
 8002420:	f7ff ff82 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002424:	2020      	movs	r0, #32
 8002426:	f7ff ff7f 	bl	8002328 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800242a:	208d      	movs	r0, #141	@ 0x8d
 800242c:	f7ff ff7c 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002430:	2014      	movs	r0, #20
 8002432:	f7ff ff79 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002436:	2001      	movs	r0, #1
 8002438:	f000 f98a 	bl	8002750 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800243c:	2000      	movs	r0, #0
 800243e:	f000 f80f 	bl	8002460 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002442:	f000 f825 	bl	8002490 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002446:	4b05      	ldr	r3, [pc, #20]	@ (800245c <ssd1306_Init+0xd0>)
 8002448:	2200      	movs	r2, #0
 800244a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800244c:	4b03      	ldr	r3, [pc, #12]	@ (800245c <ssd1306_Init+0xd0>)
 800244e:	2200      	movs	r2, #0
 8002450:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002452:	4b02      	ldr	r3, [pc, #8]	@ (800245c <ssd1306_Init+0xd0>)
 8002454:	2201      	movs	r2, #1
 8002456:	711a      	strb	r2, [r3, #4]
}
 8002458:	bf00      	nop
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20000aa0 	.word	0x20000aa0

08002460 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800246a:	79fb      	ldrb	r3, [r7, #7]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d101      	bne.n	8002474 <ssd1306_Fill+0x14>
 8002470:	2300      	movs	r3, #0
 8002472:	e000      	b.n	8002476 <ssd1306_Fill+0x16>
 8002474:	23ff      	movs	r3, #255	@ 0xff
 8002476:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800247a:	4619      	mov	r1, r3
 800247c:	4803      	ldr	r0, [pc, #12]	@ (800248c <ssd1306_Fill+0x2c>)
 800247e:	f015 fda2 	bl	8017fc6 <memset>
}
 8002482:	bf00      	nop
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	200006a0 	.word	0x200006a0

08002490 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002496:	2300      	movs	r3, #0
 8002498:	71fb      	strb	r3, [r7, #7]
 800249a:	e016      	b.n	80024ca <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800249c:	79fb      	ldrb	r3, [r7, #7]
 800249e:	3b50      	subs	r3, #80	@ 0x50
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff ff40 	bl	8002328 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80024a8:	2000      	movs	r0, #0
 80024aa:	f7ff ff3d 	bl	8002328 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80024ae:	2010      	movs	r0, #16
 80024b0:	f7ff ff3a 	bl	8002328 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	01db      	lsls	r3, r3, #7
 80024b8:	4a08      	ldr	r2, [pc, #32]	@ (80024dc <ssd1306_UpdateScreen+0x4c>)
 80024ba:	4413      	add	r3, r2
 80024bc:	2180      	movs	r1, #128	@ 0x80
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff ff4a 	bl	8002358 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80024c4:	79fb      	ldrb	r3, [r7, #7]
 80024c6:	3301      	adds	r3, #1
 80024c8:	71fb      	strb	r3, [r7, #7]
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	2b07      	cmp	r3, #7
 80024ce:	d9e5      	bls.n	800249c <ssd1306_UpdateScreen+0xc>
    }
}
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	200006a0 	.word	0x200006a0

080024e0 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	71fb      	strb	r3, [r7, #7]
 80024ea:	460b      	mov	r3, r1
 80024ec:	71bb      	strb	r3, [r7, #6]
 80024ee:	4613      	mov	r3, r2
 80024f0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80024f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	db3d      	blt.n	8002576 <ssd1306_DrawPixel+0x96>
 80024fa:	79bb      	ldrb	r3, [r7, #6]
 80024fc:	2b3f      	cmp	r3, #63	@ 0x3f
 80024fe:	d83a      	bhi.n	8002576 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002500:	797b      	ldrb	r3, [r7, #5]
 8002502:	2b01      	cmp	r3, #1
 8002504:	d11a      	bne.n	800253c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002506:	79fa      	ldrb	r2, [r7, #7]
 8002508:	79bb      	ldrb	r3, [r7, #6]
 800250a:	08db      	lsrs	r3, r3, #3
 800250c:	b2d8      	uxtb	r0, r3
 800250e:	4603      	mov	r3, r0
 8002510:	01db      	lsls	r3, r3, #7
 8002512:	4413      	add	r3, r2
 8002514:	4a1b      	ldr	r2, [pc, #108]	@ (8002584 <ssd1306_DrawPixel+0xa4>)
 8002516:	5cd3      	ldrb	r3, [r2, r3]
 8002518:	b25a      	sxtb	r2, r3
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	f003 0307 	and.w	r3, r3, #7
 8002520:	2101      	movs	r1, #1
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	b25b      	sxtb	r3, r3
 8002528:	4313      	orrs	r3, r2
 800252a:	b259      	sxtb	r1, r3
 800252c:	79fa      	ldrb	r2, [r7, #7]
 800252e:	4603      	mov	r3, r0
 8002530:	01db      	lsls	r3, r3, #7
 8002532:	4413      	add	r3, r2
 8002534:	b2c9      	uxtb	r1, r1
 8002536:	4a13      	ldr	r2, [pc, #76]	@ (8002584 <ssd1306_DrawPixel+0xa4>)
 8002538:	54d1      	strb	r1, [r2, r3]
 800253a:	e01d      	b.n	8002578 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800253c:	79fa      	ldrb	r2, [r7, #7]
 800253e:	79bb      	ldrb	r3, [r7, #6]
 8002540:	08db      	lsrs	r3, r3, #3
 8002542:	b2d8      	uxtb	r0, r3
 8002544:	4603      	mov	r3, r0
 8002546:	01db      	lsls	r3, r3, #7
 8002548:	4413      	add	r3, r2
 800254a:	4a0e      	ldr	r2, [pc, #56]	@ (8002584 <ssd1306_DrawPixel+0xa4>)
 800254c:	5cd3      	ldrb	r3, [r2, r3]
 800254e:	b25a      	sxtb	r2, r3
 8002550:	79bb      	ldrb	r3, [r7, #6]
 8002552:	f003 0307 	and.w	r3, r3, #7
 8002556:	2101      	movs	r1, #1
 8002558:	fa01 f303 	lsl.w	r3, r1, r3
 800255c:	b25b      	sxtb	r3, r3
 800255e:	43db      	mvns	r3, r3
 8002560:	b25b      	sxtb	r3, r3
 8002562:	4013      	ands	r3, r2
 8002564:	b259      	sxtb	r1, r3
 8002566:	79fa      	ldrb	r2, [r7, #7]
 8002568:	4603      	mov	r3, r0
 800256a:	01db      	lsls	r3, r3, #7
 800256c:	4413      	add	r3, r2
 800256e:	b2c9      	uxtb	r1, r1
 8002570:	4a04      	ldr	r2, [pc, #16]	@ (8002584 <ssd1306_DrawPixel+0xa4>)
 8002572:	54d1      	strb	r1, [r2, r3]
 8002574:	e000      	b.n	8002578 <ssd1306_DrawPixel+0x98>
        return;
 8002576:	bf00      	nop
    }
}
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	200006a0 	.word	0x200006a0

08002588 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002588:	b590      	push	{r4, r7, lr}
 800258a:	b089      	sub	sp, #36	@ 0x24
 800258c:	af00      	add	r7, sp, #0
 800258e:	4604      	mov	r4, r0
 8002590:	4638      	mov	r0, r7
 8002592:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002596:	4623      	mov	r3, r4
 8002598:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800259a:	7bfb      	ldrb	r3, [r7, #15]
 800259c:	2b1f      	cmp	r3, #31
 800259e:	d902      	bls.n	80025a6 <ssd1306_WriteChar+0x1e>
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
 80025a2:	2b7e      	cmp	r3, #126	@ 0x7e
 80025a4:	d901      	bls.n	80025aa <ssd1306_WriteChar+0x22>
        return 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e079      	b.n	800269e <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d005      	beq.n	80025bc <ssd1306_WriteChar+0x34>
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	7bfb      	ldrb	r3, [r7, #15]
 80025b4:	3b20      	subs	r3, #32
 80025b6:	4413      	add	r3, r2
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	e000      	b.n	80025be <ssd1306_WriteChar+0x36>
 80025bc:	783b      	ldrb	r3, [r7, #0]
 80025be:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80025c0:	4b39      	ldr	r3, [pc, #228]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 80025c2:	881b      	ldrh	r3, [r3, #0]
 80025c4:	461a      	mov	r2, r3
 80025c6:	7dfb      	ldrb	r3, [r7, #23]
 80025c8:	4413      	add	r3, r2
 80025ca:	2b80      	cmp	r3, #128	@ 0x80
 80025cc:	dc06      	bgt.n	80025dc <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80025ce:	4b36      	ldr	r3, [pc, #216]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 80025d0:	885b      	ldrh	r3, [r3, #2]
 80025d2:	461a      	mov	r2, r3
 80025d4:	787b      	ldrb	r3, [r7, #1]
 80025d6:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80025d8:	2b40      	cmp	r3, #64	@ 0x40
 80025da:	dd01      	ble.n	80025e0 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80025dc:	2300      	movs	r3, #0
 80025de:	e05e      	b.n	800269e <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80025e0:	2300      	movs	r3, #0
 80025e2:	61fb      	str	r3, [r7, #28]
 80025e4:	e04d      	b.n	8002682 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	3b20      	subs	r3, #32
 80025ec:	7879      	ldrb	r1, [r7, #1]
 80025ee:	fb01 f303 	mul.w	r3, r1, r3
 80025f2:	4619      	mov	r1, r3
 80025f4:	69fb      	ldr	r3, [r7, #28]
 80025f6:	440b      	add	r3, r1
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4413      	add	r3, r2
 80025fc:	881b      	ldrh	r3, [r3, #0]
 80025fe:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8002600:	2300      	movs	r3, #0
 8002602:	61bb      	str	r3, [r7, #24]
 8002604:	e036      	b.n	8002674 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d013      	beq.n	800263e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002616:	4b24      	ldr	r3, [pc, #144]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 8002618:	881b      	ldrh	r3, [r3, #0]
 800261a:	b2da      	uxtb	r2, r3
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	b2db      	uxtb	r3, r3
 8002620:	4413      	add	r3, r2
 8002622:	b2d8      	uxtb	r0, r3
 8002624:	4b20      	ldr	r3, [pc, #128]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 8002626:	885b      	ldrh	r3, [r3, #2]
 8002628:	b2da      	uxtb	r2, r3
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	b2db      	uxtb	r3, r3
 800262e:	4413      	add	r3, r2
 8002630:	b2db      	uxtb	r3, r3
 8002632:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002636:	4619      	mov	r1, r3
 8002638:	f7ff ff52 	bl	80024e0 <ssd1306_DrawPixel>
 800263c:	e017      	b.n	800266e <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 800263e:	4b1a      	ldr	r3, [pc, #104]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 8002640:	881b      	ldrh	r3, [r3, #0]
 8002642:	b2da      	uxtb	r2, r3
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	b2db      	uxtb	r3, r3
 8002648:	4413      	add	r3, r2
 800264a:	b2d8      	uxtb	r0, r3
 800264c:	4b16      	ldr	r3, [pc, #88]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 800264e:	885b      	ldrh	r3, [r3, #2]
 8002650:	b2da      	uxtb	r2, r3
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	b2db      	uxtb	r3, r3
 8002656:	4413      	add	r3, r2
 8002658:	b2d9      	uxtb	r1, r3
 800265a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800265e:	2b00      	cmp	r3, #0
 8002660:	bf0c      	ite	eq
 8002662:	2301      	moveq	r3, #1
 8002664:	2300      	movne	r3, #0
 8002666:	b2db      	uxtb	r3, r3
 8002668:	461a      	mov	r2, r3
 800266a:	f7ff ff39 	bl	80024e0 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	3301      	adds	r3, #1
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	7dfb      	ldrb	r3, [r7, #23]
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	429a      	cmp	r2, r3
 800267a:	d3c4      	bcc.n	8002606 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	3301      	adds	r3, #1
 8002680:	61fb      	str	r3, [r7, #28]
 8002682:	787b      	ldrb	r3, [r7, #1]
 8002684:	461a      	mov	r2, r3
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	4293      	cmp	r3, r2
 800268a:	d3ac      	bcc.n	80025e6 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 800268c:	4b06      	ldr	r3, [pc, #24]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 800268e:	881a      	ldrh	r2, [r3, #0]
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	b29b      	uxth	r3, r3
 8002694:	4413      	add	r3, r2
 8002696:	b29a      	uxth	r2, r3
 8002698:	4b03      	ldr	r3, [pc, #12]	@ (80026a8 <ssd1306_WriteChar+0x120>)
 800269a:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800269c:	7bfb      	ldrb	r3, [r7, #15]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3724      	adds	r7, #36	@ 0x24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd90      	pop	{r4, r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000aa0 	.word	0x20000aa0

080026ac <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b086      	sub	sp, #24
 80026b0:	af02      	add	r7, sp, #8
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	4638      	mov	r0, r7
 80026b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 80026ba:	e013      	b.n	80026e4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	7818      	ldrb	r0, [r3, #0]
 80026c0:	7e3b      	ldrb	r3, [r7, #24]
 80026c2:	9300      	str	r3, [sp, #0]
 80026c4:	463b      	mov	r3, r7
 80026c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80026c8:	f7ff ff5e 	bl	8002588 <ssd1306_WriteChar>
 80026cc:	4603      	mov	r3, r0
 80026ce:	461a      	mov	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d002      	beq.n	80026de <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	e008      	b.n	80026f0 <ssd1306_WriteString+0x44>
        }
        str++;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	3301      	adds	r3, #1
 80026e2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1e7      	bne.n	80026bc <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	781b      	ldrb	r3, [r3, #0]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	460a      	mov	r2, r1
 8002702:	71fb      	strb	r3, [r7, #7]
 8002704:	4613      	mov	r3, r2
 8002706:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	b29a      	uxth	r2, r3
 800270c:	4b05      	ldr	r3, [pc, #20]	@ (8002724 <ssd1306_SetCursor+0x2c>)
 800270e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002710:	79bb      	ldrb	r3, [r7, #6]
 8002712:	b29a      	uxth	r2, r3
 8002714:	4b03      	ldr	r3, [pc, #12]	@ (8002724 <ssd1306_SetCursor+0x2c>)
 8002716:	805a      	strh	r2, [r3, #2]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	20000aa0 	.word	0x20000aa0

08002728 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002732:	2381      	movs	r3, #129	@ 0x81
 8002734:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002736:	7bfb      	ldrb	r3, [r7, #15]
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff fdf5 	bl	8002328 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fdf1 	bl	8002328 <ssd1306_WriteCommand>
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002760:	23af      	movs	r3, #175	@ 0xaf
 8002762:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002764:	4b08      	ldr	r3, [pc, #32]	@ (8002788 <ssd1306_SetDisplayOn+0x38>)
 8002766:	2201      	movs	r2, #1
 8002768:	715a      	strb	r2, [r3, #5]
 800276a:	e004      	b.n	8002776 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800276c:	23ae      	movs	r3, #174	@ 0xae
 800276e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002770:	4b05      	ldr	r3, [pc, #20]	@ (8002788 <ssd1306_SetDisplayOn+0x38>)
 8002772:	2200      	movs	r2, #0
 8002774:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fdd5 	bl	8002328 <ssd1306_WriteCommand>
}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000aa0 	.word	0x20000aa0

0800278c <io_coil_add_channel>:
IO_Coil_Channel io_coil_channels[MAX_IO_COILS]; // Array of type IO_Channel (struct created in header)
uint16_t io_coil_channel_count = 0;
uint16_t io_hardware_coil_channel_count = 0;


bool io_coil_add_channel(void (*write_func)(void*, uint16_t), void* context) {
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	6039      	str	r1, [r7, #0]
	if (io_coil_channel_count == MAX_IO_COILS) {
 8002796:	4b23      	ldr	r3, [pc, #140]	@ (8002824 <io_coil_add_channel+0x98>)
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	2b20      	cmp	r3, #32
 800279c:	d101      	bne.n	80027a2 <io_coil_add_channel+0x16>
		return false;
 800279e:	2300      	movs	r3, #0
 80027a0:	e039      	b.n	8002816 <io_coil_add_channel+0x8a>
	}

	if (write_func == hardware_coil_write_func) {
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a20      	ldr	r2, [pc, #128]	@ (8002828 <io_coil_add_channel+0x9c>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d10b      	bne.n	80027c2 <io_coil_add_channel+0x36>
		// Enforce limit only for physical coil outputs
		if (io_hardware_coil_channel_count >= MAX_IO_COILS_PHYSICAL) {
 80027aa:	4b20      	ldr	r3, [pc, #128]	@ (800282c <io_coil_add_channel+0xa0>)
 80027ac:	881b      	ldrh	r3, [r3, #0]
 80027ae:	2b03      	cmp	r3, #3
 80027b0:	d901      	bls.n	80027b6 <io_coil_add_channel+0x2a>
			return false;
 80027b2:	2300      	movs	r3, #0
 80027b4:	e02f      	b.n	8002816 <io_coil_add_channel+0x8a>
		} else {
			io_hardware_coil_channel_count++; // increase physical coil channel count
 80027b6:	4b1d      	ldr	r3, [pc, #116]	@ (800282c <io_coil_add_channel+0xa0>)
 80027b8:	881b      	ldrh	r3, [r3, #0]
 80027ba:	3301      	adds	r3, #1
 80027bc:	b29a      	uxth	r2, r3
 80027be:	4b1b      	ldr	r3, [pc, #108]	@ (800282c <io_coil_add_channel+0xa0>)
 80027c0:	801a      	strh	r2, [r3, #0]
		}
	}

	io_coil_channels[io_coil_channel_count].write_func = write_func;
 80027c2:	4b18      	ldr	r3, [pc, #96]	@ (8002824 <io_coil_add_channel+0x98>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	4619      	mov	r1, r3
 80027c8:	4a19      	ldr	r2, [pc, #100]	@ (8002830 <io_coil_add_channel+0xa4>)
 80027ca:	460b      	mov	r3, r1
 80027cc:	005b      	lsls	r3, r3, #1
 80027ce:	440b      	add	r3, r1
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].context = context;
 80027d8:	4b12      	ldr	r3, [pc, #72]	@ (8002824 <io_coil_add_channel+0x98>)
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	4619      	mov	r1, r3
 80027de:	4a14      	ldr	r2, [pc, #80]	@ (8002830 <io_coil_add_channel+0xa4>)
 80027e0:	460b      	mov	r3, r1
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	440b      	add	r3, r1
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	3304      	adds	r3, #4
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	601a      	str	r2, [r3, #0]
	io_coil_channels[io_coil_channel_count].storedState = 0;
 80027f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002824 <io_coil_add_channel+0x98>)
 80027f2:	881b      	ldrh	r3, [r3, #0]
 80027f4:	4619      	mov	r1, r3
 80027f6:	4a0e      	ldr	r2, [pc, #56]	@ (8002830 <io_coil_add_channel+0xa4>)
 80027f8:	460b      	mov	r3, r1
 80027fa:	005b      	lsls	r3, r3, #1
 80027fc:	440b      	add	r3, r1
 80027fe:	009b      	lsls	r3, r3, #2
 8002800:	4413      	add	r3, r2
 8002802:	3308      	adds	r3, #8
 8002804:	2200      	movs	r2, #0
 8002806:	701a      	strb	r2, [r3, #0]
	io_coil_channel_count++; // increase overall channel count
 8002808:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <io_coil_add_channel+0x98>)
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	3301      	adds	r3, #1
 800280e:	b29a      	uxth	r2, r3
 8002810:	4b04      	ldr	r3, [pc, #16]	@ (8002824 <io_coil_add_channel+0x98>)
 8002812:	801a      	strh	r2, [r3, #0]
	return true;
 8002814:	2301      	movs	r3, #1
}
 8002816:	4618      	mov	r0, r3
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	20000c28 	.word	0x20000c28
 8002828:	080028f5 	.word	0x080028f5
 800282c:	20000c2a 	.word	0x20000c2a
 8002830:	20000aa8 	.word	0x20000aa8

08002834 <io_coil_read>:


GPIO_PinState io_coil_read(uint16_t index) {
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	4603      	mov	r3, r0
 800283c:	80fb      	strh	r3, [r7, #6]
	if (index < io_coil_channel_count) {
 800283e:	4b0b      	ldr	r3, [pc, #44]	@ (800286c <io_coil_read+0x38>)
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	88fa      	ldrh	r2, [r7, #6]
 8002844:	429a      	cmp	r2, r3
 8002846:	d209      	bcs.n	800285c <io_coil_read+0x28>
		return io_coil_channels[index].storedState;
 8002848:	88fa      	ldrh	r2, [r7, #6]
 800284a:	4909      	ldr	r1, [pc, #36]	@ (8002870 <io_coil_read+0x3c>)
 800284c:	4613      	mov	r3, r2
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	3308      	adds	r3, #8
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	e000      	b.n	800285e <io_coil_read+0x2a>
	}
	return GPIO_PIN_RESET;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	370c      	adds	r7, #12
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	20000c28 	.word	0x20000c28
 8002870:	20000aa8 	.word	0x20000aa8

08002874 <io_coil_write>:


void io_coil_write(uint16_t index, GPIO_PinState state) {
 8002874:	b590      	push	{r4, r7, lr}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	4603      	mov	r3, r0
 800287c:	460a      	mov	r2, r1
 800287e:	80fb      	strh	r3, [r7, #6]
 8002880:	4613      	mov	r3, r2
 8002882:	717b      	strb	r3, [r7, #5]
	if (index < io_coil_channel_count) {
 8002884:	4b19      	ldr	r3, [pc, #100]	@ (80028ec <io_coil_write+0x78>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	88fa      	ldrh	r2, [r7, #6]
 800288a:	429a      	cmp	r2, r3
 800288c:	d229      	bcs.n	80028e2 <io_coil_write+0x6e>
		if (io_coil_channels[index].write_func) {
 800288e:	88fa      	ldrh	r2, [r7, #6]
 8002890:	4917      	ldr	r1, [pc, #92]	@ (80028f0 <io_coil_write+0x7c>)
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	440b      	add	r3, r1
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d015      	beq.n	80028ce <io_coil_write+0x5a>
			io_coil_channels[index].write_func(io_coil_channels[index].context, state);
 80028a2:	88fa      	ldrh	r2, [r7, #6]
 80028a4:	4912      	ldr	r1, [pc, #72]	@ (80028f0 <io_coil_write+0x7c>)
 80028a6:	4613      	mov	r3, r2
 80028a8:	005b      	lsls	r3, r3, #1
 80028aa:	4413      	add	r3, r2
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	440b      	add	r3, r1
 80028b0:	681c      	ldr	r4, [r3, #0]
 80028b2:	88fa      	ldrh	r2, [r7, #6]
 80028b4:	490e      	ldr	r1, [pc, #56]	@ (80028f0 <io_coil_write+0x7c>)
 80028b6:	4613      	mov	r3, r2
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4413      	add	r3, r2
 80028bc:	009b      	lsls	r3, r3, #2
 80028be:	440b      	add	r3, r1
 80028c0:	3304      	adds	r3, #4
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	797a      	ldrb	r2, [r7, #5]
 80028c6:	b292      	uxth	r2, r2
 80028c8:	4611      	mov	r1, r2
 80028ca:	4618      	mov	r0, r3
 80028cc:	47a0      	blx	r4
		}
		io_coil_channels[index].storedState = state;
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	4907      	ldr	r1, [pc, #28]	@ (80028f0 <io_coil_write+0x7c>)
 80028d2:	4613      	mov	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	4413      	add	r3, r2
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	440b      	add	r3, r1
 80028dc:	3308      	adds	r3, #8
 80028de:	797a      	ldrb	r2, [r7, #5]
 80028e0:	701a      	strb	r2, [r3, #0]
	}
}
 80028e2:	bf00      	nop
 80028e4:	370c      	adds	r7, #12
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd90      	pop	{r4, r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000c28 	.word	0x20000c28
 80028f0:	20000aa8 	.word	0x20000aa8

080028f4 <hardware_coil_write_func>:

void hardware_coil_write_func(void* context, GPIO_PinState state) {
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	460b      	mov	r3, r1
 80028fe:	70fb      	strb	r3, [r7, #3]
	gpio_config* gpio = (gpio_config*)context;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(gpio->port, gpio->pin, state);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6818      	ldr	r0, [r3, #0]
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	889b      	ldrh	r3, [r3, #4]
 800290c:	78fa      	ldrb	r2, [r7, #3]
 800290e:	4619      	mov	r1, r3
 8002910:	f007 fddc 	bl	800a4cc <HAL_GPIO_WritePin>
}
 8002914:	bf00      	nop
 8002916:	3710      	adds	r7, #16
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <io_discrete_in_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param port: Pointer to the port where the coil pin is connected (e.g., GPIOA, GPIOB, GPIOC).
 * @param pin: Pin number of the GPIO port where the coil pin is connected.
 */
void io_discrete_in_add_channel(GPIO_PinState (*read_func)(void*), void* context) {
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
	// Check is a physical discrete input channel is being added
	if (read_func == hardware_discrete_in_read_func) {
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a13      	ldr	r2, [pc, #76]	@ (8002978 <io_discrete_in_add_channel+0x5c>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d109      	bne.n	8002942 <io_discrete_in_add_channel+0x26>
		// Enforce limit only for physical discrete inputs
		if (io_hardware_discrete_in_channel_count >= MAX_IO_DISCRETE_IN) {
 800292e:	4b13      	ldr	r3, [pc, #76]	@ (800297c <io_discrete_in_add_channel+0x60>)
 8002930:	881b      	ldrh	r3, [r3, #0]
 8002932:	2b03      	cmp	r3, #3
 8002934:	d81a      	bhi.n	800296c <io_discrete_in_add_channel+0x50>
			return;
		} else {
			io_hardware_discrete_in_channel_count++; // increase physical discrete in channel count
 8002936:	4b11      	ldr	r3, [pc, #68]	@ (800297c <io_discrete_in_add_channel+0x60>)
 8002938:	881b      	ldrh	r3, [r3, #0]
 800293a:	3301      	adds	r3, #1
 800293c:	b29a      	uxth	r2, r3
 800293e:	4b0f      	ldr	r3, [pc, #60]	@ (800297c <io_discrete_in_add_channel+0x60>)
 8002940:	801a      	strh	r2, [r3, #0]
		}
	}

	io_discrete_in_channels[io_discrete_in_channel_count].read_func = read_func;
 8002942:	4b0f      	ldr	r3, [pc, #60]	@ (8002980 <io_discrete_in_add_channel+0x64>)
 8002944:	881b      	ldrh	r3, [r3, #0]
 8002946:	4619      	mov	r1, r3
 8002948:	4a0e      	ldr	r2, [pc, #56]	@ (8002984 <io_discrete_in_add_channel+0x68>)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_discrete_in_channels[io_discrete_in_channel_count].context = context;
 8002950:	4b0b      	ldr	r3, [pc, #44]	@ (8002980 <io_discrete_in_add_channel+0x64>)
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	4a0b      	ldr	r2, [pc, #44]	@ (8002984 <io_discrete_in_add_channel+0x68>)
 8002956:	00db      	lsls	r3, r3, #3
 8002958:	4413      	add	r3, r2
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	605a      	str	r2, [r3, #4]
	io_discrete_in_channel_count++; // increase overall channel count
 800295e:	4b08      	ldr	r3, [pc, #32]	@ (8002980 <io_discrete_in_add_channel+0x64>)
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	3301      	adds	r3, #1
 8002964:	b29a      	uxth	r2, r3
 8002966:	4b06      	ldr	r3, [pc, #24]	@ (8002980 <io_discrete_in_add_channel+0x64>)
 8002968:	801a      	strh	r2, [r3, #0]
 800296a:	e000      	b.n	800296e <io_discrete_in_add_channel+0x52>
			return;
 800296c:	bf00      	nop
}
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr
 8002978:	080029c9 	.word	0x080029c9
 800297c:	20000c4e 	.word	0x20000c4e
 8002980:	20000c4c 	.word	0x20000c4c
 8002984:	20000c2c 	.word	0x20000c2c

08002988 <io_discrete_in_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_coil_add_channel)
 *
 * @retval The GPIO_PinState of the coil input, or GPIO_PIN_RESET if the channel index is invalid.
 */
GPIO_PinState io_discrete_in_read(uint16_t index) {
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	4603      	mov	r3, r0
 8002990:	80fb      	strh	r3, [r7, #6]
	if (index < io_discrete_in_channel_count) {
 8002992:	4b0b      	ldr	r3, [pc, #44]	@ (80029c0 <io_discrete_in_read+0x38>)
 8002994:	881b      	ldrh	r3, [r3, #0]
 8002996:	88fa      	ldrh	r2, [r7, #6]
 8002998:	429a      	cmp	r2, r3
 800299a:	d20c      	bcs.n	80029b6 <io_discrete_in_read+0x2e>
		return io_discrete_in_channels[index].read_func(io_discrete_in_channels[index].context);
 800299c:	88fb      	ldrh	r3, [r7, #6]
 800299e:	4a09      	ldr	r2, [pc, #36]	@ (80029c4 <io_discrete_in_read+0x3c>)
 80029a0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80029a4:	88fb      	ldrh	r3, [r7, #6]
 80029a6:	4907      	ldr	r1, [pc, #28]	@ (80029c4 <io_discrete_in_read+0x3c>)
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	440b      	add	r3, r1
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	4618      	mov	r0, r3
 80029b0:	4790      	blx	r2
 80029b2:	4603      	mov	r3, r0
 80029b4:	e000      	b.n	80029b8 <io_discrete_in_read+0x30>
	}
	return GPIO_PIN_RESET;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3708      	adds	r7, #8
 80029bc:	46bd      	mov	sp, r7
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000c4c 	.word	0x20000c4c
 80029c4:	20000c2c 	.word	0x20000c2c

080029c8 <hardware_discrete_in_read_func>:


// Read function for physical discrete input channels, i2c is device dependent
GPIO_PinState hardware_discrete_in_read_func(void* context) {
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	gpio_config* gpio = (gpio_config*)context;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	60fb      	str	r3, [r7, #12]
	return HAL_GPIO_ReadPin(gpio->port, gpio->pin);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	889b      	ldrh	r3, [r3, #4]
 80029dc:	4619      	mov	r1, r3
 80029de:	4610      	mov	r0, r2
 80029e0:	f007 fd5c 	bl	800a49c <HAL_GPIO_ReadPin>
 80029e4:	4603      	mov	r3, r0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3710      	adds	r7, #16
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
	...

080029f0 <io_holding_reg_add_channel>:
uint16_t io_holding_adc_reg_channel_count = 0;

extern DAC_HandleTypeDef hdac1; // Declare external handle for DAC1


bool io_holding_reg_add_channel(void (*write_func)(void*, uint16_t, IO_Holding_Reg_Mode), void* context, IO_Holding_Reg_Mode mode) {
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	60b9      	str	r1, [r7, #8]
 80029fa:	4613      	mov	r3, r2
 80029fc:	71fb      	strb	r3, [r7, #7]
	if (io_holding_reg_channel_count == MAX_IO_HOLDING_REG) {
 80029fe:	4b29      	ldr	r3, [pc, #164]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	2b20      	cmp	r3, #32
 8002a04:	d101      	bne.n	8002a0a <io_holding_reg_add_channel+0x1a>
		return false;
 8002a06:	2300      	movs	r3, #0
 8002a08:	e045      	b.n	8002a96 <io_holding_reg_add_channel+0xa6>
	}

	// Check is a physical ADC output channel is being added
	if (write_func == (void*)dac_write_func) {
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	4a26      	ldr	r2, [pc, #152]	@ (8002aa8 <io_holding_reg_add_channel+0xb8>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d10b      	bne.n	8002a2a <io_holding_reg_add_channel+0x3a>
		// Enforce limit only for physical ADC outputs
		if (io_holding_adc_reg_channel_count >= MAX_IO_HOLDING_REG_PHYSICAL) {
 8002a12:	4b26      	ldr	r3, [pc, #152]	@ (8002aac <io_holding_reg_add_channel+0xbc>)
 8002a14:	881b      	ldrh	r3, [r3, #0]
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d901      	bls.n	8002a1e <io_holding_reg_add_channel+0x2e>
			return false;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	e03b      	b.n	8002a96 <io_holding_reg_add_channel+0xa6>
		} else {
			io_holding_adc_reg_channel_count++; // increase physical ADC channel count
 8002a1e:	4b23      	ldr	r3, [pc, #140]	@ (8002aac <io_holding_reg_add_channel+0xbc>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	3301      	adds	r3, #1
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	4b21      	ldr	r3, [pc, #132]	@ (8002aac <io_holding_reg_add_channel+0xbc>)
 8002a28:	801a      	strh	r2, [r3, #0]
		}
	}

	io_holding_reg_channels[io_holding_reg_channel_count].write_func = write_func;
 8002a2a:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4a1f      	ldr	r2, [pc, #124]	@ (8002ab0 <io_holding_reg_add_channel+0xc0>)
 8002a32:	460b      	mov	r3, r1
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	440b      	add	r3, r1
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4413      	add	r3, r2
 8002a3c:	68fa      	ldr	r2, [r7, #12]
 8002a3e:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].context = context;
 8002a40:	4b18      	ldr	r3, [pc, #96]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a42:	881b      	ldrh	r3, [r3, #0]
 8002a44:	4619      	mov	r1, r3
 8002a46:	4a1a      	ldr	r2, [pc, #104]	@ (8002ab0 <io_holding_reg_add_channel+0xc0>)
 8002a48:	460b      	mov	r3, r1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	440b      	add	r3, r1
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	3304      	adds	r3, #4
 8002a54:	68ba      	ldr	r2, [r7, #8]
 8002a56:	601a      	str	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].storedValue = 0;
 8002a58:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a5a:	881b      	ldrh	r3, [r3, #0]
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4a14      	ldr	r2, [pc, #80]	@ (8002ab0 <io_holding_reg_add_channel+0xc0>)
 8002a60:	460b      	mov	r3, r1
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	440b      	add	r3, r1
 8002a66:	009b      	lsls	r3, r3, #2
 8002a68:	4413      	add	r3, r2
 8002a6a:	3308      	adds	r3, #8
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	801a      	strh	r2, [r3, #0]
	io_holding_reg_channels[io_holding_reg_channel_count].mode = mode;
 8002a70:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	4619      	mov	r1, r3
 8002a76:	4a0e      	ldr	r2, [pc, #56]	@ (8002ab0 <io_holding_reg_add_channel+0xc0>)
 8002a78:	460b      	mov	r3, r1
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	440b      	add	r3, r1
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	4413      	add	r3, r2
 8002a82:	330a      	adds	r3, #10
 8002a84:	79fa      	ldrb	r2, [r7, #7]
 8002a86:	701a      	strb	r2, [r3, #0]

	io_holding_reg_channel_count++; // increase overall channel count
 8002a88:	4b06      	ldr	r3, [pc, #24]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a8a:	881b      	ldrh	r3, [r3, #0]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	4b04      	ldr	r3, [pc, #16]	@ (8002aa4 <io_holding_reg_add_channel+0xb4>)
 8002a92:	801a      	strh	r2, [r3, #0]
	return true;
 8002a94:	2301      	movs	r3, #1
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000dd0 	.word	0x20000dd0
 8002aa8:	08002b81 	.word	0x08002b81
 8002aac:	20000dd2 	.word	0x20000dd2
 8002ab0:	20000c50 	.word	0x20000c50

08002ab4 <io_holding_reg_read>:



uint16_t io_holding_reg_read(uint16_t index) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002abe:	4b0b      	ldr	r3, [pc, #44]	@ (8002aec <io_holding_reg_read+0x38>)
 8002ac0:	881b      	ldrh	r3, [r3, #0]
 8002ac2:	88fa      	ldrh	r2, [r7, #6]
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d209      	bcs.n	8002adc <io_holding_reg_read+0x28>
		return io_holding_reg_channels[index].storedValue;
 8002ac8:	88fa      	ldrh	r2, [r7, #6]
 8002aca:	4909      	ldr	r1, [pc, #36]	@ (8002af0 <io_holding_reg_read+0x3c>)
 8002acc:	4613      	mov	r3, r2
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	4413      	add	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	3308      	adds	r3, #8
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	e000      	b.n	8002ade <io_holding_reg_read+0x2a>
	}
	return 0;
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	20000dd0 	.word	0x20000dd0
 8002af0:	20000c50 	.word	0x20000c50

08002af4 <io_holding_reg_write>:



void io_holding_reg_write(uint16_t index, uint16_t value) {
 8002af4:	b590      	push	{r4, r7, lr}
 8002af6:	b083      	sub	sp, #12
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	460a      	mov	r2, r1
 8002afe:	80fb      	strh	r3, [r7, #6]
 8002b00:	4613      	mov	r3, r2
 8002b02:	80bb      	strh	r3, [r7, #4]
	if (index < io_holding_reg_channel_count) {
 8002b04:	4b1c      	ldr	r3, [pc, #112]	@ (8002b78 <io_holding_reg_write+0x84>)
 8002b06:	881b      	ldrh	r3, [r3, #0]
 8002b08:	88fa      	ldrh	r2, [r7, #6]
 8002b0a:	429a      	cmp	r2, r3
 8002b0c:	d230      	bcs.n	8002b70 <io_holding_reg_write+0x7c>
		if (io_holding_reg_channels[index].write_func) {
 8002b0e:	88fa      	ldrh	r2, [r7, #6]
 8002b10:	491a      	ldr	r1, [pc, #104]	@ (8002b7c <io_holding_reg_write+0x88>)
 8002b12:	4613      	mov	r3, r2
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4413      	add	r3, r2
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	440b      	add	r3, r1
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d01c      	beq.n	8002b5c <io_holding_reg_write+0x68>
			io_holding_reg_channels[index].write_func(io_holding_reg_channels[index].context, value, io_holding_reg_channels[index].mode);
 8002b22:	88fa      	ldrh	r2, [r7, #6]
 8002b24:	4915      	ldr	r1, [pc, #84]	@ (8002b7c <io_holding_reg_write+0x88>)
 8002b26:	4613      	mov	r3, r2
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	4413      	add	r3, r2
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	440b      	add	r3, r1
 8002b30:	681c      	ldr	r4, [r3, #0]
 8002b32:	88fa      	ldrh	r2, [r7, #6]
 8002b34:	4911      	ldr	r1, [pc, #68]	@ (8002b7c <io_holding_reg_write+0x88>)
 8002b36:	4613      	mov	r3, r2
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	3304      	adds	r3, #4
 8002b42:	6818      	ldr	r0, [r3, #0]
 8002b44:	88fa      	ldrh	r2, [r7, #6]
 8002b46:	490d      	ldr	r1, [pc, #52]	@ (8002b7c <io_holding_reg_write+0x88>)
 8002b48:	4613      	mov	r3, r2
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	4413      	add	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	330a      	adds	r3, #10
 8002b54:	781a      	ldrb	r2, [r3, #0]
 8002b56:	88bb      	ldrh	r3, [r7, #4]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	47a0      	blx	r4
		}
		io_holding_reg_channels[index].storedValue = value;
 8002b5c:	88fa      	ldrh	r2, [r7, #6]
 8002b5e:	4907      	ldr	r1, [pc, #28]	@ (8002b7c <io_holding_reg_write+0x88>)
 8002b60:	4613      	mov	r3, r2
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	3308      	adds	r3, #8
 8002b6c:	88ba      	ldrh	r2, [r7, #4]
 8002b6e:	801a      	strh	r2, [r3, #0]
	}
}
 8002b70:	bf00      	nop
 8002b72:	370c      	adds	r7, #12
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd90      	pop	{r4, r7, pc}
 8002b78:	20000dd0 	.word	0x20000dd0
 8002b7c:	20000c50 	.word	0x20000c50

08002b80 <dac_write_func>:


void dac_write_func(uint32_t channel, uint16_t value, IO_Holding_Reg_Mode mode) {
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b086      	sub	sp, #24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	460b      	mov	r3, r1
 8002b8a:	807b      	strh	r3, [r7, #2]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	707b      	strb	r3, [r7, #1]
#ifdef HAL_DAC_MODULE_ENABLED
		DAC_HandleTypeDef* hdac = &hdac1;
 8002b90:	4b1a      	ldr	r3, [pc, #104]	@ (8002bfc <dac_write_func+0x7c>)
 8002b92:	613b      	str	r3, [r7, #16]

		uint32_t scaledValue;
		switch (mode) {
 8002b94:	787b      	ldrb	r3, [r7, #1]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d002      	beq.n	8002ba0 <dac_write_func+0x20>
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d00a      	beq.n	8002bb4 <dac_write_func+0x34>
 8002b9e:	e01e      	b.n	8002bde <dac_write_func+0x5e>
			case IO_HOLDING_REG_VOLTAGE:
				// Scale modbus 16 bit value to 12 bit DAC range
				scaledValue = (value * 4095U) / 65535U;
 8002ba0:	887a      	ldrh	r2, [r7, #2]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	031b      	lsls	r3, r3, #12
 8002ba6:	1a9b      	subs	r3, r3, r2
 8002ba8:	4a15      	ldr	r2, [pc, #84]	@ (8002c00 <dac_write_func+0x80>)
 8002baa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bae:	0bdb      	lsrs	r3, r3, #15
 8002bb0:	617b      	str	r3, [r7, #20]
				break;
 8002bb2:	e014      	b.n	8002bde <dac_write_func+0x5e>
				// 3.168 V for 20mA [65535 - 16 bit max]

				// DAC value = V_DAC / 3.3 * 4095 (12 bit DAC)
				// DAC value for 4mA = 0.634/3.3 * 4095 = 787
				// DAC value for 20mA = 3.168/3.3 * 4095 = 3931
				uint16_t dac_min_current_mode = 785;
 8002bb4:	f240 3311 	movw	r3, #785	@ 0x311
 8002bb8:	81fb      	strh	r3, [r7, #14]
				uint16_t dac_max_current_mode = 3932;
 8002bba:	f640 735c 	movw	r3, #3932	@ 0xf5c
 8002bbe:	81bb      	strh	r3, [r7, #12]

				uint16_t dac_range_current_mode = dac_max_current_mode - dac_min_current_mode;
 8002bc0:	89ba      	ldrh	r2, [r7, #12]
 8002bc2:	89fb      	ldrh	r3, [r7, #14]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	817b      	strh	r3, [r7, #10]
				scaledValue = dac_min_current_mode + ((uint32_t)value * dac_range_current_mode) / 65535U;
 8002bc8:	89fa      	ldrh	r2, [r7, #14]
 8002bca:	887b      	ldrh	r3, [r7, #2]
 8002bcc:	8979      	ldrh	r1, [r7, #10]
 8002bce:	fb01 f303 	mul.w	r3, r1, r3
 8002bd2:	490b      	ldr	r1, [pc, #44]	@ (8002c00 <dac_write_func+0x80>)
 8002bd4:	fba1 1303 	umull	r1, r3, r1, r3
 8002bd8:	0bdb      	lsrs	r3, r3, #15
 8002bda:	4413      	add	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]
		}

		// Start DAC conversion (DAC peripheral, DAC channel, data alignment, value)
		HAL_DAC_SetValue(hdac, channel, DAC_ALIGN_12B_R, scaledValue);
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	2200      	movs	r2, #0
 8002be2:	6879      	ldr	r1, [r7, #4]
 8002be4:	6938      	ldr	r0, [r7, #16]
 8002be6:	f006 fdbd 	bl	8009764 <HAL_DAC_SetValue>

		// Enable the DAC channel and apply the value to the pin
		HAL_DAC_Start(hdac, channel);
 8002bea:	6879      	ldr	r1, [r7, #4]
 8002bec:	6938      	ldr	r0, [r7, #16]
 8002bee:	f006 fd4d 	bl	800968c <HAL_DAC_Start>
#endif
}
 8002bf2:	bf00      	nop
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	20001100 	.word	0x20001100
 8002c00:	80008001 	.word	0x80008001

08002c04 <io_holding_reg_set_mode>:


bool io_holding_reg_set_mode(uint16_t index, IO_Holding_Reg_Mode mode) {
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	4603      	mov	r3, r0
 8002c0c:	460a      	mov	r2, r1
 8002c0e:	80fb      	strh	r3, [r7, #6]
 8002c10:	4613      	mov	r3, r2
 8002c12:	717b      	strb	r3, [r7, #5]
	if (index < io_holding_reg_channel_count) {
 8002c14:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <io_holding_reg_set_mode+0x40>)
 8002c16:	881b      	ldrh	r3, [r3, #0]
 8002c18:	88fa      	ldrh	r2, [r7, #6]
 8002c1a:	429a      	cmp	r2, r3
 8002c1c:	d20d      	bcs.n	8002c3a <io_holding_reg_set_mode+0x36>
		io_holding_reg_channels[index].mode = mode;
 8002c1e:	88fa      	ldrh	r2, [r7, #6]
 8002c20:	4909      	ldr	r1, [pc, #36]	@ (8002c48 <io_holding_reg_set_mode+0x44>)
 8002c22:	4613      	mov	r3, r2
 8002c24:	005b      	lsls	r3, r3, #1
 8002c26:	4413      	add	r3, r2
 8002c28:	009b      	lsls	r3, r3, #2
 8002c2a:	440b      	add	r3, r1
 8002c2c:	330a      	adds	r3, #10
 8002c2e:	797a      	ldrb	r2, [r7, #5]
 8002c30:	701a      	strb	r2, [r3, #0]

		// trigger EEPROM save
		return automation_save_rules();
 8002c32:	f7fe fbb7 	bl	80013a4 <automation_save_rules>
 8002c36:	4603      	mov	r3, r0
 8002c38:	e000      	b.n	8002c3c <io_holding_reg_set_mode+0x38>
	}
	return false;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	20000dd0 	.word	0x20000dd0
 8002c48:	20000c50 	.word	0x20000c50

08002c4c <io_holding_reg_get_mode>:

bool io_holding_reg_get_mode(uint16_t index, IO_Holding_Reg_Mode* mode) {
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	6039      	str	r1, [r7, #0]
 8002c56:	80fb      	strh	r3, [r7, #6]
	if (index < io_holding_reg_channel_count) {
 8002c58:	4b0c      	ldr	r3, [pc, #48]	@ (8002c8c <io_holding_reg_get_mode+0x40>)
 8002c5a:	881b      	ldrh	r3, [r3, #0]
 8002c5c:	88fa      	ldrh	r2, [r7, #6]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d20c      	bcs.n	8002c7c <io_holding_reg_get_mode+0x30>
		*mode = io_holding_reg_channels[index].mode;
 8002c62:	88fa      	ldrh	r2, [r7, #6]
 8002c64:	490a      	ldr	r1, [pc, #40]	@ (8002c90 <io_holding_reg_get_mode+0x44>)
 8002c66:	4613      	mov	r3, r2
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	4413      	add	r3, r2
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	440b      	add	r3, r1
 8002c70:	330a      	adds	r3, #10
 8002c72:	781a      	ldrb	r2, [r3, #0]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	701a      	strb	r2, [r3, #0]
		return true;
 8002c78:	2301      	movs	r3, #1
 8002c7a:	e000      	b.n	8002c7e <io_holding_reg_get_mode+0x32>
	}
	return false;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000dd0 	.word	0x20000dd0
 8002c90:	20000c50 	.word	0x20000c50

08002c94 <io_holding_reg_type_save>:

bool io_holding_reg_type_save(uint16_t baseAddress) {
 8002c94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c98:	b099      	sub	sp, #100	@ 0x64
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	80fb      	strh	r3, [r7, #6]
 8002ca0:	466b      	mov	r3, sp
 8002ca2:	461e      	mov	r6, r3
	char msg[64];
	sprintf(msg, "saving to base address %d", baseAddress);
 8002ca4:	88fa      	ldrh	r2, [r7, #6]
 8002ca6:	f107 0310 	add.w	r3, r7, #16
 8002caa:	4964      	ldr	r1, [pc, #400]	@ (8002e3c <io_holding_reg_type_save+0x1a8>)
 8002cac:	4618      	mov	r0, r3
 8002cae:	f015 f90b 	bl	8017ec8 <siprintf>
	usb_serial_println(msg);
 8002cb2:	f107 0310 	add.w	r3, r7, #16
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f001 fe6e 	bl	8004998 <usb_serial_println>

	// Count physical DAC holding regs
	uint16_t count = 0;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8002cc6:	e014      	b.n	8002cf2 <io_holding_reg_type_save+0x5e>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002cc8:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002ccc:	495c      	ldr	r1, [pc, #368]	@ (8002e40 <io_holding_reg_type_save+0x1ac>)
 8002cce:	4613      	mov	r3, r2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	4413      	add	r3, r2
 8002cd4:	009b      	lsls	r3, r3, #2
 8002cd6:	440b      	add	r3, r1
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a5a      	ldr	r2, [pc, #360]	@ (8002e44 <io_holding_reg_type_save+0x1b0>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d103      	bne.n	8002ce8 <io_holding_reg_type_save+0x54>
			count++;
 8002ce0:	89fb      	ldrh	r3, [r7, #14]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002ce8:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8002cec:	3301      	adds	r3, #1
 8002cee:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8002cf2:	4b55      	ldr	r3, [pc, #340]	@ (8002e48 <io_holding_reg_type_save+0x1b4>)
 8002cf4:	881b      	ldrh	r3, [r3, #0]
 8002cf6:	f8b7 205e 	ldrh.w	r2, [r7, #94]	@ 0x5e
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d3e4      	bcc.n	8002cc8 <io_holding_reg_type_save+0x34>
		}
		// ignore other types as they cannot be changed on the fly
	}

	if (count == 0) return true; // nothing to save
 8002cfe:	89fb      	ldrh	r3, [r7, #14]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <io_holding_reg_type_save+0x74>
 8002d04:	2301      	movs	r3, #1
 8002d06:	e093      	b.n	8002e30 <io_holding_reg_type_save+0x19c>


	// Buffer to hold all data for CRC16
	uint8_t buffer[
				   sizeof(count) +
				   sizeof(IO_Holding_Reg_Type_Record) * count
 8002d08:	89fb      	ldrh	r3, [r7, #14]
 8002d0a:	009b      	lsls	r3, r3, #2
				   sizeof(count) +
 8002d0c:	1c99      	adds	r1, r3, #2
 8002d0e:	460b      	mov	r3, r1
	uint8_t buffer[
 8002d10:	3b01      	subs	r3, #1
 8002d12:	657b      	str	r3, [r7, #84]	@ 0x54
 8002d14:	2300      	movs	r3, #0
 8002d16:	4688      	mov	r8, r1
 8002d18:	4699      	mov	r9, r3
 8002d1a:	f04f 0200 	mov.w	r2, #0
 8002d1e:	f04f 0300 	mov.w	r3, #0
 8002d22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d2e:	2300      	movs	r3, #0
 8002d30:	460c      	mov	r4, r1
 8002d32:	461d      	mov	r5, r3
 8002d34:	f04f 0200 	mov.w	r2, #0
 8002d38:	f04f 0300 	mov.w	r3, #0
 8002d3c:	00eb      	lsls	r3, r5, #3
 8002d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002d42:	00e2      	lsls	r2, r4, #3
 8002d44:	1dcb      	adds	r3, r1, #7
 8002d46:	08db      	lsrs	r3, r3, #3
 8002d48:	00db      	lsls	r3, r3, #3
 8002d4a:	ebad 0d03 	sub.w	sp, sp, r3
 8002d4e:	466b      	mov	r3, sp
 8002d50:	3300      	adds	r3, #0
 8002d52:	653b      	str	r3, [r7, #80]	@ 0x50
    ];

	uint16_t offset = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	// Build buffer

	// count
	memcpy(&buffer[offset], &count, sizeof(count));
 8002d5a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002d5e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002d60:	4413      	add	r3, r2
 8002d62:	89fa      	ldrh	r2, [r7, #14]
 8002d64:	801a      	strh	r2, [r3, #0]
	offset += sizeof(count);
 8002d66:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002d6a:	3302      	adds	r3, #2
 8002d6c:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c

	// holding register records
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002d70:	2300      	movs	r3, #0
 8002d72:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8002d76:	e029      	b.n	8002dcc <io_holding_reg_type_save+0x138>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8002d78:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002d7c:	4930      	ldr	r1, [pc, #192]	@ (8002e40 <io_holding_reg_type_save+0x1ac>)
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	440b      	add	r3, r1
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a2e      	ldr	r2, [pc, #184]	@ (8002e44 <io_holding_reg_type_save+0x1b0>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d118      	bne.n	8002dc2 <io_holding_reg_type_save+0x12e>
			IO_Holding_Reg_Type_Record newRecord;
			newRecord.index = i;
 8002d90:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002d94:	813b      	strh	r3, [r7, #8]
			newRecord.mode = io_holding_reg_channels[i].mode;
 8002d96:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002d9a:	4929      	ldr	r1, [pc, #164]	@ (8002e40 <io_holding_reg_type_save+0x1ac>)
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	4413      	add	r3, r2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	440b      	add	r3, r1
 8002da6:	330a      	adds	r3, #10
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	72bb      	strb	r3, [r7, #10]

			memcpy(&buffer[offset], &newRecord, sizeof(newRecord));
 8002dac:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002db0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8002db2:	4413      	add	r3, r2
 8002db4:	68ba      	ldr	r2, [r7, #8]
 8002db6:	601a      	str	r2, [r3, #0]
			offset += sizeof(newRecord);
 8002db8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002dbc:	3304      	adds	r3, #4
 8002dbe:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 8002dc2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8002dcc:	4b1e      	ldr	r3, [pc, #120]	@ (8002e48 <io_holding_reg_type_save+0x1b4>)
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d3cf      	bcc.n	8002d78 <io_holding_reg_type_save+0xe4>
		}
	}

	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8002dd8:	f8b7 205c 	ldrh.w	r2, [r7, #92]	@ 0x5c
 8002ddc:	88fb      	ldrh	r3, [r7, #6]
 8002dde:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002de0:	4618      	mov	r0, r3
 8002de2:	f7ff f944 	bl	800206e <EEPROM_WriteBlock>
 8002de6:	4603      	mov	r3, r0
 8002de8:	f083 0301 	eor.w	r3, r3, #1
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <io_holding_reg_type_save+0x162>
 8002df2:	2300      	movs	r3, #0
 8002df4:	e01c      	b.n	8002e30 <io_holding_reg_type_save+0x19c>
	baseAddress += offset;
 8002df6:	88fa      	ldrh	r2, [r7, #6]
 8002df8:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002dfc:	4413      	add	r3, r2
 8002dfe:	80fb      	strh	r3, [r7, #6]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 8002e00:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 8002e04:	4619      	mov	r1, r3
 8002e06:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002e08:	f002 fcc6 	bl	8005798 <modbus_crc16>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	81bb      	strh	r3, [r7, #12]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 8002e10:	f107 010c 	add.w	r1, r7, #12
 8002e14:	88fb      	ldrh	r3, [r7, #6]
 8002e16:	2202      	movs	r2, #2
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7ff f928 	bl	800206e <EEPROM_WriteBlock>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	f083 0301 	eor.w	r3, r3, #1
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <io_holding_reg_type_save+0x19a>
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <io_holding_reg_type_save+0x19c>

	return true;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	46b5      	mov	sp, r6
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3764      	adds	r7, #100	@ 0x64
 8002e36:	46bd      	mov	sp, r7
 8002e38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e3c:	0801a324 	.word	0x0801a324
 8002e40:	20000c50 	.word	0x20000c50
 8002e44:	08002b81 	.word	0x08002b81
 8002e48:	20000dd0 	.word	0x20000dd0

08002e4c <io_holding_reg_type_load>:

bool io_holding_reg_type_load(uint16_t baseAddress) {
 8002e4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e50:	b0ad      	sub	sp, #180	@ 0xb4
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	4603      	mov	r3, r0
 8002e56:	80fb      	strh	r3, [r7, #6]
 8002e58:	466b      	mov	r3, sp
 8002e5a:	461e      	mov	r6, r3
	char msg[64];
	sprintf(msg, "loading from base address %d", baseAddress);
 8002e5c:	88fa      	ldrh	r2, [r7, #6]
 8002e5e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002e62:	4977      	ldr	r1, [pc, #476]	@ (8003040 <io_holding_reg_type_load+0x1f4>)
 8002e64:	4618      	mov	r0, r3
 8002e66:	f015 f82f 	bl	8017ec8 <siprintf>
	usb_serial_println(msg);
 8002e6a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f001 fd92 	bl	8004998 <usb_serial_println>

	// Buffer for reading max possible amount
	uint16_t dataLen = sizeof(uint16_t) + sizeof(IO_Holding_Reg_Type_Record) * MAX_IO_HOLDING_REG_PHYSICAL + sizeof(uint16_t);
 8002e74:	230c      	movs	r3, #12
 8002e76:	f8a7 30ac 	strh.w	r3, [r7, #172]	@ 0xac
	uint8_t buffer[dataLen];
 8002e7a:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	@ 0xac
 8002e7e:	460b      	mov	r3, r1
 8002e80:	3b01      	subs	r3, #1
 8002e82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002e86:	b28b      	uxth	r3, r1
 8002e88:	2200      	movs	r2, #0
 8002e8a:	4698      	mov	r8, r3
 8002e8c:	4691      	mov	r9, r2
 8002e8e:	f04f 0200 	mov.w	r2, #0
 8002e92:	f04f 0300 	mov.w	r3, #0
 8002e96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ea2:	b28b      	uxth	r3, r1
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	461c      	mov	r4, r3
 8002ea8:	4615      	mov	r5, r2
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	00eb      	lsls	r3, r5, #3
 8002eb4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eb8:	00e2      	lsls	r2, r4, #3
 8002eba:	460b      	mov	r3, r1
 8002ebc:	3307      	adds	r3, #7
 8002ebe:	08db      	lsrs	r3, r3, #3
 8002ec0:	00db      	lsls	r3, r3, #3
 8002ec2:	ebad 0d03 	sub.w	sp, sp, r3
 8002ec6:	466b      	mov	r3, sp
 8002ec8:	3300      	adds	r3, #0
 8002eca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

	uint16_t offset = 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

	// read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) {
 8002ed4:	f8b7 20ac 	ldrh.w	r2, [r7, #172]	@ 0xac
 8002ed8:	88fb      	ldrh	r3, [r7, #6]
 8002eda:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f7ff f8dd 	bl	800209e <EEPROM_LoadBlock>
 8002ee4:	4603      	mov	r3, r0
 8002ee6:	f083 0301 	eor.w	r3, r3, #1
 8002eea:	b2db      	uxtb	r3, r3
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d004      	beq.n	8002efa <io_holding_reg_type_load+0xae>
		usb_serial_println("error1");
 8002ef0:	4854      	ldr	r0, [pc, #336]	@ (8003044 <io_holding_reg_type_load+0x1f8>)
 8002ef2:	f001 fd51 	bl	8004998 <usb_serial_println>
		return false;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	e09c      	b.n	8003034 <io_holding_reg_type_load+0x1e8>
	}

	// Read count first then data
	uint16_t temp_reg_count;
	memcpy(&temp_reg_count, &buffer[offset], sizeof(temp_reg_count));
 8002efa:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002efe:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002f02:	4413      	add	r3, r2
 8002f04:	881b      	ldrh	r3, [r3, #0]
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	if (temp_reg_count > MAX_IO_HOLDING_REG_PHYSICAL) {
 8002f0c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	d90f      	bls.n	8002f34 <io_holding_reg_type_load+0xe8>
		char errormsg[64];
		sprintf(errormsg, "error2 - temp reg count = %d", temp_reg_count);
 8002f14:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f18:	461a      	mov	r2, r3
 8002f1a:	f107 030c 	add.w	r3, r7, #12
 8002f1e:	494a      	ldr	r1, [pc, #296]	@ (8003048 <io_holding_reg_type_load+0x1fc>)
 8002f20:	4618      	mov	r0, r3
 8002f22:	f014 ffd1 	bl	8017ec8 <siprintf>
		usb_serial_println(errormsg);
 8002f26:	f107 030c 	add.w	r3, r7, #12
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f001 fd34 	bl	8004998 <usb_serial_println>
		return false;
 8002f30:	2300      	movs	r3, #0
 8002f32:	e07f      	b.n	8003034 <io_holding_reg_type_load+0x1e8>
	}
	offset += sizeof(temp_reg_count);
 8002f34:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002f38:	3302      	adds	r3, #2
 8002f3a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

	IO_Holding_Reg_Type_Record temp_records[MAX_IO_HOLDING_REG_PHYSICAL];
	memcpy(temp_records, &buffer[offset], temp_reg_count * sizeof(IO_Holding_Reg_Type_Record));
 8002f3e:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002f42:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8002f46:	18d1      	adds	r1, r2, r3
 8002f48:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f4c:	009a      	lsls	r2, r3, #2
 8002f4e:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002f52:	4618      	mov	r0, r3
 8002f54:	f015 f8b7 	bl	80180c6 <memcpy>
	offset += temp_reg_count * sizeof(IO_Holding_Reg_Type_Record);
 8002f58:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	b29a      	uxth	r2, r3
 8002f60:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002f64:	4413      	add	r3, r2
 8002f66:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) {
 8002f6a:	88fa      	ldrh	r2, [r7, #6]
 8002f6c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002f70:	4413      	add	r3, r2
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	f107 014e 	add.w	r1, r7, #78	@ 0x4e
 8002f78:	2202      	movs	r2, #2
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff f88f 	bl	800209e <EEPROM_LoadBlock>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f083 0301 	eor.w	r3, r3, #1
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d004      	beq.n	8002f96 <io_holding_reg_type_load+0x14a>
		usb_serial_println("error3");
 8002f8c:	482f      	ldr	r0, [pc, #188]	@ (800304c <io_holding_reg_type_load+0x200>)
 8002f8e:	f001 fd03 	bl	8004998 <usb_serial_println>
		return false;
 8002f92:	2300      	movs	r3, #0
 8002f94:	e04e      	b.n	8003034 <io_holding_reg_type_load+0x1e8>
	}

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8002f96:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8002fa0:	f002 fbfa 	bl	8005798 <modbus_crc16>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	f8a7 30a0 	strh.w	r3, [r7, #160]	@ 0xa0
	if (computed_crc != stored_crc) {
 8002faa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002fae:	f8b7 20a0 	ldrh.w	r2, [r7, #160]	@ 0xa0
 8002fb2:	429a      	cmp	r2, r3
 8002fb4:	d004      	beq.n	8002fc0 <io_holding_reg_type_load+0x174>
		usb_serial_println("error4");
 8002fb6:	4826      	ldr	r0, [pc, #152]	@ (8003050 <io_holding_reg_type_load+0x204>)
 8002fb8:	f001 fcee 	bl	8004998 <usb_serial_println>
		return false;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e039      	b.n	8003034 <io_holding_reg_type_load+0x1e8>
	}

	// All checks passed - commit to channels
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8002fc6:	e02b      	b.n	8003020 <io_holding_reg_type_load+0x1d4>
		uint16_t index = temp_records[i].index;
 8002fc8:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	33b0      	adds	r3, #176	@ 0xb0
 8002fd0:	443b      	add	r3, r7
 8002fd2:	f833 3c60 	ldrh.w	r3, [r3, #-96]
 8002fd6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
		if (io_holding_reg_channels[index].write_func == (void*)dac_write_func) {
 8002fda:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8002fde:	491d      	ldr	r1, [pc, #116]	@ (8003054 <io_holding_reg_type_load+0x208>)
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a1a      	ldr	r2, [pc, #104]	@ (8003058 <io_holding_reg_type_load+0x20c>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d111      	bne.n	8003016 <io_holding_reg_type_load+0x1ca>
			io_holding_reg_channels[index].mode = temp_records[i].mode;
 8002ff2:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 8002ff6:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	33b0      	adds	r3, #176	@ 0xb0
 8002ffe:	443b      	add	r3, r7
 8003000:	f813 0c5e 	ldrb.w	r0, [r3, #-94]
 8003004:	4913      	ldr	r1, [pc, #76]	@ (8003054 <io_holding_reg_type_load+0x208>)
 8003006:	4613      	mov	r3, r2
 8003008:	005b      	lsls	r3, r3, #1
 800300a:	4413      	add	r3, r2
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	440b      	add	r3, r1
 8003010:	330a      	adds	r3, #10
 8003012:	4602      	mov	r2, r0
 8003014:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < temp_reg_count; i++) {
 8003016:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	@ 0xae
 800301a:	3301      	adds	r3, #1
 800301c:	f8a7 30ae 	strh.w	r3, [r7, #174]	@ 0xae
 8003020:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003024:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	@ 0xae
 8003028:	429a      	cmp	r2, r3
 800302a:	d3cd      	bcc.n	8002fc8 <io_holding_reg_type_load+0x17c>
		}
	}

	usb_serial_println("load finished mode");
 800302c:	480b      	ldr	r0, [pc, #44]	@ (800305c <io_holding_reg_type_load+0x210>)
 800302e:	f001 fcb3 	bl	8004998 <usb_serial_println>

	return true;
 8003032:	2301      	movs	r3, #1
 8003034:	46b5      	mov	sp, r6
}
 8003036:	4618      	mov	r0, r3
 8003038:	37b4      	adds	r7, #180	@ 0xb4
 800303a:	46bd      	mov	sp, r7
 800303c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003040:	0801a340 	.word	0x0801a340
 8003044:	0801a360 	.word	0x0801a360
 8003048:	0801a368 	.word	0x0801a368
 800304c:	0801a388 	.word	0x0801a388
 8003050:	0801a390 	.word	0x0801a390
 8003054:	20000c50 	.word	0x20000c50
 8003058:	08002b81 	.word	0x08002b81
 800305c:	0801a398 	.word	0x0801a398

08003060 <io_holding_reg_type_clear>:

bool io_holding_reg_type_clear(bool factoryResetMode) {
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800306a:	2300      	movs	r3, #0
 800306c:	81fb      	strh	r3, [r7, #14]
 800306e:	e017      	b.n	80030a0 <io_holding_reg_type_clear+0x40>
		if (io_holding_reg_channels[i].write_func == (void*)dac_write_func) {
 8003070:	89fa      	ldrh	r2, [r7, #14]
 8003072:	4915      	ldr	r1, [pc, #84]	@ (80030c8 <io_holding_reg_type_clear+0x68>)
 8003074:	4613      	mov	r3, r2
 8003076:	005b      	lsls	r3, r3, #1
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a12      	ldr	r2, [pc, #72]	@ (80030cc <io_holding_reg_type_clear+0x6c>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d109      	bne.n	800309a <io_holding_reg_type_clear+0x3a>
			io_holding_reg_channels[i].mode = IO_HOLDING_REG_VOLTAGE; // default is voltage
 8003086:	89fa      	ldrh	r2, [r7, #14]
 8003088:	490f      	ldr	r1, [pc, #60]	@ (80030c8 <io_holding_reg_type_clear+0x68>)
 800308a:	4613      	mov	r3, r2
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	330a      	adds	r3, #10
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < io_holding_reg_channel_count; i++) {
 800309a:	89fb      	ldrh	r3, [r7, #14]
 800309c:	3301      	adds	r3, #1
 800309e:	81fb      	strh	r3, [r7, #14]
 80030a0:	4b0b      	ldr	r3, [pc, #44]	@ (80030d0 <io_holding_reg_type_clear+0x70>)
 80030a2:	881b      	ldrh	r3, [r3, #0]
 80030a4:	89fa      	ldrh	r2, [r7, #14]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d3e2      	bcc.n	8003070 <io_holding_reg_type_clear+0x10>
		}
	}

	if (!factoryResetMode) {
 80030aa:	79fb      	ldrb	r3, [r7, #7]
 80030ac:	f083 0301 	eor.w	r3, r3, #1
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <io_holding_reg_type_clear+0x5e>
		return automation_save_rules();
 80030b6:	f7fe f975 	bl	80013a4 <automation_save_rules>
 80030ba:	4603      	mov	r3, r0
 80030bc:	e000      	b.n	80030c0 <io_holding_reg_type_clear+0x60>
		// only saves when not in factory reset mode (saving is already triggered in factory reset mode externally)
	}

	return true;
 80030be:	2301      	movs	r3, #1
}
 80030c0:	4618      	mov	r0, r3
 80030c2:	3710      	adds	r7, #16
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	20000c50 	.word	0x20000c50
 80030cc:	08002b81 	.word	0x08002b81
 80030d0:	20000dd0 	.word	0x20000dd0

080030d4 <io_input_reg_add_channel>:
 * be used to read from. The channel number is incremented with each channel added.
 *
 * @param read_func: Function that reads the channels device, returning a value. For physical ADC input, use "adc_read_func". For I2C, it is device dependent.
 * @param context: Pointer passed to that read function. For physical ADC input, use "&hadcX" replacing X as necessary.
 */
void io_input_reg_add_channel(uint16_t (*read_func)(void*), void* context) {
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
	// Check is a physical ADC input channel is being added
	if (read_func == (void*)adc_read_func) {
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a13      	ldr	r2, [pc, #76]	@ (8003130 <io_input_reg_add_channel+0x5c>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d109      	bne.n	80030fa <io_input_reg_add_channel+0x26>
		// Enforce limit only for physical ADC inputs
		if (io_input_adc_reg_channel_count >= MAX_IO_INPUT_REG_PHYSICAL) {
 80030e6:	4b13      	ldr	r3, [pc, #76]	@ (8003134 <io_input_reg_add_channel+0x60>)
 80030e8:	881b      	ldrh	r3, [r3, #0]
 80030ea:	2b03      	cmp	r3, #3
 80030ec:	d81a      	bhi.n	8003124 <io_input_reg_add_channel+0x50>
			return;
		} else {
			io_input_adc_reg_channel_count++; // increase physical ADC channel count
 80030ee:	4b11      	ldr	r3, [pc, #68]	@ (8003134 <io_input_reg_add_channel+0x60>)
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	3301      	adds	r3, #1
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	4b0f      	ldr	r3, [pc, #60]	@ (8003134 <io_input_reg_add_channel+0x60>)
 80030f8:	801a      	strh	r2, [r3, #0]
		}
	}

	io_input_reg_channels[io_input_reg_channel_count].read_func = read_func;
 80030fa:	4b0f      	ldr	r3, [pc, #60]	@ (8003138 <io_input_reg_add_channel+0x64>)
 80030fc:	881b      	ldrh	r3, [r3, #0]
 80030fe:	4619      	mov	r1, r3
 8003100:	4a0e      	ldr	r2, [pc, #56]	@ (800313c <io_input_reg_add_channel+0x68>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
	io_input_reg_channels[io_input_reg_channel_count].context = context;
 8003108:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <io_input_reg_add_channel+0x64>)
 800310a:	881b      	ldrh	r3, [r3, #0]
 800310c:	4a0b      	ldr	r2, [pc, #44]	@ (800313c <io_input_reg_add_channel+0x68>)
 800310e:	00db      	lsls	r3, r3, #3
 8003110:	4413      	add	r3, r2
 8003112:	683a      	ldr	r2, [r7, #0]
 8003114:	605a      	str	r2, [r3, #4]
	io_input_reg_channel_count++; // increase overall channel count
 8003116:	4b08      	ldr	r3, [pc, #32]	@ (8003138 <io_input_reg_add_channel+0x64>)
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	b29a      	uxth	r2, r3
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <io_input_reg_add_channel+0x64>)
 8003120:	801a      	strh	r2, [r3, #0]
 8003122:	e000      	b.n	8003126 <io_input_reg_add_channel+0x52>
			return;
 8003124:	bf00      	nop
}
 8003126:	370c      	adds	r7, #12
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr
 8003130:	08003181 	.word	0x08003181
 8003134:	20000ed6 	.word	0x20000ed6
 8003138:	20000ed4 	.word	0x20000ed4
 800313c:	20000dd4 	.word	0x20000dd4

08003140 <io_input_reg_read>:
 *
 * @param index: The index of the channel to read (assigned in order of registration with io_holding_reg_add_channel)
 *
 * @retval The ADC conversion result, or 0 if the channel is invalid.
 */
uint16_t io_input_reg_read(uint16_t index) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	80fb      	strh	r3, [r7, #6]
	if (index < io_input_reg_channel_count) {
 800314a:	4b0b      	ldr	r3, [pc, #44]	@ (8003178 <io_input_reg_read+0x38>)
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	88fa      	ldrh	r2, [r7, #6]
 8003150:	429a      	cmp	r2, r3
 8003152:	d20c      	bcs.n	800316e <io_input_reg_read+0x2e>
		return io_input_reg_channels[index].read_func(io_input_reg_channels[index].context);
 8003154:	88fb      	ldrh	r3, [r7, #6]
 8003156:	4a09      	ldr	r2, [pc, #36]	@ (800317c <io_input_reg_read+0x3c>)
 8003158:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800315c:	88fb      	ldrh	r3, [r7, #6]
 800315e:	4907      	ldr	r1, [pc, #28]	@ (800317c <io_input_reg_read+0x3c>)
 8003160:	00db      	lsls	r3, r3, #3
 8003162:	440b      	add	r3, r1
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4618      	mov	r0, r3
 8003168:	4790      	blx	r2
 800316a:	4603      	mov	r3, r0
 800316c:	e000      	b.n	8003170 <io_input_reg_read+0x30>
	}
	return 0;
 800316e:	2300      	movs	r3, #0
}
 8003170:	4618      	mov	r0, r3
 8003172:	3708      	adds	r7, #8
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}
 8003178:	20000ed4 	.word	0x20000ed4
 800317c:	20000dd4 	.word	0x20000dd4

08003180 <adc_read_func>:


// Read function for physical adc channels, i2c is device dependent
uint16_t adc_read_func(uint32_t channel) {
 8003180:	b580      	push	{r7, lr}
 8003182:	b08c      	sub	sp, #48	@ 0x30
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
#ifdef HAL_ADC_MODULE_ENABLED
		//ADC_HandleTypeDef* hadc = (ADC_HandleTypeDef*)context; // cast generic handle to ADC_HandleTypeDef
		ADC_HandleTypeDef* hadc = &hadc1;
 8003188:	4b1d      	ldr	r3, [pc, #116]	@ (8003200 <adc_read_func+0x80>)
 800318a:	62fb      	str	r3, [r7, #44]	@ 0x2c

		// Stop ADC before reconfiguration
    	HAL_ADC_Stop(&hadc1);
 800318c:	481c      	ldr	r0, [pc, #112]	@ (8003200 <adc_read_func+0x80>)
 800318e:	f005 f9d5 	bl	800853c <HAL_ADC_Stop>

		// Configure the specified channel
		ADC_ChannelConfTypeDef sConfig = {0};
 8003192:	f107 030c 	add.w	r3, r7, #12
 8003196:	2220      	movs	r2, #32
 8003198:	2100      	movs	r1, #0
 800319a:	4618      	mov	r0, r3
 800319c:	f014 ff13 	bl	8017fc6 <memset>
		sConfig.Channel = channel;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	60fb      	str	r3, [r7, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1; /* !!! WILL NOT WORK WITHOUT !! */
 80031a4:	2306      	movs	r3, #6
 80031a6:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; // Better accuracy
 80031a8:	2304      	movs	r3, #4
 80031aa:	617b      	str	r3, [r7, #20]
		sConfig.SingleDiff = ADC_SINGLE_ENDED; /* !!! WILL NOT WORK WITHOUT !!! */
 80031ac:	237f      	movs	r3, #127	@ 0x7f
 80031ae:	61bb      	str	r3, [r7, #24]
		HAL_ADC_ConfigChannel(hadc, &sConfig);
 80031b0:	f107 030c 	add.w	r3, r7, #12
 80031b4:	4619      	mov	r1, r3
 80031b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80031b8:	f005 fada 	bl	8008770 <HAL_ADC_ConfigChannel>

		// Start ADC conversion
		HAL_ADC_Start(hadc);
 80031bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80031be:	f005 f901 	bl	80083c4 <HAL_ADC_Start>

		// Wait until the ADC conversion is done (or a timeout of 100 ms occurs)
		if (HAL_ADC_PollForConversion(hadc, 100) == HAL_OK) {
 80031c2:	2164      	movs	r1, #100	@ 0x64
 80031c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80031c6:	f005 f9ed 	bl	80085a4 <HAL_ADC_PollForConversion>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d10f      	bne.n	80031f0 <adc_read_func+0x70>
			//HAL_ADC_Stop(hadc);
			// Return the ADC value
			return (HAL_ADC_GetValue(hadc) * 65535) / 4095; // scale 12 bit value to 16 bit value as expected by modbus specifications
 80031d0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80031d2:	f005 fabf 	bl	8008754 <HAL_ADC_GetValue>
 80031d6:	4602      	mov	r2, r0
 80031d8:	4613      	mov	r3, r2
 80031da:	041b      	lsls	r3, r3, #16
 80031dc:	1a9a      	subs	r2, r3, r2
 80031de:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <adc_read_func+0x84>)
 80031e0:	fba3 1302 	umull	r1, r3, r3, r2
 80031e4:	1ad2      	subs	r2, r2, r3
 80031e6:	0852      	lsrs	r2, r2, #1
 80031e8:	4413      	add	r3, r2
 80031ea:	0adb      	lsrs	r3, r3, #11
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	e003      	b.n	80031f8 <adc_read_func+0x78>
		}
		HAL_ADC_Stop(hadc);
 80031f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80031f2:	f005 f9a3 	bl	800853c <HAL_ADC_Stop>
#endif
	return 0;
 80031f6:	2300      	movs	r3, #0
}
 80031f8:	4618      	mov	r0, r3
 80031fa:	3730      	adds	r7, #48	@ 0x30
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	20001094 	.word	0x20001094
 8003204:	00100101 	.word	0x00100101

08003208 <io_modbus_slave_poll_all>:
	if (index >= io_modbus_slave_channel_count) return 0;
	return io_modbus_slave_channels[index].buffer;
}

// Poll one slave at a time
void io_modbus_slave_poll_all(void) {
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
	if (modbus_master_is_busy()) return;
 800320e:	f001 fcd5 	bl	8004bbc <modbus_master_is_busy>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d15a      	bne.n	80032ce <io_modbus_slave_poll_all+0xc6>
	polling_in_progress = true;
 8003218:	4b30      	ldr	r3, [pc, #192]	@ (80032dc <io_modbus_slave_poll_all+0xd4>)
 800321a:	2201      	movs	r2, #1
 800321c:	701a      	strb	r2, [r3, #0]

	if (io_modbus_slave_channel_count == 0) return;
 800321e:	4b30      	ldr	r3, [pc, #192]	@ (80032e0 <io_modbus_slave_poll_all+0xd8>)
 8003220:	881b      	ldrh	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d055      	beq.n	80032d2 <io_modbus_slave_poll_all+0xca>

	uint32_t now_ms = get_ms();
 8003226:	f002 fb4b 	bl	80058c0 <get_ms>
 800322a:	6138      	str	r0, [r7, #16]

	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 800322c:	2300      	movs	r3, #0
 800322e:	75fb      	strb	r3, [r7, #23]
 8003230:	e046      	b.n	80032c0 <io_modbus_slave_poll_all+0xb8>
		uint8_t index = (current_polling_index + i) % io_modbus_slave_channel_count;
 8003232:	4b2c      	ldr	r3, [pc, #176]	@ (80032e4 <io_modbus_slave_poll_all+0xdc>)
 8003234:	781b      	ldrb	r3, [r3, #0]
 8003236:	461a      	mov	r2, r3
 8003238:	7dfb      	ldrb	r3, [r7, #23]
 800323a:	4413      	add	r3, r2
 800323c:	4a28      	ldr	r2, [pc, #160]	@ (80032e0 <io_modbus_slave_poll_all+0xd8>)
 800323e:	8812      	ldrh	r2, [r2, #0]
 8003240:	fb93 f1f2 	sdiv	r1, r3, r2
 8003244:	fb01 f202 	mul.w	r2, r1, r2
 8003248:	1a9b      	subs	r3, r3, r2
 800324a:	73fb      	strb	r3, [r7, #15]
		Modbus_Slave_Channel* ch = &io_modbus_slave_channels[index];
 800324c:	7bfa      	ldrb	r2, [r7, #15]
 800324e:	4613      	mov	r3, r2
 8003250:	005b      	lsls	r3, r3, #1
 8003252:	4413      	add	r3, r2
 8003254:	009b      	lsls	r3, r3, #2
 8003256:	4a24      	ldr	r2, [pc, #144]	@ (80032e8 <io_modbus_slave_poll_all+0xe0>)
 8003258:	4413      	add	r3, r2
 800325a:	60bb      	str	r3, [r7, #8]

		// Check if it's time to poll this one
		if ((now_ms - ch->last_updated_ms) >= MODBUS_SLAVE_POLLING_MS) {
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8003268:	d327      	bcc.n	80032ba <io_modbus_slave_poll_all+0xb2>
			bool success = modbus_master_request_read(ch->slave_address, ch->type, ch->register_address, &ch->buffer);
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	7818      	ldrb	r0, [r3, #0]
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	7859      	ldrb	r1, [r3, #1]
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	885a      	ldrh	r2, [r3, #2]
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	3304      	adds	r3, #4
 800327a:	f001 fc3d 	bl	8004af8 <modbus_master_request_read>
 800327e:	4603      	mov	r3, r0
 8003280:	71fb      	strb	r3, [r7, #7]
			if (success) {
 8003282:	79fb      	ldrb	r3, [r7, #7]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d012      	beq.n	80032ae <io_modbus_slave_poll_all+0xa6>
				polling_in_progress = true;
 8003288:	4b14      	ldr	r3, [pc, #80]	@ (80032dc <io_modbus_slave_poll_all+0xd4>)
 800328a:	2201      	movs	r2, #1
 800328c:	701a      	strb	r2, [r3, #0]
				ch->last_updated_ms = now_ms;
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	693a      	ldr	r2, [r7, #16]
 8003292:	609a      	str	r2, [r3, #8]
				current_polling_index = (index + 1) % io_modbus_slave_channel_count;
 8003294:	7bfb      	ldrb	r3, [r7, #15]
 8003296:	3301      	adds	r3, #1
 8003298:	4a11      	ldr	r2, [pc, #68]	@ (80032e0 <io_modbus_slave_poll_all+0xd8>)
 800329a:	8812      	ldrh	r2, [r2, #0]
 800329c:	fb93 f1f2 	sdiv	r1, r3, r2
 80032a0:	fb01 f202 	mul.w	r2, r1, r2
 80032a4:	1a9b      	subs	r3, r3, r2
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	4b0e      	ldr	r3, [pc, #56]	@ (80032e4 <io_modbus_slave_poll_all+0xdc>)
 80032aa:	701a      	strb	r2, [r3, #0]
				break;
 80032ac:	e012      	b.n	80032d4 <io_modbus_slave_poll_all+0xcc>
			} else {
				polling_in_progress = false;
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <io_modbus_slave_poll_all+0xd4>)
 80032b0:	2200      	movs	r2, #0
 80032b2:	701a      	strb	r2, [r3, #0]
				// Master is busy or failed to queue, just wait and try again in the next cycle
				usb_serial_println("Read failed");
 80032b4:	480d      	ldr	r0, [pc, #52]	@ (80032ec <io_modbus_slave_poll_all+0xe4>)
 80032b6:	f001 fb6f 	bl	8004998 <usb_serial_println>
	for (uint8_t i = 0; i < io_modbus_slave_channel_count; i++) {
 80032ba:	7dfb      	ldrb	r3, [r7, #23]
 80032bc:	3301      	adds	r3, #1
 80032be:	75fb      	strb	r3, [r7, #23]
 80032c0:	7dfb      	ldrb	r3, [r7, #23]
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	4b06      	ldr	r3, [pc, #24]	@ (80032e0 <io_modbus_slave_poll_all+0xd8>)
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d3b2      	bcc.n	8003232 <io_modbus_slave_poll_all+0x2a>
 80032cc:	e002      	b.n	80032d4 <io_modbus_slave_poll_all+0xcc>
	if (modbus_master_is_busy()) return;
 80032ce:	bf00      	nop
 80032d0:	e000      	b.n	80032d4 <io_modbus_slave_poll_all+0xcc>
	if (io_modbus_slave_channel_count == 0) return;
 80032d2:	bf00      	nop
			}
		}
	}
}
 80032d4:	3718      	adds	r7, #24
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	20000f0b 	.word	0x20000f0b
 80032e0:	20000f08 	.word	0x20000f08
 80032e4:	20000f0a 	.word	0x20000f0a
 80032e8:	20000ed8 	.word	0x20000ed8
 80032ec:	0801a3ac 	.word	0x0801a3ac

080032f0 <io_virtual_add>:

Virtual_Holding_Reg_Channel virtual_holding_reg_channels[MAX_VIRTUAL_HOLDING_REG];
uint16_t virtual_holding_reg_channel_count = 0;


bool io_virtual_add(VirtualRegisterType type) {
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80032fa:	79fb      	ldrb	r3, [r7, #7]
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d002      	beq.n	8003306 <io_virtual_add+0x16>
 8003300:	2b01      	cmp	r3, #1
 8003302:	d013      	beq.n	800332c <io_virtual_add+0x3c>
 8003304:	e026      	b.n	8003354 <io_virtual_add+0x64>
		case VIR_COIL: {
			if (virtual_coil_channel_count == MAX_VIRTUAL_COILS) {
 8003306:	4b1c      	ldr	r3, [pc, #112]	@ (8003378 <io_virtual_add+0x88>)
 8003308:	881b      	ldrh	r3, [r3, #0]
 800330a:	2b80      	cmp	r3, #128	@ 0x80
 800330c:	d101      	bne.n	8003312 <io_virtual_add+0x22>
				return false;
 800330e:	2300      	movs	r3, #0
 8003310:	e02d      	b.n	800336e <io_virtual_add+0x7e>
			}
			virtual_coil_channels[virtual_coil_channel_count].storedValue = 0;
 8003312:	4b19      	ldr	r3, [pc, #100]	@ (8003378 <io_virtual_add+0x88>)
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	461a      	mov	r2, r3
 8003318:	4b18      	ldr	r3, [pc, #96]	@ (800337c <io_virtual_add+0x8c>)
 800331a:	2100      	movs	r1, #0
 800331c:	5499      	strb	r1, [r3, r2]
			virtual_coil_channel_count++;
 800331e:	4b16      	ldr	r3, [pc, #88]	@ (8003378 <io_virtual_add+0x88>)
 8003320:	881b      	ldrh	r3, [r3, #0]
 8003322:	3301      	adds	r3, #1
 8003324:	b29a      	uxth	r2, r3
 8003326:	4b14      	ldr	r3, [pc, #80]	@ (8003378 <io_virtual_add+0x88>)
 8003328:	801a      	strh	r2, [r3, #0]
			break;
 800332a:	e015      	b.n	8003358 <io_virtual_add+0x68>
		}
		case VIR_HOLDING: {
			if (virtual_holding_reg_channel_count == MAX_VIRTUAL_HOLDING_REG) {
 800332c:	4b14      	ldr	r3, [pc, #80]	@ (8003380 <io_virtual_add+0x90>)
 800332e:	881b      	ldrh	r3, [r3, #0]
 8003330:	2b80      	cmp	r3, #128	@ 0x80
 8003332:	d101      	bne.n	8003338 <io_virtual_add+0x48>
				return false;
 8003334:	2300      	movs	r3, #0
 8003336:	e01a      	b.n	800336e <io_virtual_add+0x7e>
			}
			virtual_holding_reg_channels[virtual_holding_reg_channel_count].storedValue = 0;
 8003338:	4b11      	ldr	r3, [pc, #68]	@ (8003380 <io_virtual_add+0x90>)
 800333a:	881b      	ldrh	r3, [r3, #0]
 800333c:	461a      	mov	r2, r3
 800333e:	4b11      	ldr	r3, [pc, #68]	@ (8003384 <io_virtual_add+0x94>)
 8003340:	2100      	movs	r1, #0
 8003342:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			virtual_holding_reg_channel_count++;
 8003346:	4b0e      	ldr	r3, [pc, #56]	@ (8003380 <io_virtual_add+0x90>)
 8003348:	881b      	ldrh	r3, [r3, #0]
 800334a:	3301      	adds	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	4b0c      	ldr	r3, [pc, #48]	@ (8003380 <io_virtual_add+0x90>)
 8003350:	801a      	strh	r2, [r3, #0]
			break;
 8003352:	e001      	b.n	8003358 <io_virtual_add+0x68>
		}
		default: {
			return false;
 8003354:	2300      	movs	r3, #0
 8003356:	e00a      	b.n	800336e <io_virtual_add+0x7e>
		}
	}

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	if (!automation_save_rules()) {
 8003358:	f7fe f824 	bl	80013a4 <automation_save_rules>
 800335c:	4603      	mov	r3, r0
 800335e:	f083 0301 	eor.w	r3, r3, #1
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <io_virtual_add+0x7c>
		return false;
 8003368:	2300      	movs	r3, #0
 800336a:	e000      	b.n	800336e <io_virtual_add+0x7e>
	}

	return true;
 800336c:	2301      	movs	r3, #1
}
 800336e:	4618      	mov	r0, r3
 8003370:	3708      	adds	r7, #8
 8003372:	46bd      	mov	sp, r7
 8003374:	bd80      	pop	{r7, pc}
 8003376:	bf00      	nop
 8003378:	20000f8c 	.word	0x20000f8c
 800337c:	20000f0c 	.word	0x20000f0c
 8003380:	20001090 	.word	0x20001090
 8003384:	20000f90 	.word	0x20000f90

08003388 <io_virtual_get_count>:


bool io_virtual_get_count(VirtualRegisterType type, uint16_t* count) {
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	4603      	mov	r3, r0
 8003390:	6039      	str	r1, [r7, #0]
 8003392:	71fb      	strb	r3, [r7, #7]
	if (!count) return false;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d101      	bne.n	800339e <io_virtual_get_count+0x16>
 800339a:	2300      	movs	r3, #0
 800339c:	e012      	b.n	80033c4 <io_virtual_get_count+0x3c>

	switch (type) {
 800339e:	79fb      	ldrb	r3, [r7, #7]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d002      	beq.n	80033aa <io_virtual_get_count+0x22>
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d006      	beq.n	80033b6 <io_virtual_get_count+0x2e>
 80033a8:	e00b      	b.n	80033c2 <io_virtual_get_count+0x3a>
		case VIR_COIL: {
			*count = virtual_coil_channel_count;
 80033aa:	4b09      	ldr	r3, [pc, #36]	@ (80033d0 <io_virtual_get_count+0x48>)
 80033ac:	881a      	ldrh	r2, [r3, #0]
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	801a      	strh	r2, [r3, #0]
			return true;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e006      	b.n	80033c4 <io_virtual_get_count+0x3c>
		}
		case VIR_HOLDING: {
			*count = virtual_holding_reg_channel_count;
 80033b6:	4b07      	ldr	r3, [pc, #28]	@ (80033d4 <io_virtual_get_count+0x4c>)
 80033b8:	881a      	ldrh	r2, [r3, #0]
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	801a      	strh	r2, [r3, #0]
			return true;
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <io_virtual_get_count+0x3c>
		}
		default: {
			return false;
 80033c2:	2300      	movs	r3, #0
		}
	}
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr
 80033d0:	20000f8c 	.word	0x20000f8c
 80033d4:	20001090 	.word	0x20001090

080033d8 <io_virtual_read>:

bool io_virtual_read(VirtualRegisterType type, uint16_t index, uint16_t* value) {
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	603a      	str	r2, [r7, #0]
 80033e2:	71fb      	strb	r3, [r7, #7]
 80033e4:	460b      	mov	r3, r1
 80033e6:	80bb      	strh	r3, [r7, #4]
	if (!value) return false;
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <io_virtual_read+0x1a>
 80033ee:	2300      	movs	r3, #0
 80033f0:	e024      	b.n	800343c <io_virtual_read+0x64>

	switch (type) {
 80033f2:	79fb      	ldrb	r3, [r7, #7]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <io_virtual_read+0x26>
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d00f      	beq.n	800341c <io_virtual_read+0x44>
 80033fc:	e01d      	b.n	800343a <io_virtual_read+0x62>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 80033fe:	4b12      	ldr	r3, [pc, #72]	@ (8003448 <io_virtual_read+0x70>)
 8003400:	881b      	ldrh	r3, [r3, #0]
 8003402:	88ba      	ldrh	r2, [r7, #4]
 8003404:	429a      	cmp	r2, r3
 8003406:	d301      	bcc.n	800340c <io_virtual_read+0x34>
				return false;
 8003408:	2300      	movs	r3, #0
 800340a:	e017      	b.n	800343c <io_virtual_read+0x64>
			}

			*value = (uint16_t)(virtual_coil_channels[index].storedValue);
 800340c:	88bb      	ldrh	r3, [r7, #4]
 800340e:	4a0f      	ldr	r2, [pc, #60]	@ (800344c <io_virtual_read+0x74>)
 8003410:	5cd3      	ldrb	r3, [r2, r3]
 8003412:	461a      	mov	r2, r3
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	801a      	strh	r2, [r3, #0]
			return true;
 8003418:	2301      	movs	r3, #1
 800341a:	e00f      	b.n	800343c <io_virtual_read+0x64>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 800341c:	4b0c      	ldr	r3, [pc, #48]	@ (8003450 <io_virtual_read+0x78>)
 800341e:	881b      	ldrh	r3, [r3, #0]
 8003420:	88ba      	ldrh	r2, [r7, #4]
 8003422:	429a      	cmp	r2, r3
 8003424:	d301      	bcc.n	800342a <io_virtual_read+0x52>
				return false;
 8003426:	2300      	movs	r3, #0
 8003428:	e008      	b.n	800343c <io_virtual_read+0x64>
			}
			*value = virtual_holding_reg_channels[index].storedValue;
 800342a:	88bb      	ldrh	r3, [r7, #4]
 800342c:	4a09      	ldr	r2, [pc, #36]	@ (8003454 <io_virtual_read+0x7c>)
 800342e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	801a      	strh	r2, [r3, #0]
			return true;
 8003436:	2301      	movs	r3, #1
 8003438:	e000      	b.n	800343c <io_virtual_read+0x64>
		}
		default: {
			return false;
 800343a:	2300      	movs	r3, #0
		}
	}
}
 800343c:	4618      	mov	r0, r3
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr
 8003448:	20000f8c 	.word	0x20000f8c
 800344c:	20000f0c 	.word	0x20000f0c
 8003450:	20001090 	.word	0x20001090
 8003454:	20000f90 	.word	0x20000f90

08003458 <io_virtual_write>:

bool io_virtual_write(VirtualRegisterType type, uint16_t index, uint16_t value) {
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	4603      	mov	r3, r0
 8003460:	71fb      	strb	r3, [r7, #7]
 8003462:	460b      	mov	r3, r1
 8003464:	80bb      	strh	r3, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	807b      	strh	r3, [r7, #2]
	switch (type) {
 800346a:	79fb      	ldrb	r3, [r7, #7]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <io_virtual_write+0x1e>
 8003470:	2b01      	cmp	r3, #1
 8003472:	d013      	beq.n	800349c <io_virtual_write+0x44>
 8003474:	e020      	b.n	80034b8 <io_virtual_write+0x60>
		case VIR_COIL: {
			if (index >= virtual_coil_channel_count) {
 8003476:	4b14      	ldr	r3, [pc, #80]	@ (80034c8 <io_virtual_write+0x70>)
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	88ba      	ldrh	r2, [r7, #4]
 800347c:	429a      	cmp	r2, r3
 800347e:	d301      	bcc.n	8003484 <io_virtual_write+0x2c>
				return false;
 8003480:	2300      	movs	r3, #0
 8003482:	e01a      	b.n	80034ba <io_virtual_write+0x62>
			}

			virtual_coil_channels[index].storedValue = (value != 0) ? 1 : 0;
 8003484:	887b      	ldrh	r3, [r7, #2]
 8003486:	2b00      	cmp	r3, #0
 8003488:	bf14      	ite	ne
 800348a:	2301      	movne	r3, #1
 800348c:	2300      	moveq	r3, #0
 800348e:	b2da      	uxtb	r2, r3
 8003490:	88bb      	ldrh	r3, [r7, #4]
 8003492:	4611      	mov	r1, r2
 8003494:	4a0d      	ldr	r2, [pc, #52]	@ (80034cc <io_virtual_write+0x74>)
 8003496:	54d1      	strb	r1, [r2, r3]
			return true;
 8003498:	2301      	movs	r3, #1
 800349a:	e00e      	b.n	80034ba <io_virtual_write+0x62>
		}
		case VIR_HOLDING: {
			if (index >= virtual_holding_reg_channel_count) {
 800349c:	4b0c      	ldr	r3, [pc, #48]	@ (80034d0 <io_virtual_write+0x78>)
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	88ba      	ldrh	r2, [r7, #4]
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d301      	bcc.n	80034aa <io_virtual_write+0x52>
				return false;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e007      	b.n	80034ba <io_virtual_write+0x62>
			}

			virtual_holding_reg_channels[index].storedValue = value;
 80034aa:	88bb      	ldrh	r3, [r7, #4]
 80034ac:	4909      	ldr	r1, [pc, #36]	@ (80034d4 <io_virtual_write+0x7c>)
 80034ae:	887a      	ldrh	r2, [r7, #2]
 80034b0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
			return true;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e000      	b.n	80034ba <io_virtual_write+0x62>
		}
		default: {
			return false;
 80034b8:	2300      	movs	r3, #0
		}
	}
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	20000f8c 	.word	0x20000f8c
 80034cc:	20000f0c 	.word	0x20000f0c
 80034d0:	20001090 	.word	0x20001090
 80034d4:	20000f90 	.word	0x20000f90

080034d8 <io_virtual_save>:

bool io_virtual_save(uint16_t baseAddress) {
 80034d8:	b580      	push	{r7, lr}
 80034da:	b0e6      	sub	sp, #408	@ 0x198
 80034dc:	af00      	add	r7, sp, #0
 80034de:	4602      	mov	r2, r0
 80034e0:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80034e4:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80034e8:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
    ];

	uint16_t offset = 0;
 80034ea:	2300      	movs	r3, #0
 80034ec:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Build buffer

	// Virtual coil count
	memcpy(&buffer[offset], &virtual_coil_channel_count, sizeof(virtual_coil_channel_count));
 80034f0:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 80034f4:	f107 0210 	add.w	r2, r7, #16
 80034f8:	4413      	add	r3, r2
 80034fa:	4a4c      	ldr	r2, [pc, #304]	@ (800362c <io_virtual_save+0x154>)
 80034fc:	8812      	ldrh	r2, [r2, #0]
 80034fe:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_coil_channel_count);
 8003500:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003504:	3302      	adds	r3, #2
 8003506:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual coil data
	memcpy(&buffer[offset], virtual_coil_channels, virtual_coil_channel_count * sizeof(Virtual_Coil_Channel));
 800350a:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800350e:	f107 0210 	add.w	r2, r7, #16
 8003512:	4413      	add	r3, r2
 8003514:	4a45      	ldr	r2, [pc, #276]	@ (800362c <io_virtual_save+0x154>)
 8003516:	8812      	ldrh	r2, [r2, #0]
 8003518:	4945      	ldr	r1, [pc, #276]	@ (8003630 <io_virtual_save+0x158>)
 800351a:	4618      	mov	r0, r3
 800351c:	f014 fdd3 	bl	80180c6 <memcpy>
	offset += virtual_coil_channel_count * sizeof(Virtual_Coil_Channel);
 8003520:	4b42      	ldr	r3, [pc, #264]	@ (800362c <io_virtual_save+0x154>)
 8003522:	881a      	ldrh	r2, [r3, #0]
 8003524:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003528:	4413      	add	r3, r2
 800352a:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register count
	memcpy(&buffer[offset], &virtual_holding_reg_channel_count, sizeof(virtual_holding_reg_channel_count));
 800352e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003532:	f107 0210 	add.w	r2, r7, #16
 8003536:	4413      	add	r3, r2
 8003538:	4a3e      	ldr	r2, [pc, #248]	@ (8003634 <io_virtual_save+0x15c>)
 800353a:	8812      	ldrh	r2, [r2, #0]
 800353c:	801a      	strh	r2, [r3, #0]
	offset += sizeof(virtual_holding_reg_channel_count);
 800353e:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 8003542:	3302      	adds	r3, #2
 8003544:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

	// Virtual holding register data
	memcpy(&buffer[offset], virtual_holding_reg_channels, virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel));
 8003548:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800354c:	f107 0210 	add.w	r2, r7, #16
 8003550:	4413      	add	r3, r2
 8003552:	4a38      	ldr	r2, [pc, #224]	@ (8003634 <io_virtual_save+0x15c>)
 8003554:	8812      	ldrh	r2, [r2, #0]
 8003556:	0052      	lsls	r2, r2, #1
 8003558:	4937      	ldr	r1, [pc, #220]	@ (8003638 <io_virtual_save+0x160>)
 800355a:	4618      	mov	r0, r3
 800355c:	f014 fdb3 	bl	80180c6 <memcpy>
	offset += virtual_holding_reg_channel_count * sizeof(Virtual_Holding_Reg_Channel);
 8003560:	4b34      	ldr	r3, [pc, #208]	@ (8003634 <io_virtual_save+0x15c>)
 8003562:	881b      	ldrh	r3, [r3, #0]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	f8b7 3196 	ldrh.w	r3, [r7, #406]	@ 0x196
 800356c:	4413      	add	r3, r2
 800356e:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196


	// Write buffer to EEPROM
	if (!EEPROM_WriteBlock(baseAddress, buffer, offset)) return false;
 8003572:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8003576:	f107 0110 	add.w	r1, r7, #16
 800357a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800357e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003582:	881b      	ldrh	r3, [r3, #0]
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fd72 	bl	800206e <EEPROM_WriteBlock>
 800358a:	4603      	mov	r3, r0
 800358c:	f083 0301 	eor.w	r3, r3, #1
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <io_virtual_save+0xc2>
 8003596:	2300      	movs	r3, #0
 8003598:	e042      	b.n	8003620 <io_virtual_save+0x148>
	baseAddress += offset;
 800359a:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 800359e:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80035a2:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 80035a6:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 80035aa:	8811      	ldrh	r1, [r2, #0]
 80035ac:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80035b0:	440a      	add	r2, r1
 80035b2:	801a      	strh	r2, [r3, #0]

	// Compute and write CRC16
	uint16_t crc = modbus_crc16(buffer, offset);
 80035b4:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 80035b8:	f107 0310 	add.w	r3, r7, #16
 80035bc:	4611      	mov	r1, r2
 80035be:	4618      	mov	r0, r3
 80035c0:	f002 f8ea 	bl	8005798 <modbus_crc16>
 80035c4:	4603      	mov	r3, r0
 80035c6:	461a      	mov	r2, r3
 80035c8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80035cc:	f5a3 73c5 	sub.w	r3, r3, #394	@ 0x18a
 80035d0:	801a      	strh	r2, [r3, #0]
	if (!EEPROM_WriteBlock(baseAddress, &crc, sizeof(crc))) return false;
 80035d2:	f107 010e 	add.w	r1, r7, #14
 80035d6:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80035da:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 80035de:	881b      	ldrh	r3, [r3, #0]
 80035e0:	2202      	movs	r2, #2
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7fe fd43 	bl	800206e <EEPROM_WriteBlock>
 80035e8:	4603      	mov	r3, r0
 80035ea:	f083 0301 	eor.w	r3, r3, #1
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d001      	beq.n	80035f8 <io_virtual_save+0x120>
 80035f4:	2300      	movs	r3, #0
 80035f6:	e013      	b.n	8003620 <io_virtual_save+0x148>

	baseAddress += sizeof(crc);
 80035f8:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 80035fc:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003600:	f507 72cc 	add.w	r2, r7, #408	@ 0x198
 8003604:	f5a2 72c9 	sub.w	r2, r2, #402	@ 0x192
 8003608:	8812      	ldrh	r2, [r2, #0]
 800360a:	3202      	adds	r2, #2
 800360c:	801a      	strh	r2, [r3, #0]

	// Now save physical holding register modes
	return io_holding_reg_type_save(baseAddress);
 800360e:	f507 73cc 	add.w	r3, r7, #408	@ 0x198
 8003612:	f5a3 73c9 	sub.w	r3, r3, #402	@ 0x192
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff fb3b 	bl	8002c94 <io_holding_reg_type_save>
 800361e:	4603      	mov	r3, r0
}
 8003620:	4618      	mov	r0, r3
 8003622:	f507 77cc 	add.w	r7, r7, #408	@ 0x198
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
 800362a:	bf00      	nop
 800362c:	20000f8c 	.word	0x20000f8c
 8003630:	20000f0c 	.word	0x20000f0c
 8003634:	20001090 	.word	0x20001090
 8003638:	20000f90 	.word	0x20000f90

0800363c <io_virtual_load>:

bool io_virtual_load(uint16_t baseAddress) {
 800363c:	b580      	push	{r7, lr}
 800363e:	f5ad 7d48 	sub.w	sp, sp, #800	@ 0x320
 8003642:	af00      	add	r7, sp, #0
 8003644:	4602      	mov	r2, r0
 8003646:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800364a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800364e:	801a      	strh	r2, [r3, #0]
				   sizeof(virtual_coil_channels) +
				   sizeof(virtual_holding_reg_channel_count) +
				   sizeof(virtual_holding_reg_channels)
	];

	uint16_t offset = 0;
 8003650:	2300      	movs	r3, #0
 8003652:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t dataLen = sizeof(virtual_coil_channel_count) +
 8003656:	f44f 73c2 	mov.w	r3, #388	@ 0x184
 800365a:	f8a7 331c 	strh.w	r3, [r7, #796]	@ 0x31c
						MAX_VIRTUAL_COILS * sizeof(Virtual_Coil_Channel) +
						sizeof(virtual_holding_reg_channel_count) +
						MAX_VIRTUAL_HOLDING_REG * sizeof(Virtual_Holding_Reg_Channel);

	// Read max data (up to just before CRC)
	if (!EEPROM_LoadBlock(baseAddress, buffer, dataLen)) return false;
 800365e:	f8b7 231c 	ldrh.w	r2, [r7, #796]	@ 0x31c
 8003662:	f507 71ca 	add.w	r1, r7, #404	@ 0x194
 8003666:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800366a:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	4618      	mov	r0, r3
 8003672:	f7fe fd14 	bl	800209e <EEPROM_LoadBlock>
 8003676:	4603      	mov	r3, r0
 8003678:	f083 0301 	eor.w	r3, r3, #1
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <io_virtual_load+0x4a>
 8003682:	2300      	movs	r3, #0
 8003684:	e0dd      	b.n	8003842 <io_virtual_load+0x206>

	// Read counts first then data
	uint16_t temp_coil_count;
	memcpy(&temp_coil_count, &buffer[offset], sizeof(temp_coil_count));
 8003686:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800368a:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800368e:	4413      	add	r3, r2
 8003690:	881b      	ldrh	r3, [r3, #0]
 8003692:	b29a      	uxth	r2, r3
 8003694:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003698:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 800369c:	801a      	strh	r2, [r3, #0]
	if (temp_coil_count > MAX_VIRTUAL_COILS) return false;
 800369e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80036a2:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	2b80      	cmp	r3, #128	@ 0x80
 80036aa:	d901      	bls.n	80036b0 <io_virtual_load+0x74>
 80036ac:	2300      	movs	r3, #0
 80036ae:	e0c8      	b.n	8003842 <io_virtual_load+0x206>
	offset += sizeof(temp_coil_count);
 80036b0:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80036b4:	3302      	adds	r3, #2
 80036b6:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Coil_Channel temp_coils[MAX_VIRTUAL_COILS];
	memcpy(temp_coils, &buffer[offset], temp_coil_count * sizeof(Virtual_Coil_Channel));
 80036ba:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80036be:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80036c2:	18d1      	adds	r1, r2, r3
 80036c4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80036c8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	461a      	mov	r2, r3
 80036d0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80036d4:	4618      	mov	r0, r3
 80036d6:	f014 fcf6 	bl	80180c6 <memcpy>
	offset += temp_coil_count * sizeof(Virtual_Coil_Channel);
 80036da:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80036de:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80036e2:	881a      	ldrh	r2, [r3, #0]
 80036e4:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80036e8:	4413      	add	r3, r2
 80036ea:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	uint16_t temp_holding_count;
	memcpy(&temp_holding_count, &buffer[offset], sizeof(temp_holding_count));
 80036ee:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 80036f2:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 80036f6:	4413      	add	r3, r2
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	b29a      	uxth	r2, r3
 80036fc:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003700:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003704:	801a      	strh	r2, [r3, #0]
	if (temp_holding_count > MAX_VIRTUAL_HOLDING_REG) return false;
 8003706:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800370a:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800370e:	881b      	ldrh	r3, [r3, #0]
 8003710:	2b80      	cmp	r3, #128	@ 0x80
 8003712:	d901      	bls.n	8003718 <io_virtual_load+0xdc>
 8003714:	2300      	movs	r3, #0
 8003716:	e094      	b.n	8003842 <io_virtual_load+0x206>
	offset += sizeof(temp_holding_count);
 8003718:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 800371c:	3302      	adds	r3, #2
 800371e:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	Virtual_Holding_Reg_Channel temp_holding[MAX_VIRTUAL_HOLDING_REG];
	memcpy(temp_holding, &buffer[offset], temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 8003722:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003726:	f507 72ca 	add.w	r2, r7, #404	@ 0x194
 800372a:	18d1      	adds	r1, r2, r3
 800372c:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003730:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	005a      	lsls	r2, r3, #1
 8003738:	f107 030c 	add.w	r3, r7, #12
 800373c:	4618      	mov	r0, r3
 800373e:	f014 fcc2 	bl	80180c6 <memcpy>
	offset += temp_holding_count * sizeof(Virtual_Holding_Reg_Channel);
 8003742:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003746:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 800374a:	881b      	ldrh	r3, [r3, #0]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003754:	4413      	add	r3, r2
 8003756:	f8a7 331e 	strh.w	r3, [r7, #798]	@ 0x31e

	// Read CRC16
	uint16_t stored_crc;
	if (!EEPROM_LoadBlock(baseAddress + offset, &stored_crc, sizeof(stored_crc))) return false;
 800375a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800375e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003762:	881a      	ldrh	r2, [r3, #0]
 8003764:	f8b7 331e 	ldrh.w	r3, [r7, #798]	@ 0x31e
 8003768:	4413      	add	r3, r2
 800376a:	b29b      	uxth	r3, r3
 800376c:	f107 010a 	add.w	r1, r7, #10
 8003770:	2202      	movs	r2, #2
 8003772:	4618      	mov	r0, r3
 8003774:	f7fe fc93 	bl	800209e <EEPROM_LoadBlock>
 8003778:	4603      	mov	r3, r0
 800377a:	f083 0301 	eor.w	r3, r3, #1
 800377e:	b2db      	uxtb	r3, r3
 8003780:	2b00      	cmp	r3, #0
 8003782:	d001      	beq.n	8003788 <io_virtual_load+0x14c>
 8003784:	2300      	movs	r3, #0
 8003786:	e05c      	b.n	8003842 <io_virtual_load+0x206>

	// Check CRC16
	uint16_t computed_crc = modbus_crc16(buffer, offset);
 8003788:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 800378c:	f507 73ca 	add.w	r3, r7, #404	@ 0x194
 8003790:	4611      	mov	r1, r2
 8003792:	4618      	mov	r0, r3
 8003794:	f002 f800 	bl	8005798 <modbus_crc16>
 8003798:	4603      	mov	r3, r0
 800379a:	f8a7 331a 	strh.w	r3, [r7, #794]	@ 0x31a
	if (computed_crc != stored_crc) return false;
 800379e:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037a2:	f2a3 3316 	subw	r3, r3, #790	@ 0x316
 80037a6:	881b      	ldrh	r3, [r3, #0]
 80037a8:	f8b7 231a 	ldrh.w	r2, [r7, #794]	@ 0x31a
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d001      	beq.n	80037b4 <io_virtual_load+0x178>
 80037b0:	2300      	movs	r3, #0
 80037b2:	e046      	b.n	8003842 <io_virtual_load+0x206>

	// All checks passed  commit to globals
	virtual_coil_channel_count = temp_coil_count;
 80037b4:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037b8:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80037bc:	881a      	ldrh	r2, [r3, #0]
 80037be:	4b23      	ldr	r3, [pc, #140]	@ (800384c <io_virtual_load+0x210>)
 80037c0:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_coil_channels, temp_coils, temp_coil_count * sizeof(Virtual_Coil_Channel));
 80037c2:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037c6:	f5a3 73c7 	sub.w	r3, r3, #398	@ 0x18e
 80037ca:	881b      	ldrh	r3, [r3, #0]
 80037cc:	461a      	mov	r2, r3
 80037ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80037d2:	4619      	mov	r1, r3
 80037d4:	481e      	ldr	r0, [pc, #120]	@ (8003850 <io_virtual_load+0x214>)
 80037d6:	f014 fc76 	bl	80180c6 <memcpy>

	virtual_holding_reg_channel_count = temp_holding_count;
 80037da:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037de:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80037e2:	881a      	ldrh	r2, [r3, #0]
 80037e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003854 <io_virtual_load+0x218>)
 80037e6:	801a      	strh	r2, [r3, #0]
	memcpy(virtual_holding_reg_channels, temp_holding, temp_holding_count * sizeof(Virtual_Holding_Reg_Channel));
 80037e8:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 80037ec:	f2a3 2312 	subw	r3, r3, #530	@ 0x212
 80037f0:	881b      	ldrh	r3, [r3, #0]
 80037f2:	005a      	lsls	r2, r3, #1
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	4619      	mov	r1, r3
 80037fa:	4817      	ldr	r0, [pc, #92]	@ (8003858 <io_virtual_load+0x21c>)
 80037fc:	f014 fc63 	bl	80180c6 <memcpy>

	baseAddress += offset;
 8003800:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003804:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003808:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 800380c:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 8003810:	8811      	ldrh	r1, [r2, #0]
 8003812:	f8b7 231e 	ldrh.w	r2, [r7, #798]	@ 0x31e
 8003816:	440a      	add	r2, r1
 8003818:	801a      	strh	r2, [r3, #0]
	baseAddress += sizeof(stored_crc);
 800381a:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 800381e:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003822:	f507 7248 	add.w	r2, r7, #800	@ 0x320
 8003826:	f2a2 321a 	subw	r2, r2, #794	@ 0x31a
 800382a:	8812      	ldrh	r2, [r2, #0]
 800382c:	3202      	adds	r2, #2
 800382e:	801a      	strh	r2, [r3, #0]

	return io_holding_reg_type_load(baseAddress);
 8003830:	f507 7348 	add.w	r3, r7, #800	@ 0x320
 8003834:	f2a3 331a 	subw	r3, r3, #794	@ 0x31a
 8003838:	881b      	ldrh	r3, [r3, #0]
 800383a:	4618      	mov	r0, r3
 800383c:	f7ff fb06 	bl	8002e4c <io_holding_reg_type_load>
 8003840:	4603      	mov	r3, r0
}
 8003842:	4618      	mov	r0, r3
 8003844:	f507 7748 	add.w	r7, r7, #800	@ 0x320
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	20000f8c 	.word	0x20000f8c
 8003850:	20000f0c 	.word	0x20000f0c
 8003854:	20001090 	.word	0x20001090
 8003858:	20000f90 	.word	0x20000f90

0800385c <io_virtual_clear>:

// WARNING. Deletes all virtual registers in memory and on EEPROM
bool io_virtual_clear(void) {
 800385c:	b580      	push	{r7, lr}
 800385e:	af00      	add	r7, sp, #0
	virtual_coil_channel_count = 0;
 8003860:	4b0a      	ldr	r3, [pc, #40]	@ (800388c <io_virtual_clear+0x30>)
 8003862:	2200      	movs	r2, #0
 8003864:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 8003866:	4b0a      	ldr	r3, [pc, #40]	@ (8003890 <io_virtual_clear+0x34>)
 8003868:	2200      	movs	r2, #0
 800386a:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 800386c:	2280      	movs	r2, #128	@ 0x80
 800386e:	2100      	movs	r1, #0
 8003870:	4808      	ldr	r0, [pc, #32]	@ (8003894 <io_virtual_clear+0x38>)
 8003872:	f014 fba8 	bl	8017fc6 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 8003876:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800387a:	2100      	movs	r1, #0
 800387c:	4806      	ldr	r0, [pc, #24]	@ (8003898 <io_virtual_clear+0x3c>)
 800387e:	f014 fba2 	bl	8017fc6 <memset>

	// Save virtual registers to EEPROM (managed by automation as virtual registers are written after rules at dynamic address)
	return automation_save_rules();
 8003882:	f7fd fd8f 	bl	80013a4 <automation_save_rules>
 8003886:	4603      	mov	r3, r0
}
 8003888:	4618      	mov	r0, r3
 800388a:	bd80      	pop	{r7, pc}
 800388c:	20000f8c 	.word	0x20000f8c
 8003890:	20001090 	.word	0x20001090
 8003894:	20000f0c 	.word	0x20000f0c
 8003898:	20000f90 	.word	0x20000f90

0800389c <io_virtual_factory_reset>:

bool io_virtual_factory_reset(uint16_t baseAddress) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	4603      	mov	r3, r0
 80038a4:	80fb      	strh	r3, [r7, #6]
	virtual_coil_channel_count = 0;
 80038a6:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <io_virtual_factory_reset+0x40>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	801a      	strh	r2, [r3, #0]
	virtual_holding_reg_channel_count = 0;
 80038ac:	4b0c      	ldr	r3, [pc, #48]	@ (80038e0 <io_virtual_factory_reset+0x44>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	801a      	strh	r2, [r3, #0]

	memset(virtual_coil_channels, 0, sizeof(virtual_coil_channels));
 80038b2:	2280      	movs	r2, #128	@ 0x80
 80038b4:	2100      	movs	r1, #0
 80038b6:	480b      	ldr	r0, [pc, #44]	@ (80038e4 <io_virtual_factory_reset+0x48>)
 80038b8:	f014 fb85 	bl	8017fc6 <memset>
	memset(virtual_holding_reg_channels, 0, sizeof(virtual_holding_reg_channels));
 80038bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80038c0:	2100      	movs	r1, #0
 80038c2:	4809      	ldr	r0, [pc, #36]	@ (80038e8 <io_virtual_factory_reset+0x4c>)
 80038c4:	f014 fb7f 	bl	8017fc6 <memset>

	// Save virtual registers to EEPROM
	io_virtual_save(baseAddress);
 80038c8:	88fb      	ldrh	r3, [r7, #6]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7ff fe04 	bl	80034d8 <io_virtual_save>
}
 80038d0:	bf00      	nop
 80038d2:	4618      	mov	r0, r3
 80038d4:	3708      	adds	r7, #8
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	20000f8c 	.word	0x20000f8c
 80038e0:	20001090 	.word	0x20001090
 80038e4:	20000f0c 	.word	0x20000f0c
 80038e8:	20000f90 	.word	0x20000f90

080038ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b096      	sub	sp, #88	@ 0x58
 80038f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80038f2:	f004 f8d6 	bl	8007aa2 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038f6:	f000 f9d1 	bl	8003c9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038fa:	f000 fbd5 	bl	80040a8 <MX_GPIO_Init>
  MX_DMA_Init();
 80038fe:	f000 fba1 	bl	8004044 <MX_DMA_Init>
  MX_I2C1_Init();
 8003902:	f000 fad3 	bl	8003eac <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8003906:	f000 fb4f 	bl	8003fa8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800390a:	f000 fa13 	bl	8003d34 <MX_ADC1_Init>
  MX_DAC1_Init();
 800390e:	f000 fa89 	bl	8003e24 <MX_DAC1_Init>
  MX_USB_Device_Init();
 8003912:	f013 f881 	bl	8016a18 <MX_USB_Device_Init>
  MX_SPI1_Init();
 8003916:	f000 fb09 	bl	8003f2c <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800391a:	f00e fb5d 	bl	8011fd8 <MX_FATFS_Init>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <main+0x3c>
    Error_Handler();
 8003924:	f000 fc7a 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  // SETUP ---------------------------------------------------------------------------------------//
    // Splash Screen
	display_Setup();
 8003928:	f7fd fef2 	bl	8001710 <display_Setup>
	display_Boot();
 800392c:	f7fd fef6 	bl	800171c <display_Boot>
	#define DEBOUNCE_DELAY 50 // milliseconds
	#define FACTORY_RESET_HOLD_TIME 5000 // milliseconds
	#define FACTORY_RESET_CHECK_INTERVAL 50 // milliseconds

	// Initialise I2C in case of factory reset
	I2C_Setup(&hi2c1);
 8003930:	48bf      	ldr	r0, [pc, #764]	@ (8003c30 <main+0x344>)
 8003932:	f7fe fbc7 	bl	80020c4 <I2C_Setup>

	// Initialise SD if installed
	HAL_Delay(2000);
 8003936:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800393a:	f004 f923 	bl	8007b84 <HAL_Delay>
	SD_Detect();
 800393e:	f003 faed 	bl	8006f1c <SD_Detect>
	SD_Log("System booting");
 8003942:	48bc      	ldr	r0, [pc, #752]	@ (8003c34 <main+0x348>)
 8003944:	f003 faf2 	bl	8006f2c <SD_Log>

	// Check for Factory Reset
	GPIO_PinState factoryResetBtn = HAL_GPIO_ReadPin(GPIOB, BTN2_Pin);
 8003948:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800394c:	48ba      	ldr	r0, [pc, #744]	@ (8003c38 <main+0x34c>)
 800394e:	f006 fda5 	bl	800a49c <HAL_GPIO_ReadPin>
 8003952:	4603      	mov	r3, r0
 8003954:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (factoryResetBtn == GPIO_PIN_SET) {
 8003958:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800395c:	2b01      	cmp	r3, #1
 800395e:	d144      	bne.n	80039ea <main+0xfe>
		uint32_t heldTime = 0;
 8003960:	2300      	movs	r3, #0
 8003962:	657b      	str	r3, [r7, #84]	@ 0x54

		SD_Log("Factory reset initiated by user");
 8003964:	48b5      	ldr	r0, [pc, #724]	@ (8003c3c <main+0x350>)
 8003966:	f003 fae1 	bl	8006f2c <SD_Log>
		display_FactoryResetPage(0); // main
 800396a:	2000      	movs	r0, #0
 800396c:	f7fe fa2c 	bl	8001dc8 <display_FactoryResetPage>

		while (1) {
			if (HAL_GPIO_ReadPin(GPIOB, BTN2_Pin) == GPIO_PIN_SET) {
 8003970:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003974:	48b0      	ldr	r0, [pc, #704]	@ (8003c38 <main+0x34c>)
 8003976:	f006 fd91 	bl	800a49c <HAL_GPIO_ReadPin>
 800397a:	4603      	mov	r3, r0
 800397c:	2b01      	cmp	r3, #1
 800397e:	d128      	bne.n	80039d2 <main+0xe6>
				HAL_Delay(FACTORY_RESET_CHECK_INTERVAL);
 8003980:	2032      	movs	r0, #50	@ 0x32
 8003982:	f004 f8ff 	bl	8007b84 <HAL_Delay>
				heldTime += FACTORY_RESET_CHECK_INTERVAL;
 8003986:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003988:	3332      	adds	r3, #50	@ 0x32
 800398a:	657b      	str	r3, [r7, #84]	@ 0x54

				if (heldTime >= FACTORY_RESET_HOLD_TIME) {
 800398c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800398e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003992:	4293      	cmp	r3, r2
 8003994:	d9ec      	bls.n	8003970 <main+0x84>
					// Button held for x ms, perform factory reset, and then continue as usual with boot
					if(!automation_factory_reset()) {
 8003996:	f7fd fda1 	bl	80014dc <automation_factory_reset>
 800399a:	4603      	mov	r3, r0
 800399c:	f083 0301 	eor.w	r3, r3, #1
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <main+0xd0>
						// Reset Failed, display fail screen
						display_FactoryResetPage(2); // failure
 80039a6:	2002      	movs	r0, #2
 80039a8:	f7fe fa0e 	bl	8001dc8 <display_FactoryResetPage>
						SD_Log("Factory reset failed");
 80039ac:	48a4      	ldr	r0, [pc, #656]	@ (8003c40 <main+0x354>)
 80039ae:	f003 fabd 	bl	8006f2c <SD_Log>
						HAL_Delay(4000);
 80039b2:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80039b6:	f004 f8e5 	bl	8007b84 <HAL_Delay>

						// Continue with boot...
						break;
 80039ba:	e014      	b.n	80039e6 <main+0xfa>
					} else {
						// Display success screen
						display_FactoryResetPage(1); // successful
 80039bc:	2001      	movs	r0, #1
 80039be:	f7fe fa03 	bl	8001dc8 <display_FactoryResetPage>
						SD_Log("Factory reset successful");
 80039c2:	48a0      	ldr	r0, [pc, #640]	@ (8003c44 <main+0x358>)
 80039c4:	f003 fab2 	bl	8006f2c <SD_Log>
						HAL_Delay(4000);
 80039c8:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80039cc:	f004 f8da 	bl	8007b84 <HAL_Delay>

						// Continue with boot
						break;
 80039d0:	e009      	b.n	80039e6 <main+0xfa>
					}
				}
			} else {
				display_FactoryResetPage(3); // cancelled
 80039d2:	2003      	movs	r0, #3
 80039d4:	f7fe f9f8 	bl	8001dc8 <display_FactoryResetPage>
				SD_Log("Factory reset aborted by user");
 80039d8:	489b      	ldr	r0, [pc, #620]	@ (8003c48 <main+0x35c>)
 80039da:	f003 faa7 	bl	8006f2c <SD_Log>
				HAL_Delay(4000);
 80039de:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 80039e2:	f004 f8cf 	bl	8007b84 <HAL_Delay>
				break;
			}

		}

		display_Boot();
 80039e6:	f7fd fe99 	bl	800171c <display_Boot>
	}

  	// Communication
    modbus_Setup(0x01); // Set modbus slave address
 80039ea:	2001      	movs	r0, #1
 80039ec:	f001 f8f2 	bl	8004bd4 <modbus_Setup>
  	RS485_Setup(GPIOA, RS485_DIR_Pin); // changed from PA4 to PA8 to not interfere with DAC1 [RS485_Setup must be called AFTER modbus_setup]
 80039f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80039f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039f8:	f002 ff6e 	bl	80068d8 <RS485_Setup>

  	// Initialise Devices
  	INA226_Init(&hi2c1);
 80039fc:	488c      	ldr	r0, [pc, #560]	@ (8003c30 <main+0x344>)
 80039fe:	f7fe fc2f 	bl	8002260 <INA226_Init>

  	// Setup Coils [HARDWARE]
  	gpio_config coil_0 = {GPIOC, DOUT1_Pin};
 8003a02:	4a92      	ldr	r2, [pc, #584]	@ (8003c4c <main+0x360>)
 8003a04:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a08:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a0c:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_1 = {GPIOB, DOUT2_Pin};
 8003a10:	4a8f      	ldr	r2, [pc, #572]	@ (8003c50 <main+0x364>)
 8003a12:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003a16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a1a:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_2 = {GPIOB, DOUT3_Pin};
 8003a1e:	4a8d      	ldr	r2, [pc, #564]	@ (8003c54 <main+0x368>)
 8003a20:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a24:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a28:	e883 0003 	stmia.w	r3, {r0, r1}
	gpio_config coil_3 = {GPIOB, DOUT4_Pin};
 8003a2c:	4a8a      	ldr	r2, [pc, #552]	@ (8003c58 <main+0x36c>)
 8003a2e:	f107 0320 	add.w	r3, r7, #32
 8003a32:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a36:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_coil_add_channel(hardware_coil_write_func, &coil_0);
 8003a3a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003a3e:	4619      	mov	r1, r3
 8003a40:	4886      	ldr	r0, [pc, #536]	@ (8003c5c <main+0x370>)
 8003a42:	f7fe fea3 	bl	800278c <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_1);
 8003a46:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003a4a:	4619      	mov	r1, r3
 8003a4c:	4883      	ldr	r0, [pc, #524]	@ (8003c5c <main+0x370>)
 8003a4e:	f7fe fe9d 	bl	800278c <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_2);
 8003a52:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003a56:	4619      	mov	r1, r3
 8003a58:	4880      	ldr	r0, [pc, #512]	@ (8003c5c <main+0x370>)
 8003a5a:	f7fe fe97 	bl	800278c <io_coil_add_channel>
  	io_coil_add_channel(hardware_coil_write_func, &coil_3);
 8003a5e:	f107 0320 	add.w	r3, r7, #32
 8003a62:	4619      	mov	r1, r3
 8003a64:	487d      	ldr	r0, [pc, #500]	@ (8003c5c <main+0x370>)
 8003a66:	f7fe fe91 	bl	800278c <io_coil_add_channel>

  	// Setup Discrete Inputs [HARDWARE]
  	gpio_config discrete_in_0 = {GPIOA, GPIO_PIN_2}; // PA2
 8003a6a:	4a7d      	ldr	r2, [pc, #500]	@ (8003c60 <main+0x374>)
 8003a6c:	f107 0318 	add.w	r3, r7, #24
 8003a70:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a74:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_1 = {GPIOA, GPIO_PIN_3}; // PA3
 8003a78:	4a7a      	ldr	r2, [pc, #488]	@ (8003c64 <main+0x378>)
 8003a7a:	f107 0310 	add.w	r3, r7, #16
 8003a7e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a82:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_2 = {GPIOB, GPIO_PIN_13}; // PB13
 8003a86:	4a78      	ldr	r2, [pc, #480]	@ (8003c68 <main+0x37c>)
 8003a88:	f107 0308 	add.w	r3, r7, #8
 8003a8c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a90:	e883 0003 	stmia.w	r3, {r0, r1}
  	gpio_config discrete_in_3 = {GPIOB, GPIO_PIN_14}; // PB14
 8003a94:	4a75      	ldr	r2, [pc, #468]	@ (8003c6c <main+0x380>)
 8003a96:	463b      	mov	r3, r7
 8003a98:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a9c:	e883 0003 	stmia.w	r3, {r0, r1}
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_0);
 8003aa0:	f107 0318 	add.w	r3, r7, #24
 8003aa4:	4619      	mov	r1, r3
 8003aa6:	4872      	ldr	r0, [pc, #456]	@ (8003c70 <main+0x384>)
 8003aa8:	f7fe ff38 	bl	800291c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_1);
 8003aac:	f107 0310 	add.w	r3, r7, #16
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	486f      	ldr	r0, [pc, #444]	@ (8003c70 <main+0x384>)
 8003ab4:	f7fe ff32 	bl	800291c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_2);
 8003ab8:	f107 0308 	add.w	r3, r7, #8
 8003abc:	4619      	mov	r1, r3
 8003abe:	486c      	ldr	r0, [pc, #432]	@ (8003c70 <main+0x384>)
 8003ac0:	f7fe ff2c 	bl	800291c <io_discrete_in_add_channel>
  	io_discrete_in_add_channel(hardware_discrete_in_read_func, &discrete_in_3);
 8003ac4:	463b      	mov	r3, r7
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	4869      	ldr	r0, [pc, #420]	@ (8003c70 <main+0x384>)
 8003aca:	f7fe ff27 	bl	800291c <io_discrete_in_add_channel>

  	// Setup Holding Registers [HARDWARE]
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_1, IO_HOLDING_REG_VOLTAGE);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	4868      	ldr	r0, [pc, #416]	@ (8003c74 <main+0x388>)
 8003ad4:	f7fe ff8c 	bl	80029f0 <io_holding_reg_add_channel>
  	io_holding_reg_add_channel(dac_write_func, DAC_CHANNEL_2, IO_HOLDING_REG_VOLTAGE);
 8003ad8:	2200      	movs	r2, #0
 8003ada:	2110      	movs	r1, #16
 8003adc:	4865      	ldr	r0, [pc, #404]	@ (8003c74 <main+0x388>)
 8003ade:	f7fe ff87 	bl	80029f0 <io_holding_reg_add_channel>


  	// Setup Input register
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_1);
 8003ae2:	4965      	ldr	r1, [pc, #404]	@ (8003c78 <main+0x38c>)
 8003ae4:	4865      	ldr	r0, [pc, #404]	@ (8003c7c <main+0x390>)
 8003ae6:	f7ff faf5 	bl	80030d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_2);
 8003aea:	4965      	ldr	r1, [pc, #404]	@ (8003c80 <main+0x394>)
 8003aec:	4863      	ldr	r0, [pc, #396]	@ (8003c7c <main+0x390>)
 8003aee:	f7ff faf1 	bl	80030d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_11);
 8003af2:	4964      	ldr	r1, [pc, #400]	@ (8003c84 <main+0x398>)
 8003af4:	4861      	ldr	r0, [pc, #388]	@ (8003c7c <main+0x390>)
 8003af6:	f7ff faed 	bl	80030d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(adc_read_func, ADC_CHANNEL_14);
 8003afa:	4963      	ldr	r1, [pc, #396]	@ (8003c88 <main+0x39c>)
 8003afc:	485f      	ldr	r0, [pc, #380]	@ (8003c7c <main+0x390>)
 8003afe:	f7ff fae9 	bl	80030d4 <io_input_reg_add_channel>

  	// Hardcoded Status input registers (do not remove)
  	io_input_reg_add_channel(INA226_ReadBusVoltageRaw, &hi2c1);
 8003b02:	494b      	ldr	r1, [pc, #300]	@ (8003c30 <main+0x344>)
 8003b04:	4861      	ldr	r0, [pc, #388]	@ (8003c8c <main+0x3a0>)
 8003b06:	f7ff fae5 	bl	80030d4 <io_input_reg_add_channel>
  	io_input_reg_add_channel(INA226_ReadCurrentRaw, &hi2c1);
 8003b0a:	4949      	ldr	r1, [pc, #292]	@ (8003c30 <main+0x344>)
 8003b0c:	4860      	ldr	r0, [pc, #384]	@ (8003c90 <main+0x3a4>)
 8003b0e:	f7ff fae1 	bl	80030d4 <io_input_reg_add_channel>

  	// Initialise Automation
  	// This MUST be done AFTER the physical channels have been added ^^ or else the stored analogue modes (voltage/current) cannot be set
  	automation_Init();
 8003b12:	f7fd fb55 	bl	80011c0 <automation_Init>
  	io_input_reg_add_channel(io_modbus_slave_read, 1); // modbus slave channel 1 = temperature
  	// Note, these values need to be / 10 to get actual value.
	*/

  	// Flash on-board LED
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003b16:	2201      	movs	r2, #1
 8003b18:	2140      	movs	r1, #64	@ 0x40
 8003b1a:	485e      	ldr	r0, [pc, #376]	@ (8003c94 <main+0x3a8>)
 8003b1c:	f006 fcd6 	bl	800a4cc <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003b20:	203c      	movs	r0, #60	@ 0x3c
 8003b22:	f004 f82f 	bl	8007b84 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003b26:	2200      	movs	r2, #0
 8003b28:	2140      	movs	r1, #64	@ 0x40
 8003b2a:	485a      	ldr	r0, [pc, #360]	@ (8003c94 <main+0x3a8>)
 8003b2c:	f006 fcce 	bl	800a4cc <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003b30:	203c      	movs	r0, #60	@ 0x3c
 8003b32:	f004 f827 	bl	8007b84 <HAL_Delay>
  	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_SET);
 8003b36:	2201      	movs	r2, #1
 8003b38:	2140      	movs	r1, #64	@ 0x40
 8003b3a:	4856      	ldr	r0, [pc, #344]	@ (8003c94 <main+0x3a8>)
 8003b3c:	f006 fcc6 	bl	800a4cc <HAL_GPIO_WritePin>
  	HAL_Delay(60);
 8003b40:	203c      	movs	r0, #60	@ 0x3c
 8003b42:	f004 f81f 	bl	8007b84 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOC, LED_Pin, GPIO_PIN_RESET);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2140      	movs	r1, #64	@ 0x40
 8003b4a:	4852      	ldr	r0, [pc, #328]	@ (8003c94 <main+0x3a8>)
 8003b4c:	f006 fcbe 	bl	800a4cc <HAL_GPIO_WritePin>

	HAL_Delay(2500);
 8003b50:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8003b54:	f004 f816 	bl	8007b84 <HAL_Delay>

	SD_Log("System boot complete");
 8003b58:	484f      	ldr	r0, [pc, #316]	@ (8003c98 <main+0x3ac>)
 8003b5a:	f003 f9e7 	bl	8006f2c <SD_Log>

	// TEMP: ->> needs to be in a timer to update every few seconds for eg TODO
	display_StatusPage();
 8003b5e:	f7fd fe07 	bl	8001770 <display_StatusPage>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	uint8_t btn1status = 0;
 8003b62:	2300      	movs	r3, #0
 8003b64:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
	uint32_t lastButtonPress = 0;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	uint32_t loopCounter = 0;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t lastTimeTick = HAL_GetTick();  // ms
 8003b70:	f003 fffc 	bl	8007b6c <HAL_GetTick>
 8003b74:	6478      	str	r0, [r7, #68]	@ 0x44

  while (1)
  {
	  loopCounter++;
 8003b76:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b78:	3301      	adds	r3, #1
 8003b7a:	64bb      	str	r3, [r7, #72]	@ 0x48

	  /* RS485 Circular Frame Handling BEGIN*/
	  RS485_ProcessPendingFrames();
 8003b7c:	f002 ffc2 	bl	8006b04 <RS485_ProcessPendingFrames>
	  RS485_TransmitPendingFrames();
 8003b80:	f003 f814 	bl	8006bac <RS485_TransmitPendingFrames>
	  /* RS485 Circular Frame Handling END*/

	  /* MODBUS SLAVE POLLING (US AS MASTER) BEGIN*/
	  io_modbus_slave_poll_all();
 8003b84:	f7ff fb40 	bl	8003208 <io_modbus_slave_poll_all>
	  modbus_master_poll_timeout();
 8003b88:	f000 fffe 	bl	8004b88 <modbus_master_poll_timeout>
	  /* MODBUS SLAVE POLLING (US AS MASTER) END*/

	  /* AUTOMATION BEGIN*/
	  automation_Tick();
 8003b8c:	f7fd fb1e 	bl	80011cc <automation_Tick>
	  /* AUTOMATION END*/


	  /* CHECK INPUTS BEGIN*/
	  // Check display button
	  GPIO_PinState btn1 = HAL_GPIO_ReadPin(GPIOC, BTN1_Pin);
 8003b90:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8003b94:	483f      	ldr	r0, [pc, #252]	@ (8003c94 <main+0x3a8>)
 8003b96:	f006 fc81 	bl	800a49c <HAL_GPIO_ReadPin>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
	  if (btn1 == GPIO_PIN_SET) {
 8003ba0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d113      	bne.n	8003bd0 <main+0x2e4>
		  if (btn1status == 0 && (HAL_GetTick() - lastButtonPress) > DEBOUNCE_DELAY) {
 8003ba8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d116      	bne.n	8003bde <main+0x2f2>
 8003bb0:	f003 ffdc 	bl	8007b6c <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	2b32      	cmp	r3, #50	@ 0x32
 8003bbc:	d90f      	bls.n	8003bde <main+0x2f2>
			  display_BtnPress();
 8003bbe:	f7fe f999 	bl	8001ef4 <display_BtnPress>
			  lastButtonPress = HAL_GetTick();
 8003bc2:	f003 ffd3 	bl	8007b6c <HAL_GetTick>
 8003bc6:	64f8      	str	r0, [r7, #76]	@ 0x4c
			  btn1status = 1;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8003bce:	e006      	b.n	8003bde <main+0x2f2>
		  }
	  } else if (btn1 == GPIO_PIN_RESET) {
 8003bd0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d102      	bne.n	8003bde <main+0x2f2>
		  btn1status = 0;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53


	  /* SCHEDULE BEGIN*/

	  // Every second
	  if ((HAL_GetTick() - lastTimeTick) >= 1000 || (HAL_GetTick() < lastTimeTick)) { // wraparound-safe comparison
 8003bde:	f003 ffc5 	bl	8007b6c <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003bec:	d205      	bcs.n	8003bfa <main+0x30e>
 8003bee:	f003 ffbd 	bl	8007b6c <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d906      	bls.n	8003c08 <main+0x31c>
		  lastTimeTick = HAL_GetTick();
 8003bfa:	f003 ffb7 	bl	8007b6c <HAL_GetTick>
 8003bfe:	6478      	str	r0, [r7, #68]	@ 0x44
		  loopCounter = 0;
 8003c00:	2300      	movs	r3, #0
 8003c02:	64bb      	str	r3, [r7, #72]	@ 0x48

		  // Update display
		  display_StatusPage();
 8003c04:	f7fd fdb4 	bl	8001770 <display_StatusPage>
	  }

	  // Every 10 seconds since pressing display button, go to main page
	  if ((HAL_GetTick() - lastButtonPress) >= 10000|| (HAL_GetTick() < lastButtonPress)) { // wraparound-safe comparison
 8003c08:	f003 ffb0 	bl	8007b6c <HAL_GetTick>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c10:	1ad3      	subs	r3, r2, r3
 8003c12:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d805      	bhi.n	8003c26 <main+0x33a>
 8003c1a:	f003 ffa7 	bl	8007b6c <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d9a7      	bls.n	8003b76 <main+0x28a>
		  display_setPage(0);
 8003c26:	2000      	movs	r0, #0
 8003c28:	f7fe f97e 	bl	8001f28 <display_setPage>
  {
 8003c2c:	e7a3      	b.n	8003b76 <main+0x28a>
 8003c2e:	bf00      	nop
 8003c30:	20001114 	.word	0x20001114
 8003c34:	0801a3b8 	.word	0x0801a3b8
 8003c38:	48000400 	.word	0x48000400
 8003c3c:	0801a3c8 	.word	0x0801a3c8
 8003c40:	0801a3e8 	.word	0x0801a3e8
 8003c44:	0801a400 	.word	0x0801a400
 8003c48:	0801a41c 	.word	0x0801a41c
 8003c4c:	0801a454 	.word	0x0801a454
 8003c50:	0801a45c 	.word	0x0801a45c
 8003c54:	0801a464 	.word	0x0801a464
 8003c58:	0801a46c 	.word	0x0801a46c
 8003c5c:	080028f5 	.word	0x080028f5
 8003c60:	0801a474 	.word	0x0801a474
 8003c64:	0801a47c 	.word	0x0801a47c
 8003c68:	0801a484 	.word	0x0801a484
 8003c6c:	0801a48c 	.word	0x0801a48c
 8003c70:	080029c9 	.word	0x080029c9
 8003c74:	08002b81 	.word	0x08002b81
 8003c78:	04300002 	.word	0x04300002
 8003c7c:	08003181 	.word	0x08003181
 8003c80:	08600004 	.word	0x08600004
 8003c84:	2e300800 	.word	0x2e300800
 8003c88:	3ac04000 	.word	0x3ac04000
 8003c8c:	08002299 	.word	0x08002299
 8003c90:	080022d9 	.word	0x080022d9
 8003c94:	48000800 	.word	0x48000800
 8003c98:	0801a43c 	.word	0x0801a43c

08003c9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b094      	sub	sp, #80	@ 0x50
 8003ca0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003ca2:	f107 0318 	add.w	r3, r7, #24
 8003ca6:	2238      	movs	r2, #56	@ 0x38
 8003ca8:	2100      	movs	r1, #0
 8003caa:	4618      	mov	r0, r3
 8003cac:	f014 f98b 	bl	8017fc6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003cb0:	1d3b      	adds	r3, r7, #4
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	605a      	str	r2, [r3, #4]
 8003cb8:	609a      	str	r2, [r3, #8]
 8003cba:	60da      	str	r2, [r3, #12]
 8003cbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003cbe:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003cc2:	f009 f86b 	bl	800cd9c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003cca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003cce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003cd0:	2340      	movs	r3, #64	@ 0x40
 8003cd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003cd4:	2302      	movs	r3, #2
 8003cd6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 12;
 8003ce0:	230c      	movs	r3, #12
 8003ce2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8003ce8:	2304      	movs	r3, #4
 8003cea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003cec:	2302      	movs	r3, #2
 8003cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003cf0:	f107 0318 	add.w	r3, r7, #24
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f009 f905 	bl	800cf04 <HAL_RCC_OscConfig>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d001      	beq.n	8003d04 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8003d00:	f000 fa8c 	bl	800421c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003d04:	230f      	movs	r3, #15
 8003d06:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003d10:	2300      	movs	r3, #0
 8003d12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003d14:	2300      	movs	r3, #0
 8003d16:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003d18:	1d3b      	adds	r3, r7, #4
 8003d1a:	2100      	movs	r1, #0
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f009 fc03 	bl	800d528 <HAL_RCC_ClockConfig>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d001      	beq.n	8003d2c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8003d28:	f000 fa78 	bl	800421c <Error_Handler>
  }
}
 8003d2c:	bf00      	nop
 8003d2e:	3750      	adds	r7, #80	@ 0x50
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd80      	pop	{r7, pc}

08003d34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08c      	sub	sp, #48	@ 0x30
 8003d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8003d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d3e:	2200      	movs	r2, #0
 8003d40:	601a      	str	r2, [r3, #0]
 8003d42:	605a      	str	r2, [r3, #4]
 8003d44:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003d46:	1d3b      	adds	r3, r7, #4
 8003d48:	2220      	movs	r2, #32
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f014 f93a 	bl	8017fc6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003d52:	4b32      	ldr	r3, [pc, #200]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d54:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003d58:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8003d5a:	4b30      	ldr	r3, [pc, #192]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d5c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003d62:	4b2e      	ldr	r3, [pc, #184]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003d68:	4b2c      	ldr	r3, [pc, #176]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8003d6e:	4b2b      	ldr	r3, [pc, #172]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003d74:	4b29      	ldr	r3, [pc, #164]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003d7a:	4b28      	ldr	r3, [pc, #160]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d7c:	2204      	movs	r2, #4
 8003d7e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003d80:	4b26      	ldr	r3, [pc, #152]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d82:	2200      	movs	r2, #0
 8003d84:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003d86:	4b25      	ldr	r3, [pc, #148]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8003d8c:	4b23      	ldr	r3, [pc, #140]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d8e:	2201      	movs	r2, #1
 8003d90:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003d92:	4b22      	ldr	r3, [pc, #136]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003d9a:	4b20      	ldr	r3, [pc, #128]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003da0:	4b1e      	ldr	r3, [pc, #120]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003da6:	4b1d      	ldr	r3, [pc, #116]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003dae:	4b1b      	ldr	r3, [pc, #108]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8003db4:	4b19      	ldr	r3, [pc, #100]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003dbc:	4817      	ldr	r0, [pc, #92]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003dbe:	f004 f97d 	bl	80080bc <HAL_ADC_Init>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d001      	beq.n	8003dcc <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8003dc8:	f000 fa28 	bl	800421c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003dd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003dd4:	4619      	mov	r1, r3
 8003dd6:	4811      	ldr	r0, [pc, #68]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003dd8:	f005 fa82 	bl	80092e0 <HAL_ADCEx_MultiModeConfigChannel>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8003de2:	f000 fa1b 	bl	800421c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8003de6:	4b0e      	ldr	r3, [pc, #56]	@ (8003e20 <MX_ADC1_Init+0xec>)
 8003de8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003dea:	2306      	movs	r3, #6
 8003dec:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8003dee:	2300      	movs	r3, #0
 8003df0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003df2:	237f      	movs	r3, #127	@ 0x7f
 8003df4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003df6:	2304      	movs	r3, #4
 8003df8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003dfe:	1d3b      	adds	r3, r7, #4
 8003e00:	4619      	mov	r1, r3
 8003e02:	4806      	ldr	r0, [pc, #24]	@ (8003e1c <MX_ADC1_Init+0xe8>)
 8003e04:	f004 fcb4 	bl	8008770 <HAL_ADC_ConfigChannel>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8003e0e:	f000 fa05 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003e12:	bf00      	nop
 8003e14:	3730      	adds	r7, #48	@ 0x30
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20001094 	.word	0x20001094
 8003e20:	04300002 	.word	0x04300002

08003e24 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08c      	sub	sp, #48	@ 0x30
 8003e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003e2a:	463b      	mov	r3, r7
 8003e2c:	2230      	movs	r2, #48	@ 0x30
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f014 f8c8 	bl	8017fc6 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8003e36:	4b1b      	ldr	r3, [pc, #108]	@ (8003ea4 <MX_DAC1_Init+0x80>)
 8003e38:	4a1b      	ldr	r2, [pc, #108]	@ (8003ea8 <MX_DAC1_Init+0x84>)
 8003e3a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003e3c:	4819      	ldr	r0, [pc, #100]	@ (8003ea4 <MX_DAC1_Init+0x80>)
 8003e3e:	f005 fc02 	bl	8009646 <HAL_DAC_Init>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8003e48:	f000 f9e8 	bl	800421c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003e50:	2300      	movs	r3, #0
 8003e52:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8003e54:	2300      	movs	r3, #0
 8003e56:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8003e60:	2300      	movs	r3, #0
 8003e62:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8003e64:	2300      	movs	r3, #0
 8003e66:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003e70:	463b      	mov	r3, r7
 8003e72:	2200      	movs	r2, #0
 8003e74:	4619      	mov	r1, r3
 8003e76:	480b      	ldr	r0, [pc, #44]	@ (8003ea4 <MX_DAC1_Init+0x80>)
 8003e78:	f005 fca2 	bl	80097c0 <HAL_DAC_ConfigChannel>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8003e82:	f000 f9cb 	bl	800421c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003e86:	463b      	mov	r3, r7
 8003e88:	2210      	movs	r2, #16
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4805      	ldr	r0, [pc, #20]	@ (8003ea4 <MX_DAC1_Init+0x80>)
 8003e8e:	f005 fc97 	bl	80097c0 <HAL_DAC_ConfigChannel>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8003e98:	f000 f9c0 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8003e9c:	bf00      	nop
 8003e9e:	3730      	adds	r7, #48	@ 0x30
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}
 8003ea4:	20001100 	.word	0x20001100
 8003ea8:	50000800 	.word	0x50000800

08003eac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003eb2:	4a1c      	ldr	r2, [pc, #112]	@ (8003f24 <MX_I2C1_Init+0x78>)
 8003eb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00300617;
 8003eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003eb8:	4a1b      	ldr	r2, [pc, #108]	@ (8003f28 <MX_I2C1_Init+0x7c>)
 8003eba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003ebc:	4b18      	ldr	r3, [pc, #96]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ec2:	4b17      	ldr	r3, [pc, #92]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ec8:	4b15      	ldr	r3, [pc, #84]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003ece:	4b14      	ldr	r3, [pc, #80]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003ed4:	4b12      	ldr	r3, [pc, #72]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003eda:	4b11      	ldr	r3, [pc, #68]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ee0:	4b0f      	ldr	r3, [pc, #60]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ee6:	480e      	ldr	r0, [pc, #56]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003ee8:	f006 fb08 	bl	800a4fc <HAL_I2C_Init>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d001      	beq.n	8003ef6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003ef2:	f000 f993 	bl	800421c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	4809      	ldr	r0, [pc, #36]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003efa:	f007 f9b7 	bl	800b26c <HAL_I2CEx_ConfigAnalogFilter>
 8003efe:	4603      	mov	r3, r0
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d001      	beq.n	8003f08 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003f04:	f000 f98a 	bl	800421c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003f08:	2100      	movs	r1, #0
 8003f0a:	4805      	ldr	r0, [pc, #20]	@ (8003f20 <MX_I2C1_Init+0x74>)
 8003f0c:	f007 f9f9 	bl	800b302 <HAL_I2CEx_ConfigDigitalFilter>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003f16:	f000 f981 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f1a:	bf00      	nop
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20001114 	.word	0x20001114
 8003f24:	40005400 	.word	0x40005400
 8003f28:	00300617 	.word	0x00300617

08003f2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003f30:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f32:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa4 <MX_SPI1_Init+0x78>)
 8003f34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f36:	4b1a      	ldr	r3, [pc, #104]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003f3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003f3e:	4b18      	ldr	r3, [pc, #96]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f40:	2200      	movs	r2, #0
 8003f42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f44:	4b16      	ldr	r3, [pc, #88]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f46:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003f4a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f4c:	4b14      	ldr	r3, [pc, #80]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f52:	4b13      	ldr	r3, [pc, #76]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f54:	2200      	movs	r2, #0
 8003f56:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003f58:	4b11      	ldr	r3, [pc, #68]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f5a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f5e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003f60:	4b0f      	ldr	r3, [pc, #60]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f62:	2228      	movs	r2, #40	@ 0x28
 8003f64:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f66:	4b0e      	ldr	r3, [pc, #56]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f68:	2200      	movs	r2, #0
 8003f6a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f6e:	2200      	movs	r2, #0
 8003f70:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f72:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f74:	2200      	movs	r2, #0
 8003f76:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003f78:	4b09      	ldr	r3, [pc, #36]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f7a:	2207      	movs	r2, #7
 8003f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003f7e:	4b08      	ldr	r3, [pc, #32]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003f84:	4b06      	ldr	r3, [pc, #24]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f86:	2208      	movs	r2, #8
 8003f88:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003f8a:	4805      	ldr	r0, [pc, #20]	@ (8003fa0 <MX_SPI1_Init+0x74>)
 8003f8c:	f009 fed8 	bl	800dd40 <HAL_SPI_Init>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d001      	beq.n	8003f9a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003f96:	f000 f941 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003f9a:	bf00      	nop
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20001168 	.word	0x20001168
 8003fa4:	40013000 	.word	0x40013000

08003fa8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003fac:	4b23      	ldr	r3, [pc, #140]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fae:	4a24      	ldr	r2, [pc, #144]	@ (8004040 <MX_USART1_UART_Init+0x98>)
 8003fb0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003fb2:	4b22      	ldr	r3, [pc, #136]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fb4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8003fb8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003fba:	4b20      	ldr	r3, [pc, #128]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8003fc0:	4b1e      	ldr	r3, [pc, #120]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fc2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003fc6:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003fc8:	4b1c      	ldr	r3, [pc, #112]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003fce:	4b1b      	ldr	r3, [pc, #108]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fd0:	220c      	movs	r2, #12
 8003fd2:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003fd4:	4b19      	ldr	r3, [pc, #100]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003fda:	4b18      	ldr	r3, [pc, #96]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fdc:	2200      	movs	r2, #0
 8003fde:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003fe0:	4b16      	ldr	r3, [pc, #88]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003fe6:	4b15      	ldr	r3, [pc, #84]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fe8:	2200      	movs	r2, #0
 8003fea:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003fec:	4b13      	ldr	r3, [pc, #76]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003ff2:	4812      	ldr	r0, [pc, #72]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8003ff4:	f00a fc48 	bl	800e888 <HAL_UART_Init>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8003ffe:	f000 f90d 	bl	800421c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004002:	2100      	movs	r1, #0
 8004004:	480d      	ldr	r0, [pc, #52]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8004006:	f00c f830 	bl	801006a <HAL_UARTEx_SetTxFifoThreshold>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8004010:	f000 f904 	bl	800421c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004014:	2100      	movs	r1, #0
 8004016:	4809      	ldr	r0, [pc, #36]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8004018:	f00c f865 	bl	80100e6 <HAL_UARTEx_SetRxFifoThreshold>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d001      	beq.n	8004026 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8004022:	f000 f8fb 	bl	800421c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004026:	4805      	ldr	r0, [pc, #20]	@ (800403c <MX_USART1_UART_Init+0x94>)
 8004028:	f00b ffe6 	bl	800fff8 <HAL_UARTEx_DisableFifoMode>
 800402c:	4603      	mov	r3, r0
 800402e:	2b00      	cmp	r3, #0
 8004030:	d001      	beq.n	8004036 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8004032:	f000 f8f3 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004036:	bf00      	nop
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	200011cc 	.word	0x200011cc
 8004040:	40013800 	.word	0x40013800

08004044 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800404a:	4b16      	ldr	r3, [pc, #88]	@ (80040a4 <MX_DMA_Init+0x60>)
 800404c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800404e:	4a15      	ldr	r2, [pc, #84]	@ (80040a4 <MX_DMA_Init+0x60>)
 8004050:	f043 0304 	orr.w	r3, r3, #4
 8004054:	6493      	str	r3, [r2, #72]	@ 0x48
 8004056:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <MX_DMA_Init+0x60>)
 8004058:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800405a:	f003 0304 	and.w	r3, r3, #4
 800405e:	607b      	str	r3, [r7, #4]
 8004060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004062:	4b10      	ldr	r3, [pc, #64]	@ (80040a4 <MX_DMA_Init+0x60>)
 8004064:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004066:	4a0f      	ldr	r2, [pc, #60]	@ (80040a4 <MX_DMA_Init+0x60>)
 8004068:	f043 0301 	orr.w	r3, r3, #1
 800406c:	6493      	str	r3, [r2, #72]	@ 0x48
 800406e:	4b0d      	ldr	r3, [pc, #52]	@ (80040a4 <MX_DMA_Init+0x60>)
 8004070:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	603b      	str	r3, [r7, #0]
 8004078:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800407a:	2200      	movs	r2, #0
 800407c:	2100      	movs	r1, #0
 800407e:	200b      	movs	r0, #11
 8004080:	f005 faad 	bl	80095de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004084:	200b      	movs	r0, #11
 8004086:	f005 fac4 	bl	8009612 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800408a:	2200      	movs	r2, #0
 800408c:	2100      	movs	r1, #0
 800408e:	200c      	movs	r0, #12
 8004090:	f005 faa5 	bl	80095de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8004094:	200c      	movs	r0, #12
 8004096:	f005 fabc 	bl	8009612 <HAL_NVIC_EnableIRQ>

}
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	40021000 	.word	0x40021000

080040a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040ae:	f107 030c 	add.w	r3, r7, #12
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]
 80040b6:	605a      	str	r2, [r3, #4]
 80040b8:	609a      	str	r2, [r3, #8]
 80040ba:	60da      	str	r2, [r3, #12]
 80040bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80040be:	4b54      	ldr	r3, [pc, #336]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040c2:	4a53      	ldr	r2, [pc, #332]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040c4:	f043 0304 	orr.w	r3, r3, #4
 80040c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040ca:	4b51      	ldr	r3, [pc, #324]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040ce:	f003 0304 	and.w	r3, r3, #4
 80040d2:	60bb      	str	r3, [r7, #8]
 80040d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80040d6:	4b4e      	ldr	r3, [pc, #312]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040da:	4a4d      	ldr	r2, [pc, #308]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040dc:	f043 0301 	orr.w	r3, r3, #1
 80040e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040e2:	4b4b      	ldr	r3, [pc, #300]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	607b      	str	r3, [r7, #4]
 80040ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80040ee:	4b48      	ldr	r3, [pc, #288]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040f2:	4a47      	ldr	r2, [pc, #284]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040f4:	f043 0302 	orr.w	r3, r3, #2
 80040f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80040fa:	4b45      	ldr	r3, [pc, #276]	@ (8004210 <MX_GPIO_Init+0x168>)
 80040fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040fe:	f003 0302 	and.w	r3, r3, #2
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DOUT1_Pin|LED_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8004106:	2200      	movs	r2, #0
 8004108:	f44f 6105 	mov.w	r1, #2128	@ 0x850
 800410c:	4841      	ldr	r0, [pc, #260]	@ (8004214 <MX_GPIO_Init+0x16c>)
 800410e:	f006 f9dd 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DOUT2_Pin|DOUT3_Pin|DOUT4_Pin, GPIO_PIN_RESET);
 8004112:	2200      	movs	r2, #0
 8004114:	2107      	movs	r1, #7
 8004116:	4840      	ldr	r0, [pc, #256]	@ (8004218 <MX_GPIO_Init+0x170>)
 8004118:	f006 f9d8 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_DIR_GPIO_Port, RS485_DIR_Pin, GPIO_PIN_RESET);
 800411c:	2200      	movs	r2, #0
 800411e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8004122:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004126:	f006 f9d1 	bl	800a4cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN1_Pin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 800412a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800412e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004130:	2300      	movs	r3, #0
 8004132:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004134:	2302      	movs	r3, #2
 8004136:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8004138:	f107 030c 	add.w	r3, r7, #12
 800413c:	4619      	mov	r1, r3
 800413e:	4835      	ldr	r0, [pc, #212]	@ (8004214 <MX_GPIO_Init+0x16c>)
 8004140:	f006 f82a 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN1_Pin DIN2_Pin */
  GPIO_InitStruct.Pin = DIN1_Pin|DIN2_Pin;
 8004144:	230c      	movs	r3, #12
 8004146:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004148:	2300      	movs	r3, #0
 800414a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800414c:	2300      	movs	r3, #0
 800414e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004150:	f107 030c 	add.w	r3, r7, #12
 8004154:	4619      	mov	r1, r3
 8004156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800415a:	f006 f81d 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT1_Pin LED_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = DOUT1_Pin|LED_Pin|SD_CS_Pin;
 800415e:	f44f 6305 	mov.w	r3, #2128	@ 0x850
 8004162:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004164:	2301      	movs	r3, #1
 8004166:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004168:	2300      	movs	r3, #0
 800416a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800416c:	2300      	movs	r3, #0
 800416e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004170:	f107 030c 	add.w	r3, r7, #12
 8004174:	4619      	mov	r1, r3
 8004176:	4827      	ldr	r0, [pc, #156]	@ (8004214 <MX_GPIO_Init+0x16c>)
 8004178:	f006 f80e 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT2_Pin DOUT3_Pin DOUT4_Pin */
  GPIO_InitStruct.Pin = DOUT2_Pin|DOUT3_Pin|DOUT4_Pin;
 800417c:	2307      	movs	r3, #7
 800417e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004180:	2301      	movs	r3, #1
 8004182:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004184:	2300      	movs	r3, #0
 8004186:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004188:	2300      	movs	r3, #0
 800418a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800418c:	f107 030c 	add.w	r3, r7, #12
 8004190:	4619      	mov	r1, r3
 8004192:	4821      	ldr	r0, [pc, #132]	@ (8004218 <MX_GPIO_Init+0x170>)
 8004194:	f006 f800 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN3_Pin DIN4_Pin */
  GPIO_InitStruct.Pin = DIN3_Pin|DIN4_Pin;
 8004198:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800419c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041a2:	2300      	movs	r3, #0
 80041a4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80041a6:	f107 030c 	add.w	r3, r7, #12
 80041aa:	4619      	mov	r1, r3
 80041ac:	481a      	ldr	r0, [pc, #104]	@ (8004218 <MX_GPIO_Init+0x170>)
 80041ae:	f005 fff3 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_DIR_Pin */
  GPIO_InitStruct.Pin = RS485_DIR_Pin;
 80041b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80041b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80041b8:	2301      	movs	r3, #1
 80041ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041bc:	2300      	movs	r3, #0
 80041be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80041c0:	2300      	movs	r3, #0
 80041c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RS485_DIR_GPIO_Port, &GPIO_InitStruct);
 80041c4:	f107 030c 	add.w	r3, r7, #12
 80041c8:	4619      	mov	r1, r3
 80041ca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80041ce:	f005 ffe3 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CARD_Pin */
  GPIO_InitStruct.Pin = SD_CARD_Pin;
 80041d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80041d6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041d8:	2300      	movs	r3, #0
 80041da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041dc:	2301      	movs	r3, #1
 80041de:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SD_CARD_GPIO_Port, &GPIO_InitStruct);
 80041e0:	f107 030c 	add.w	r3, r7, #12
 80041e4:	4619      	mov	r1, r3
 80041e6:	480b      	ldr	r0, [pc, #44]	@ (8004214 <MX_GPIO_Init+0x16c>)
 80041e8:	f005 ffd6 	bl	800a198 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN2_Pin */
  GPIO_InitStruct.Pin = BTN2_Pin;
 80041ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80041f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041f2:	2300      	movs	r3, #0
 80041f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80041f6:	2302      	movs	r3, #2
 80041f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN2_GPIO_Port, &GPIO_InitStruct);
 80041fa:	f107 030c 	add.w	r3, r7, #12
 80041fe:	4619      	mov	r1, r3
 8004200:	4805      	ldr	r0, [pc, #20]	@ (8004218 <MX_GPIO_Init+0x170>)
 8004202:	f005 ffc9 	bl	800a198 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004206:	bf00      	nop
 8004208:	3720      	adds	r7, #32
 800420a:	46bd      	mov	sp, r7
 800420c:	bd80      	pop	{r7, pc}
 800420e:	bf00      	nop
 8004210:	40021000 	.word	0x40021000
 8004214:	48000800 	.word	0x48000800
 8004218:	48000400 	.word	0x48000400

0800421c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800421c:	b480      	push	{r7}
 800421e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004220:	b672      	cpsid	i
}
 8004222:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <Error_Handler+0x8>

08004228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800422e:	4b0f      	ldr	r3, [pc, #60]	@ (800426c <HAL_MspInit+0x44>)
 8004230:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004232:	4a0e      	ldr	r2, [pc, #56]	@ (800426c <HAL_MspInit+0x44>)
 8004234:	f043 0301 	orr.w	r3, r3, #1
 8004238:	6613      	str	r3, [r2, #96]	@ 0x60
 800423a:	4b0c      	ldr	r3, [pc, #48]	@ (800426c <HAL_MspInit+0x44>)
 800423c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423e:	f003 0301 	and.w	r3, r3, #1
 8004242:	607b      	str	r3, [r7, #4]
 8004244:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004246:	4b09      	ldr	r3, [pc, #36]	@ (800426c <HAL_MspInit+0x44>)
 8004248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424a:	4a08      	ldr	r2, [pc, #32]	@ (800426c <HAL_MspInit+0x44>)
 800424c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004250:	6593      	str	r3, [r2, #88]	@ 0x58
 8004252:	4b06      	ldr	r3, [pc, #24]	@ (800426c <HAL_MspInit+0x44>)
 8004254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800425a:	603b      	str	r3, [r7, #0]
 800425c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800425e:	f008 fe41 	bl	800cee4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004262:	bf00      	nop
 8004264:	3708      	adds	r7, #8
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40021000 	.word	0x40021000

08004270 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b09c      	sub	sp, #112	@ 0x70
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004278:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	605a      	str	r2, [r3, #4]
 8004282:	609a      	str	r2, [r3, #8]
 8004284:	60da      	str	r2, [r3, #12]
 8004286:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004288:	f107 0318 	add.w	r3, r7, #24
 800428c:	2244      	movs	r2, #68	@ 0x44
 800428e:	2100      	movs	r1, #0
 8004290:	4618      	mov	r0, r3
 8004292:	f013 fe98 	bl	8017fc6 <memset>
  if(hadc->Instance==ADC1)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800429e:	d14d      	bne.n	800433c <HAL_ADC_MspInit+0xcc>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80042a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042a4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80042a6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80042aa:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80042ac:	f107 0318 	add.w	r3, r7, #24
 80042b0:	4618      	mov	r0, r3
 80042b2:	f009 fb55 	bl	800d960 <HAL_RCCEx_PeriphCLKConfig>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d001      	beq.n	80042c0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80042bc:	f7ff ffae 	bl	800421c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80042c0:	4b20      	ldr	r3, [pc, #128]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042c4:	4a1f      	ldr	r2, [pc, #124]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042c6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80042ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80042d4:	617b      	str	r3, [r7, #20]
 80042d6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042dc:	4a19      	ldr	r2, [pc, #100]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042e4:	4b17      	ldr	r3, [pc, #92]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e8:	f003 0301 	and.w	r3, r3, #1
 80042ec:	613b      	str	r3, [r7, #16]
 80042ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042f0:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042f4:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042f6:	f043 0302 	orr.w	r3, r3, #2
 80042fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042fc:	4b11      	ldr	r3, [pc, #68]	@ (8004344 <HAL_ADC_MspInit+0xd4>)
 80042fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	60fb      	str	r3, [r7, #12]
 8004306:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = AIN1_Pin|AIN2_Pin;
 8004308:	2303      	movs	r3, #3
 800430a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800430c:	2303      	movs	r3, #3
 800430e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004310:	2300      	movs	r3, #0
 8004312:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004314:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004318:	4619      	mov	r1, r3
 800431a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800431e:	f005 ff3b 	bl	800a198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AIN4_Pin|AIN3_Pin;
 8004322:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004326:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004328:	2303      	movs	r3, #3
 800432a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800432c:	2300      	movs	r3, #0
 800432e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004330:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004334:	4619      	mov	r1, r3
 8004336:	4804      	ldr	r0, [pc, #16]	@ (8004348 <HAL_ADC_MspInit+0xd8>)
 8004338:	f005 ff2e 	bl	800a198 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800433c:	bf00      	nop
 800433e:	3770      	adds	r7, #112	@ 0x70
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	40021000 	.word	0x40021000
 8004348:	48000400 	.word	0x48000400

0800434c <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b08a      	sub	sp, #40	@ 0x28
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004354:	f107 0314 	add.w	r3, r7, #20
 8004358:	2200      	movs	r2, #0
 800435a:	601a      	str	r2, [r3, #0]
 800435c:	605a      	str	r2, [r3, #4]
 800435e:	609a      	str	r2, [r3, #8]
 8004360:	60da      	str	r2, [r3, #12]
 8004362:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a15      	ldr	r2, [pc, #84]	@ (80043c0 <HAL_DAC_MspInit+0x74>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d124      	bne.n	80043b8 <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800436e:	4b15      	ldr	r3, [pc, #84]	@ (80043c4 <HAL_DAC_MspInit+0x78>)
 8004370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004372:	4a14      	ldr	r2, [pc, #80]	@ (80043c4 <HAL_DAC_MspInit+0x78>)
 8004374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800437a:	4b12      	ldr	r3, [pc, #72]	@ (80043c4 <HAL_DAC_MspInit+0x78>)
 800437c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800437e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004382:	613b      	str	r3, [r7, #16]
 8004384:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004386:	4b0f      	ldr	r3, [pc, #60]	@ (80043c4 <HAL_DAC_MspInit+0x78>)
 8004388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800438a:	4a0e      	ldr	r2, [pc, #56]	@ (80043c4 <HAL_DAC_MspInit+0x78>)
 800438c:	f043 0301 	orr.w	r3, r3, #1
 8004390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004392:	4b0c      	ldr	r3, [pc, #48]	@ (80043c4 <HAL_DAC_MspInit+0x78>)
 8004394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	60fb      	str	r3, [r7, #12]
 800439c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = AOUT1_Pin|AOUT2_Pin;
 800439e:	2330      	movs	r3, #48	@ 0x30
 80043a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043a2:	2303      	movs	r3, #3
 80043a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043a6:	2300      	movs	r3, #0
 80043a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043aa:	f107 0314 	add.w	r3, r7, #20
 80043ae:	4619      	mov	r1, r3
 80043b0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80043b4:	f005 fef0 	bl	800a198 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 80043b8:	bf00      	nop
 80043ba:	3728      	adds	r7, #40	@ 0x28
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	50000800 	.word	0x50000800
 80043c4:	40021000 	.word	0x40021000

080043c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b09c      	sub	sp, #112	@ 0x70
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80043d4:	2200      	movs	r2, #0
 80043d6:	601a      	str	r2, [r3, #0]
 80043d8:	605a      	str	r2, [r3, #4]
 80043da:	609a      	str	r2, [r3, #8]
 80043dc:	60da      	str	r2, [r3, #12]
 80043de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80043e0:	f107 0318 	add.w	r3, r7, #24
 80043e4:	2244      	movs	r2, #68	@ 0x44
 80043e6:	2100      	movs	r1, #0
 80043e8:	4618      	mov	r0, r3
 80043ea:	f013 fdec 	bl	8017fc6 <memset>
  if(hi2c->Instance==I2C1)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4a2d      	ldr	r2, [pc, #180]	@ (80044a8 <HAL_I2C_MspInit+0xe0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d153      	bne.n	80044a0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80043f8:	2340      	movs	r3, #64	@ 0x40
 80043fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80043fc:	2300      	movs	r3, #0
 80043fe:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004400:	f107 0318 	add.w	r3, r7, #24
 8004404:	4618      	mov	r0, r3
 8004406:	f009 faab 	bl	800d960 <HAL_RCCEx_PeriphCLKConfig>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d001      	beq.n	8004414 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004410:	f7ff ff04 	bl	800421c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004414:	4b25      	ldr	r3, [pc, #148]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 8004416:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004418:	4a24      	ldr	r2, [pc, #144]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 800441a:	f043 0301 	orr.w	r3, r3, #1
 800441e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004420:	4b22      	ldr	r3, [pc, #136]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 8004422:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004424:	f003 0301 	and.w	r3, r3, #1
 8004428:	617b      	str	r3, [r7, #20]
 800442a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800442c:	4b1f      	ldr	r3, [pc, #124]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 800442e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004430:	4a1e      	ldr	r2, [pc, #120]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 8004432:	f043 0302 	orr.w	r3, r3, #2
 8004436:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004438:	4b1c      	ldr	r3, [pc, #112]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 800443a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004444:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004448:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800444a:	2312      	movs	r3, #18
 800444c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800444e:	2300      	movs	r3, #0
 8004450:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004452:	2300      	movs	r3, #0
 8004454:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004456:	2304      	movs	r3, #4
 8004458:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800445a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800445e:	4619      	mov	r1, r3
 8004460:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004464:	f005 fe98 	bl	800a198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004468:	2380      	movs	r3, #128	@ 0x80
 800446a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800446c:	2312      	movs	r3, #18
 800446e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004470:	2300      	movs	r3, #0
 8004472:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004474:	2300      	movs	r3, #0
 8004476:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004478:	2304      	movs	r3, #4
 800447a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800447c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004480:	4619      	mov	r1, r3
 8004482:	480b      	ldr	r0, [pc, #44]	@ (80044b0 <HAL_I2C_MspInit+0xe8>)
 8004484:	f005 fe88 	bl	800a198 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004488:	4b08      	ldr	r3, [pc, #32]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 800448a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800448c:	4a07      	ldr	r2, [pc, #28]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 800448e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004492:	6593      	str	r3, [r2, #88]	@ 0x58
 8004494:	4b05      	ldr	r3, [pc, #20]	@ (80044ac <HAL_I2C_MspInit+0xe4>)
 8004496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004498:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800449c:	60fb      	str	r3, [r7, #12]
 800449e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80044a0:	bf00      	nop
 80044a2:	3770      	adds	r7, #112	@ 0x70
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	40005400 	.word	0x40005400
 80044ac:	40021000 	.word	0x40021000
 80044b0:	48000400 	.word	0x48000400

080044b4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b08a      	sub	sp, #40	@ 0x28
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044bc:	f107 0314 	add.w	r3, r7, #20
 80044c0:	2200      	movs	r2, #0
 80044c2:	601a      	str	r2, [r3, #0]
 80044c4:	605a      	str	r2, [r3, #4]
 80044c6:	609a      	str	r2, [r3, #8]
 80044c8:	60da      	str	r2, [r3, #12]
 80044ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a25      	ldr	r2, [pc, #148]	@ (8004568 <HAL_SPI_MspInit+0xb4>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d144      	bne.n	8004560 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80044d6:	4b25      	ldr	r3, [pc, #148]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 80044d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044da:	4a24      	ldr	r2, [pc, #144]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 80044dc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80044e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80044e2:	4b22      	ldr	r3, [pc, #136]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 80044e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044e6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ee:	4b1f      	ldr	r3, [pc, #124]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 80044f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044f2:	4a1e      	ldr	r2, [pc, #120]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 80044f4:	f043 0301 	orr.w	r3, r3, #1
 80044f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80044fa:	4b1c      	ldr	r3, [pc, #112]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 80044fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044fe:	f003 0301 	and.w	r3, r3, #1
 8004502:	60fb      	str	r3, [r7, #12]
 8004504:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004506:	4b19      	ldr	r3, [pc, #100]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 8004508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800450a:	4a18      	ldr	r2, [pc, #96]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 800450c:	f043 0302 	orr.w	r3, r3, #2
 8004510:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004512:	4b16      	ldr	r3, [pc, #88]	@ (800456c <HAL_SPI_MspInit+0xb8>)
 8004514:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	60bb      	str	r3, [r7, #8]
 800451c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800451e:	23c0      	movs	r3, #192	@ 0xc0
 8004520:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004522:	2302      	movs	r3, #2
 8004524:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004526:	2300      	movs	r3, #0
 8004528:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800452a:	2300      	movs	r3, #0
 800452c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800452e:	2305      	movs	r3, #5
 8004530:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004532:	f107 0314 	add.w	r3, r7, #20
 8004536:	4619      	mov	r1, r3
 8004538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800453c:	f005 fe2c 	bl	800a198 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004540:	2308      	movs	r3, #8
 8004542:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004544:	2302      	movs	r3, #2
 8004546:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004548:	2300      	movs	r3, #0
 800454a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800454c:	2300      	movs	r3, #0
 800454e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004550:	2305      	movs	r3, #5
 8004552:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004554:	f107 0314 	add.w	r3, r7, #20
 8004558:	4619      	mov	r1, r3
 800455a:	4805      	ldr	r0, [pc, #20]	@ (8004570 <HAL_SPI_MspInit+0xbc>)
 800455c:	f005 fe1c 	bl	800a198 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004560:	bf00      	nop
 8004562:	3728      	adds	r7, #40	@ 0x28
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	40013000 	.word	0x40013000
 800456c:	40021000 	.word	0x40021000
 8004570:	48000400 	.word	0x48000400

08004574 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b09a      	sub	sp, #104	@ 0x68
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800457c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004580:	2200      	movs	r2, #0
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	605a      	str	r2, [r3, #4]
 8004586:	609a      	str	r2, [r3, #8]
 8004588:	60da      	str	r2, [r3, #12]
 800458a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800458c:	f107 0310 	add.w	r3, r7, #16
 8004590:	2244      	movs	r2, #68	@ 0x44
 8004592:	2100      	movs	r1, #0
 8004594:	4618      	mov	r0, r3
 8004596:	f013 fd16 	bl	8017fc6 <memset>
  if(huart->Instance==USART1)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a4d      	ldr	r2, [pc, #308]	@ (80046d4 <HAL_UART_MspInit+0x160>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	f040 8093 	bne.w	80046cc <HAL_UART_MspInit+0x158>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80045a6:	2301      	movs	r3, #1
 80045a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80045aa:	2300      	movs	r3, #0
 80045ac:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045ae:	f107 0310 	add.w	r3, r7, #16
 80045b2:	4618      	mov	r0, r3
 80045b4:	f009 f9d4 	bl	800d960 <HAL_RCCEx_PeriphCLKConfig>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d001      	beq.n	80045c2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80045be:	f7ff fe2d 	bl	800421c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045c2:	4b45      	ldr	r3, [pc, #276]	@ (80046d8 <HAL_UART_MspInit+0x164>)
 80045c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045c6:	4a44      	ldr	r2, [pc, #272]	@ (80046d8 <HAL_UART_MspInit+0x164>)
 80045c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80045cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80045ce:	4b42      	ldr	r3, [pc, #264]	@ (80046d8 <HAL_UART_MspInit+0x164>)
 80045d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045d6:	60fb      	str	r3, [r7, #12]
 80045d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045da:	4b3f      	ldr	r3, [pc, #252]	@ (80046d8 <HAL_UART_MspInit+0x164>)
 80045dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045de:	4a3e      	ldr	r2, [pc, #248]	@ (80046d8 <HAL_UART_MspInit+0x164>)
 80045e0:	f043 0301 	orr.w	r3, r3, #1
 80045e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045e6:	4b3c      	ldr	r3, [pc, #240]	@ (80046d8 <HAL_UART_MspInit+0x164>)
 80045e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ea:	f003 0301 	and.w	r3, r3, #1
 80045ee:	60bb      	str	r3, [r7, #8]
 80045f0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = RS485_TX_Pin|RS485_RX_Pin;
 80045f2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80045f6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045f8:	2302      	movs	r3, #2
 80045fa:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fc:	2300      	movs	r3, #0
 80045fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004600:	2300      	movs	r3, #0
 8004602:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004604:	2307      	movs	r3, #7
 8004606:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004608:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800460c:	4619      	mov	r1, r3
 800460e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004612:	f005 fdc1 	bl	800a198 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004616:	4b31      	ldr	r3, [pc, #196]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004618:	4a31      	ldr	r2, [pc, #196]	@ (80046e0 <HAL_UART_MspInit+0x16c>)
 800461a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800461c:	4b2f      	ldr	r3, [pc, #188]	@ (80046dc <HAL_UART_MspInit+0x168>)
 800461e:	2218      	movs	r2, #24
 8004620:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004622:	4b2e      	ldr	r3, [pc, #184]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004624:	2200      	movs	r2, #0
 8004626:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004628:	4b2c      	ldr	r3, [pc, #176]	@ (80046dc <HAL_UART_MspInit+0x168>)
 800462a:	2200      	movs	r2, #0
 800462c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800462e:	4b2b      	ldr	r3, [pc, #172]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004630:	2280      	movs	r2, #128	@ 0x80
 8004632:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004634:	4b29      	ldr	r3, [pc, #164]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004636:	2200      	movs	r2, #0
 8004638:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800463a:	4b28      	ldr	r3, [pc, #160]	@ (80046dc <HAL_UART_MspInit+0x168>)
 800463c:	2200      	movs	r2, #0
 800463e:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004640:	4b26      	ldr	r3, [pc, #152]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004642:	2200      	movs	r2, #0
 8004644:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004646:	4b25      	ldr	r3, [pc, #148]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004648:	2200      	movs	r2, #0
 800464a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800464c:	4823      	ldr	r0, [pc, #140]	@ (80046dc <HAL_UART_MspInit+0x168>)
 800464e:	f005 fa71 	bl	8009b34 <HAL_DMA_Init>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 8004658:	f7ff fde0 	bl	800421c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	4a1f      	ldr	r2, [pc, #124]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004660:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004664:	4a1d      	ldr	r2, [pc, #116]	@ (80046dc <HAL_UART_MspInit+0x168>)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 800466a:	4b1e      	ldr	r3, [pc, #120]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 800466c:	4a1e      	ldr	r2, [pc, #120]	@ (80046e8 <HAL_UART_MspInit+0x174>)
 800466e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8004670:	4b1c      	ldr	r3, [pc, #112]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 8004672:	2219      	movs	r2, #25
 8004674:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004676:	4b1b      	ldr	r3, [pc, #108]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 8004678:	2210      	movs	r2, #16
 800467a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800467c:	4b19      	ldr	r3, [pc, #100]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 800467e:	2200      	movs	r2, #0
 8004680:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004682:	4b18      	ldr	r3, [pc, #96]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 8004684:	2280      	movs	r2, #128	@ 0x80
 8004686:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004688:	4b16      	ldr	r3, [pc, #88]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 800468a:	2200      	movs	r2, #0
 800468c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800468e:	4b15      	ldr	r3, [pc, #84]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 8004690:	2200      	movs	r2, #0
 8004692:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004694:	4b13      	ldr	r3, [pc, #76]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 8004696:	2200      	movs	r2, #0
 8004698:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800469a:	4b12      	ldr	r3, [pc, #72]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 800469c:	2200      	movs	r2, #0
 800469e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80046a0:	4810      	ldr	r0, [pc, #64]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 80046a2:	f005 fa47 	bl	8009b34 <HAL_DMA_Init>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d001      	beq.n	80046b0 <HAL_UART_MspInit+0x13c>
    {
      Error_Handler();
 80046ac:	f7ff fdb6 	bl	800421c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a0c      	ldr	r2, [pc, #48]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 80046b4:	67da      	str	r2, [r3, #124]	@ 0x7c
 80046b6:	4a0b      	ldr	r2, [pc, #44]	@ (80046e4 <HAL_UART_MspInit+0x170>)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80046bc:	2200      	movs	r2, #0
 80046be:	2100      	movs	r1, #0
 80046c0:	2025      	movs	r0, #37	@ 0x25
 80046c2:	f004 ff8c 	bl	80095de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80046c6:	2025      	movs	r0, #37	@ 0x25
 80046c8:	f004 ffa3 	bl	8009612 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80046cc:	bf00      	nop
 80046ce:	3768      	adds	r7, #104	@ 0x68
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40013800 	.word	0x40013800
 80046d8:	40021000 	.word	0x40021000
 80046dc:	20001260 	.word	0x20001260
 80046e0:	40020008 	.word	0x40020008
 80046e4:	200012c0 	.word	0x200012c0
 80046e8:	4002001c 	.word	0x4002001c

080046ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80046f0:	bf00      	nop
 80046f2:	e7fd      	b.n	80046f0 <NMI_Handler+0x4>

080046f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046f4:	b480      	push	{r7}
 80046f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046f8:	bf00      	nop
 80046fa:	e7fd      	b.n	80046f8 <HardFault_Handler+0x4>

080046fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046fc:	b480      	push	{r7}
 80046fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004700:	bf00      	nop
 8004702:	e7fd      	b.n	8004700 <MemManage_Handler+0x4>

08004704 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004708:	bf00      	nop
 800470a:	e7fd      	b.n	8004708 <BusFault_Handler+0x4>

0800470c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800470c:	b480      	push	{r7}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004710:	bf00      	nop
 8004712:	e7fd      	b.n	8004710 <UsageFault_Handler+0x4>

08004714 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004714:	b480      	push	{r7}
 8004716:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004718:	bf00      	nop
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004722:	b480      	push	{r7}
 8004724:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004726:	bf00      	nop
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr

08004730 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004730:	b480      	push	{r7}
 8004732:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004734:	bf00      	nop
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr

0800473e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004742:	f003 fa01 	bl	8007b48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004746:	bf00      	nop
 8004748:	bd80      	pop	{r7, pc}
	...

0800474c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800474c:	b580      	push	{r7, lr}
 800474e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004750:	4802      	ldr	r0, [pc, #8]	@ (800475c <DMA1_Channel1_IRQHandler+0x10>)
 8004752:	f005 fbd2 	bl	8009efa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004756:	bf00      	nop
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	20001260 	.word	0x20001260

08004760 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004764:	4802      	ldr	r0, [pc, #8]	@ (8004770 <DMA1_Channel2_IRQHandler+0x10>)
 8004766:	f005 fbc8 	bl	8009efa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800476a:	bf00      	nop
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	200012c0 	.word	0x200012c0

08004774 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004778:	4802      	ldr	r0, [pc, #8]	@ (8004784 <USB_LP_IRQHandler+0x10>)
 800477a:	f006 fefe 	bl	800b57a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800477e:	bf00      	nop
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20003810 	.word	0x20003810

08004788 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800478c:	480c      	ldr	r0, [pc, #48]	@ (80047c0 <USART1_IRQHandler+0x38>)
 800478e:	f00a f94b 	bl	800ea28 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  // Check if TC interrupt is triggered
  	if (__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC)) {
 8004792:	4b0b      	ldr	r3, [pc, #44]	@ (80047c0 <USART1_IRQHandler+0x38>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	69db      	ldr	r3, [r3, #28]
 8004798:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800479c:	2b40      	cmp	r3, #64	@ 0x40
 800479e:	d10d      	bne.n	80047bc <USART1_IRQHandler+0x34>
  		// Clear the TC interrupt flag
  		__HAL_UART_CLEAR_FLAG(&huart1, UART_FLAG_TC);
 80047a0:	4b07      	ldr	r3, [pc, #28]	@ (80047c0 <USART1_IRQHandler+0x38>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2240      	movs	r2, #64	@ 0x40
 80047a6:	621a      	str	r2, [r3, #32]

  		// Disable TC interrupt (optional, if no longer needed)
  		__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 80047a8:	4b05      	ldr	r3, [pc, #20]	@ (80047c0 <USART1_IRQHandler+0x38>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	4b04      	ldr	r3, [pc, #16]	@ (80047c0 <USART1_IRQHandler+0x38>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047b6:	601a      	str	r2, [r3, #0]

  		// Call the post-transmission function from RS485.c
  		RS485_TCCallback();
 80047b8:	f002 f986 	bl	8006ac8 <RS485_TCCallback>
  	}
  /* USER CODE END USART1_IRQn 1 */
}
 80047bc:	bf00      	nop
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	200011cc 	.word	0x200011cc

080047c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0
  return 1;
 80047c8:	2301      	movs	r3, #1
}
 80047ca:	4618      	mov	r0, r3
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <_kill>:

int _kill(int pid, int sig)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b082      	sub	sp, #8
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80047de:	f013 fc45 	bl	801806c <__errno>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2216      	movs	r2, #22
 80047e6:	601a      	str	r2, [r3, #0]
  return -1;
 80047e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3708      	adds	r7, #8
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}

080047f4 <_exit>:

void _exit (int status)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b082      	sub	sp, #8
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80047fc:	f04f 31ff 	mov.w	r1, #4294967295
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7ff ffe7 	bl	80047d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004806:	bf00      	nop
 8004808:	e7fd      	b.n	8004806 <_exit+0x12>

0800480a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b086      	sub	sp, #24
 800480e:	af00      	add	r7, sp, #0
 8004810:	60f8      	str	r0, [r7, #12]
 8004812:	60b9      	str	r1, [r7, #8]
 8004814:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004816:	2300      	movs	r3, #0
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	e00a      	b.n	8004832 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800481c:	f3af 8000 	nop.w
 8004820:	4601      	mov	r1, r0
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	1c5a      	adds	r2, r3, #1
 8004826:	60ba      	str	r2, [r7, #8]
 8004828:	b2ca      	uxtb	r2, r1
 800482a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	3301      	adds	r3, #1
 8004830:	617b      	str	r3, [r7, #20]
 8004832:	697a      	ldr	r2, [r7, #20]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	429a      	cmp	r2, r3
 8004838:	dbf0      	blt.n	800481c <_read+0x12>
  }

  return len;
 800483a:	687b      	ldr	r3, [r7, #4]
}
 800483c:	4618      	mov	r0, r3
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b086      	sub	sp, #24
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004850:	2300      	movs	r3, #0
 8004852:	617b      	str	r3, [r7, #20]
 8004854:	e009      	b.n	800486a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004856:	68bb      	ldr	r3, [r7, #8]
 8004858:	1c5a      	adds	r2, r3, #1
 800485a:	60ba      	str	r2, [r7, #8]
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	4618      	mov	r0, r3
 8004860:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	3301      	adds	r3, #1
 8004868:	617b      	str	r3, [r7, #20]
 800486a:	697a      	ldr	r2, [r7, #20]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	429a      	cmp	r2, r3
 8004870:	dbf1      	blt.n	8004856 <_write+0x12>
  }
  return len;
 8004872:	687b      	ldr	r3, [r7, #4]
}
 8004874:	4618      	mov	r0, r3
 8004876:	3718      	adds	r7, #24
 8004878:	46bd      	mov	sp, r7
 800487a:	bd80      	pop	{r7, pc}

0800487c <_close>:

int _close(int file)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004884:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004888:	4618      	mov	r0, r3
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80048a4:	605a      	str	r2, [r3, #4]
  return 0;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	370c      	adds	r7, #12
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr

080048b4 <_isatty>:

int _isatty(int file)
{
 80048b4:	b480      	push	{r7}
 80048b6:	b083      	sub	sp, #12
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80048bc:	2301      	movs	r3, #1
}
 80048be:	4618      	mov	r0, r3
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b085      	sub	sp, #20
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	60f8      	str	r0, [r7, #12]
 80048d2:	60b9      	str	r1, [r7, #8]
 80048d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80048d6:	2300      	movs	r3, #0
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3714      	adds	r7, #20
 80048dc:	46bd      	mov	sp, r7
 80048de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e2:	4770      	bx	lr

080048e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b086      	sub	sp, #24
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048ec:	4a14      	ldr	r2, [pc, #80]	@ (8004940 <_sbrk+0x5c>)
 80048ee:	4b15      	ldr	r3, [pc, #84]	@ (8004944 <_sbrk+0x60>)
 80048f0:	1ad3      	subs	r3, r2, r3
 80048f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80048f8:	4b13      	ldr	r3, [pc, #76]	@ (8004948 <_sbrk+0x64>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d102      	bne.n	8004906 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004900:	4b11      	ldr	r3, [pc, #68]	@ (8004948 <_sbrk+0x64>)
 8004902:	4a12      	ldr	r2, [pc, #72]	@ (800494c <_sbrk+0x68>)
 8004904:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004906:	4b10      	ldr	r3, [pc, #64]	@ (8004948 <_sbrk+0x64>)
 8004908:	681a      	ldr	r2, [r3, #0]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	4413      	add	r3, r2
 800490e:	693a      	ldr	r2, [r7, #16]
 8004910:	429a      	cmp	r2, r3
 8004912:	d207      	bcs.n	8004924 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004914:	f013 fbaa 	bl	801806c <__errno>
 8004918:	4603      	mov	r3, r0
 800491a:	220c      	movs	r2, #12
 800491c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800491e:	f04f 33ff 	mov.w	r3, #4294967295
 8004922:	e009      	b.n	8004938 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004924:	4b08      	ldr	r3, [pc, #32]	@ (8004948 <_sbrk+0x64>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800492a:	4b07      	ldr	r3, [pc, #28]	@ (8004948 <_sbrk+0x64>)
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	4413      	add	r3, r2
 8004932:	4a05      	ldr	r2, [pc, #20]	@ (8004948 <_sbrk+0x64>)
 8004934:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004936:	68fb      	ldr	r3, [r7, #12]
}
 8004938:	4618      	mov	r0, r3
 800493a:	3718      	adds	r7, #24
 800493c:	46bd      	mov	sp, r7
 800493e:	bd80      	pop	{r7, pc}
 8004940:	20008000 	.word	0x20008000
 8004944:	00000400 	.word	0x00000400
 8004948:	20001320 	.word	0x20001320
 800494c:	20003e58 	.word	0x20003e58

08004950 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004950:	b480      	push	{r7}
 8004952:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004954:	4b06      	ldr	r3, [pc, #24]	@ (8004970 <SystemInit+0x20>)
 8004956:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495a:	4a05      	ldr	r2, [pc, #20]	@ (8004970 <SystemInit+0x20>)
 800495c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004960:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004964:	bf00      	nop
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	e000ed00 	.word	0xe000ed00

08004974 <usb_serial_print>:
/**
 * @Brief Prints a message to the serial output over USB.
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_print(const char *msg) { // Actual implementation of the method thats in the header file
 8004974:	b580      	push	{r7, lr}
 8004976:	b084      	sub	sp, #16
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(msg);	// Calculates the length of the string so we know how many bytes to send
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f7fb fc9f 	bl	80002c0 <strlen>
 8004982:	4603      	mov	r3, r0
 8004984:	81fb      	strh	r3, [r7, #14]
    CDC_Transmit_FS((uint8_t*)msg, len); // Sends the message over USB as serial data. (uint8_t*) casts the string to a byte array as required by the method. len is just how many bytes to actually send
 8004986:	89fb      	ldrh	r3, [r7, #14]
 8004988:	4619      	mov	r1, r3
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f012 f902 	bl	8016b94 <CDC_Transmit_FS>
}
 8004990:	bf00      	nop
 8004992:	3710      	adds	r7, #16
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <usb_serial_println>:
/**
 * @Brief Prints a message to the serial output over USB ending with a new line (\r\n).
 *
 * @param msg: Pointer to the message that is to be printed.
 */
void usb_serial_println(const char *msg) {
 8004998:	b580      	push	{r7, lr}
 800499a:	b0a2      	sub	sp, #136	@ 0x88
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
	char buffer[128];
	snprintf(buffer, sizeof(buffer), "%s\r\n", msg);
 80049a0:	f107 0008 	add.w	r0, r7, #8
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a06      	ldr	r2, [pc, #24]	@ (80049c0 <usb_serial_println+0x28>)
 80049a8:	2180      	movs	r1, #128	@ 0x80
 80049aa:	f013 fa57 	bl	8017e5c <sniprintf>
	usb_serial_print(buffer);
 80049ae:	f107 0308 	add.w	r3, r7, #8
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff ffde 	bl	8004974 <usb_serial_print>
}
 80049b8:	bf00      	nop
 80049ba:	3788      	adds	r7, #136	@ 0x88
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	0801a494 	.word	0x0801a494

080049c4 <get_function_code>:
#include "modbus/modbus_util.h"


static Modbus_Master_Request current_request = {0};

static uint8_t get_function_code(Modbus_Register_Type type) {
 80049c4:	b480      	push	{r7}
 80049c6:	b083      	sub	sp, #12
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	4603      	mov	r3, r0
 80049cc:	71fb      	strb	r3, [r7, #7]
	switch (type) {
 80049ce:	79fb      	ldrb	r3, [r7, #7]
 80049d0:	2b03      	cmp	r3, #3
 80049d2:	d813      	bhi.n	80049fc <get_function_code+0x38>
 80049d4:	a201      	add	r2, pc, #4	@ (adr r2, 80049dc <get_function_code+0x18>)
 80049d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049da:	bf00      	nop
 80049dc:	080049ed 	.word	0x080049ed
 80049e0:	080049f1 	.word	0x080049f1
 80049e4:	080049f5 	.word	0x080049f5
 80049e8:	080049f9 	.word	0x080049f9
		case MODBUS_REGISTER_COIL: return MODBUS_FUNC_READ_COILS;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e006      	b.n	80049fe <get_function_code+0x3a>
		case MODBUS_REGISTER_DISCRETE_INPUT: return MODBUS_FUNC_READ_DISCRETE_INPUTS;
 80049f0:	2302      	movs	r3, #2
 80049f2:	e004      	b.n	80049fe <get_function_code+0x3a>
		case MODBUS_REGISTER_HOLDING: return MODBUS_FUNC_READ_HOLDING_REGISTERS;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e002      	b.n	80049fe <get_function_code+0x3a>
		case MODBUS_REGISTER_INPUT: return MODBUS_FUNC_READ_INPUT_REGISTERS;
 80049f8:	2304      	movs	r3, #4
 80049fa:	e000      	b.n	80049fe <get_function_code+0x3a>
		default: return 0x00;
 80049fc:	2300      	movs	r3, #0
	}
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop

08004a0c <modbus_master_handle_frame>:

// Handle a full received modbus frame
void modbus_master_handle_frame(uint8_t* frame, uint16_t len) {
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	460b      	mov	r3, r1
 8004a16:	807b      	strh	r3, [r7, #2]
	if (!current_request.active) return;
 8004a18:	4b36      	ldr	r3, [pc, #216]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	f083 0301 	eor.w	r3, r3, #1
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d15a      	bne.n	8004adc <modbus_master_handle_frame+0xd0>

	if (len < 5) return;
 8004a26:	887b      	ldrh	r3, [r7, #2]
 8004a28:	2b04      	cmp	r3, #4
 8004a2a:	d959      	bls.n	8004ae0 <modbus_master_handle_frame+0xd4>

	uint8_t address = frame[0];
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	73fb      	strb	r3, [r7, #15]
	uint8_t func = frame[1];
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	785b      	ldrb	r3, [r3, #1]
 8004a36:	73bb      	strb	r3, [r7, #14]

	if (address != current_request.slave_address) return; // throw it out!
 8004a38:	4b2e      	ldr	r3, [pc, #184]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004a3a:	785b      	ldrb	r3, [r3, #1]
 8004a3c:	7bfa      	ldrb	r2, [r7, #15]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d150      	bne.n	8004ae4 <modbus_master_handle_frame+0xd8>

	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2];
 8004a42:	887b      	ldrh	r3, [r7, #2]
 8004a44:	3b01      	subs	r3, #1
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	4413      	add	r3, r2
 8004a4a:	781b      	ldrb	r3, [r3, #0]
 8004a4c:	b21b      	sxth	r3, r3
 8004a4e:	021b      	lsls	r3, r3, #8
 8004a50:	b21a      	sxth	r2, r3
 8004a52:	887b      	ldrh	r3, [r7, #2]
 8004a54:	3b02      	subs	r3, #2
 8004a56:	6879      	ldr	r1, [r7, #4]
 8004a58:	440b      	add	r3, r1
 8004a5a:	781b      	ldrb	r3, [r3, #0]
 8004a5c:	b21b      	sxth	r3, r3
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	b21b      	sxth	r3, r3
 8004a62:	81bb      	strh	r3, [r7, #12]
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004a64:	887b      	ldrh	r3, [r7, #2]
 8004a66:	3b02      	subs	r3, #2
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	6878      	ldr	r0, [r7, #4]
 8004a6e:	f000 fe93 	bl	8005798 <modbus_crc16>
 8004a72:	4603      	mov	r3, r0
 8004a74:	461a      	mov	r2, r3
 8004a76:	89bb      	ldrh	r3, [r7, #12]
 8004a78:	4293      	cmp	r3, r2
 8004a7a:	d135      	bne.n	8004ae8 <modbus_master_handle_frame+0xdc>

	uint8_t expected_func = get_function_code(current_request.type);
 8004a7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004a7e:	789b      	ldrb	r3, [r3, #2]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff ff9f 	bl	80049c4 <get_function_code>
 8004a86:	4603      	mov	r3, r0
 8004a88:	72fb      	strb	r3, [r7, #11]
	if (func != expected_func) return; // throw it out!
 8004a8a:	7bba      	ldrb	r2, [r7, #14]
 8004a8c:	7afb      	ldrb	r3, [r7, #11]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d12c      	bne.n	8004aec <modbus_master_handle_frame+0xe0>

	if (current_request.destination == NULL) {
 8004a92:	4b18      	ldr	r3, [pc, #96]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004a94:	68db      	ldr	r3, [r3, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d103      	bne.n	8004aa2 <modbus_master_handle_frame+0x96>
		current_request.active = false;
 8004a9a:	4b16      	ldr	r3, [pc, #88]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	701a      	strb	r2, [r3, #0]
		return;
 8004aa0:	e025      	b.n	8004aee <modbus_master_handle_frame+0xe2>
	}

	// Only supporting standard 16 bit (2 byte) responses for now
	if (len >= 5 && frame[2] >= 2) {
 8004aa2:	887b      	ldrh	r3, [r7, #2]
 8004aa4:	2b04      	cmp	r3, #4
 8004aa6:	d915      	bls.n	8004ad4 <modbus_master_handle_frame+0xc8>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	3302      	adds	r3, #2
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d910      	bls.n	8004ad4 <modbus_master_handle_frame+0xc8>
		uint16_t value = (frame[3] << 8) | frame[4];
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	3303      	adds	r3, #3
 8004ab6:	781b      	ldrb	r3, [r3, #0]
 8004ab8:	b21b      	sxth	r3, r3
 8004aba:	021b      	lsls	r3, r3, #8
 8004abc:	b21a      	sxth	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	3304      	adds	r3, #4
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	b21b      	sxth	r3, r3
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	b21b      	sxth	r3, r3
 8004aca:	813b      	strh	r3, [r7, #8]
		*(current_request.destination) = value;
 8004acc:	4b09      	ldr	r3, [pc, #36]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	893a      	ldrh	r2, [r7, #8]
 8004ad2:	801a      	strh	r2, [r3, #0]
	}

	current_request.active = false;
 8004ad4:	4b07      	ldr	r3, [pc, #28]	@ (8004af4 <modbus_master_handle_frame+0xe8>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	701a      	strb	r2, [r3, #0]
 8004ada:	e008      	b.n	8004aee <modbus_master_handle_frame+0xe2>
	if (!current_request.active) return;
 8004adc:	bf00      	nop
 8004ade:	e006      	b.n	8004aee <modbus_master_handle_frame+0xe2>
	if (len < 5) return;
 8004ae0:	bf00      	nop
 8004ae2:	e004      	b.n	8004aee <modbus_master_handle_frame+0xe2>
	if (address != current_request.slave_address) return; // throw it out!
 8004ae4:	bf00      	nop
 8004ae6:	e002      	b.n	8004aee <modbus_master_handle_frame+0xe2>
	if (modbus_crc16(frame, len - 2) != received_crc) return;
 8004ae8:	bf00      	nop
 8004aea:	e000      	b.n	8004aee <modbus_master_handle_frame+0xe2>
	if (func != expected_func) return; // throw it out!
 8004aec:	bf00      	nop
}
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	20001324 	.word	0x20001324

08004af8 <modbus_master_request_read>:


// Request handler
bool modbus_master_request_read(uint8_t slave_address, Modbus_Register_Type type, uint16_t reg_address, uint16_t* dest)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	603b      	str	r3, [r7, #0]
 8004b00:	4603      	mov	r3, r0
 8004b02:	71fb      	strb	r3, [r7, #7]
 8004b04:	460b      	mov	r3, r1
 8004b06:	71bb      	strb	r3, [r7, #6]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	80bb      	strh	r3, [r7, #4]
	if (current_request.active) return false;
 8004b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b0e:	781b      	ldrb	r3, [r3, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d001      	beq.n	8004b18 <modbus_master_request_read+0x20>
 8004b14:	2300      	movs	r3, #0
 8004b16:	e030      	b.n	8004b7a <modbus_master_request_read+0x82>

	uint8_t func = get_function_code(type);
 8004b18:	79bb      	ldrb	r3, [r7, #6]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f7ff ff52 	bl	80049c4 <get_function_code>
 8004b20:	4603      	mov	r3, r0
 8004b22:	75fb      	strb	r3, [r7, #23]

	uint8_t frame[8];
	frame[0] = slave_address;
 8004b24:	79fb      	ldrb	r3, [r7, #7]
 8004b26:	733b      	strb	r3, [r7, #12]
	frame[1] = func;
 8004b28:	7dfb      	ldrb	r3, [r7, #23]
 8004b2a:	737b      	strb	r3, [r7, #13]
	frame[2] = (reg_address >> 8) & 0xFF;
 8004b2c:	88bb      	ldrh	r3, [r7, #4]
 8004b2e:	0a1b      	lsrs	r3, r3, #8
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	b2db      	uxtb	r3, r3
 8004b34:	73bb      	strb	r3, [r7, #14]
	frame[3] = reg_address & 0xFF;
 8004b36:	88bb      	ldrh	r3, [r7, #4]
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	73fb      	strb	r3, [r7, #15]
	frame[4] = 0x00; // High byte of quantity
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	743b      	strb	r3, [r7, #16]
	frame[5] = 0x01; // request 1 register only (low byte)
 8004b40:	2301      	movs	r3, #1
 8004b42:	747b      	strb	r3, [r7, #17]

	modbus_send_response(frame, 8);
 8004b44:	f107 030c 	add.w	r3, r7, #12
 8004b48:	2108      	movs	r1, #8
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f000 fe62 	bl	8005814 <modbus_send_response>

	current_request.active = true;
 8004b50:	4b0c      	ldr	r3, [pc, #48]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b52:	2201      	movs	r2, #1
 8004b54:	701a      	strb	r2, [r3, #0]
	current_request.slave_address = slave_address;
 8004b56:	4a0b      	ldr	r2, [pc, #44]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b58:	79fb      	ldrb	r3, [r7, #7]
 8004b5a:	7053      	strb	r3, [r2, #1]
	current_request.type = type;
 8004b5c:	4a09      	ldr	r2, [pc, #36]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b5e:	79bb      	ldrb	r3, [r7, #6]
 8004b60:	7093      	strb	r3, [r2, #2]
	current_request.register_address = reg_address;
 8004b62:	4a08      	ldr	r2, [pc, #32]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b64:	88bb      	ldrh	r3, [r7, #4]
 8004b66:	8093      	strh	r3, [r2, #4]
	current_request.destination = dest;
 8004b68:	4a06      	ldr	r2, [pc, #24]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	60d3      	str	r3, [r2, #12]
	current_request.timestamp_ms = get_ms();
 8004b6e:	f000 fea7 	bl	80058c0 <get_ms>
 8004b72:	4603      	mov	r3, r0
 8004b74:	4a03      	ldr	r2, [pc, #12]	@ (8004b84 <modbus_master_request_read+0x8c>)
 8004b76:	6093      	str	r3, [r2, #8]

	return true;
 8004b78:	2301      	movs	r3, #1
}
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	20001324 	.word	0x20001324

08004b88 <modbus_master_poll_timeout>:

void modbus_master_poll_timeout(void) {
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b082      	sub	sp, #8
 8004b8c:	af00      	add	r7, sp, #0
	uint32_t now_ms = get_ms();
 8004b8e:	f000 fe97 	bl	80058c0 <get_ms>
 8004b92:	6078      	str	r0, [r7, #4]
	if (current_request.active && (now_ms - current_request.timestamp_ms > MODBUS_MASTER_REQUEST_TIMEOUT)) {
 8004b94:	4b08      	ldr	r3, [pc, #32]	@ (8004bb8 <modbus_master_poll_timeout+0x30>)
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d008      	beq.n	8004bae <modbus_master_poll_timeout+0x26>
 8004b9c:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <modbus_master_poll_timeout+0x30>)
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	1ad3      	subs	r3, r2, r3
 8004ba4:	2bc8      	cmp	r3, #200	@ 0xc8
 8004ba6:	d902      	bls.n	8004bae <modbus_master_poll_timeout+0x26>
		current_request.active = false; // timeout
 8004ba8:	4b03      	ldr	r3, [pc, #12]	@ (8004bb8 <modbus_master_poll_timeout+0x30>)
 8004baa:	2200      	movs	r2, #0
 8004bac:	701a      	strb	r2, [r3, #0]
	}
}
 8004bae:	bf00      	nop
 8004bb0:	3708      	adds	r7, #8
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	20001324 	.word	0x20001324

08004bbc <modbus_master_is_busy>:


bool modbus_master_is_busy(void) {
 8004bbc:	b480      	push	{r7}
 8004bbe:	af00      	add	r7, sp, #0
	return current_request.active;
 8004bc0:	4b03      	ldr	r3, [pc, #12]	@ (8004bd0 <modbus_master_is_busy+0x14>)
 8004bc2:	781b      	ldrb	r3, [r3, #0]
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	20001324 	.word	0x20001324

08004bd4 <modbus_Setup>:

// SLAVE ADDRESS
static uint8_t slave_address;

// Setup slave address
void modbus_Setup(uint8_t slaveAddress) {
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	4603      	mov	r3, r0
 8004bdc:	71fb      	strb	r3, [r7, #7]
	slave_address = slaveAddress;
 8004bde:	4a04      	ldr	r2, [pc, #16]	@ (8004bf0 <modbus_Setup+0x1c>)
 8004be0:	79fb      	ldrb	r3, [r7, #7]
 8004be2:	7013      	strb	r3, [r2, #0]
}
 8004be4:	bf00      	nop
 8004be6:	370c      	adds	r7, #12
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr
 8004bf0:	20001334 	.word	0x20001334

08004bf4 <modbus_slave_handle_frame>:

// Handle a full received modbus frame
void modbus_slave_handle_frame(uint8_t* frame, uint16_t len) {
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b0e0      	sub	sp, #384	@ 0x180
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004bfe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c02:	6018      	str	r0, [r3, #0]
 8004c04:	460a      	mov	r2, r1
 8004c06:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c0a:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004c0e:	801a      	strh	r2, [r3, #0]
	if (len < 6) return;
 8004c10:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c14:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004c18:	881b      	ldrh	r3, [r3, #0]
 8004c1a:	2b05      	cmp	r3, #5
 8004c1c:	f240 85a5 	bls.w	800576a <modbus_slave_handle_frame+0xb76>

	uint8_t address = frame[0];
 8004c20:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c24:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	f887 314f 	strb.w	r3, [r7, #335]	@ 0x14f

	uint8_t function = frame[1];
 8004c30:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c34:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	785b      	ldrb	r3, [r3, #1]
 8004c3c:	f887 314e 	strb.w	r3, [r7, #334]	@ 0x14e

	// Check if the frame is for us
	if (address != slave_address) return;
 8004c40:	4bcb      	ldr	r3, [pc, #812]	@ (8004f70 <modbus_slave_handle_frame+0x37c>)
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	f897 214f 	ldrb.w	r2, [r7, #335]	@ 0x14f
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	f040 8590 	bne.w	800576e <modbus_slave_handle_frame+0xb7a>

	// Check if the CRC is valid
	uint16_t received_crc = (frame[len - 1] << 8) | frame[len - 2]; // MODBUS sends LSB first (unlike address, function)
 8004c4e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c52:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004c56:	881b      	ldrh	r3, [r3, #0]
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 8004c5e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004c62:	6812      	ldr	r2, [r2, #0]
 8004c64:	4413      	add	r3, r2
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	b21b      	sxth	r3, r3
 8004c6a:	021b      	lsls	r3, r3, #8
 8004c6c:	b21a      	sxth	r2, r3
 8004c6e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c72:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004c76:	881b      	ldrh	r3, [r3, #0]
 8004c78:	3b02      	subs	r3, #2
 8004c7a:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 8004c7e:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 8004c82:	6809      	ldr	r1, [r1, #0]
 8004c84:	440b      	add	r3, r1
 8004c86:	781b      	ldrb	r3, [r3, #0]
 8004c88:	b21b      	sxth	r3, r3
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	b21b      	sxth	r3, r3
 8004c8e:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
	uint16_t calculated_crc = modbus_crc16(frame, len - 2); // Exclude received CRC from CRC calculation
 8004c92:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004c96:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8004c9a:	881b      	ldrh	r3, [r3, #0]
 8004c9c:	3b02      	subs	r3, #2
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ca4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ca8:	4611      	mov	r1, r2
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	f000 fd74 	bl	8005798 <modbus_crc16>
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a

	if (received_crc != calculated_crc) {
 8004cb6:	f8b7 214c 	ldrh.w	r2, [r7, #332]	@ 0x14c
 8004cba:	f8b7 314a 	ldrh.w	r3, [r7, #330]	@ 0x14a
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	f040 8557 	bne.w	8005772 <modbus_slave_handle_frame+0xb7e>
		// Invalid CRC, No exception for a CRC failure
		return;
	}

	switch (function) {
 8004cc4:	f897 314e 	ldrb.w	r3, [r7, #334]	@ 0x14e
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	2b0f      	cmp	r3, #15
 8004ccc:	f200 853f 	bhi.w	800574e <modbus_slave_handle_frame+0xb5a>
 8004cd0:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd8 <modbus_slave_handle_frame+0xe4>)
 8004cd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd6:	bf00      	nop
 8004cd8:	08004d19 	.word	0x08004d19
 8004cdc:	08004ec1 	.word	0x08004ec1
 8004ce0:	08005075 	.word	0x08005075
 8004ce4:	080051df 	.word	0x080051df
 8004ce8:	08005355 	.word	0x08005355
 8004cec:	08005401 	.word	0x08005401
 8004cf0:	0800574f 	.word	0x0800574f
 8004cf4:	0800574f 	.word	0x0800574f
 8004cf8:	0800574f 	.word	0x0800574f
 8004cfc:	0800574f 	.word	0x0800574f
 8004d00:	0800574f 	.word	0x0800574f
 8004d04:	0800574f 	.word	0x0800574f
 8004d08:	0800574f 	.word	0x0800574f
 8004d0c:	0800574f 	.word	0x0800574f
 8004d10:	08005499 	.word	0x08005499
 8004d14:	0800560d 	.word	0x0800560d
		case MODBUS_FUNC_READ_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004d18:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d1c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3302      	adds	r3, #2
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	b21b      	sxth	r3, r3
 8004d28:	021b      	lsls	r3, r3, #8
 8004d2a:	b21a      	sxth	r2, r3
 8004d2c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d30:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	3303      	adds	r3, #3
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	b21b      	sxth	r3, r3
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	b21b      	sxth	r3, r3
 8004d40:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 8004d44:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d48:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	3304      	adds	r3, #4
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	b21b      	sxth	r3, r3
 8004d54:	021b      	lsls	r3, r3, #8
 8004d56:	b21a      	sxth	r2, r3
 8004d58:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004d5c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	3305      	adds	r3, #5
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	b21b      	sxth	r3, r3
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	b21b      	sxth	r3, r3
 8004d6c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

			// Check if coilCount value is legal for modbus specs
			if (coilCount == 0 || coilCount > MAX_IO_COILS) {
 8004d70:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <modbus_slave_handle_frame+0x18c>
 8004d78:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004d7c:	2b20      	cmp	r3, #32
 8004d7e:	d909      	bls.n	8004d94 <modbus_slave_handle_frame+0x1a0>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004d80:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004d84:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004d88:	2203      	movs	r2, #3
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 fd6c 	bl	8005868 <modbus_send_exception>
				return;
 8004d90:	f000 bcf0 	b.w	8005774 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + coilCount - 1; // get the ending coil
 8004d94:	f8b7 217e 	ldrh.w	r2, [r7, #382]	@ 0x17e
 8004d98:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004d9c:	4413      	add	r3, r2
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	3b01      	subs	r3, #1
 8004da2:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

			// Check if endAddress is outside the stored coils
			if (endAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 8004da6:	4b73      	ldr	r3, [pc, #460]	@ (8004f74 <modbus_slave_handle_frame+0x380>)
 8004da8:	881b      	ldrh	r3, [r3, #0]
 8004daa:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d309      	bcc.n	8004dc6 <modbus_slave_handle_frame+0x1d2>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004db2:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004db6:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004dba:	2202      	movs	r2, #2
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 fd53 	bl	8005868 <modbus_send_exception>
				return;
 8004dc2:	f000 bcd7 	b.w	8005774 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8004f70 <modbus_slave_handle_frame+0x37c>)
 8004dc8:	781a      	ldrb	r2, [r3, #0]
 8004dca:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004dce:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004dd2:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004dd4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004dd8:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004ddc:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004de0:	705a      	strb	r2, [r3, #1]
			responseData[2] = (coilCount + 7) / 8; // round up
 8004de2:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004de6:	3307      	adds	r3, #7
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	da00      	bge.n	8004dee <modbus_slave_handle_frame+0x1fa>
 8004dec:	3307      	adds	r3, #7
 8004dee:	10db      	asrs	r3, r3, #3
 8004df0:	b2da      	uxtb	r2, r3
 8004df2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004df6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004dfa:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	f8a7 317c 	strh.w	r3, [r7, #380]	@ 0x17c

			// Coil states are to be packed into bytes, one bit per coil, starting with LSB first
			// E.g., if coil states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note coil 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
			uint8_t bitIndex = 0;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

			// Iterate over each coil and add the its value
			for (int i = 0; i < coilCount; i++) {
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004e14:	e044      	b.n	8004ea0 <modbus_slave_handle_frame+0x2ac>
				GPIO_PinState coilValue = io_coil_read(startAddress);
 8004e16:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7fd fd0a 	bl	8002834 <io_coil_read>
 8004e20:	4603      	mov	r3, r0
 8004e22:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d

				if (coilValue == GPIO_PIN_SET) {
 8004e26:	f897 310d 	ldrb.w	r3, [r7, #269]	@ 0x10d
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d10b      	bne.n	8004e46 <modbus_slave_handle_frame+0x252>
					// If coil is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004e2e:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004e32:	2201      	movs	r2, #1
 8004e34:	fa02 f303 	lsl.w	r3, r2, r3
 8004e38:	b25a      	sxtb	r2, r3
 8004e3a:	f997 317b 	ldrsb.w	r3, [r7, #379]	@ 0x17b
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	b25b      	sxtb	r3, r3
 8004e42:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
				}

				bitIndex++; // Move to next bit
 8004e46:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a

				if (bitIndex == 8 || i == coilCount - 1) {
 8004e50:	f897 317a 	ldrb.w	r3, [r7, #378]	@ 0x17a
 8004e54:	2b08      	cmp	r3, #8
 8004e56:	d006      	beq.n	8004e66 <modbus_slave_handle_frame+0x272>
 8004e58:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d112      	bne.n	8004e8c <modbus_slave_handle_frame+0x298>
					// Once filled 8 bits (1 byte), or at last coil, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 8004e66:	f8b7 317c 	ldrh.w	r3, [r7, #380]	@ 0x17c
 8004e6a:	1c5a      	adds	r2, r3, #1
 8004e6c:	f8a7 217c 	strh.w	r2, [r7, #380]	@ 0x17c
 8004e70:	4619      	mov	r1, r3
 8004e72:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004e76:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004e7a:	f897 217b 	ldrb.w	r2, [r7, #379]	@ 0x17b
 8004e7e:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8004e80:	2300      	movs	r3, #0
 8004e82:	f887 317b 	strb.w	r3, [r7, #379]	@ 0x17b
					bitIndex = 0;
 8004e86:	2300      	movs	r3, #0
 8004e88:	f887 317a 	strb.w	r3, [r7, #378]	@ 0x17a
				}

				startAddress++;
 8004e8c:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8004e90:	3301      	adds	r3, #1
 8004e92:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			for (int i = 0; i < coilCount; i++) {
 8004e96:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8004e9a:	3301      	adds	r3, #1
 8004e9c:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004ea0:	f8b7 3110 	ldrh.w	r3, [r7, #272]	@ 0x110
 8004ea4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	dbb4      	blt.n	8004e16 <modbus_slave_handle_frame+0x222>
			}

			modbus_send_response(responseData, responseLen);
 8004eac:	f8b7 217c 	ldrh.w	r2, [r7, #380]	@ 0x17c
 8004eb0:	f107 030c 	add.w	r3, r7, #12
 8004eb4:	4611      	mov	r1, r2
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f000 fcac 	bl	8005814 <modbus_send_response>
 8004ebc:	f000 bc5a 	b.w	8005774 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_DISCRETE_INPUTS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8004ec0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ec4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	3302      	adds	r3, #2
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	b21b      	sxth	r3, r3
 8004ed0:	021b      	lsls	r3, r3, #8
 8004ed2:	b21a      	sxth	r2, r3
 8004ed4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ed8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	3303      	adds	r3, #3
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	b21b      	sxth	r3, r3
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	b21b      	sxth	r3, r3
 8004ee8:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			uint16_t discreteCount = (frame[4] << 8) | frame[5];
 8004eec:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004ef0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3304      	adds	r3, #4
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	b21b      	sxth	r3, r3
 8004efc:	021b      	lsls	r3, r3, #8
 8004efe:	b21a      	sxth	r2, r3
 8004f00:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f04:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3305      	adds	r3, #5
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	b21b      	sxth	r3, r3
 8004f10:	4313      	orrs	r3, r2
 8004f12:	b21b      	sxth	r3, r3
 8004f14:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116

			// Check if discreteCount value is legal for modbus specs
			if (discreteCount == 0 || discreteCount > MAX_IO_DISCRETE_IN) {
 8004f18:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <modbus_slave_handle_frame+0x334>
 8004f20:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004f24:	2b04      	cmp	r3, #4
 8004f26:	d909      	bls.n	8004f3c <modbus_slave_handle_frame+0x348>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8004f28:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004f2c:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004f30:	2203      	movs	r2, #3
 8004f32:	4618      	mov	r0, r3
 8004f34:	f000 fc98 	bl	8005868 <modbus_send_exception>
				return;
 8004f38:	f000 bc1c 	b.w	8005774 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + discreteCount - 1; // get the ending discrete input
 8004f3c:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8004f40:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004f44:	4413      	add	r3, r2
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	f8a7 3114 	strh.w	r3, [r7, #276]	@ 0x114

			// Check if endAddress is outside the stored discrete inputs
			if (endAddress >= io_discrete_in_channel_count) { // io_coil_channel count external from io_coils
 8004f4e:	4b0a      	ldr	r3, [pc, #40]	@ (8004f78 <modbus_slave_handle_frame+0x384>)
 8004f50:	881b      	ldrh	r3, [r3, #0]
 8004f52:	f8b7 2114 	ldrh.w	r2, [r7, #276]	@ 0x114
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d310      	bcc.n	8004f7c <modbus_slave_handle_frame+0x388>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8004f5a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8004f5e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8004f62:	2202      	movs	r2, #2
 8004f64:	4618      	mov	r0, r3
 8004f66:	f000 fc7f 	bl	8005868 <modbus_send_exception>
				return;
 8004f6a:	f000 bc03 	b.w	8005774 <modbus_slave_handle_frame+0xb80>
 8004f6e:	bf00      	nop
 8004f70:	20001334 	.word	0x20001334
 8004f74:	20000c28 	.word	0x20000c28
 8004f78:	20000c4c 	.word	0x20000c4c
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8004f7c:	4bc3      	ldr	r3, [pc, #780]	@ (800528c <modbus_slave_handle_frame+0x698>)
 8004f7e:	781a      	ldrb	r2, [r3, #0]
 8004f80:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f84:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f88:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8004f8a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004f8e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004f92:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 8004f96:	705a      	strb	r2, [r3, #1]
			responseData[2] = (discreteCount + 7) / 8; // round up
 8004f98:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8004f9c:	3307      	adds	r3, #7
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	da00      	bge.n	8004fa4 <modbus_slave_handle_frame+0x3b0>
 8004fa2:	3307      	adds	r3, #7
 8004fa4:	10db      	asrs	r3, r3, #3
 8004fa6:	b2da      	uxtb	r2, r3
 8004fa8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8004fac:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004fb0:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8004fb2:	2303      	movs	r3, #3
 8004fb4:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			// Discrete input states are to be packed into bytes, one bit per input, starting with LSB first
			// E.g., if discrete input states are 1, 0, 0, 1, 0 for these 5 example coils,
			//		 we store the states as: 00001001 (1 byte) - not 1 byte per bit as thats not efficient (note input 0 is LSB, then filled towards MSB)
			uint8_t currentByte = 0;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
			uint8_t bitIndex = 0;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

			// Iterate over each input and add the its value
			for (int i = 0; i < discreteCount; i++) {
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004fca:	e044      	b.n	8005056 <modbus_slave_handle_frame+0x462>
				GPIO_PinState discreteValue = io_discrete_in_read(startAddress);
 8004fcc:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f7fd fcd9 	bl	8002988 <io_discrete_in_read>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113

				if (discreteValue == GPIO_PIN_SET) {
 8004fdc:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d10b      	bne.n	8004ffc <modbus_slave_handle_frame+0x408>
					// If input is SET, set the bit at the bitIndex in the currentByte
					currentByte |= (1 << bitIndex);
 8004fe4:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8004fe8:	2201      	movs	r2, #1
 8004fea:	fa02 f303 	lsl.w	r3, r2, r3
 8004fee:	b25a      	sxtb	r2, r3
 8004ff0:	f997 316f 	ldrsb.w	r3, [r7, #367]	@ 0x16f
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	b25b      	sxtb	r3, r3
 8004ff8:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
				}

				bitIndex++; // Move to next bit
 8004ffc:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 8005000:	3301      	adds	r3, #1
 8005002:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e

				if (bitIndex == 8 || i == discreteCount - 1) {
 8005006:	f897 316e 	ldrb.w	r3, [r7, #366]	@ 0x16e
 800500a:	2b08      	cmp	r3, #8
 800500c:	d006      	beq.n	800501c <modbus_slave_handle_frame+0x428>
 800500e:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8005012:	3b01      	subs	r3, #1
 8005014:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8005018:	429a      	cmp	r2, r3
 800501a:	d112      	bne.n	8005042 <modbus_slave_handle_frame+0x44e>
					// Once filled 8 bits (1 byte), or at last input, store the currentByte and reset variables
					responseData[responseLen++] = currentByte;
 800501c:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	f8a7 2170 	strh.w	r2, [r7, #368]	@ 0x170
 8005026:	4619      	mov	r1, r3
 8005028:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800502c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005030:	f897 216f 	ldrb.w	r2, [r7, #367]	@ 0x16f
 8005034:	545a      	strb	r2, [r3, r1]
					currentByte = 0;
 8005036:	2300      	movs	r3, #0
 8005038:	f887 316f 	strb.w	r3, [r7, #367]	@ 0x16f
					bitIndex = 0;
 800503c:	2300      	movs	r3, #0
 800503e:	f887 316e 	strb.w	r3, [r7, #366]	@ 0x16e
				}

				startAddress++;
 8005042:	f8b7 3172 	ldrh.w	r3, [r7, #370]	@ 0x172
 8005046:	3301      	adds	r3, #1
 8005048:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			for (int i = 0; i < discreteCount; i++) {
 800504c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8005050:	3301      	adds	r3, #1
 8005052:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8005056:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 800505a:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 800505e:	429a      	cmp	r2, r3
 8005060:	dbb4      	blt.n	8004fcc <modbus_slave_handle_frame+0x3d8>
			}

			modbus_send_response(responseData, responseLen);
 8005062:	f8b7 2170 	ldrh.w	r2, [r7, #368]	@ 0x170
 8005066:	f107 030c 	add.w	r3, r7, #12
 800506a:	4611      	mov	r1, r2
 800506c:	4618      	mov	r0, r3
 800506e:	f000 fbd1 	bl	8005814 <modbus_send_response>
 8005072:	e37f      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
		case MODBUS_FUNC_READ_HOLDING_REGISTERS: {
			// Combine two bytes to get the 16 byte address
			// Example: frame[2] = 00010110, frame[3] = 10110100 (arbitrary)
			// frame[2] << 8 = 00010110 << 8 = 0001011000000000 (16 bit now)
			// 000101100000000 | frame[3] = 000101100000000 | 10110100 = 0001011010110100 (combines them)
			uint16_t startAddress = (frame[2] << 8) | frame[3]; // combines frame[2] and frame[3] to get 16 bit address
 8005074:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005078:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	3302      	adds	r3, #2
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	b21b      	sxth	r3, r3
 8005084:	021b      	lsls	r3, r3, #8
 8005086:	b21a      	sxth	r2, r3
 8005088:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800508c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	3303      	adds	r3, #3
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	b21b      	sxth	r3, r3
 8005098:	4313      	orrs	r3, r2
 800509a:	b21b      	sxth	r3, r3
 800509c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t regCount = (frame[4] << 8) | frame[5]; // combines frame[4] and frame[5] to get 16 bit number of registers
 80050a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	3304      	adds	r3, #4
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	b21b      	sxth	r3, r3
 80050b0:	021b      	lsls	r3, r3, #8
 80050b2:	b21a      	sxth	r2, r3
 80050b4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80050b8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	3305      	adds	r3, #5
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	b21b      	sxth	r3, r3
 80050c4:	4313      	orrs	r3, r2
 80050c6:	b21b      	sxth	r3, r3
 80050c8:	f8a7 311c 	strh.w	r3, [r7, #284]	@ 0x11c

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_holding_reg_channel_count) {
 80050cc:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d005      	beq.n	80050e0 <modbus_slave_handle_frame+0x4ec>
 80050d4:	4b6e      	ldr	r3, [pc, #440]	@ (8005290 <modbus_slave_handle_frame+0x69c>)
 80050d6:	881b      	ldrh	r3, [r3, #0]
 80050d8:	f8b7 211c 	ldrh.w	r2, [r7, #284]	@ 0x11c
 80050dc:	429a      	cmp	r2, r3
 80050de:	d908      	bls.n	80050f2 <modbus_slave_handle_frame+0x4fe>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80050e0:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80050e4:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80050e8:	2203      	movs	r2, #3
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fbbc 	bl	8005868 <modbus_send_exception>
				return;
 80050f0:	e340      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 80050f2:	f8b7 2166 	ldrh.w	r2, [r7, #358]	@ 0x166
 80050f6:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80050fa:	4413      	add	r3, r2
 80050fc:	b29b      	uxth	r3, r3
 80050fe:	3b01      	subs	r3, #1
 8005100:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_holding_reg_channel_count) {
 8005104:	4b62      	ldr	r3, [pc, #392]	@ (8005290 <modbus_slave_handle_frame+0x69c>)
 8005106:	881b      	ldrh	r3, [r3, #0]
 8005108:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 800510c:	429a      	cmp	r2, r3
 800510e:	d308      	bcc.n	8005122 <modbus_slave_handle_frame+0x52e>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005110:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005114:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005118:	2202      	movs	r2, #2
 800511a:	4618      	mov	r0, r3
 800511c:	f000 fba4 	bl	8005868 <modbus_send_exception>
				return;
 8005120:	e328      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005122:	4b5a      	ldr	r3, [pc, #360]	@ (800528c <modbus_slave_handle_frame+0x698>)
 8005124:	781a      	ldrb	r2, [r3, #0]
 8005126:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800512a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800512e:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 8005130:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005134:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005138:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 800513c:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2; // 16 bit register * 2 = number of bytes (16 bit = 2 bytes)
 800513e:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 8005142:	b2db      	uxtb	r3, r3
 8005144:	005b      	lsls	r3, r3, #1
 8005146:	b2da      	uxtb	r2, r3
 8005148:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800514c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005150:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 8005152:	2303      	movs	r3, #3
 8005154:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 8005158:	2300      	movs	r3, #0
 800515a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 800515e:	e02f      	b.n	80051c0 <modbus_slave_handle_frame+0x5cc>
				uint16_t regValue = io_holding_reg_read(startAddress);
 8005160:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005164:	4618      	mov	r0, r3
 8005166:	f7fd fca5 	bl	8002ab4 <io_holding_reg_read>
 800516a:	4603      	mov	r3, r0
 800516c:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 8005170:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8005174:	0a1b      	lsrs	r3, r3, #8
 8005176:	b299      	uxth	r1, r3
 8005178:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 800517c:	1c5a      	adds	r2, r3, #1
 800517e:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 8005182:	461a      	mov	r2, r3
 8005184:	b2c9      	uxtb	r1, r1
 8005186:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800518a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800518e:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005190:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	f8a7 2164 	strh.w	r2, [r7, #356]	@ 0x164
 800519a:	461a      	mov	r2, r3
 800519c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80051a0:	b2d9      	uxtb	r1, r3
 80051a2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051a6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80051aa:	5499      	strb	r1, [r3, r2]

				startAddress++;
 80051ac:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 80051b0:	3301      	adds	r3, #1
 80051b2:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			for (int i = 0; i < regCount; i++) {
 80051b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80051ba:	3301      	adds	r3, #1
 80051bc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80051c0:	f8b7 311c 	ldrh.w	r3, [r7, #284]	@ 0x11c
 80051c4:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80051c8:	429a      	cmp	r2, r3
 80051ca:	dbc9      	blt.n	8005160 <modbus_slave_handle_frame+0x56c>
			}

			modbus_send_response(responseData, responseLen);
 80051cc:	f8b7 2164 	ldrh.w	r2, [r7, #356]	@ 0x164
 80051d0:	f107 030c 	add.w	r3, r7, #12
 80051d4:	4611      	mov	r1, r2
 80051d6:	4618      	mov	r0, r3
 80051d8:	f000 fb1c 	bl	8005814 <modbus_send_response>
 80051dc:	e2ca      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_READ_INPUT_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 80051de:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051e2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3302      	adds	r3, #2
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	b21b      	sxth	r3, r3
 80051ee:	021b      	lsls	r3, r3, #8
 80051f0:	b21a      	sxth	r2, r3
 80051f2:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80051f6:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	3303      	adds	r3, #3
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	b21b      	sxth	r3, r3
 8005202:	4313      	orrs	r3, r2
 8005204:	b21b      	sxth	r3, r3
 8005206:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint16_t regCount = (frame[4] << 8) | frame[5];
 800520a:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800520e:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	3304      	adds	r3, #4
 8005216:	781b      	ldrb	r3, [r3, #0]
 8005218:	b21b      	sxth	r3, r3
 800521a:	021b      	lsls	r3, r3, #8
 800521c:	b21a      	sxth	r2, r3
 800521e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005222:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	3305      	adds	r3, #5
 800522a:	781b      	ldrb	r3, [r3, #0]
 800522c:	b21b      	sxth	r3, r3
 800522e:	4313      	orrs	r3, r2
 8005230:	b21b      	sxth	r3, r3
 8005232:	f8a7 3122 	strh.w	r3, [r7, #290]	@ 0x122

			// Check if regCount value is legal for modbus specs
			if (regCount == 0 || regCount > io_input_reg_channel_count) {
 8005236:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800523a:	2b00      	cmp	r3, #0
 800523c:	d005      	beq.n	800524a <modbus_slave_handle_frame+0x656>
 800523e:	4b15      	ldr	r3, [pc, #84]	@ (8005294 <modbus_slave_handle_frame+0x6a0>)
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	f8b7 2122 	ldrh.w	r2, [r7, #290]	@ 0x122
 8005246:	429a      	cmp	r2, r3
 8005248:	d908      	bls.n	800525c <modbus_slave_handle_frame+0x668>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800524a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800524e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005252:	2203      	movs	r2, #3
 8005254:	4618      	mov	r0, r3
 8005256:	f000 fb07 	bl	8005868 <modbus_send_exception>
				return;
 800525a:	e28b      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			uint16_t endAddress = startAddress + regCount - 1; // get the ending register
 800525c:	f8b7 215e 	ldrh.w	r2, [r7, #350]	@ 0x15e
 8005260:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005264:	4413      	add	r3, r2
 8005266:	b29b      	uxth	r3, r3
 8005268:	3b01      	subs	r3, #1
 800526a:	f8a7 3120 	strh.w	r3, [r7, #288]	@ 0x120

			// Check if endAddress is outside the stored registers
			if (endAddress >= io_input_reg_channel_count) {
 800526e:	4b09      	ldr	r3, [pc, #36]	@ (8005294 <modbus_slave_handle_frame+0x6a0>)
 8005270:	881b      	ldrh	r3, [r3, #0]
 8005272:	f8b7 2120 	ldrh.w	r2, [r7, #288]	@ 0x120
 8005276:	429a      	cmp	r2, r3
 8005278:	d30e      	bcc.n	8005298 <modbus_slave_handle_frame+0x6a4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 800527a:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800527e:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 8005282:	2202      	movs	r2, #2
 8005284:	4618      	mov	r0, r3
 8005286:	f000 faef 	bl	8005868 <modbus_send_exception>
				return;
 800528a:	e273      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
 800528c:	20001334 	.word	0x20001334
 8005290:	20000dd0 	.word	0x20000dd0
 8005294:	20000ed4 	.word	0x20000ed4
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address;
 8005298:	4bb2      	ldr	r3, [pc, #712]	@ (8005564 <modbus_slave_handle_frame+0x970>)
 800529a:	781a      	ldrb	r2, [r3, #0]
 800529c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052a0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80052a4:	701a      	strb	r2, [r3, #0]
			responseData[1] = function;
 80052a6:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052aa:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80052ae:	f897 214e 	ldrb.w	r2, [r7, #334]	@ 0x14e
 80052b2:	705a      	strb	r2, [r3, #1]
			responseData[2] = regCount * 2;
 80052b4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	005b      	lsls	r3, r3, #1
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80052c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80052c6:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3; // 3 bytes currently stored
 80052c8:	2303      	movs	r3, #3
 80052ca:	f8a7 315c 	strh.w	r3, [r7, #348]	@ 0x15c

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80052ce:	2300      	movs	r3, #0
 80052d0:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80052d4:	e02f      	b.n	8005336 <modbus_slave_handle_frame+0x742>
				uint16_t regValue = io_input_reg_read(startAddress);
 80052d6:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 80052da:	4618      	mov	r0, r3
 80052dc:	f7fd ff30 	bl	8003140 <io_input_reg_read>
 80052e0:	4603      	mov	r3, r0
 80052e2:	f8a7 311e 	strh.w	r3, [r7, #286]	@ 0x11e

				responseData[responseLen++] = (regValue >> 8) & 0xFF; // Extract the higher byte
 80052e6:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 80052ea:	0a1b      	lsrs	r3, r3, #8
 80052ec:	b299      	uxth	r1, r3
 80052ee:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 80052f2:	1c5a      	adds	r2, r3, #1
 80052f4:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 80052f8:	461a      	mov	r2, r3
 80052fa:	b2c9      	uxtb	r1, r1
 80052fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005300:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005304:	5499      	strb	r1, [r3, r2]
				responseData[responseLen++] = (regValue) & 0xFF; // Extract the lower byte
 8005306:	f8b7 315c 	ldrh.w	r3, [r7, #348]	@ 0x15c
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	f8a7 215c 	strh.w	r2, [r7, #348]	@ 0x15c
 8005310:	461a      	mov	r2, r3
 8005312:	f8b7 311e 	ldrh.w	r3, [r7, #286]	@ 0x11e
 8005316:	b2d9      	uxtb	r1, r3
 8005318:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800531c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8005320:	5499      	strb	r1, [r3, r2]

				startAddress++;
 8005322:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005326:	3301      	adds	r3, #1
 8005328:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			for (int i = 0; i < regCount; i++) {
 800532c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8005330:	3301      	adds	r3, #1
 8005332:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8005336:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 800533a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800533e:	429a      	cmp	r2, r3
 8005340:	dbc9      	blt.n	80052d6 <modbus_slave_handle_frame+0x6e2>
			}

			modbus_send_response(responseData, responseLen);
 8005342:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8005346:	f107 030c 	add.w	r3, r7, #12
 800534a:	4611      	mov	r1, r2
 800534c:	4618      	mov	r0, r3
 800534e:	f000 fa61 	bl	8005814 <modbus_send_response>
 8005352:	e20f      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			break;
		}

		case MODBUS_FUNC_WRITE_SINGLE_COIL: {
			uint16_t coilAddress = (frame[2] << 8) | frame[3];
 8005354:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005358:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	3302      	adds	r3, #2
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	b21b      	sxth	r3, r3
 8005364:	021b      	lsls	r3, r3, #8
 8005366:	b21a      	sxth	r2, r3
 8005368:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800536c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	3303      	adds	r3, #3
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	b21b      	sxth	r3, r3
 8005378:	4313      	orrs	r3, r2
 800537a:	b21b      	sxth	r3, r3
 800537c:	f8a7 3128 	strh.w	r3, [r7, #296]	@ 0x128
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 8005380:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005384:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	3304      	adds	r3, #4
 800538c:	781b      	ldrb	r3, [r3, #0]
 800538e:	b21b      	sxth	r3, r3
 8005390:	021b      	lsls	r3, r3, #8
 8005392:	b21a      	sxth	r2, r3
 8005394:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005398:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3305      	adds	r3, #5
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	b21b      	sxth	r3, r3
 80053a4:	4313      	orrs	r3, r2
 80053a6:	b21b      	sxth	r3, r3
 80053a8:	f8a7 3126 	strh.w	r3, [r7, #294]	@ 0x126

			if (coilAddress >= io_coil_channel_count) { // io_coil_channel count external from io_coils
 80053ac:	4b6e      	ldr	r3, [pc, #440]	@ (8005568 <modbus_slave_handle_frame+0x974>)
 80053ae:	881b      	ldrh	r3, [r3, #0]
 80053b0:	f8b7 2128 	ldrh.w	r2, [r7, #296]	@ 0x128
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d308      	bcc.n	80053ca <modbus_slave_handle_frame+0x7d6>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 80053b8:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80053bc:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80053c0:	2202      	movs	r2, #2
 80053c2:	4618      	mov	r0, r3
 80053c4:	f000 fa50 	bl	8005868 <modbus_send_exception>
				return;
 80053c8:	e1d4      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			GPIO_PinState writeState = (writeValue == 0xFF00) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 0xFF00 = GPIO_PIN_SET, 0x0000 = GPIO_PIN_RESET
 80053ca:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 80053ce:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80053d2:	bf0c      	ite	eq
 80053d4:	2301      	moveq	r3, #1
 80053d6:	2300      	movne	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125

			// Write the GPIO state to the corresponding coil channel in io_coils
			io_coil_write(coilAddress, writeState);
 80053de:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 80053e2:	f8b7 3128 	ldrh.w	r3, [r7, #296]	@ 0x128
 80053e6:	4611      	mov	r1, r2
 80053e8:	4618      	mov	r0, r3
 80053ea:	f7fd fa43 	bl	8002874 <io_coil_write>

			modbus_send_response(frame, 6); // Echo back 6 byes (as per spec) of the original request (to say it was successful)
 80053ee:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80053f2:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80053f6:	2106      	movs	r1, #6
 80053f8:	6818      	ldr	r0, [r3, #0]
 80053fa:	f000 fa0b 	bl	8005814 <modbus_send_response>
			break;
 80053fe:	e1b9      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_SINGLE_REGISTER: {
			uint16_t regAddress = (frame[2] << 8) | frame[3];
 8005400:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005404:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	3302      	adds	r3, #2
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	b21b      	sxth	r3, r3
 8005410:	021b      	lsls	r3, r3, #8
 8005412:	b21a      	sxth	r2, r3
 8005414:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005418:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	3303      	adds	r3, #3
 8005420:	781b      	ldrb	r3, [r3, #0]
 8005422:	b21b      	sxth	r3, r3
 8005424:	4313      	orrs	r3, r2
 8005426:	b21b      	sxth	r3, r3
 8005428:	f8a7 312c 	strh.w	r3, [r7, #300]	@ 0x12c
			uint16_t writeValue = (frame[4] << 8) | frame[5];
 800542c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005430:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	3304      	adds	r3, #4
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	b21b      	sxth	r3, r3
 800543c:	021b      	lsls	r3, r3, #8
 800543e:	b21a      	sxth	r2, r3
 8005440:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005444:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	3305      	adds	r3, #5
 800544c:	781b      	ldrb	r3, [r3, #0]
 800544e:	b21b      	sxth	r3, r3
 8005450:	4313      	orrs	r3, r2
 8005452:	b21b      	sxth	r3, r3
 8005454:	f8a7 312a 	strh.w	r3, [r7, #298]	@ 0x12a

			if (regAddress >= io_holding_reg_channel_count) {
 8005458:	4b44      	ldr	r3, [pc, #272]	@ (800556c <modbus_slave_handle_frame+0x978>)
 800545a:	881b      	ldrh	r3, [r3, #0]
 800545c:	f8b7 212c 	ldrh.w	r2, [r7, #300]	@ 0x12c
 8005460:	429a      	cmp	r2, r3
 8005462:	d308      	bcc.n	8005476 <modbus_slave_handle_frame+0x882>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005464:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005468:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800546c:	2202      	movs	r2, #2
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f9fa 	bl	8005868 <modbus_send_exception>
				return;
 8005474:	e17e      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			io_holding_reg_write(regAddress, writeValue); // write the value to the register
 8005476:	f8b7 212a 	ldrh.w	r2, [r7, #298]	@ 0x12a
 800547a:	f8b7 312c 	ldrh.w	r3, [r7, #300]	@ 0x12c
 800547e:	4611      	mov	r1, r2
 8005480:	4618      	mov	r0, r3
 8005482:	f7fd fb37 	bl	8002af4 <io_holding_reg_write>
			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 8005486:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800548a:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800548e:	2106      	movs	r1, #6
 8005490:	6818      	ldr	r0, [r3, #0]
 8005492:	f000 f9bf 	bl	8005814 <modbus_send_response>
			break;
 8005496:	e16d      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_COILS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 8005498:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800549c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	3302      	adds	r3, #2
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	b21b      	sxth	r3, r3
 80054a8:	021b      	lsls	r3, r3, #8
 80054aa:	b21a      	sxth	r2, r3
 80054ac:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054b0:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	3303      	adds	r3, #3
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	b21b      	sxth	r3, r3
 80054bc:	4313      	orrs	r3, r2
 80054be:	b21b      	sxth	r3, r3
 80054c0:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
			uint16_t coilCount = (frame[4] << 8) | frame[5];
 80054c4:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054c8:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	3304      	adds	r3, #4
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	b21b      	sxth	r3, r3
 80054d4:	021b      	lsls	r3, r3, #8
 80054d6:	b21a      	sxth	r2, r3
 80054d8:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054dc:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3305      	adds	r3, #5
 80054e4:	781b      	ldrb	r3, [r3, #0]
 80054e6:	b21b      	sxth	r3, r3
 80054e8:	4313      	orrs	r3, r2
 80054ea:	b21b      	sxth	r3, r3
 80054ec:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
			uint8_t byteCount = frame[6];
 80054f0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80054f4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	799b      	ldrb	r3, [r3, #6]
 80054fc:	f887 313b 	strb.w	r3, [r7, #315]	@ 0x13b
			uint16_t expectedBytes = (coilCount + 7) / 8;
 8005500:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8005504:	3307      	adds	r3, #7
 8005506:	2b00      	cmp	r3, #0
 8005508:	da00      	bge.n	800550c <modbus_slave_handle_frame+0x918>
 800550a:	3307      	adds	r3, #7
 800550c:	10db      	asrs	r3, r3, #3
 800550e:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138

			if (startAddress + coilCount > io_coil_channel_count) { // io_coil_channel count external from io_coils
 8005512:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005516:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 800551a:	4413      	add	r3, r2
 800551c:	4a12      	ldr	r2, [pc, #72]	@ (8005568 <modbus_slave_handle_frame+0x974>)
 800551e:	8812      	ldrh	r2, [r2, #0]
 8005520:	4293      	cmp	r3, r2
 8005522:	dd08      	ble.n	8005536 <modbus_slave_handle_frame+0x942>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005524:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005528:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800552c:	2202      	movs	r2, #2
 800552e:	4618      	mov	r0, r3
 8005530:	f000 f99a 	bl	8005868 <modbus_send_exception>
				return;
 8005534:	e11e      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			if (expectedBytes != byteCount) { // not enough values provided to write to all the coils
 8005536:	f897 313b 	ldrb.w	r3, [r7, #315]	@ 0x13b
 800553a:	b29b      	uxth	r3, r3
 800553c:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8005540:	429a      	cmp	r2, r3
 8005542:	d008      	beq.n	8005556 <modbus_slave_handle_frame+0x962>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005544:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 8005548:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800554c:	2203      	movs	r2, #3
 800554e:	4618      	mov	r0, r3
 8005550:	f000 f98a 	bl	8005868 <modbus_send_exception>
				return;
 8005554:	e10e      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			// Index where coil values start in the frame
			uint16_t frameIndex = 7;
 8005556:	2307      	movs	r3, #7
 8005558:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136

			// Iterate over each coil and set the coil value
			for (uint16_t i = 0; i < coilCount; i++) {
 800555c:	2300      	movs	r3, #0
 800555e:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 8005562:	e044      	b.n	80055ee <modbus_slave_handle_frame+0x9fa>
 8005564:	20001334 	.word	0x20001334
 8005568:	20000c28 	.word	0x20000c28
 800556c:	20000dd0 	.word	0x20000dd0
				uint16_t coilAddress = startAddress + i; // start at the startAddress and continue
 8005570:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8005574:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005578:	4413      	add	r3, r2
 800557a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

				uint16_t byte_index = i / 8;
 800557e:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 8005582:	08db      	lsrs	r3, r3, #3
 8005584:	f8a7 3132 	strh.w	r3, [r7, #306]	@ 0x132
				uint16_t bit_index = i % 8;
 8005588:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	f8a7 3130 	strh.w	r3, [r7, #304]	@ 0x130

				uint8_t writeValue = (frame[frameIndex + byte_index] >> bit_index) & 0x01;
 8005594:	f8b7 2136 	ldrh.w	r2, [r7, #310]	@ 0x136
 8005598:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 800559c:	4413      	add	r3, r2
 800559e:	461a      	mov	r2, r3
 80055a0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055a4:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4413      	add	r3, r2
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	461a      	mov	r2, r3
 80055b0:	f8b7 3130 	ldrh.w	r3, [r7, #304]	@ 0x130
 80055b4:	fa42 f303 	asr.w	r3, r2, r3
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	f887 312f 	strb.w	r3, [r7, #303]	@ 0x12f

				GPIO_PinState writeState = (writeValue) ? GPIO_PIN_SET : GPIO_PIN_RESET; // 1 = GPIO_PIN_SET, 0 = GPIO_PIN_RESET
 80055c2:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	bf14      	ite	ne
 80055ca:	2301      	movne	r3, #1
 80055cc:	2300      	moveq	r3, #0
 80055ce:	b2db      	uxtb	r3, r3
 80055d0:	f887 312e 	strb.w	r3, [r7, #302]	@ 0x12e

				// Write the GPIO state to the corresponding coil channel in io_coils
				io_coil_write(coilAddress, writeState);
 80055d4:	f897 212e 	ldrb.w	r2, [r7, #302]	@ 0x12e
 80055d8:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 80055dc:	4611      	mov	r1, r2
 80055de:	4618      	mov	r0, r3
 80055e0:	f7fd f948 	bl	8002874 <io_coil_write>
			for (uint16_t i = 0; i < coilCount; i++) {
 80055e4:	f8b7 3156 	ldrh.w	r3, [r7, #342]	@ 0x156
 80055e8:	3301      	adds	r3, #1
 80055ea:	f8a7 3156 	strh.w	r3, [r7, #342]	@ 0x156
 80055ee:	f8b7 2156 	ldrh.w	r2, [r7, #342]	@ 0x156
 80055f2:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d3ba      	bcc.n	8005570 <modbus_slave_handle_frame+0x97c>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 80055fa:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80055fe:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005602:	2106      	movs	r1, #6
 8005604:	6818      	ldr	r0, [r3, #0]
 8005606:	f000 f905 	bl	8005814 <modbus_send_response>
			break;
 800560a:	e0b3      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
		}

		case MODBUS_FUNC_WRITE_MULTIPLE_REGISTERS: {
			uint16_t startAddress = (frame[2] << 8) | frame[3];
 800560c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005610:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3302      	adds	r3, #2
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	b21b      	sxth	r3, r3
 800561c:	021b      	lsls	r3, r3, #8
 800561e:	b21a      	sxth	r2, r3
 8005620:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005624:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	3303      	adds	r3, #3
 800562c:	781b      	ldrb	r3, [r3, #0]
 800562e:	b21b      	sxth	r3, r3
 8005630:	4313      	orrs	r3, r2
 8005632:	b21b      	sxth	r3, r3
 8005634:	f8a7 3148 	strh.w	r3, [r7, #328]	@ 0x148
			uint16_t regCount = (frame[4] << 8) | frame[5];
 8005638:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800563c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	3304      	adds	r3, #4
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	b21b      	sxth	r3, r3
 8005648:	021b      	lsls	r3, r3, #8
 800564a:	b21a      	sxth	r2, r3
 800564c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005650:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	3305      	adds	r3, #5
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	b21b      	sxth	r3, r3
 800565c:	4313      	orrs	r3, r2
 800565e:	b21b      	sxth	r3, r3
 8005660:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
			uint8_t byteCount = frame[6];
 8005664:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005668:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	799b      	ldrb	r3, [r3, #6]
 8005670:	f887 3145 	strb.w	r3, [r7, #325]	@ 0x145

			if (startAddress + regCount > io_holding_reg_channel_count) {
 8005674:	f8b7 2148 	ldrh.w	r2, [r7, #328]	@ 0x148
 8005678:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 800567c:	4413      	add	r3, r2
 800567e:	4a3f      	ldr	r2, [pc, #252]	@ (800577c <modbus_slave_handle_frame+0xb88>)
 8005680:	8812      	ldrh	r2, [r2, #0]
 8005682:	4293      	cmp	r3, r2
 8005684:	dd08      	ble.n	8005698 <modbus_slave_handle_frame+0xaa4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_ADDR);
 8005686:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 800568a:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 800568e:	2202      	movs	r2, #2
 8005690:	4618      	mov	r0, r3
 8005692:	f000 f8e9 	bl	8005868 <modbus_send_exception>
				return;
 8005696:	e06d      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			if (byteCount != regCount * 2) { // not enough values provided to write to all the registers
 8005698:	f897 2145 	ldrb.w	r2, [r7, #325]	@ 0x145
 800569c:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d008      	beq.n	80056b8 <modbus_slave_handle_frame+0xac4>
				modbus_send_exception(address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80056a6:	f897 114e 	ldrb.w	r1, [r7, #334]	@ 0x14e
 80056aa:	f897 314f 	ldrb.w	r3, [r7, #335]	@ 0x14f
 80056ae:	2203      	movs	r2, #3
 80056b0:	4618      	mov	r0, r3
 80056b2:	f000 f8d9 	bl	8005868 <modbus_send_exception>
				return;
 80056b6:	e05d      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
			}

			// Index where register values start in the frame
			uint16_t frameIndex = 7;
 80056b8:	2307      	movs	r3, #7
 80056ba:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154

			// Iterate over each register and add the register value
			for (int i = 0; i < regCount; i++) {
 80056be:	2300      	movs	r3, #0
 80056c0:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80056c4:	e034      	b.n	8005730 <modbus_slave_handle_frame+0xb3c>
				uint16_t regAddress = startAddress + i; // start at the startAddress and continue
 80056c6:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80056ca:	b29a      	uxth	r2, r3
 80056cc:	f8b7 3148 	ldrh.w	r3, [r7, #328]	@ 0x148
 80056d0:	4413      	add	r3, r2
 80056d2:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
				uint16_t writeValue = (frame[frameIndex] << 8) | frame[frameIndex + 1]; // MSB received first, so put MSB last, LSB first now.
 80056d6:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80056da:	f507 72c0 	add.w	r2, r7, #384	@ 0x180
 80056de:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80056e2:	6812      	ldr	r2, [r2, #0]
 80056e4:	4413      	add	r3, r2
 80056e6:	781b      	ldrb	r3, [r3, #0]
 80056e8:	b21b      	sxth	r3, r3
 80056ea:	021b      	lsls	r3, r3, #8
 80056ec:	b21a      	sxth	r2, r3
 80056ee:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 80056f2:	3301      	adds	r3, #1
 80056f4:	f507 71c0 	add.w	r1, r7, #384	@ 0x180
 80056f8:	f5a1 71be 	sub.w	r1, r1, #380	@ 0x17c
 80056fc:	6809      	ldr	r1, [r1, #0]
 80056fe:	440b      	add	r3, r1
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	b21b      	sxth	r3, r3
 8005704:	4313      	orrs	r3, r2
 8005706:	b21b      	sxth	r3, r3
 8005708:	f8a7 3140 	strh.w	r3, [r7, #320]	@ 0x140

				io_holding_reg_write(regAddress, writeValue); // write the value to the register
 800570c:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8005710:	f8b7 3142 	ldrh.w	r3, [r7, #322]	@ 0x142
 8005714:	4611      	mov	r1, r2
 8005716:	4618      	mov	r0, r3
 8005718:	f7fd f9ec 	bl	8002af4 <io_holding_reg_write>

				frameIndex += 2; // Move to the next register value in frame (2 bytes per register so +=2)
 800571c:	f8b7 3154 	ldrh.w	r3, [r7, #340]	@ 0x154
 8005720:	3302      	adds	r3, #2
 8005722:	f8a7 3154 	strh.w	r3, [r7, #340]	@ 0x154
			for (int i = 0; i < regCount; i++) {
 8005726:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800572a:	3301      	adds	r3, #1
 800572c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8005730:	f8b7 3146 	ldrh.w	r3, [r7, #326]	@ 0x146
 8005734:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8005738:	429a      	cmp	r2, r3
 800573a:	dbc4      	blt.n	80056c6 <modbus_slave_handle_frame+0xad2>
			}

			modbus_send_response(frame, 6); // Echo back 6 bytes (as per spec) of the original request (to say it was successful)
 800573c:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005740:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005744:	2106      	movs	r1, #6
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	f000 f864 	bl	8005814 <modbus_send_response>
			break;
 800574c:	e012      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
		}

		default: {
			// Delegate unkown function codes to the vendor handler, which will send an exception if invalid
			modbus_vendor_handle_frame(frame, len);
 800574e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8005752:	f5a3 73bf 	sub.w	r3, r3, #382	@ 0x17e
 8005756:	881a      	ldrh	r2, [r3, #0]
 8005758:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800575c:	f5a3 73be 	sub.w	r3, r3, #380	@ 0x17c
 8005760:	4611      	mov	r1, r2
 8005762:	6818      	ldr	r0, [r3, #0]
 8005764:	f000 f8b4 	bl	80058d0 <modbus_vendor_handle_frame>
			break;
 8005768:	e004      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
	if (len < 6) return;
 800576a:	bf00      	nop
 800576c:	e002      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
	if (address != slave_address) return;
 800576e:	bf00      	nop
 8005770:	e000      	b.n	8005774 <modbus_slave_handle_frame+0xb80>
		return;
 8005772:	bf00      	nop
		}
	}
}
 8005774:	f507 77c0 	add.w	r7, r7, #384	@ 0x180
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	20000dd0 	.word	0x20000dd0

08005780 <modbusGetSlaveAddress>:


uint8_t modbusGetSlaveAddress(void) {
 8005780:	b480      	push	{r7}
 8005782:	af00      	add	r7, sp, #0
	return slave_address;
 8005784:	4b03      	ldr	r3, [pc, #12]	@ (8005794 <modbusGetSlaveAddress+0x14>)
 8005786:	781b      	ldrb	r3, [r3, #0]
}
 8005788:	4618      	mov	r0, r3
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	20001334 	.word	0x20001334

08005798 <modbus_crc16>:
#include "modbus/modbus_util.h"

// Calculate CRC16
// Source: https://stackoverflow.com/questions/19347685/calculating-modbus-rtu-crc-16
uint16_t modbus_crc16(uint8_t* frame, uint16_t len) {
 8005798:	b480      	push	{r7}
 800579a:	b085      	sub	sp, #20
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	460b      	mov	r3, r1
 80057a2:	807b      	strh	r3, [r7, #2]
	uint16_t crc = 0xFFFF;
 80057a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80057a8:	81fb      	strh	r3, [r7, #14]

	for (uint16_t pos = 0; pos < len; pos++) {
 80057aa:	2300      	movs	r3, #0
 80057ac:	81bb      	strh	r3, [r7, #12]
 80057ae:	e026      	b.n	80057fe <modbus_crc16+0x66>
		crc ^= frame[pos]; // XOR byte into LSB of CRC
 80057b0:	89bb      	ldrh	r3, [r7, #12]
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	4413      	add	r3, r2
 80057b6:	781b      	ldrb	r3, [r3, #0]
 80057b8:	461a      	mov	r2, r3
 80057ba:	89fb      	ldrh	r3, [r7, #14]
 80057bc:	4053      	eors	r3, r2
 80057be:	81fb      	strh	r3, [r7, #14]

		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80057c0:	2300      	movs	r3, #0
 80057c2:	72fb      	strb	r3, [r7, #11]
 80057c4:	e015      	b.n	80057f2 <modbus_crc16+0x5a>
			if ((crc & 0x0001) != 0) { // If LSB is set
 80057c6:	89fb      	ldrh	r3, [r7, #14]
 80057c8:	f003 0301 	and.w	r3, r3, #1
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d00a      	beq.n	80057e6 <modbus_crc16+0x4e>
				crc >>= 1; // Shift right
 80057d0:	89fb      	ldrh	r3, [r7, #14]
 80057d2:	085b      	lsrs	r3, r3, #1
 80057d4:	81fb      	strh	r3, [r7, #14]
				crc ^= 0xA001; // XOR 0xA001
 80057d6:	89fb      	ldrh	r3, [r7, #14]
 80057d8:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80057dc:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80057e0:	43db      	mvns	r3, r3
 80057e2:	81fb      	strh	r3, [r7, #14]
 80057e4:	e002      	b.n	80057ec <modbus_crc16+0x54>
			} else { // Else (LSB is not set)
				crc >>= 1; // Shift right
 80057e6:	89fb      	ldrh	r3, [r7, #14]
 80057e8:	085b      	lsrs	r3, r3, #1
 80057ea:	81fb      	strh	r3, [r7, #14]
		for (uint8_t b = 0; b < 8; b++) { // Iterate over each bit
 80057ec:	7afb      	ldrb	r3, [r7, #11]
 80057ee:	3301      	adds	r3, #1
 80057f0:	72fb      	strb	r3, [r7, #11]
 80057f2:	7afb      	ldrb	r3, [r7, #11]
 80057f4:	2b07      	cmp	r3, #7
 80057f6:	d9e6      	bls.n	80057c6 <modbus_crc16+0x2e>
	for (uint16_t pos = 0; pos < len; pos++) {
 80057f8:	89bb      	ldrh	r3, [r7, #12]
 80057fa:	3301      	adds	r3, #1
 80057fc:	81bb      	strh	r3, [r7, #12]
 80057fe:	89ba      	ldrh	r2, [r7, #12]
 8005800:	887b      	ldrh	r3, [r7, #2]
 8005802:	429a      	cmp	r2, r3
 8005804:	d3d4      	bcc.n	80057b0 <modbus_crc16+0x18>
			}
		}
	}

	return crc;
 8005806:	89fb      	ldrh	r3, [r7, #14]
}
 8005808:	4618      	mov	r0, r3
 800580a:	3714      	adds	r7, #20
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <modbus_send_response>:

// Send the response over RS485
void modbus_send_response(uint8_t* frame, uint16_t len) {
 8005814:	b580      	push	{r7, lr}
 8005816:	b084      	sub	sp, #16
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	460b      	mov	r3, r1
 800581e:	807b      	strh	r3, [r7, #2]
	// Add CRC
	uint16_t crc = modbus_crc16(frame, len);
 8005820:	887b      	ldrh	r3, [r7, #2]
 8005822:	4619      	mov	r1, r3
 8005824:	6878      	ldr	r0, [r7, #4]
 8005826:	f7ff ffb7 	bl	8005798 <modbus_crc16>
 800582a:	4603      	mov	r3, r0
 800582c:	81fb      	strh	r3, [r7, #14]
	frame[len++] = crc & 0xFF;         // LSB first
 800582e:	887b      	ldrh	r3, [r7, #2]
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	807a      	strh	r2, [r7, #2]
 8005834:	461a      	mov	r2, r3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	4413      	add	r3, r2
 800583a:	89fa      	ldrh	r2, [r7, #14]
 800583c:	b2d2      	uxtb	r2, r2
 800583e:	701a      	strb	r2, [r3, #0]
	frame[len++] = (crc >> 8) & 0xFF;  // MSB second
 8005840:	89fb      	ldrh	r3, [r7, #14]
 8005842:	0a1b      	lsrs	r3, r3, #8
 8005844:	b29a      	uxth	r2, r3
 8005846:	887b      	ldrh	r3, [r7, #2]
 8005848:	1c59      	adds	r1, r3, #1
 800584a:	8079      	strh	r1, [r7, #2]
 800584c:	4619      	mov	r1, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	440b      	add	r3, r1
 8005852:	b2d2      	uxtb	r2, r2
 8005854:	701a      	strb	r2, [r3, #0]
	//static char debug_msg_response[256];
	//snprintf(debug_msg_response, sizeof(debug_msg_response), "DEBUG: Transmit len = %u, first four = 0x%02X 0x%02X 0x%02X 0x%02X\r\n", len, frame[0], frame[1], frame[2], frame[3]);
	//CDC_Transmit_FS((uint8_t*)debug_msg_response, strlen(debug_msg_response));

	// Transmit over RS485
	RS485_Transmit(frame, len);
 8005856:	887b      	ldrh	r3, [r7, #2]
 8005858:	4619      	mov	r1, r3
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f001 f87e 	bl	800695c <RS485_Transmit>
}
 8005860:	bf00      	nop
 8005862:	3710      	adds	r7, #16
 8005864:	46bd      	mov	sp, r7
 8005866:	bd80      	pop	{r7, pc}

08005868 <modbus_send_exception>:

// Send the exception over RS485
void modbus_send_exception(uint8_t address, uint8_t function, uint8_t exception) {
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	4603      	mov	r3, r0
 8005870:	71fb      	strb	r3, [r7, #7]
 8005872:	460b      	mov	r3, r1
 8005874:	71bb      	strb	r3, [r7, #6]
 8005876:	4613      	mov	r3, r2
 8005878:	717b      	strb	r3, [r7, #5]
	// Craft exceptionFrame
	uint8_t exceptionFrame[5];
	exceptionFrame[0] = address;
 800587a:	79fb      	ldrb	r3, [r7, #7]
 800587c:	723b      	strb	r3, [r7, #8]
	exceptionFrame[1] = function | 0x80; // Must OR function with 0x80 to indicate an exception
 800587e:	79bb      	ldrb	r3, [r7, #6]
 8005880:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005884:	b2db      	uxtb	r3, r3
 8005886:	727b      	strb	r3, [r7, #9]
	exceptionFrame[2] = exception;
 8005888:	797b      	ldrb	r3, [r7, #5]
 800588a:	72bb      	strb	r3, [r7, #10]

	// Add CRC
	uint16_t crc = modbus_crc16(exceptionFrame, 3);
 800588c:	f107 0308 	add.w	r3, r7, #8
 8005890:	2103      	movs	r1, #3
 8005892:	4618      	mov	r0, r3
 8005894:	f7ff ff80 	bl	8005798 <modbus_crc16>
 8005898:	4603      	mov	r3, r0
 800589a:	81fb      	strh	r3, [r7, #14]
	exceptionFrame[3] = crc & 0xFF;         // LSB first
 800589c:	89fb      	ldrh	r3, [r7, #14]
 800589e:	b2db      	uxtb	r3, r3
 80058a0:	72fb      	strb	r3, [r7, #11]
	exceptionFrame[4] = (crc >> 8) & 0xFF;  // MSB second
 80058a2:	89fb      	ldrh	r3, [r7, #14]
 80058a4:	0a1b      	lsrs	r3, r3, #8
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	733b      	strb	r3, [r7, #12]

	// Transmit over RS485
	RS485_Transmit(exceptionFrame, 5);
 80058ac:	f107 0308 	add.w	r3, r7, #8
 80058b0:	2105      	movs	r1, #5
 80058b2:	4618      	mov	r0, r3
 80058b4:	f001 f852 	bl	800695c <RS485_Transmit>
}
 80058b8:	bf00      	nop
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <get_ms>:



uint32_t get_ms(void) {
 80058c0:	b580      	push	{r7, lr}
 80058c2:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 80058c4:	f002 f952 	bl	8007b6c <HAL_GetTick>
 80058c8:	4603      	mov	r3, r0
}
 80058ca:	4618      	mov	r0, r3
 80058cc:	bd80      	pop	{r7, pc}
	...

080058d0 <modbus_vendor_handle_frame>:

#include "io/io_coils.h"
#include "io/io_holding_reg.h"

// Handle a full received modbus frame
void modbus_vendor_handle_frame(uint8_t* frame, uint16_t len) {
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b0f4      	sub	sp, #464	@ 0x1d0
 80058d4:	af02      	add	r7, sp, #8
 80058d6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80058da:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80058de:	6018      	str	r0, [r3, #0]
 80058e0:	460a      	mov	r2, r1
 80058e2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80058e6:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80058ea:	801a      	strh	r2, [r3, #0]
	uint8_t function = frame[1];
 80058ec:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80058f0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	785b      	ldrb	r3, [r3, #1]
 80058f8:	f887 31c2 	strb.w	r3, [r7, #450]	@ 0x1c2
	uint8_t slave_address = modbusGetSlaveAddress();
 80058fc:	f7ff ff40 	bl	8005780 <modbusGetSlaveAddress>
 8005900:	4603      	mov	r3, r0
 8005902:	f887 31c1 	strb.w	r3, [r7, #449]	@ 0x1c1

	switch (function) {
 8005906:	f897 31c2 	ldrb.w	r3, [r7, #450]	@ 0x1c2
 800590a:	3b65      	subs	r3, #101	@ 0x65
 800590c:	2b0c      	cmp	r3, #12
 800590e:	f200 87a5 	bhi.w	800685c <modbus_vendor_handle_frame+0xf8c>
 8005912:	a201      	add	r2, pc, #4	@ (adr r2, 8005918 <modbus_vendor_handle_frame+0x48>)
 8005914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005918:	0800594d 	.word	0x0800594d
 800591c:	08005cd7 	.word	0x08005cd7
 8005920:	08005d45 	.word	0x08005d45
 8005924:	08005f97 	.word	0x08005f97
 8005928:	08006057 	.word	0x08006057
 800592c:	0800611d 	.word	0x0800611d
 8005930:	0800629f 	.word	0x0800629f
 8005934:	080063d7 	.word	0x080063d7
 8005938:	080064d9 	.word	0x080064d9
 800593c:	08006585 	.word	0x08006585
 8005940:	0800667d 	.word	0x0800667d
 8005944:	0800686f 	.word	0x0800686f
 8005948:	0800677f 	.word	0x0800677f
		case MODBUS_VENDOR_FUNC_ADD_RULE: {

			// Check if the frame length is correct: 18 + 4 (slave id (1), function (1), crc (2))
			if (len != 22) {
 800594c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005950:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8005954:	881b      	ldrh	r3, [r3, #0]
 8005956:	2b16      	cmp	r3, #22
 8005958:	d009      	beq.n	800596e <modbus_vendor_handle_frame+0x9e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800595a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800595e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005962:	2203      	movs	r2, #3
 8005964:	4618      	mov	r0, r3
 8005966:	f7ff ff7f 	bl	8005868 <modbus_send_exception>
				return;
 800596a:	f000 bf81 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Extract fields from the 18-byte payload
			uint8_t input_type1Raw = frame[2];
 800596e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005972:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	789b      	ldrb	r3, [r3, #2]
 800597a:	f887 316d 	strb.w	r3, [r7, #365]	@ 0x16d
			uint16_t input_reg1 = (frame[3] << 8) | frame[4];
 800597e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005982:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	3303      	adds	r3, #3
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	b21b      	sxth	r3, r3
 800598e:	021b      	lsls	r3, r3, #8
 8005990:	b21a      	sxth	r2, r3
 8005992:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005996:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	3304      	adds	r3, #4
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	b21b      	sxth	r3, r3
 80059a2:	4313      	orrs	r3, r2
 80059a4:	b21b      	sxth	r3, r3
 80059a6:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
			uint8_t op1Raw = frame[5];
 80059aa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80059ae:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	795b      	ldrb	r3, [r3, #5]
 80059b6:	f887 3169 	strb.w	r3, [r7, #361]	@ 0x169
			uint16_t compare_value1 = (frame[6] << 8) | frame[7];
 80059ba:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80059be:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3306      	adds	r3, #6
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	b21b      	sxth	r3, r3
 80059ca:	021b      	lsls	r3, r3, #8
 80059cc:	b21a      	sxth	r2, r3
 80059ce:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80059d2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	3307      	adds	r3, #7
 80059da:	781b      	ldrb	r3, [r3, #0]
 80059dc:	b21b      	sxth	r3, r3
 80059de:	4313      	orrs	r3, r2
 80059e0:	b21b      	sxth	r3, r3
 80059e2:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint8_t input_type2Raw = frame[8];
 80059e6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80059ea:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	7a1b      	ldrb	r3, [r3, #8]
 80059f2:	f887 3165 	strb.w	r3, [r7, #357]	@ 0x165
			uint16_t input_reg2 = (frame[9] << 8) | frame[10];
 80059f6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80059fa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	3309      	adds	r3, #9
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	b21b      	sxth	r3, r3
 8005a06:	021b      	lsls	r3, r3, #8
 8005a08:	b21a      	sxth	r2, r3
 8005a0a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a0e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	330a      	adds	r3, #10
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	b21b      	sxth	r3, r3
 8005a1a:	4313      	orrs	r3, r2
 8005a1c:	b21b      	sxth	r3, r3
 8005a1e:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
			uint8_t op2Raw = frame[11];
 8005a22:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	7adb      	ldrb	r3, [r3, #11]
 8005a2e:	f887 3161 	strb.w	r3, [r7, #353]	@ 0x161
			uint16_t compare_value2 = (frame[12] << 8) | frame[13];
 8005a32:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a36:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	330c      	adds	r3, #12
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	b21b      	sxth	r3, r3
 8005a42:	021b      	lsls	r3, r3, #8
 8005a44:	b21a      	sxth	r2, r3
 8005a46:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a4a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	330d      	adds	r3, #13
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	b21b      	sxth	r3, r3
 8005a56:	4313      	orrs	r3, r2
 8005a58:	b21b      	sxth	r3, r3
 8005a5a:	f8a7 315e 	strh.w	r3, [r7, #350]	@ 0x15e
			uint8_t joinRaw = frame[14];
 8005a5e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a62:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	7b9b      	ldrb	r3, [r3, #14]
 8005a6a:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
			uint8_t output_typeRaw = frame[15];
 8005a6e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a72:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	7bdb      	ldrb	r3, [r3, #15]
 8005a7a:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c
			uint16_t output_reg = (frame[16] << 8) | frame[17];
 8005a7e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a82:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	3310      	adds	r3, #16
 8005a8a:	781b      	ldrb	r3, [r3, #0]
 8005a8c:	b21b      	sxth	r3, r3
 8005a8e:	021b      	lsls	r3, r3, #8
 8005a90:	b21a      	sxth	r2, r3
 8005a92:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005a96:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	3311      	adds	r3, #17
 8005a9e:	781b      	ldrb	r3, [r3, #0]
 8005aa0:	b21b      	sxth	r3, r3
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	b21b      	sxth	r3, r3
 8005aa6:	f8a7 315a 	strh.w	r3, [r7, #346]	@ 0x15a
			uint16_t output_value = (frame[18] << 8) | frame[19];
 8005aaa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005aae:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	3312      	adds	r3, #18
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	b21b      	sxth	r3, r3
 8005aba:	021b      	lsls	r3, r3, #8
 8005abc:	b21a      	sxth	r2, r3
 8005abe:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ac2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	3313      	adds	r3, #19
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	b21b      	sxth	r3, r3
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	b21b      	sxth	r3, r3
 8005ad2:	f8a7 3158 	strh.w	r3, [r7, #344]	@ 0x158

			// Validate fields
			// Ensure types are valid
			if (input_type1Raw == 0 || input_type1Raw > AUTOMATION_TYPE_COUNT || output_typeRaw == 0 || output_typeRaw > AUTOMATION_TYPE_COUNT) {
 8005ad6:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d00b      	beq.n	8005af6 <modbus_vendor_handle_frame+0x226>
 8005ade:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8005ae2:	2b06      	cmp	r3, #6
 8005ae4:	d807      	bhi.n	8005af6 <modbus_vendor_handle_frame+0x226>
 8005ae6:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d003      	beq.n	8005af6 <modbus_vendor_handle_frame+0x226>
 8005aee:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8005af2:	2b06      	cmp	r3, #6
 8005af4:	d909      	bls.n	8005b0a <modbus_vendor_handle_frame+0x23a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005af6:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005afa:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005afe:	2203      	movs	r2, #3
 8005b00:	4618      	mov	r0, r3
 8005b02:	f7ff feb1 	bl	8005868 <modbus_send_exception>
				return;
 8005b06:	f000 beb3 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}
			if ((joinRaw != 1) && (input_type2Raw == 0 || input_type2Raw > AUTOMATION_TYPE_COUNT)) {
 8005b0a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d011      	beq.n	8005b36 <modbus_vendor_handle_frame+0x266>
 8005b12:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d003      	beq.n	8005b22 <modbus_vendor_handle_frame+0x252>
 8005b1a:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005b1e:	2b06      	cmp	r3, #6
 8005b20:	d909      	bls.n	8005b36 <modbus_vendor_handle_frame+0x266>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b22:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005b26:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005b2a:	2203      	movs	r2, #3
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f7ff fe9b 	bl	8005868 <modbus_send_exception>
				return;
 8005b32:	f000 be9d 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Ensure operations are valid
			if (op1Raw == 0 || op1Raw > AUTOMATION_OPERATION_COUNT) {
 8005b36:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <modbus_vendor_handle_frame+0x276>
 8005b3e:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005b42:	2b06      	cmp	r3, #6
 8005b44:	d909      	bls.n	8005b5a <modbus_vendor_handle_frame+0x28a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b46:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005b4a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005b4e:	2203      	movs	r2, #3
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7ff fe89 	bl	8005868 <modbus_send_exception>
				return;
 8005b56:	f000 be8b 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}
			if ((joinRaw != 1) && (op2Raw == 0 || op2Raw > AUTOMATION_OPERATION_COUNT)) {
 8005b5a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d011      	beq.n	8005b86 <modbus_vendor_handle_frame+0x2b6>
 8005b62:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <modbus_vendor_handle_frame+0x2a2>
 8005b6a:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005b6e:	2b06      	cmp	r3, #6
 8005b70:	d909      	bls.n	8005b86 <modbus_vendor_handle_frame+0x2b6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b72:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005b76:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005b7a:	2203      	movs	r2, #3
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7ff fe73 	bl	8005868 <modbus_send_exception>
				return;
 8005b82:	f000 be75 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Ensure join is valid
			if (joinRaw < 1 || joinRaw > AUTOMATION_JOIN_COUNT) {
 8005b86:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <modbus_vendor_handle_frame+0x2c6>
 8005b8e:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005b92:	2b03      	cmp	r3, #3
 8005b94:	d909      	bls.n	8005baa <modbus_vendor_handle_frame+0x2da>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005b96:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005b9a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005b9e:	2203      	movs	r2, #3
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f7ff fe61 	bl	8005868 <modbus_send_exception>
				return;
 8005ba6:	f000 be63 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}


			// Construct the rule (note enums start at 0, but over modbus i start a 1 so that null errors are easier to catch (i.e., they are 0 only if an error has occured))
			RegisterType input_type1 = input_type1Raw - 1;
 8005baa:	f897 316d 	ldrb.w	r3, [r7, #365]	@ 0x16d
 8005bae:	3b01      	subs	r3, #1
 8005bb0:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
			RegisterType output_type = output_typeRaw - 1;
 8005bb4:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8005bb8:	3b01      	subs	r3, #1
 8005bba:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
			ComparisonOp op1 = op1Raw - 1;
 8005bbe:	f897 3169 	ldrb.w	r3, [r7, #361]	@ 0x169
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
			LogicJoin join = joinRaw - 1;
 8005bc8:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005bcc:	3b01      	subs	r3, #1
 8005bce:	f887 3154 	strb.w	r3, [r7, #340]	@ 0x154

			RegisterType input_type2 = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
			ComparisonOp op2 = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
			if (joinRaw != 1) {
 8005bde:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	d009      	beq.n	8005bfa <modbus_vendor_handle_frame+0x32a>
				input_type2 = input_type2Raw - 1;
 8005be6:	f897 3165 	ldrb.w	r3, [r7, #357]	@ 0x165
 8005bea:	3b01      	subs	r3, #1
 8005bec:	f887 31c7 	strb.w	r3, [r7, #455]	@ 0x1c7
				op2 = op2Raw - 1;
 8005bf0:	f897 3161 	ldrb.w	r3, [r7, #353]	@ 0x161
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	f887 31c6 	strb.w	r3, [r7, #454]	@ 0x1c6
			}


			LogicRule newRule = {
 8005bfa:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8005bfe:	f887 3138 	strb.w	r3, [r7, #312]	@ 0x138
 8005c02:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8005c06:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
 8005c0a:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8005c0e:	f887 313c 	strb.w	r3, [r7, #316]	@ 0x13c
 8005c12:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8005c16:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
 8005c1a:	f897 31c7 	ldrb.w	r3, [r7, #455]	@ 0x1c7
 8005c1e:	f887 3140 	strb.w	r3, [r7, #320]	@ 0x140
 8005c22:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8005c26:	f8a7 3142 	strh.w	r3, [r7, #322]	@ 0x142
 8005c2a:	f897 31c6 	ldrb.w	r3, [r7, #454]	@ 0x1c6
 8005c2e:	f887 3144 	strb.w	r3, [r7, #324]	@ 0x144
 8005c32:	f8b7 315e 	ldrh.w	r3, [r7, #350]	@ 0x15e
 8005c36:	f8a7 3146 	strh.w	r3, [r7, #326]	@ 0x146
 8005c3a:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8005c3e:	f887 3148 	strb.w	r3, [r7, #328]	@ 0x148
 8005c42:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8005c46:	f887 3149 	strb.w	r3, [r7, #329]	@ 0x149
 8005c4a:	f8b7 315a 	ldrh.w	r3, [r7, #346]	@ 0x15a
 8005c4e:	f8a7 314a 	strh.w	r3, [r7, #330]	@ 0x14a
 8005c52:	f8b7 3158 	ldrh.w	r3, [r7, #344]	@ 0x158
 8005c56:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c
				.output_reg = output_reg,
				.output_value = output_value
			};


			uint8_t statusByte = 0x01; // Successful
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5

			bool status = automation_add_rule(newRule);
 8005c60:	466b      	mov	r3, sp
 8005c62:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 8005c66:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005c6a:	6018      	str	r0, [r3, #0]
 8005c6c:	3304      	adds	r3, #4
 8005c6e:	8019      	strh	r1, [r3, #0]
 8005c70:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8005c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005c76:	f7fb fac9 	bl	800120c <automation_add_rule>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
			if (status == false) {
 8005c80:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8005c84:	f083 0301 	eor.w	r3, r3, #1
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d002      	beq.n	8005c94 <modbus_vendor_handle_frame+0x3c4>
				statusByte = 0x00; // Unsuccessful -> no more rules allowable.
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f887 31c5 	strb.w	r3, [r7, #453]	@ 0x1c5
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8005c94:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005c98:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005c9c:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8005ca0:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005ca2:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ca6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005caa:	2265      	movs	r2, #101	@ 0x65
 8005cac:	705a      	strb	r2, [r3, #1]
			responseData[2] = statusByte; // 1 byte to indicate success/failure
 8005cae:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005cb2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005cb6:	f897 21c5 	ldrb.w	r2, [r7, #453]	@ 0x1c5
 8005cba:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8005cbc:	2303      	movs	r3, #3
 8005cbe:	f8a7 3150 	strh.w	r3, [r7, #336]	@ 0x150

			modbus_send_response(responseData, responseLen);
 8005cc2:	f8b7 2150 	ldrh.w	r2, [r7, #336]	@ 0x150
 8005cc6:	f107 0308 	add.w	r3, r7, #8
 8005cca:	4611      	mov	r1, r2
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff fda1 	bl	8005814 <modbus_send_response>
 8005cd2:	f000 bdcd 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE_COUNT: {
			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			uint16_t ruleCount = automation_get_rule_count();
 8005cd6:	f7fb fad9 	bl	800128c <automation_get_rule_count>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	f8a7 3170 	strh.w	r3, [r7, #368]	@ 0x170

			responseData[0] = slave_address; // the address of us
 8005ce0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ce4:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ce8:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8005cec:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_RULE;
 8005cee:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005cf2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005cf6:	2265      	movs	r2, #101	@ 0x65
 8005cf8:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count, 2 bytes follow (16 bits -> uint16_t)
 8005cfa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005cfe:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d02:	2202      	movs	r2, #2
 8005d04:	709a      	strb	r2, [r3, #2]
			responseData[3] = ruleCount >> 8; // high byte
 8005d06:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005d0a:	0a1b      	lsrs	r3, r3, #8
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	b2da      	uxtb	r2, r3
 8005d10:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d14:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d18:	70da      	strb	r2, [r3, #3]
			responseData[4] = ruleCount & 0x00FF; // low byte
 8005d1a:	f8b7 3170 	ldrh.w	r3, [r7, #368]	@ 0x170
 8005d1e:	b2da      	uxtb	r2, r3
 8005d20:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d24:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005d28:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 8005d2a:	2305      	movs	r3, #5
 8005d2c:	f8a7 316e 	strh.w	r3, [r7, #366]	@ 0x16e
			modbus_send_response(responseData, responseLen);
 8005d30:	f8b7 216e 	ldrh.w	r2, [r7, #366]	@ 0x16e
 8005d34:	f107 0308 	add.w	r3, r7, #8
 8005d38:	4611      	mov	r1, r2
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7ff fd6a 	bl	8005814 <modbus_send_response>
			break;
 8005d40:	f000 bd96 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
		}
		case MODBUS_VENDOR_FUNC_GET_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005d44:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d48:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8005d4c:	881b      	ldrh	r3, [r3, #0]
 8005d4e:	2b06      	cmp	r3, #6
 8005d50:	d009      	beq.n	8005d66 <modbus_vendor_handle_frame+0x496>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005d52:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005d56:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005d5a:	2203      	movs	r2, #3
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7ff fd83 	bl	8005868 <modbus_send_exception>
				return;
 8005d62:	f000 bd85 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005d66:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d6a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	3302      	adds	r3, #2
 8005d72:	781b      	ldrb	r3, [r3, #0]
 8005d74:	b21b      	sxth	r3, r3
 8005d76:	021b      	lsls	r3, r3, #8
 8005d78:	b21a      	sxth	r2, r3
 8005d7a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005d7e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3303      	adds	r3, #3
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b21b      	sxth	r3, r3
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	b21b      	sxth	r3, r3
 8005d8e:	f8a7 318a 	strh.w	r3, [r7, #394]	@ 0x18a

			LogicRule rule;

			bool status = automation_get_rule(ruleIndex, &rule);
 8005d92:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 8005d96:	f8b7 318a 	ldrh.w	r3, [r7, #394]	@ 0x18a
 8005d9a:	4611      	mov	r1, r2
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7fb fa81 	bl	80012a4 <automation_get_rule>
 8005da2:	4603      	mov	r3, r0
 8005da4:	f887 3189 	strb.w	r3, [r7, #393]	@ 0x189
			if (status == false) {
 8005da8:	f897 3189 	ldrb.w	r3, [r7, #393]	@ 0x189
 8005dac:	f083 0301 	eor.w	r3, r3, #1
 8005db0:	b2db      	uxtb	r3, r3
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d009      	beq.n	8005dca <modbus_vendor_handle_frame+0x4fa>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8005db6:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005dba:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005dbe:	2204      	movs	r2, #4
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7ff fd51 	bl	8005868 <modbus_send_exception>
				return;
 8005dc6:	f000 bd53 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Extract fields from the rule struct
			// Enumerations have + 1 as to make first index 1 (easier to detect 0 errors).
			uint8_t input_type1Raw = (uint8_t)rule.input_type1 + 1;
 8005dca:	f897 3120 	ldrb.w	r3, [r7, #288]	@ 0x120
 8005dce:	3301      	adds	r3, #1
 8005dd0:	f887 3188 	strb.w	r3, [r7, #392]	@ 0x188
			uint16_t input_reg1 = (uint16_t)rule.input_reg1;
 8005dd4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	@ 0x122
 8005dd8:	f8a7 3186 	strh.w	r3, [r7, #390]	@ 0x186
			uint8_t op1Raw = (uint8_t)rule.op1 + 1;
 8005ddc:	f897 3124 	ldrb.w	r3, [r7, #292]	@ 0x124
 8005de0:	3301      	adds	r3, #1
 8005de2:	f887 3185 	strb.w	r3, [r7, #389]	@ 0x185
			uint16_t compare_value1 = (uint16_t)rule.compare_value1;
 8005de6:	f8b7 3126 	ldrh.w	r3, [r7, #294]	@ 0x126
 8005dea:	f8a7 3182 	strh.w	r3, [r7, #386]	@ 0x182
			uint8_t input_type2Raw = (uint8_t)rule.input_type2 + 1;
 8005dee:	f897 3128 	ldrb.w	r3, [r7, #296]	@ 0x128
 8005df2:	3301      	adds	r3, #1
 8005df4:	f887 3181 	strb.w	r3, [r7, #385]	@ 0x181
			uint16_t input_reg2 = (uint16_t)rule.input_reg2;
 8005df8:	f8b7 312a 	ldrh.w	r3, [r7, #298]	@ 0x12a
 8005dfc:	f8a7 317e 	strh.w	r3, [r7, #382]	@ 0x17e
			uint8_t op2Raw = (uint8_t)rule.op2 + 1;
 8005e00:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 8005e04:	3301      	adds	r3, #1
 8005e06:	f887 317d 	strb.w	r3, [r7, #381]	@ 0x17d
			uint16_t compare_value2 = (uint16_t)rule.compare_value2;
 8005e0a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8005e0e:	f8a7 317a 	strh.w	r3, [r7, #378]	@ 0x17a
			uint8_t joinRaw = (uint8_t)rule.join + 1;
 8005e12:	f897 3130 	ldrb.w	r3, [r7, #304]	@ 0x130
 8005e16:	3301      	adds	r3, #1
 8005e18:	f887 3179 	strb.w	r3, [r7, #377]	@ 0x179
			uint8_t output_typeRaw = (uint8_t)rule.output_type + 1;
 8005e1c:	f897 3131 	ldrb.w	r3, [r7, #305]	@ 0x131
 8005e20:	3301      	adds	r3, #1
 8005e22:	f887 3178 	strb.w	r3, [r7, #376]	@ 0x178
			uint16_t output_reg = (uint16_t)rule.output_reg;
 8005e26:	f8b7 3132 	ldrh.w	r3, [r7, #306]	@ 0x132
 8005e2a:	f8a7 3176 	strh.w	r3, [r7, #374]	@ 0x176
			uint16_t output_value = (uint16_t)rule.output_value;
 8005e2e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8005e32:	f8a7 3174 	strh.w	r3, [r7, #372]	@ 0x174

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			// Create the response frame
			responseData[0] = slave_address; // the address of us
 8005e36:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e3a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005e3e:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8005e42:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_RULE;
 8005e44:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e48:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005e4c:	2267      	movs	r2, #103	@ 0x67
 8005e4e:	705a      	strb	r2, [r3, #1]

			responseData[2] = input_type1Raw;
 8005e50:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e54:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005e58:	f897 2188 	ldrb.w	r2, [r7, #392]	@ 0x188
 8005e5c:	709a      	strb	r2, [r3, #2]
			responseData[3] = input_reg1 >> 8; // high bit
 8005e5e:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8005e62:	0a1b      	lsrs	r3, r3, #8
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e6c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005e70:	70da      	strb	r2, [r3, #3]
			responseData[4] = input_reg1 & 0xFF; // low bit
 8005e72:	f8b7 3186 	ldrh.w	r3, [r7, #390]	@ 0x186
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e7c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005e80:	711a      	strb	r2, [r3, #4]
			responseData[5] = op1Raw;
 8005e82:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e86:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005e8a:	f897 2185 	ldrb.w	r2, [r7, #389]	@ 0x185
 8005e8e:	715a      	strb	r2, [r3, #5]
			responseData[6] = compare_value1 >> 8;
 8005e90:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8005e94:	0a1b      	lsrs	r3, r3, #8
 8005e96:	b29b      	uxth	r3, r3
 8005e98:	b2da      	uxtb	r2, r3
 8005e9a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005e9e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ea2:	719a      	strb	r2, [r3, #6]
			responseData[7] = compare_value1 & 0xFF;
 8005ea4:	f8b7 3182 	ldrh.w	r3, [r7, #386]	@ 0x182
 8005ea8:	b2da      	uxtb	r2, r3
 8005eaa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005eae:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005eb2:	71da      	strb	r2, [r3, #7]
			responseData[8] = input_type2Raw;
 8005eb4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005eb8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ebc:	f897 2181 	ldrb.w	r2, [r7, #385]	@ 0x181
 8005ec0:	721a      	strb	r2, [r3, #8]
			responseData[9] = input_reg2 >> 8;
 8005ec2:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005ec6:	0a1b      	lsrs	r3, r3, #8
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	b2da      	uxtb	r2, r3
 8005ecc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ed0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ed4:	725a      	strb	r2, [r3, #9]
			responseData[10] = input_reg2 & 0xFF;
 8005ed6:	f8b7 317e 	ldrh.w	r3, [r7, #382]	@ 0x17e
 8005eda:	b2da      	uxtb	r2, r3
 8005edc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005ee0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005ee4:	729a      	strb	r2, [r3, #10]
			responseData[11] = op2Raw;
 8005ee6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005eea:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005eee:	f897 217d 	ldrb.w	r2, [r7, #381]	@ 0x17d
 8005ef2:	72da      	strb	r2, [r3, #11]
			responseData[12] = compare_value2 >> 8;
 8005ef4:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	b29b      	uxth	r3, r3
 8005efc:	b2da      	uxtb	r2, r3
 8005efe:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f02:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f06:	731a      	strb	r2, [r3, #12]
			responseData[13] = compare_value2 & 0xFF;
 8005f08:	f8b7 317a 	ldrh.w	r3, [r7, #378]	@ 0x17a
 8005f0c:	b2da      	uxtb	r2, r3
 8005f0e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f12:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f16:	735a      	strb	r2, [r3, #13]
			responseData[14] = joinRaw;
 8005f18:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f1c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f20:	f897 2179 	ldrb.w	r2, [r7, #377]	@ 0x179
 8005f24:	739a      	strb	r2, [r3, #14]
			responseData[15] = output_typeRaw;
 8005f26:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f2a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f2e:	f897 2178 	ldrb.w	r2, [r7, #376]	@ 0x178
 8005f32:	73da      	strb	r2, [r3, #15]
			responseData[16] = output_reg >> 8;
 8005f34:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8005f38:	0a1b      	lsrs	r3, r3, #8
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	b2da      	uxtb	r2, r3
 8005f3e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f42:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f46:	741a      	strb	r2, [r3, #16]
			responseData[17] = output_reg & 0xFF;
 8005f48:	f8b7 3176 	ldrh.w	r3, [r7, #374]	@ 0x176
 8005f4c:	b2da      	uxtb	r2, r3
 8005f4e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f52:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f56:	745a      	strb	r2, [r3, #17]
			responseData[18] = output_value >> 8;
 8005f58:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005f5c:	0a1b      	lsrs	r3, r3, #8
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	b2da      	uxtb	r2, r3
 8005f62:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f66:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f6a:	749a      	strb	r2, [r3, #18]
			responseData[19] = output_value & 0xFF;
 8005f6c:	f8b7 3174 	ldrh.w	r3, [r7, #372]	@ 0x174
 8005f70:	b2da      	uxtb	r2, r3
 8005f72:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f76:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8005f7a:	74da      	strb	r2, [r3, #19]

			uint16_t responseLen = 20;
 8005f7c:	2314      	movs	r3, #20
 8005f7e:	f8a7 3172 	strh.w	r3, [r7, #370]	@ 0x172
			modbus_send_response(responseData, responseLen);
 8005f82:	f8b7 2172 	ldrh.w	r2, [r7, #370]	@ 0x172
 8005f86:	f107 0308 	add.w	r3, r7, #8
 8005f8a:	4611      	mov	r1, r2
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7ff fc41 	bl	8005814 <modbus_send_response>
 8005f92:	f000 bc6d 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_DEL_RULE: {
			// Check request length (Slave Address, Function Code, Index High, Index Low, CRC Low, CRC High)
			if (len != 6) {
 8005f96:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005f9a:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8005f9e:	881b      	ldrh	r3, [r3, #0]
 8005fa0:	2b06      	cmp	r3, #6
 8005fa2:	d009      	beq.n	8005fb8 <modbus_vendor_handle_frame+0x6e8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8005fa4:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8005fa8:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8005fac:	2203      	movs	r2, #3
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7ff fc5a 	bl	8005868 <modbus_send_exception>
				return;
 8005fb4:	f000 bc5c 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			uint16_t ruleIndex = (frame[2] << 8) | frame[3];
 8005fb8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005fbc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	3302      	adds	r3, #2
 8005fc4:	781b      	ldrb	r3, [r3, #0]
 8005fc6:	b21b      	sxth	r3, r3
 8005fc8:	021b      	lsls	r3, r3, #8
 8005fca:	b21a      	sxth	r2, r3
 8005fcc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8005fd0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	3303      	adds	r3, #3
 8005fd8:	781b      	ldrb	r3, [r3, #0]
 8005fda:	b21b      	sxth	r3, r3
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	b21b      	sxth	r3, r3
 8005fe0:	f8a7 3190 	strh.w	r3, [r7, #400]	@ 0x190

			bool status = automation_delete_rule(ruleIndex);
 8005fe4:	f8b7 3190 	ldrh.w	r3, [r7, #400]	@ 0x190
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f7fb f987 	bl	80012fc <automation_delete_rule>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	f887 318f 	strb.w	r3, [r7, #399]	@ 0x18f
			if (status == false) {
 8005ff4:	f897 318f 	ldrb.w	r3, [r7, #399]	@ 0x18f
 8005ff8:	f083 0301 	eor.w	r3, r3, #1
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d009      	beq.n	8006016 <modbus_vendor_handle_frame+0x746>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006002:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006006:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800600a:	2204      	movs	r2, #4
 800600c:	4618      	mov	r0, r3
 800600e:	f7ff fc2b 	bl	8005868 <modbus_send_exception>
				return;
 8006012:	f000 bc2d 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006016:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800601a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800601e:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8006022:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_DEL_RULE;
 8006024:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006028:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800602c:	2268      	movs	r2, #104	@ 0x68
 800602e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 1 byte to indicate success --> no failure byte at this point
 8006030:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006034:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006038:	2201      	movs	r2, #1
 800603a:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 800603c:	2303      	movs	r3, #3
 800603e:	f8a7 318c 	strh.w	r3, [r7, #396]	@ 0x18c

			modbus_send_response(responseData, responseLen);
 8006042:	f8b7 218c 	ldrh.w	r2, [r7, #396]	@ 0x18c
 8006046:	f107 0308 	add.w	r3, r7, #8
 800604a:	4611      	mov	r1, r2
 800604c:	4618      	mov	r0, r3
 800604e:	f7ff fbe1 	bl	8005814 <modbus_send_response>
 8006052:	f000 bc0d 	b.w	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 8006056:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800605a:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 800605e:	881b      	ldrh	r3, [r3, #0]
 8006060:	2b06      	cmp	r3, #6
 8006062:	d008      	beq.n	8006076 <modbus_vendor_handle_frame+0x7a6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006064:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006068:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800606c:	2203      	movs	r2, #3
 800606e:	4618      	mov	r0, r3
 8006070:	f7ff fbfa 	bl	8005868 <modbus_send_exception>
				return;
 8006074:	e3fc      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			if (frame[2] == 0 || frame[2] > 2) {
 8006076:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800607a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	3302      	adds	r3, #2
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d008      	beq.n	800609a <modbus_vendor_handle_frame+0x7ca>
 8006088:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800608c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	3302      	adds	r3, #2
 8006094:	781b      	ldrb	r3, [r3, #0]
 8006096:	2b02      	cmp	r3, #2
 8006098:	d908      	bls.n	80060ac <modbus_vendor_handle_frame+0x7dc>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800609a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800609e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80060a2:	2203      	movs	r2, #3
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff fbdf 	bl	8005868 <modbus_send_exception>
				return;
 80060aa:	e3e1      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80060ac:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80060b0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	3302      	adds	r3, #2
 80060b8:	781b      	ldrb	r3, [r3, #0]
 80060ba:	3b01      	subs	r3, #1
 80060bc:	f887 3195 	strb.w	r3, [r7, #405]	@ 0x195

			bool status = io_virtual_add(registerType);
 80060c0:	f897 3195 	ldrb.w	r3, [r7, #405]	@ 0x195
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7fd f913 	bl	80032f0 <io_virtual_add>
 80060ca:	4603      	mov	r3, r0
 80060cc:	f887 3194 	strb.w	r3, [r7, #404]	@ 0x194
			if (status == false) {
 80060d0:	f897 3194 	ldrb.w	r3, [r7, #404]	@ 0x194
 80060d4:	f083 0301 	eor.w	r3, r3, #1
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d008      	beq.n	80060f0 <modbus_vendor_handle_frame+0x820>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80060de:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80060e2:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80060e6:	2204      	movs	r2, #4
 80060e8:	4618      	mov	r0, r3
 80060ea:	f7ff fbbd 	bl	8005868 <modbus_send_exception>
				return;
 80060ee:	e3bf      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 80060f0:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80060f4:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
			responseData[1] = MODBUS_VENDOR_FUNC_ADD_VIRTUAL_REG;
 80060f8:	2369      	movs	r3, #105	@ 0x69
 80060fa:	f887 311d 	strb.w	r3, [r7, #285]	@ 0x11d
			responseData[2] = 0x01; // status
 80060fe:	2301      	movs	r3, #1
 8006100:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

			uint16_t responseLen = 3;
 8006104:	2303      	movs	r3, #3
 8006106:	f8a7 3192 	strh.w	r3, [r7, #402]	@ 0x192

			modbus_send_response(responseData, responseLen);
 800610a:	f8b7 2192 	ldrh.w	r2, [r7, #402]	@ 0x192
 800610e:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 8006112:	4611      	mov	r1, r2
 8006114:	4618      	mov	r0, r3
 8006116:	f7ff fb7d 	bl	8005814 <modbus_send_response>
 800611a:	e3a9      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, CRC Low, CRC High)
			if (len != 7) {
 800611c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006120:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 8006124:	881b      	ldrh	r3, [r3, #0]
 8006126:	2b07      	cmp	r3, #7
 8006128:	d008      	beq.n	800613c <modbus_vendor_handle_frame+0x86c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800612a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800612e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006132:	2203      	movs	r2, #3
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff fb97 	bl	8005868 <modbus_send_exception>
				return;
 800613a:	e399      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 800613c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006140:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3302      	adds	r3, #2
 8006148:	781b      	ldrb	r3, [r3, #0]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d008      	beq.n	8006160 <modbus_vendor_handle_frame+0x890>
 800614e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006152:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	3302      	adds	r3, #2
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	2b02      	cmp	r3, #2
 800615e:	d908      	bls.n	8006172 <modbus_vendor_handle_frame+0x8a2>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006160:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006164:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006168:	2203      	movs	r2, #3
 800616a:	4618      	mov	r0, r3
 800616c:	f7ff fb7c 	bl	8005868 <modbus_send_exception>
				return;
 8006170:	e37e      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 8006172:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006176:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	3302      	adds	r3, #2
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	3b01      	subs	r3, #1
 8006182:	f887 319d 	strb.w	r3, [r7, #413]	@ 0x19d

			// Get Address
			uint16_t address = frame[3] << 8 | frame[4];
 8006186:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800618a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	3303      	adds	r3, #3
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	b21b      	sxth	r3, r3
 8006196:	021b      	lsls	r3, r3, #8
 8006198:	b21a      	sxth	r2, r3
 800619a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800619e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	3304      	adds	r3, #4
 80061a6:	781b      	ldrb	r3, [r3, #0]
 80061a8:	b21b      	sxth	r3, r3
 80061aa:	4313      	orrs	r3, r2
 80061ac:	b21b      	sxth	r3, r3
 80061ae:	f8a7 319a 	strh.w	r3, [r7, #410]	@ 0x19a

			uint16_t value;
			bool status = io_virtual_read(registerType, address, &value);
 80061b2:	f507 728d 	add.w	r2, r7, #282	@ 0x11a
 80061b6:	f8b7 119a 	ldrh.w	r1, [r7, #410]	@ 0x19a
 80061ba:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fd f90a 	bl	80033d8 <io_virtual_read>
 80061c4:	4603      	mov	r3, r0
 80061c6:	f887 3199 	strb.w	r3, [r7, #409]	@ 0x199
			if (status == false) {
 80061ca:	f897 3199 	ldrb.w	r3, [r7, #409]	@ 0x199
 80061ce:	f083 0301 	eor.w	r3, r3, #1
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d008      	beq.n	80061ea <modbus_vendor_handle_frame+0x91a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80061d8:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80061dc:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80061e0:	2204      	movs	r2, #4
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7ff fb40 	bl	8005868 <modbus_send_exception>
				return;
 80061e8:	e342      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}


			// Create the response frame
			uint8_t byteCount;
			switch (registerType) {
 80061ea:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <modbus_vendor_handle_frame+0x928>
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d004      	beq.n	8006200 <modbus_vendor_handle_frame+0x930>
 80061f6:	e007      	b.n	8006208 <modbus_vendor_handle_frame+0x938>
				case VIR_COIL:
					byteCount = 1;
 80061f8:	2301      	movs	r3, #1
 80061fa:	f887 31c4 	strb.w	r3, [r7, #452]	@ 0x1c4
					break;
 80061fe:	e003      	b.n	8006208 <modbus_vendor_handle_frame+0x938>
				case VIR_HOLDING:
					byteCount = 2;
 8006200:	2302      	movs	r3, #2
 8006202:	f887 31c4 	strb.w	r3, [r7, #452]	@ 0x1c4
					break;
 8006206:	bf00      	nop
			}

			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006208:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800620c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006210:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8006214:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_READ_VIRTUAL_REG;
 8006216:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800621a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800621e:	226a      	movs	r2, #106	@ 0x6a
 8006220:	705a      	strb	r2, [r3, #1]
			responseData[2] = byteCount;
 8006222:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006226:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800622a:	f897 21c4 	ldrb.w	r2, [r7, #452]	@ 0x1c4
 800622e:	709a      	strb	r2, [r3, #2]

			switch (registerType) {
 8006230:	f897 319d 	ldrb.w	r3, [r7, #413]	@ 0x19d
 8006234:	2b00      	cmp	r3, #0
 8006236:	d002      	beq.n	800623e <modbus_vendor_handle_frame+0x96e>
 8006238:	2b01      	cmp	r3, #1
 800623a:	d00e      	beq.n	800625a <modbus_vendor_handle_frame+0x98a>
 800623c:	e020      	b.n	8006280 <modbus_vendor_handle_frame+0x9b0>
				case VIR_COIL:
					responseData[3] = (value != 0) ? 1 : 0;
 800623e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8006242:	2b00      	cmp	r3, #0
 8006244:	bf14      	ite	ne
 8006246:	2301      	movne	r3, #1
 8006248:	2300      	moveq	r3, #0
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006252:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006256:	70da      	strb	r2, [r3, #3]
					break;
 8006258:	e012      	b.n	8006280 <modbus_vendor_handle_frame+0x9b0>
				case VIR_HOLDING:
					responseData[3] = value >> 8; // high byte
 800625a:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 800625e:	0a1b      	lsrs	r3, r3, #8
 8006260:	b29b      	uxth	r3, r3
 8006262:	b2da      	uxtb	r2, r3
 8006264:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006268:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800626c:	70da      	strb	r2, [r3, #3]
					responseData[4] = value & 0xFF; // low byte
 800626e:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 8006272:	b2da      	uxtb	r2, r3
 8006274:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006278:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800627c:	711a      	strb	r2, [r3, #4]
					break;
 800627e:	bf00      	nop
			}

			uint16_t responseLen = 3 + byteCount; // slave address, function, byte count, (byte count bytes)
 8006280:	f897 31c4 	ldrb.w	r3, [r7, #452]	@ 0x1c4
 8006284:	b29b      	uxth	r3, r3
 8006286:	3303      	adds	r3, #3
 8006288:	f8a7 3196 	strh.w	r3, [r7, #406]	@ 0x196

			modbus_send_response(responseData, responseLen);
 800628c:	f8b7 2196 	ldrh.w	r2, [r7, #406]	@ 0x196
 8006290:	f107 0308 	add.w	r3, r7, #8
 8006294:	4611      	mov	r1, r2
 8006296:	4618      	mov	r0, r3
 8006298:	f7ff fabc 	bl	8005814 <modbus_send_response>
 800629c:	e2e8      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, Register Type, Address High, Address Low, Value High, Value Low, CRC Low, CRC High)
			if (len != 9) {
 800629e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062a2:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80062a6:	881b      	ldrh	r3, [r3, #0]
 80062a8:	2b09      	cmp	r3, #9
 80062aa:	d008      	beq.n	80062be <modbus_vendor_handle_frame+0x9ee>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80062ac:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80062b0:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80062b4:	2203      	movs	r2, #3
 80062b6:	4618      	mov	r0, r3
 80062b8:	f7ff fad6 	bl	8005868 <modbus_send_exception>
				return;
 80062bc:	e2d8      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80062be:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062c2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3302      	adds	r3, #2
 80062ca:	781b      	ldrb	r3, [r3, #0]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d008      	beq.n	80062e2 <modbus_vendor_handle_frame+0xa12>
 80062d0:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062d4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	3302      	adds	r3, #2
 80062dc:	781b      	ldrb	r3, [r3, #0]
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d908      	bls.n	80062f4 <modbus_vendor_handle_frame+0xa24>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80062e2:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80062e6:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80062ea:	2203      	movs	r2, #3
 80062ec:	4618      	mov	r0, r3
 80062ee:	f7ff fabb 	bl	8005868 <modbus_send_exception>
				return;
 80062f2:	e2bd      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 80062f4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80062f8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	3302      	adds	r3, #2
 8006300:	781b      	ldrb	r3, [r3, #0]
 8006302:	3b01      	subs	r3, #1
 8006304:	f887 31a7 	strb.w	r3, [r7, #423]	@ 0x1a7

			// Get Address and value
			uint16_t address = (frame[3] << 8) | frame[4];
 8006308:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800630c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	3303      	adds	r3, #3
 8006314:	781b      	ldrb	r3, [r3, #0]
 8006316:	b21b      	sxth	r3, r3
 8006318:	021b      	lsls	r3, r3, #8
 800631a:	b21a      	sxth	r2, r3
 800631c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006320:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	3304      	adds	r3, #4
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	b21b      	sxth	r3, r3
 800632c:	4313      	orrs	r3, r2
 800632e:	b21b      	sxth	r3, r3
 8006330:	f8a7 31a4 	strh.w	r3, [r7, #420]	@ 0x1a4
			uint16_t value = (frame[5] << 8) | frame[6];
 8006334:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006338:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	3305      	adds	r3, #5
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	b21b      	sxth	r3, r3
 8006344:	021b      	lsls	r3, r3, #8
 8006346:	b21a      	sxth	r2, r3
 8006348:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800634c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	3306      	adds	r3, #6
 8006354:	781b      	ldrb	r3, [r3, #0]
 8006356:	b21b      	sxth	r3, r3
 8006358:	4313      	orrs	r3, r2
 800635a:	b21b      	sxth	r3, r3
 800635c:	f8a7 31a2 	strh.w	r3, [r7, #418]	@ 0x1a2


			bool status = io_virtual_write(registerType, address, value);
 8006360:	f8b7 21a2 	ldrh.w	r2, [r7, #418]	@ 0x1a2
 8006364:	f8b7 11a4 	ldrh.w	r1, [r7, #420]	@ 0x1a4
 8006368:	f897 31a7 	ldrb.w	r3, [r7, #423]	@ 0x1a7
 800636c:	4618      	mov	r0, r3
 800636e:	f7fd f873 	bl	8003458 <io_virtual_write>
 8006372:	4603      	mov	r3, r0
 8006374:	f887 31a1 	strb.w	r3, [r7, #417]	@ 0x1a1
			if (status == false) {
 8006378:	f897 31a1 	ldrb.w	r3, [r7, #417]	@ 0x1a1
 800637c:	f083 0301 	eor.w	r3, r3, #1
 8006380:	b2db      	uxtb	r3, r3
 8006382:	2b00      	cmp	r3, #0
 8006384:	d008      	beq.n	8006398 <modbus_vendor_handle_frame+0xac8>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006386:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800638a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800638e:	2204      	movs	r2, #4
 8006390:	4618      	mov	r0, r3
 8006392:	f7ff fa69 	bl	8005868 <modbus_send_exception>
				return;
 8006396:	e26b      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint16_t responseLen = 3; // slave address, function, status byte
 8006398:	2303      	movs	r3, #3
 800639a:	f8a7 319e 	strh.w	r3, [r7, #414]	@ 0x19e
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800639e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063a2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80063a6:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 80063aa:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_WRITE_VIRTUAL_REG;
 80063ac:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063b0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80063b4:	226b      	movs	r2, #107	@ 0x6b
 80063b6:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // 0x01 = success
 80063b8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063bc:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80063c0:	2201      	movs	r2, #1
 80063c2:	709a      	strb	r2, [r3, #2]

			modbus_send_response(responseData, responseLen);
 80063c4:	f8b7 219e 	ldrh.w	r2, [r7, #414]	@ 0x19e
 80063c8:	f107 0308 	add.w	r3, r7, #8
 80063cc:	4611      	mov	r1, r2
 80063ce:	4618      	mov	r0, r3
 80063d0:	f7ff fa20 	bl	8005814 <modbus_send_response>
 80063d4:	e24c      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT: {
			// Check request length (Slave Address, Function Code, Register Type, 0x00, CRC Low, CRC High)
			if (len != 6) {
 80063d6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063da:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80063de:	881b      	ldrh	r3, [r3, #0]
 80063e0:	2b06      	cmp	r3, #6
 80063e2:	d008      	beq.n	80063f6 <modbus_vendor_handle_frame+0xb26>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80063e4:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80063e8:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80063ec:	2203      	movs	r2, #3
 80063ee:	4618      	mov	r0, r3
 80063f0:	f7ff fa3a 	bl	8005868 <modbus_send_exception>
				return;
 80063f4:	e23c      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Verify type
			if (frame[2] == 0 || frame[2] > 2) {
 80063f6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80063fa:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3302      	adds	r3, #2
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d008      	beq.n	800641a <modbus_vendor_handle_frame+0xb4a>
 8006408:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800640c:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	3302      	adds	r3, #2
 8006414:	781b      	ldrb	r3, [r3, #0]
 8006416:	2b02      	cmp	r3, #2
 8006418:	d908      	bls.n	800642c <modbus_vendor_handle_frame+0xb5c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800641a:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800641e:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006422:	2203      	movs	r2, #3
 8006424:	4618      	mov	r0, r3
 8006426:	f7ff fa1f 	bl	8005868 <modbus_send_exception>
				return;
 800642a:	e221      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			VirtualRegisterType registerType = frame[2] - 1; // register type should start at 1 when sent over modbus
 800642c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006430:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	3302      	adds	r3, #2
 8006438:	781b      	ldrb	r3, [r3, #0]
 800643a:	3b01      	subs	r3, #1
 800643c:	f887 31ab 	strb.w	r3, [r7, #427]	@ 0x1ab

			uint16_t count;
			bool status = io_virtual_get_count(registerType, &count);
 8006440:	f507 728c 	add.w	r2, r7, #280	@ 0x118
 8006444:	f897 31ab 	ldrb.w	r3, [r7, #427]	@ 0x1ab
 8006448:	4611      	mov	r1, r2
 800644a:	4618      	mov	r0, r3
 800644c:	f7fc ff9c 	bl	8003388 <io_virtual_get_count>
 8006450:	4603      	mov	r3, r0
 8006452:	f887 31aa 	strb.w	r3, [r7, #426]	@ 0x1aa
			if (status == false) {
 8006456:	f897 31aa 	ldrb.w	r3, [r7, #426]	@ 0x1aa
 800645a:	f083 0301 	eor.w	r3, r3, #1
 800645e:	b2db      	uxtb	r3, r3
 8006460:	2b00      	cmp	r3, #0
 8006462:	d008      	beq.n	8006476 <modbus_vendor_handle_frame+0xba6>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006464:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006468:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800646c:	2204      	movs	r2, #4
 800646e:	4618      	mov	r0, r3
 8006470:	f7ff f9fa 	bl	8005868 <modbus_send_exception>
				return;
 8006474:	e1fc      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006476:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800647a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800647e:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8006482:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_VIRTUAL_REG_COUNT;
 8006484:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006488:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800648c:	226c      	movs	r2, #108	@ 0x6c
 800648e:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x02; // byte count
 8006490:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006494:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006498:	2202      	movs	r2, #2
 800649a:	709a      	strb	r2, [r3, #2]
			responseData[3] = count >> 8; // high byte
 800649c:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80064a0:	0a1b      	lsrs	r3, r3, #8
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	b2da      	uxtb	r2, r3
 80064a6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064aa:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80064ae:	70da      	strb	r2, [r3, #3]
			responseData[4] = count & 0xFF; // low byte
 80064b0:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064ba:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 80064be:	711a      	strb	r2, [r3, #4]

			uint16_t responseLen = 5;
 80064c0:	2305      	movs	r3, #5
 80064c2:	f8a7 31a8 	strh.w	r3, [r7, #424]	@ 0x1a8

			modbus_send_response(responseData, responseLen);
 80064c6:	f8b7 21a8 	ldrh.w	r2, [r7, #424]	@ 0x1a8
 80064ca:	f107 0308 	add.w	r3, r7, #8
 80064ce:	4611      	mov	r1, r2
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7ff f99f 	bl	8005814 <modbus_send_response>
 80064d6:	e1cb      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG: {
			// Check request length (Slave Address, Function Code, 0x01, 0x01, CRC Low, CRC High)
			// must send two 0x01 bytes to confirm
			if (len != 6) {
 80064d8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064dc:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	2b06      	cmp	r3, #6
 80064e4:	d008      	beq.n	80064f8 <modbus_vendor_handle_frame+0xc28>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80064e6:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80064ea:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80064ee:	2203      	movs	r2, #3
 80064f0:	4618      	mov	r0, r3
 80064f2:	f7ff f9b9 	bl	8005868 <modbus_send_exception>
				return;
 80064f6:	e1bb      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			if (frame[2] != 1 || frame[3] != 1) {
 80064f8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80064fc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	3302      	adds	r3, #2
 8006504:	781b      	ldrb	r3, [r3, #0]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d108      	bne.n	800651c <modbus_vendor_handle_frame+0xc4c>
 800650a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800650e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	3303      	adds	r3, #3
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d008      	beq.n	800652e <modbus_vendor_handle_frame+0xc5e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 800651c:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006520:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006524:	2203      	movs	r2, #3
 8006526:	4618      	mov	r0, r3
 8006528:	f7ff f99e 	bl	8005868 <modbus_send_exception>
				return;
 800652c:	e1a0      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}


			bool status = io_virtual_clear();
 800652e:	f7fd f995 	bl	800385c <io_virtual_clear>
 8006532:	4603      	mov	r3, r0
 8006534:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
			if (status == false) {
 8006538:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 800653c:	f083 0301 	eor.w	r3, r3, #1
 8006540:	b2db      	uxtb	r3, r3
 8006542:	2b00      	cmp	r3, #0
 8006544:	d008      	beq.n	8006558 <modbus_vendor_handle_frame+0xc88>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 8006546:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 800654a:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800654e:	2204      	movs	r2, #4
 8006550:	4618      	mov	r0, r3
 8006552:	f7ff f989 	bl	8005868 <modbus_send_exception>
				return;
 8006556:	e18b      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[3];

			responseData[0] = slave_address; // the address of us
 8006558:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800655c:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
			responseData[1] = MODBUS_VENDOR_FUNC_CLEAR_VIRTUAL_REG;
 8006560:	236d      	movs	r3, #109	@ 0x6d
 8006562:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
			responseData[2] = 0x01; // status
 8006566:	2301      	movs	r3, #1
 8006568:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

			uint16_t responseLen = 3;
 800656c:	2303      	movs	r3, #3
 800656e:	f8a7 31ac 	strh.w	r3, [r7, #428]	@ 0x1ac

			modbus_send_response(responseData, responseLen);
 8006572:	f8b7 21ac 	ldrh.w	r2, [r7, #428]	@ 0x1ac
 8006576:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800657a:	4611      	mov	r1, r2
 800657c:	4618      	mov	r0, r3
 800657e:	f7ff f949 	bl	8005814 <modbus_send_response>
 8006582:	e175      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_RTC: {
			// Check request length (Slave Address, Function Code, 7x data, CRC Low, CRC High)
			if (len != 11) {
 8006584:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006588:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 800658c:	881b      	ldrh	r3, [r3, #0]
 800658e:	2b0b      	cmp	r3, #11
 8006590:	d008      	beq.n	80065a4 <modbus_vendor_handle_frame+0xcd4>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006592:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006596:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 800659a:	2203      	movs	r2, #3
 800659c:	4618      	mov	r0, r3
 800659e:	f7ff f963 	bl	8005868 <modbus_send_exception>
				return;
 80065a2:	e165      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			RTC_Time setTime;
			setTime.seconds 	= frame[2];
 80065a4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065a8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	789b      	ldrb	r3, [r3, #2]
 80065b0:	f887 310c 	strb.w	r3, [r7, #268]	@ 0x10c
			setTime.minutes		= frame[3];
 80065b4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065b8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	78db      	ldrb	r3, [r3, #3]
 80065c0:	f887 310d 	strb.w	r3, [r7, #269]	@ 0x10d
			setTime.hours		= frame[4];
 80065c4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065c8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	791b      	ldrb	r3, [r3, #4]
 80065d0:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e
			setTime.day_of_week	= frame[5];
 80065d4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065d8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	795b      	ldrb	r3, [r3, #5]
 80065e0:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
			setTime.day			= frame[6];
 80065e4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065e8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	799b      	ldrb	r3, [r3, #6]
 80065f0:	f887 3110 	strb.w	r3, [r7, #272]	@ 0x110
			setTime.month		= frame[7];
 80065f4:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80065f8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	79db      	ldrb	r3, [r3, #7]
 8006600:	f887 3111 	strb.w	r3, [r7, #273]	@ 0x111
			setTime.year		= frame[8];
 8006604:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006608:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	7a1b      	ldrb	r3, [r3, #8]
 8006610:	f887 3112 	strb.w	r3, [r7, #274]	@ 0x112

			// Set time on DS3231
			HAL_StatusTypeDef status = DS3231_SetTime(&setTime);
 8006614:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8006618:	4618      	mov	r0, r3
 800661a:	f000 fc0d 	bl	8006e38 <DS3231_SetTime>
 800661e:	4603      	mov	r3, r0
 8006620:	f887 31b3 	strb.w	r3, [r7, #435]	@ 0x1b3
			if (status != HAL_OK) {
 8006624:	f897 31b3 	ldrb.w	r3, [r7, #435]	@ 0x1b3
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <modbus_vendor_handle_frame+0xd6e>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800662c:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006630:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006634:	2204      	movs	r2, #4
 8006636:	4618      	mov	r0, r3
 8006638:	f7ff f916 	bl	8005868 <modbus_send_exception>
				return;
 800663c:	e118      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 800663e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006642:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006646:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 800664a:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_RTC;
 800664c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006650:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006654:	226e      	movs	r2, #110	@ 0x6e
 8006656:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 8006658:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800665c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006660:	2201      	movs	r2, #1
 8006662:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006664:	2303      	movs	r3, #3
 8006666:	f8a7 31b0 	strh.w	r3, [r7, #432]	@ 0x1b0

			modbus_send_response(responseData, responseLen);
 800666a:	f8b7 21b0 	ldrh.w	r2, [r7, #432]	@ 0x1b0
 800666e:	f107 0308 	add.w	r3, r7, #8
 8006672:	4611      	mov	r1, r2
 8006674:	4618      	mov	r0, r3
 8006676:	f7ff f8cd 	bl	8005814 <modbus_send_response>
 800667a:	e0f9      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		case MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 800667c:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006680:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	3302      	adds	r3, #2
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	b21b      	sxth	r3, r3
 800668c:	021b      	lsls	r3, r3, #8
 800668e:	b21a      	sxth	r2, r3
 8006690:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006694:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	3303      	adds	r3, #3
 800669c:	781b      	ldrb	r3, [r3, #0]
 800669e:	b21b      	sxth	r3, r3
 80066a0:	4313      	orrs	r3, r2
 80066a2:	b21b      	sxth	r3, r3
 80066a4:	f8a7 31b8 	strh.w	r3, [r7, #440]	@ 0x1b8
			IO_Holding_Reg_Mode mode = frame[4] - 1;
 80066a8:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066ac:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	3304      	adds	r3, #4
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	3b01      	subs	r3, #1
 80066b8:	f887 31b7 	strb.w	r3, [r7, #439]	@ 0x1b7

			// Check request length (Slave Address, Function Code, Index High, Index Low, Mode [1 = voltage, 2 = current], CRC Low, CRC High)
			if (len != 7) {
 80066bc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066c0:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80066c4:	881b      	ldrh	r3, [r3, #0]
 80066c6:	2b07      	cmp	r3, #7
 80066c8:	d008      	beq.n	80066dc <modbus_vendor_handle_frame+0xe0c>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80066ca:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80066ce:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80066d2:	2203      	movs	r2, #3
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7ff f8c7 	bl	8005868 <modbus_send_exception>
				return;
 80066da:	e0c9      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Check mode
			if (frame[4] < 1 || frame[4] > 2) {
 80066dc:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066e0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	3304      	adds	r3, #4
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d008      	beq.n	8006700 <modbus_vendor_handle_frame+0xe30>
 80066ee:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80066f2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3304      	adds	r3, #4
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	2b02      	cmp	r3, #2
 80066fe:	d908      	bls.n	8006712 <modbus_vendor_handle_frame+0xe42>
			    modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 8006700:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006704:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006708:	2203      	movs	r2, #3
 800670a:	4618      	mov	r0, r3
 800670c:	f7ff f8ac 	bl	8005868 <modbus_send_exception>
			    return;
 8006710:	e0ae      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Set the mode of the holding register
			if (!io_holding_reg_set_mode(index, mode)) {
 8006712:	f897 21b7 	ldrb.w	r2, [r7, #439]	@ 0x1b7
 8006716:	f8b7 31b8 	ldrh.w	r3, [r7, #440]	@ 0x1b8
 800671a:	4611      	mov	r1, r2
 800671c:	4618      	mov	r0, r3
 800671e:	f7fc fa71 	bl	8002c04 <io_holding_reg_set_mode>
 8006722:	4603      	mov	r3, r0
 8006724:	f083 0301 	eor.w	r3, r3, #1
 8006728:	b2db      	uxtb	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d008      	beq.n	8006740 <modbus_vendor_handle_frame+0xe70>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 800672e:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006732:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006736:	2204      	movs	r2, #4
 8006738:	4618      	mov	r0, r3
 800673a:	f7ff f895 	bl	8005868 <modbus_send_exception>
				return;
 800673e:	e097      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006740:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006744:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006748:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 800674c:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_SET_HOLDING_REG_MODE;
 800674e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006752:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006756:	226f      	movs	r2, #111	@ 0x6f
 8006758:	705a      	strb	r2, [r3, #1]
			responseData[2] = 0x01; // status byte (0x01 = success)
 800675a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800675e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006762:	2201      	movs	r2, #1
 8006764:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006766:	2303      	movs	r3, #3
 8006768:	f8a7 31b4 	strh.w	r3, [r7, #436]	@ 0x1b4

			modbus_send_response(responseData, responseLen);
 800676c:	f8b7 21b4 	ldrh.w	r2, [r7, #436]	@ 0x1b4
 8006770:	f107 0308 	add.w	r3, r7, #8
 8006774:	4611      	mov	r1, r2
 8006776:	4618      	mov	r0, r3
 8006778:	f7ff f84c 	bl	8005814 <modbus_send_response>
 800677c:	e078      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
		case MODBUS_VENDOR_FUNC_SET_INPUT_REG_MODE: {
			// TODO
			break;
		}
		case MODBUS_VENDOR_FUNC_GET_REG_MODE: {
			uint16_t index = (frame[2] << 8) | frame[3];
 800677e:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006782:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3302      	adds	r3, #2
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	b21b      	sxth	r3, r3
 800678e:	021b      	lsls	r3, r3, #8
 8006790:	b21a      	sxth	r2, r3
 8006792:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 8006796:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	3303      	adds	r3, #3
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	b21b      	sxth	r3, r3
 80067a2:	4313      	orrs	r3, r2
 80067a4:	b21b      	sxth	r3, r3
 80067a6:	f8a7 31be 	strh.w	r3, [r7, #446]	@ 0x1be
			uint8_t type = frame[4]; // 3 = holding, 4 = input (1, 2 for coil & discrete are irrelevant)
 80067aa:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80067ae:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	791b      	ldrb	r3, [r3, #4]
 80067b6:	f887 31bd 	strb.w	r3, [r7, #445]	@ 0x1bd

			// Check request length (Slave Address, Function Code, Index High, Index Low, type integer, CRC Low, CRC High)
			if (len != 7) {
 80067ba:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 80067be:	f5a3 73e3 	sub.w	r3, r3, #454	@ 0x1c6
 80067c2:	881b      	ldrh	r3, [r3, #0]
 80067c4:	2b07      	cmp	r3, #7
 80067c6:	d008      	beq.n	80067da <modbus_vendor_handle_frame+0xf0a>
				modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_DATA_VALUE);
 80067c8:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 80067cc:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 80067d0:	2203      	movs	r2, #3
 80067d2:	4618      	mov	r0, r3
 80067d4:	f7ff f848 	bl	8005868 <modbus_send_exception>
				return;
 80067d8:	e04a      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			}

			// Get the mode of the holding register
			uint8_t mode;
			if (type == 3) {
 80067da:	f897 31bd 	ldrb.w	r3, [r7, #445]	@ 0x1bd
 80067de:	2b03      	cmp	r3, #3
 80067e0:	d11a      	bne.n	8006818 <modbus_vendor_handle_frame+0xf48>
				IO_Holding_Reg_Mode regMode;
				if (!io_holding_reg_get_mode(index, &regMode)) {
 80067e2:	f207 120b 	addw	r2, r7, #267	@ 0x10b
 80067e6:	f8b7 31be 	ldrh.w	r3, [r7, #446]	@ 0x1be
 80067ea:	4611      	mov	r1, r2
 80067ec:	4618      	mov	r0, r3
 80067ee:	f7fc fa2d 	bl	8002c4c <io_holding_reg_get_mode>
 80067f2:	4603      	mov	r3, r0
 80067f4:	f083 0301 	eor.w	r3, r3, #1
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d008      	beq.n	8006810 <modbus_vendor_handle_frame+0xf40>
					modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_SLAVE_DEVICE_FAILURE);
 80067fe:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006802:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006806:	2204      	movs	r2, #4
 8006808:	4618      	mov	r0, r3
 800680a:	f7ff f82d 	bl	8005868 <modbus_send_exception>
				return;
 800680e:	e02f      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
					return;
				}
				mode = (uint8_t)(regMode);
 8006810:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006814:	f887 31c3 	strb.w	r3, [r7, #451]	@ 0x1c3


			// Create the response frame
			uint8_t responseData[MODBUS_MAX_FRAME_SIZE];

			responseData[0] = slave_address; // the address of us
 8006818:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800681c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006820:	f897 21c1 	ldrb.w	r2, [r7, #449]	@ 0x1c1
 8006824:	701a      	strb	r2, [r3, #0]
			responseData[1] = MODBUS_VENDOR_FUNC_GET_REG_MODE;
 8006826:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800682a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800682e:	2271      	movs	r2, #113	@ 0x71
 8006830:	705a      	strb	r2, [r3, #1]
			responseData[2] = mode + 1; // mode
 8006832:	f897 31c3 	ldrb.w	r3, [r7, #451]	@ 0x1c3
 8006836:	3301      	adds	r3, #1
 8006838:	b2da      	uxtb	r2, r3
 800683a:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800683e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006842:	709a      	strb	r2, [r3, #2]

			uint16_t responseLen = 3;
 8006844:	2303      	movs	r3, #3
 8006846:	f8a7 31ba 	strh.w	r3, [r7, #442]	@ 0x1ba

			modbus_send_response(responseData, responseLen);
 800684a:	f8b7 21ba 	ldrh.w	r2, [r7, #442]	@ 0x1ba
 800684e:	f107 0308 	add.w	r3, r7, #8
 8006852:	4611      	mov	r1, r2
 8006854:	4618      	mov	r0, r3
 8006856:	f7fe ffdd 	bl	8005814 <modbus_send_response>
 800685a:	e009      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
		}
		default: {
			modbus_send_exception(slave_address, function, MODBUS_EXCEPTION_ILLEGAL_FUNCTION);
 800685c:	f897 11c2 	ldrb.w	r1, [r7, #450]	@ 0x1c2
 8006860:	f897 31c1 	ldrb.w	r3, [r7, #449]	@ 0x1c1
 8006864:	2201      	movs	r2, #1
 8006866:	4618      	mov	r0, r3
 8006868:	f7fe fffe 	bl	8005868 <modbus_send_exception>
			break;
 800686c:	e000      	b.n	8006870 <modbus_vendor_handle_frame+0xfa0>
			break;
 800686e:	bf00      	nop
		}
	}
}
 8006870:	f507 77e4 	add.w	r7, r7, #456	@ 0x1c8
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}

08006878 <RS485_SetTransmitMode>:
static volatile uint8_t rs485_tx_frame_tail = 0;
int txBusy = 0;

static uint8_t our_address;

void RS485_SetTransmitMode(void) {
 8006878:	b580      	push	{r7, lr}
 800687a:	af00      	add	r7, sp, #0
	// Set direction pin to HIGH (transmit)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_SET);
 800687c:	4b07      	ldr	r3, [pc, #28]	@ (800689c <RS485_SetTransmitMode+0x24>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a07      	ldr	r2, [pc, #28]	@ (80068a0 <RS485_SetTransmitMode+0x28>)
 8006882:	8811      	ldrh	r1, [r2, #0]
 8006884:	2201      	movs	r2, #1
 8006886:	4618      	mov	r0, r3
 8006888:	f003 fe20 	bl	800a4cc <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800688c:	2201      	movs	r2, #1
 800688e:	2140      	movs	r1, #64	@ 0x40
 8006890:	4804      	ldr	r0, [pc, #16]	@ (80068a4 <RS485_SetTransmitMode+0x2c>)
 8006892:	f003 fe1b 	bl	800a4cc <HAL_GPIO_WritePin>
#endif
}
 8006896:	bf00      	nop
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	20001338 	.word	0x20001338
 80068a0:	2000133c 	.word	0x2000133c
 80068a4:	48000800 	.word	0x48000800

080068a8 <RS485_SetReceiveMode>:

void RS485_SetReceiveMode(void) {
 80068a8:	b580      	push	{r7, lr}
 80068aa:	af00      	add	r7, sp, #0
	// Set direction pin to LOW (receive)
	HAL_GPIO_WritePin(RS485_DIR_PORT, RS485_DIR_PIN, GPIO_PIN_RESET);
 80068ac:	4b07      	ldr	r3, [pc, #28]	@ (80068cc <RS485_SetReceiveMode+0x24>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a07      	ldr	r2, [pc, #28]	@ (80068d0 <RS485_SetReceiveMode+0x28>)
 80068b2:	8811      	ldrh	r1, [r2, #0]
 80068b4:	2200      	movs	r2, #0
 80068b6:	4618      	mov	r0, r3
 80068b8:	f003 fe08 	bl	800a4cc <HAL_GPIO_WritePin>
#ifdef LED_STATUS_ENABLE
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80068bc:	2200      	movs	r2, #0
 80068be:	2140      	movs	r1, #64	@ 0x40
 80068c0:	4804      	ldr	r0, [pc, #16]	@ (80068d4 <RS485_SetReceiveMode+0x2c>)
 80068c2:	f003 fe03 	bl	800a4cc <HAL_GPIO_WritePin>
#endif
}
 80068c6:	bf00      	nop
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	20001338 	.word	0x20001338
 80068d0:	2000133c 	.word	0x2000133c
 80068d4:	48000800 	.word	0x48000800

080068d8 <RS485_Setup>:

void RS485_Setup(GPIO_TypeDef* dir_port, uint16_t dir_pin) {
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	807b      	strh	r3, [r7, #2]
	memset((void*)rs485_rx_frame_queue, 0, sizeof(rs485_rx_frame_queue));
 80068e4:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80068e8:	2100      	movs	r1, #0
 80068ea:	4813      	ldr	r0, [pc, #76]	@ (8006938 <RS485_Setup+0x60>)
 80068ec:	f011 fb6b 	bl	8017fc6 <memset>
	memset((void*)rs485_tx_frame_queue, 0, sizeof(rs485_tx_frame_queue));
 80068f0:	f44f 6201 	mov.w	r2, #2064	@ 0x810
 80068f4:	2100      	movs	r1, #0
 80068f6:	4811      	ldr	r0, [pc, #68]	@ (800693c <RS485_Setup+0x64>)
 80068f8:	f011 fb65 	bl	8017fc6 <memset>
	rs485_tx_frame_head = 0;
 80068fc:	4b10      	ldr	r3, [pc, #64]	@ (8006940 <RS485_Setup+0x68>)
 80068fe:	2200      	movs	r2, #0
 8006900:	701a      	strb	r2, [r3, #0]
	rs485_tx_frame_tail = 0;
 8006902:	4b10      	ldr	r3, [pc, #64]	@ (8006944 <RS485_Setup+0x6c>)
 8006904:	2200      	movs	r2, #0
 8006906:	701a      	strb	r2, [r3, #0]

	RS485_DIR_PORT = dir_port;
 8006908:	4a0f      	ldr	r2, [pc, #60]	@ (8006948 <RS485_Setup+0x70>)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6013      	str	r3, [r2, #0]
	RS485_DIR_PIN = dir_pin;
 800690e:	4a0f      	ldr	r2, [pc, #60]	@ (800694c <RS485_Setup+0x74>)
 8006910:	887b      	ldrh	r3, [r7, #2]
 8006912:	8013      	strh	r3, [r2, #0]

	// Get our slave address
	our_address = modbusGetSlaveAddress();
 8006914:	f7fe ff34 	bl	8005780 <modbusGetSlaveAddress>
 8006918:	4603      	mov	r3, r0
 800691a:	461a      	mov	r2, r3
 800691c:	4b0c      	ldr	r3, [pc, #48]	@ (8006950 <RS485_Setup+0x78>)
 800691e:	701a      	strb	r2, [r3, #0]

	RS485_SetReceiveMode();
 8006920:	f7ff ffc2 	bl	80068a8 <RS485_SetReceiveMode>

	// Start DMA
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006924:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006928:	490a      	ldr	r1, [pc, #40]	@ (8006954 <RS485_Setup+0x7c>)
 800692a:	480b      	ldr	r0, [pc, #44]	@ (8006958 <RS485_Setup+0x80>)
 800692c:	f009 fc19 	bl	8010162 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8006930:	bf00      	nop
 8006932:	3708      	adds	r7, #8
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}
 8006938:	20001440 	.word	0x20001440
 800693c:	20001c50 	.word	0x20001c50
 8006940:	20002462 	.word	0x20002462
 8006944:	20002463 	.word	0x20002463
 8006948:	20001338 	.word	0x20001338
 800694c:	2000133c 	.word	0x2000133c
 8006950:	20002468 	.word	0x20002468
 8006954:	20001340 	.word	0x20001340
 8006958:	200011cc 	.word	0x200011cc

0800695c <RS485_Transmit>:

void RS485_Transmit(uint8_t *data, uint16_t len) {
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	460b      	mov	r3, r1
 8006966:	807b      	strh	r3, [r7, #2]
	// Adds frames to be transmitted to a circular queue.
	// Call RS485_TransmitPendingFrames() from main loop.

	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 8006968:	887b      	ldrh	r3, [r7, #2]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d03a      	beq.n	80069e4 <RS485_Transmit+0x88>
 800696e:	887b      	ldrh	r3, [r7, #2]
 8006970:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006974:	d836      	bhi.n	80069e4 <RS485_Transmit+0x88>

    uint8_t next = (rs485_tx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006976:	4b1d      	ldr	r3, [pc, #116]	@ (80069ec <RS485_Transmit+0x90>)
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	b2db      	uxtb	r3, r3
 800697c:	3301      	adds	r3, #1
 800697e:	425a      	negs	r2, r3
 8006980:	f003 0307 	and.w	r3, r3, #7
 8006984:	f002 0207 	and.w	r2, r2, #7
 8006988:	bf58      	it	pl
 800698a:	4253      	negpl	r3, r2
 800698c:	73fb      	strb	r3, [r7, #15]

    if (next != rs485_tx_frame_tail) { // if not full
 800698e:	4b18      	ldr	r3, [pc, #96]	@ (80069f0 <RS485_Transmit+0x94>)
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	b2db      	uxtb	r3, r3
 8006994:	7bfa      	ldrb	r2, [r7, #15]
 8006996:	429a      	cmp	r2, r3
 8006998:	d020      	beq.n	80069dc <RS485_Transmit+0x80>
    	// Copy the data to transmit into the queue
		memcpy((void*)rs485_tx_frame_queue[rs485_tx_frame_head].data, data, len);
 800699a:	4b14      	ldr	r3, [pc, #80]	@ (80069ec <RS485_Transmit+0x90>)
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	461a      	mov	r2, r3
 80069a2:	4613      	mov	r3, r2
 80069a4:	01db      	lsls	r3, r3, #7
 80069a6:	4413      	add	r3, r2
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	4a12      	ldr	r2, [pc, #72]	@ (80069f4 <RS485_Transmit+0x98>)
 80069ac:	4413      	add	r3, r2
 80069ae:	887a      	ldrh	r2, [r7, #2]
 80069b0:	6879      	ldr	r1, [r7, #4]
 80069b2:	4618      	mov	r0, r3
 80069b4:	f011 fb87 	bl	80180c6 <memcpy>
		rs485_tx_frame_queue[rs485_tx_frame_head].len = len;
 80069b8:	4b0c      	ldr	r3, [pc, #48]	@ (80069ec <RS485_Transmit+0x90>)
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	4619      	mov	r1, r3
 80069c0:	4a0c      	ldr	r2, [pc, #48]	@ (80069f4 <RS485_Transmit+0x98>)
 80069c2:	460b      	mov	r3, r1
 80069c4:	01db      	lsls	r3, r3, #7
 80069c6:	440b      	add	r3, r1
 80069c8:	005b      	lsls	r3, r3, #1
 80069ca:	4413      	add	r3, r2
 80069cc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80069d0:	887a      	ldrh	r2, [r7, #2]
 80069d2:	801a      	strh	r2, [r3, #0]
		rs485_tx_frame_head = next;
 80069d4:	4a05      	ldr	r2, [pc, #20]	@ (80069ec <RS485_Transmit+0x90>)
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
 80069d8:	7013      	strb	r3, [r2, #0]
 80069da:	e004      	b.n	80069e6 <RS485_Transmit+0x8a>
    } else {
    	usb_serial_println("TX queue overflow!");
 80069dc:	4806      	ldr	r0, [pc, #24]	@ (80069f8 <RS485_Transmit+0x9c>)
 80069de:	f7fd ffdb 	bl	8004998 <usb_serial_println>
 80069e2:	e000      	b.n	80069e6 <RS485_Transmit+0x8a>
	if (len == 0 || len > RS485_FRAME_MAX_SIZE) return;
 80069e4:	bf00      	nop
    }
}
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	20002462 	.word	0x20002462
 80069f0:	20002463 	.word	0x20002463
 80069f4:	20001c50 	.word	0x20001c50
 80069f8:	0801a49c 	.word	0x0801a49c

080069fc <HAL_UARTEx_RxEventCallback>:


void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
 8006a04:	460b      	mov	r3, r1
 8006a06:	807b      	strh	r3, [r7, #2]
	// Adds received frame from DMA buffer to a circular queue to be processed.
	// Call RS485_ProcessPendingFrames() from main loop.

	if (huart->Instance == USART1) {
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4a26      	ldr	r2, [pc, #152]	@ (8006aa8 <HAL_UARTEx_RxEventCallback+0xac>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d145      	bne.n	8006a9e <HAL_UARTEx_RxEventCallback+0xa2>
		uint8_t next = (rs485_rx_frame_head + 1) % RS485_FRAME_QUEUE_LEN;
 8006a12:	4b26      	ldr	r3, [pc, #152]	@ (8006aac <HAL_UARTEx_RxEventCallback+0xb0>)
 8006a14:	781b      	ldrb	r3, [r3, #0]
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	3301      	adds	r3, #1
 8006a1a:	425a      	negs	r2, r3
 8006a1c:	f003 0307 	and.w	r3, r3, #7
 8006a20:	f002 0207 	and.w	r2, r2, #7
 8006a24:	bf58      	it	pl
 8006a26:	4253      	negpl	r3, r2
 8006a28:	73fb      	strb	r3, [r7, #15]
		if (next != rs485_rx_frame_tail) { // if not full
 8006a2a:	4b21      	ldr	r3, [pc, #132]	@ (8006ab0 <HAL_UARTEx_RxEventCallback+0xb4>)
 8006a2c:	781b      	ldrb	r3, [r3, #0]
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	7bfa      	ldrb	r2, [r7, #15]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d024      	beq.n	8006a80 <HAL_UARTEx_RxEventCallback+0x84>
			// Copy the received data into the queue
			if (size <= RS485_FRAME_MAX_SIZE) {
 8006a36:	887b      	ldrh	r3, [r7, #2]
 8006a38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a3c:	d823      	bhi.n	8006a86 <HAL_UARTEx_RxEventCallback+0x8a>
				memcpy((void*)rs485_rx_frame_queue[rs485_rx_frame_head].data, RS485_DMA_BUFFER, size);
 8006a3e:	4b1b      	ldr	r3, [pc, #108]	@ (8006aac <HAL_UARTEx_RxEventCallback+0xb0>)
 8006a40:	781b      	ldrb	r3, [r3, #0]
 8006a42:	b2db      	uxtb	r3, r3
 8006a44:	461a      	mov	r2, r3
 8006a46:	4613      	mov	r3, r2
 8006a48:	01db      	lsls	r3, r3, #7
 8006a4a:	4413      	add	r3, r2
 8006a4c:	005b      	lsls	r3, r3, #1
 8006a4e:	4a19      	ldr	r2, [pc, #100]	@ (8006ab4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8006a50:	4413      	add	r3, r2
 8006a52:	887a      	ldrh	r2, [r7, #2]
 8006a54:	4918      	ldr	r1, [pc, #96]	@ (8006ab8 <HAL_UARTEx_RxEventCallback+0xbc>)
 8006a56:	4618      	mov	r0, r3
 8006a58:	f011 fb35 	bl	80180c6 <memcpy>
				rs485_rx_frame_queue[rs485_rx_frame_head].len = size;
 8006a5c:	4b13      	ldr	r3, [pc, #76]	@ (8006aac <HAL_UARTEx_RxEventCallback+0xb0>)
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	4619      	mov	r1, r3
 8006a64:	4a13      	ldr	r2, [pc, #76]	@ (8006ab4 <HAL_UARTEx_RxEventCallback+0xb8>)
 8006a66:	460b      	mov	r3, r1
 8006a68:	01db      	lsls	r3, r3, #7
 8006a6a:	440b      	add	r3, r1
 8006a6c:	005b      	lsls	r3, r3, #1
 8006a6e:	4413      	add	r3, r2
 8006a70:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006a74:	887a      	ldrh	r2, [r7, #2]
 8006a76:	801a      	strh	r2, [r3, #0]
				rs485_rx_frame_head = next;
 8006a78:	4a0c      	ldr	r2, [pc, #48]	@ (8006aac <HAL_UARTEx_RxEventCallback+0xb0>)
 8006a7a:	7bfb      	ldrb	r3, [r7, #15]
 8006a7c:	7013      	strb	r3, [r2, #0]
 8006a7e:	e002      	b.n	8006a86 <HAL_UARTEx_RxEventCallback+0x8a>
			}
		} else {
			usb_serial_println("RX queue overflow!");
 8006a80:	480e      	ldr	r0, [pc, #56]	@ (8006abc <HAL_UARTEx_RxEventCallback+0xc0>)
 8006a82:	f7fd ff89 	bl	8004998 <usb_serial_println>
		}

		// Ready for next reception
		if (HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE) != HAL_OK) {
 8006a86:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006a8a:	490b      	ldr	r1, [pc, #44]	@ (8006ab8 <HAL_UARTEx_RxEventCallback+0xbc>)
 8006a8c:	480c      	ldr	r0, [pc, #48]	@ (8006ac0 <HAL_UARTEx_RxEventCallback+0xc4>)
 8006a8e:	f009 fb68 	bl	8010162 <HAL_UARTEx_ReceiveToIdle_DMA>
 8006a92:	4603      	mov	r3, r0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d002      	beq.n	8006a9e <HAL_UARTEx_RxEventCallback+0xa2>
		    usb_serial_println("Failed to re-arm UART RX DMA!");
 8006a98:	480a      	ldr	r0, [pc, #40]	@ (8006ac4 <HAL_UARTEx_RxEventCallback+0xc8>)
 8006a9a:	f7fd ff7d 	bl	8004998 <usb_serial_println>
		}
	}
}
 8006a9e:	bf00      	nop
 8006aa0:	3710      	adds	r7, #16
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	40013800 	.word	0x40013800
 8006aac:	20002460 	.word	0x20002460
 8006ab0:	20002461 	.word	0x20002461
 8006ab4:	20001440 	.word	0x20001440
 8006ab8:	20001340 	.word	0x20001340
 8006abc:	0801a4b0 	.word	0x0801a4b0
 8006ac0:	200011cc 	.word	0x200011cc
 8006ac4:	0801a4c4 	.word	0x0801a4c4

08006ac8 <RS485_TCCallback>:

void RS485_TCCallback(void)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	af00      	add	r7, sp, #0
	// Finished sending this frame
	txBusy = 0;
 8006acc:	4b0a      	ldr	r3, [pc, #40]	@ (8006af8 <RS485_TCCallback+0x30>)
 8006ace:	2200      	movs	r2, #0
 8006ad0:	601a      	str	r2, [r3, #0]

	// Transmission fully complete, switch to receive mode
	RS485_SetReceiveMode();
 8006ad2:	f7ff fee9 	bl	80068a8 <RS485_SetReceiveMode>
	__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006ad6:	4b09      	ldr	r3, [pc, #36]	@ (8006afc <RS485_TCCallback+0x34>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	4b07      	ldr	r3, [pc, #28]	@ (8006afc <RS485_TCCallback+0x34>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ae4:	601a      	str	r2, [r3, #0]

	// Restart DMA receive
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006ae6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006aea:	4905      	ldr	r1, [pc, #20]	@ (8006b00 <RS485_TCCallback+0x38>)
 8006aec:	4803      	ldr	r0, [pc, #12]	@ (8006afc <RS485_TCCallback+0x34>)
 8006aee:	f009 fb38 	bl	8010162 <HAL_UARTEx_ReceiveToIdle_DMA>

	// !! See bottom of this file for required extra code !!
}
 8006af2:	bf00      	nop
 8006af4:	bd80      	pop	{r7, pc}
 8006af6:	bf00      	nop
 8006af8:	20002464 	.word	0x20002464
 8006afc:	200011cc 	.word	0x200011cc
 8006b00:	20001340 	.word	0x20001340

08006b04 <RS485_ProcessPendingFrames>:

void RS485_ProcessPendingFrames(void) {
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b082      	sub	sp, #8
 8006b08:	af00      	add	r7, sp, #0
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8006b0a:	e039      	b.n	8006b80 <RS485_ProcessPendingFrames+0x7c>
		uint8_t* frame_data = (uint8_t*)rs485_rx_frame_queue[rs485_rx_frame_tail].data;
 8006b0c:	4b23      	ldr	r3, [pc, #140]	@ (8006b9c <RS485_ProcessPendingFrames+0x98>)
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	461a      	mov	r2, r3
 8006b14:	4613      	mov	r3, r2
 8006b16:	01db      	lsls	r3, r3, #7
 8006b18:	4413      	add	r3, r2
 8006b1a:	005b      	lsls	r3, r3, #1
 8006b1c:	4a20      	ldr	r2, [pc, #128]	@ (8006ba0 <RS485_ProcessPendingFrames+0x9c>)
 8006b1e:	4413      	add	r3, r2
 8006b20:	607b      	str	r3, [r7, #4]
		uint16_t frame_len = rs485_rx_frame_queue[rs485_rx_frame_tail].len;
 8006b22:	4b1e      	ldr	r3, [pc, #120]	@ (8006b9c <RS485_ProcessPendingFrames+0x98>)
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	4619      	mov	r1, r3
 8006b2a:	4a1d      	ldr	r2, [pc, #116]	@ (8006ba0 <RS485_ProcessPendingFrames+0x9c>)
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	01db      	lsls	r3, r3, #7
 8006b30:	440b      	add	r3, r1
 8006b32:	005b      	lsls	r3, r3, #1
 8006b34:	4413      	add	r3, r2
 8006b36:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006b3a:	881b      	ldrh	r3, [r3, #0]
 8006b3c:	807b      	strh	r3, [r7, #2]

		// Check whether this is a request to us (us as a slave), or a response for us (us as a master)
		uint8_t address = frame_data[0];
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	707b      	strb	r3, [r7, #1]
		if (address == our_address) {
 8006b44:	4b17      	ldr	r3, [pc, #92]	@ (8006ba4 <RS485_ProcessPendingFrames+0xa0>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	787a      	ldrb	r2, [r7, #1]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d105      	bne.n	8006b5a <RS485_ProcessPendingFrames+0x56>
			modbus_slave_handle_frame(frame_data, frame_len); // Pass the frames over to modbus to handle
 8006b4e:	887b      	ldrh	r3, [r7, #2]
 8006b50:	4619      	mov	r1, r3
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f7fe f84e 	bl	8004bf4 <modbus_slave_handle_frame>
 8006b58:	e004      	b.n	8006b64 <RS485_ProcessPendingFrames+0x60>
		} else {
			modbus_master_handle_frame(frame_data, frame_len);
 8006b5a:	887b      	ldrh	r3, [r7, #2]
 8006b5c:	4619      	mov	r1, r3
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7fd ff54 	bl	8004a0c <modbus_master_handle_frame>
		}

		rs485_rx_frame_tail = (rs485_rx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8006b64:	4b0d      	ldr	r3, [pc, #52]	@ (8006b9c <RS485_ProcessPendingFrames+0x98>)
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	425a      	negs	r2, r3
 8006b6e:	f003 0307 	and.w	r3, r3, #7
 8006b72:	f002 0207 	and.w	r2, r2, #7
 8006b76:	bf58      	it	pl
 8006b78:	4253      	negpl	r3, r2
 8006b7a:	b2da      	uxtb	r2, r3
 8006b7c:	4b07      	ldr	r3, [pc, #28]	@ (8006b9c <RS485_ProcessPendingFrames+0x98>)
 8006b7e:	701a      	strb	r2, [r3, #0]
	while (rs485_rx_frame_tail != rs485_rx_frame_head) {
 8006b80:	4b06      	ldr	r3, [pc, #24]	@ (8006b9c <RS485_ProcessPendingFrames+0x98>)
 8006b82:	781b      	ldrb	r3, [r3, #0]
 8006b84:	b2da      	uxtb	r2, r3
 8006b86:	4b08      	ldr	r3, [pc, #32]	@ (8006ba8 <RS485_ProcessPendingFrames+0xa4>)
 8006b88:	781b      	ldrb	r3, [r3, #0]
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	429a      	cmp	r2, r3
 8006b8e:	d1bd      	bne.n	8006b0c <RS485_ProcessPendingFrames+0x8>
	}
}
 8006b90:	bf00      	nop
 8006b92:	bf00      	nop
 8006b94:	3708      	adds	r7, #8
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20002461 	.word	0x20002461
 8006ba0:	20001440 	.word	0x20001440
 8006ba4:	20002468 	.word	0x20002468
 8006ba8:	20002460 	.word	0x20002460

08006bac <RS485_TransmitPendingFrames>:

void RS485_TransmitPendingFrames(void) {
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b082      	sub	sp, #8
 8006bb0:	af00      	add	r7, sp, #0
	// Only transmit if not already sending
	if (huart1.gState == HAL_UART_STATE_READY && txBusy != 1) {
 8006bb2:	4b36      	ldr	r3, [pc, #216]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bb8:	2b20      	cmp	r3, #32
 8006bba:	d163      	bne.n	8006c84 <RS485_TransmitPendingFrames+0xd8>
 8006bbc:	4b34      	ldr	r3, [pc, #208]	@ (8006c90 <RS485_TransmitPendingFrames+0xe4>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	d05f      	beq.n	8006c84 <RS485_TransmitPendingFrames+0xd8>
		if (rs485_tx_frame_tail != rs485_tx_frame_head) {
 8006bc4:	4b33      	ldr	r3, [pc, #204]	@ (8006c94 <RS485_TransmitPendingFrames+0xe8>)
 8006bc6:	781b      	ldrb	r3, [r3, #0]
 8006bc8:	b2da      	uxtb	r2, r3
 8006bca:	4b33      	ldr	r3, [pc, #204]	@ (8006c98 <RS485_TransmitPendingFrames+0xec>)
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d057      	beq.n	8006c84 <RS485_TransmitPendingFrames+0xd8>
			txBusy = 1;
 8006bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8006c90 <RS485_TransmitPendingFrames+0xe4>)
 8006bd6:	2201      	movs	r2, #1
 8006bd8:	601a      	str	r2, [r3, #0]
			uint8_t* frame_data = (uint8_t*)rs485_tx_frame_queue[rs485_tx_frame_tail].data;
 8006bda:	4b2e      	ldr	r3, [pc, #184]	@ (8006c94 <RS485_TransmitPendingFrames+0xe8>)
 8006bdc:	781b      	ldrb	r3, [r3, #0]
 8006bde:	b2db      	uxtb	r3, r3
 8006be0:	461a      	mov	r2, r3
 8006be2:	4613      	mov	r3, r2
 8006be4:	01db      	lsls	r3, r3, #7
 8006be6:	4413      	add	r3, r2
 8006be8:	005b      	lsls	r3, r3, #1
 8006bea:	4a2c      	ldr	r2, [pc, #176]	@ (8006c9c <RS485_TransmitPendingFrames+0xf0>)
 8006bec:	4413      	add	r3, r2
 8006bee:	607b      	str	r3, [r7, #4]
			uint16_t frame_len = rs485_tx_frame_queue[rs485_tx_frame_tail].len;
 8006bf0:	4b28      	ldr	r3, [pc, #160]	@ (8006c94 <RS485_TransmitPendingFrames+0xe8>)
 8006bf2:	781b      	ldrb	r3, [r3, #0]
 8006bf4:	b2db      	uxtb	r3, r3
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	4a28      	ldr	r2, [pc, #160]	@ (8006c9c <RS485_TransmitPendingFrames+0xf0>)
 8006bfa:	460b      	mov	r3, r1
 8006bfc:	01db      	lsls	r3, r3, #7
 8006bfe:	440b      	add	r3, r1
 8006c00:	005b      	lsls	r3, r3, #1
 8006c02:	4413      	add	r3, r2
 8006c04:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8006c08:	881b      	ldrh	r3, [r3, #0]
 8006c0a:	807b      	strh	r3, [r7, #2]
			}

			usb_serial_println(hex_string);
*/

			RS485_SetTransmitMode();
 8006c0c:	f7ff fe34 	bl	8006878 <RS485_SetTransmitMode>

			// Disable TC interrupt
			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006c10:	4b1e      	ldr	r3, [pc, #120]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	4b1d      	ldr	r3, [pc, #116]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c1e:	601a      	str	r2, [r3, #0]

			// Transmit and store the status of it
			HAL_StatusTypeDef transmitStatus = HAL_UART_Transmit_DMA(&huart1, frame_data, frame_len);
 8006c20:	887b      	ldrh	r3, [r7, #2]
 8006c22:	461a      	mov	r2, r3
 8006c24:	6879      	ldr	r1, [r7, #4]
 8006c26:	4819      	ldr	r0, [pc, #100]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c28:	f007 fe7e 	bl	800e928 <HAL_UART_Transmit_DMA>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	707b      	strb	r3, [r7, #1]

			// Enable TC interrupt
			__HAL_UART_ENABLE_IT(&huart1, UART_IT_TC);
 8006c30:	4b16      	ldr	r3, [pc, #88]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	681a      	ldr	r2, [r3, #0]
 8006c36:	4b15      	ldr	r3, [pc, #84]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006c3e:	601a      	str	r2, [r3, #0]

			if (transmitStatus != HAL_OK) {
 8006c40:	787b      	ldrb	r3, [r7, #1]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d010      	beq.n	8006c68 <RS485_TransmitPendingFrames+0xbc>
				// UART TX DMA Error - switch back to receiving
				RS485_SetReceiveMode();
 8006c46:	f7ff fe2f 	bl	80068a8 <RS485_SetReceiveMode>
				__HAL_UART_DISABLE_IT(&huart1, UART_IT_TC);
 8006c4a:	4b10      	ldr	r3, [pc, #64]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681a      	ldr	r2, [r3, #0]
 8006c50:	4b0e      	ldr	r3, [pc, #56]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c58:	601a      	str	r2, [r3, #0]
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006c5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006c5e:	4910      	ldr	r1, [pc, #64]	@ (8006ca0 <RS485_TransmitPendingFrames+0xf4>)
 8006c60:	480a      	ldr	r0, [pc, #40]	@ (8006c8c <RS485_TransmitPendingFrames+0xe0>)
 8006c62:	f009 fa7e 	bl	8010162 <HAL_UARTEx_ReceiveToIdle_DMA>
			} else {
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
			}
		}
	}
}
 8006c66:	e00d      	b.n	8006c84 <RS485_TransmitPendingFrames+0xd8>
				rs485_tx_frame_tail = (rs485_tx_frame_tail + 1) % RS485_FRAME_QUEUE_LEN;
 8006c68:	4b0a      	ldr	r3, [pc, #40]	@ (8006c94 <RS485_TransmitPendingFrames+0xe8>)
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	3301      	adds	r3, #1
 8006c70:	425a      	negs	r2, r3
 8006c72:	f003 0307 	and.w	r3, r3, #7
 8006c76:	f002 0207 	and.w	r2, r2, #7
 8006c7a:	bf58      	it	pl
 8006c7c:	4253      	negpl	r3, r2
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	4b04      	ldr	r3, [pc, #16]	@ (8006c94 <RS485_TransmitPendingFrames+0xe8>)
 8006c82:	701a      	strb	r2, [r3, #0]
}
 8006c84:	bf00      	nop
 8006c86:	3708      	adds	r7, #8
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	200011cc 	.word	0x200011cc
 8006c90:	20002464 	.word	0x20002464
 8006c94:	20002463 	.word	0x20002463
 8006c98:	20002462 	.word	0x20002462
 8006c9c:	20001c50 	.word	0x20001c50
 8006ca0:	20001340 	.word	0x20001340

08006ca4 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b082      	sub	sp, #8
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a07      	ldr	r2, [pc, #28]	@ (8006cd0 <HAL_UART_ErrorCallback+0x2c>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d108      	bne.n	8006cc8 <HAL_UART_ErrorCallback+0x24>
        usb_serial_println("UART Error! Reinitializing RX...");
 8006cb6:	4807      	ldr	r0, [pc, #28]	@ (8006cd4 <HAL_UART_ErrorCallback+0x30>)
 8006cb8:	f7fd fe6e 	bl	8004998 <usb_serial_println>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart1, RS485_DMA_BUFFER, RS485_DMA_BUFFER_SIZE);
 8006cbc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006cc0:	4905      	ldr	r1, [pc, #20]	@ (8006cd8 <HAL_UART_ErrorCallback+0x34>)
 8006cc2:	4806      	ldr	r0, [pc, #24]	@ (8006cdc <HAL_UART_ErrorCallback+0x38>)
 8006cc4:	f009 fa4d 	bl	8010162 <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8006cc8:	bf00      	nop
 8006cca:	3708      	adds	r7, #8
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}
 8006cd0:	40013800 	.word	0x40013800
 8006cd4:	0801a4e4 	.word	0x0801a4e4
 8006cd8:	20001340 	.word	0x20001340
 8006cdc:	200011cc 	.word	0x200011cc

08006ce0 <BCDToDecimal>:
#include "rtc/rtc_ds3231.h"

static uint8_t BCDToDecimal(uint8_t bcd) {
 8006ce0:	b480      	push	{r7}
 8006ce2:	b083      	sub	sp, #12
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	71fb      	strb	r3, [r7, #7]
	return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8006cea:	79fb      	ldrb	r3, [r7, #7]
 8006cec:	091b      	lsrs	r3, r3, #4
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	0092      	lsls	r2, r2, #2
 8006cf4:	4413      	add	r3, r2
 8006cf6:	005b      	lsls	r3, r3, #1
 8006cf8:	b2da      	uxtb	r2, r3
 8006cfa:	79fb      	ldrb	r3, [r7, #7]
 8006cfc:	f003 030f 	and.w	r3, r3, #15
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	4413      	add	r3, r2
 8006d04:	b2db      	uxtb	r3, r3
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	370c      	adds	r7, #12
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr
	...

08006d14 <DecimalToBCD>:

static uint8_t DecimalToBCD(uint8_t dec) {
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	71fb      	strb	r3, [r7, #7]
	return ((dec / 10) << 4) | (dec % 10);
 8006d1e:	79fb      	ldrb	r3, [r7, #7]
 8006d20:	4a0e      	ldr	r2, [pc, #56]	@ (8006d5c <DecimalToBCD+0x48>)
 8006d22:	fba2 2303 	umull	r2, r3, r2, r3
 8006d26:	08db      	lsrs	r3, r3, #3
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	b25b      	sxtb	r3, r3
 8006d2c:	011b      	lsls	r3, r3, #4
 8006d2e:	b258      	sxtb	r0, r3
 8006d30:	79fa      	ldrb	r2, [r7, #7]
 8006d32:	4b0a      	ldr	r3, [pc, #40]	@ (8006d5c <DecimalToBCD+0x48>)
 8006d34:	fba3 1302 	umull	r1, r3, r3, r2
 8006d38:	08d9      	lsrs	r1, r3, #3
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	440b      	add	r3, r1
 8006d40:	005b      	lsls	r3, r3, #1
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	b25b      	sxtb	r3, r3
 8006d48:	4303      	orrs	r3, r0
 8006d4a:	b25b      	sxtb	r3, r3
 8006d4c:	b2db      	uxtb	r3, r3
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	370c      	adds	r7, #12
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	cccccccd 	.word	0xcccccccd

08006d60 <DS3231_ReadTime>:

HAL_StatusTypeDef DS3231_ReadTime(RTC_Time* time) {
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b088      	sub	sp, #32
 8006d64:	af02      	add	r7, sp, #8
 8006d66:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	73fb      	strb	r3, [r7, #15]

	// Tell the DS3231 to start reading from register 0x00
	if (HAL_I2C_Master_Transmit(&hi2c1, DS3231_ADDRESS, &startRegister, 1, HAL_MAX_DELAY) != HAL_OK) {
 8006d6c:	f107 020f 	add.w	r2, r7, #15
 8006d70:	f04f 33ff 	mov.w	r3, #4294967295
 8006d74:	9300      	str	r3, [sp, #0]
 8006d76:	2301      	movs	r3, #1
 8006d78:	21d0      	movs	r1, #208	@ 0xd0
 8006d7a:	482e      	ldr	r0, [pc, #184]	@ (8006e34 <DS3231_ReadTime+0xd4>)
 8006d7c:	f003 fc5a 	bl	800a634 <HAL_I2C_Master_Transmit>
 8006d80:	4603      	mov	r3, r0
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d001      	beq.n	8006d8a <DS3231_ReadTime+0x2a>
		return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e050      	b.n	8006e2c <DS3231_ReadTime+0xcc>
	}

	// Read the 7 bytes of time data
	if (HAL_I2C_Master_Receive(&hi2c1, DS3231_ADDRESS, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006d8a:	f107 0210 	add.w	r2, r7, #16
 8006d8e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d92:	9300      	str	r3, [sp, #0]
 8006d94:	2307      	movs	r3, #7
 8006d96:	21d0      	movs	r1, #208	@ 0xd0
 8006d98:	4826      	ldr	r0, [pc, #152]	@ (8006e34 <DS3231_ReadTime+0xd4>)
 8006d9a:	f003 fd63 	bl	800a864 <HAL_I2C_Master_Receive>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d001      	beq.n	8006da8 <DS3231_ReadTime+0x48>
		return HAL_ERROR;
 8006da4:	2301      	movs	r3, #1
 8006da6:	e041      	b.n	8006e2c <DS3231_ReadTime+0xcc>
	}

	// Convert BCD to decimal
	time->seconds = BCDToDecimal(rawData[0] & 0x7F);
 8006da8:	7c3b      	ldrb	r3, [r7, #16]
 8006daa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7ff ff95 	bl	8006ce0 <BCDToDecimal>
 8006db6:	4603      	mov	r3, r0
 8006db8:	461a      	mov	r2, r3
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	701a      	strb	r2, [r3, #0]
	time->minutes = BCDToDecimal(rawData[1]);
 8006dbe:	7c7b      	ldrb	r3, [r7, #17]
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	f7ff ff8d 	bl	8006ce0 <BCDToDecimal>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	461a      	mov	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	705a      	strb	r2, [r3, #1]
	time->hours = BCDToDecimal(rawData[2] & 0x3F); // 24-hour format
 8006dce:	7cbb      	ldrb	r3, [r7, #18]
 8006dd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006dd4:	b2db      	uxtb	r3, r3
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f7ff ff82 	bl	8006ce0 <BCDToDecimal>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	461a      	mov	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	709a      	strb	r2, [r3, #2]
	time->day_of_week = BCDToDecimal(rawData[3]);
 8006de4:	7cfb      	ldrb	r3, [r7, #19]
 8006de6:	4618      	mov	r0, r3
 8006de8:	f7ff ff7a 	bl	8006ce0 <BCDToDecimal>
 8006dec:	4603      	mov	r3, r0
 8006dee:	461a      	mov	r2, r3
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	70da      	strb	r2, [r3, #3]
	time->day = BCDToDecimal(rawData[4]);
 8006df4:	7d3b      	ldrb	r3, [r7, #20]
 8006df6:	4618      	mov	r0, r3
 8006df8:	f7ff ff72 	bl	8006ce0 <BCDToDecimal>
 8006dfc:	4603      	mov	r3, r0
 8006dfe:	461a      	mov	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	711a      	strb	r2, [r3, #4]
	time->month = BCDToDecimal(rawData[5] & 0x1F);
 8006e04:	7d7b      	ldrb	r3, [r7, #21]
 8006e06:	f003 031f 	and.w	r3, r3, #31
 8006e0a:	b2db      	uxtb	r3, r3
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	f7ff ff67 	bl	8006ce0 <BCDToDecimal>
 8006e12:	4603      	mov	r3, r0
 8006e14:	461a      	mov	r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	715a      	strb	r2, [r3, #5]
	time->year = BCDToDecimal(rawData[6]);
 8006e1a:	7dbb      	ldrb	r3, [r7, #22]
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	f7ff ff5f 	bl	8006ce0 <BCDToDecimal>
 8006e22:	4603      	mov	r3, r0
 8006e24:	461a      	mov	r2, r3
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	719a      	strb	r2, [r3, #6]

	return HAL_OK;
 8006e2a:	2300      	movs	r3, #0
}
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	3718      	adds	r7, #24
 8006e30:	46bd      	mov	sp, r7
 8006e32:	bd80      	pop	{r7, pc}
 8006e34:	20001114 	.word	0x20001114

08006e38 <DS3231_SetTime>:

HAL_StatusTypeDef DS3231_SetTime(RTC_Time* time) {
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b088      	sub	sp, #32
 8006e3c:	af04      	add	r7, sp, #16
 8006e3e:	6078      	str	r0, [r7, #4]
	uint8_t rawData[7]; // 7 bytes
	uint8_t startRegister = 0x00;
 8006e40:	2300      	movs	r3, #0
 8006e42:	73fb      	strb	r3, [r7, #15]

	rawData[0] = DecimalToBCD(time->seconds);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	4618      	mov	r0, r3
 8006e4a:	f7ff ff63 	bl	8006d14 <DecimalToBCD>
 8006e4e:	4603      	mov	r3, r0
 8006e50:	723b      	strb	r3, [r7, #8]
	rawData[1] = DecimalToBCD(time->minutes);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	785b      	ldrb	r3, [r3, #1]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f7ff ff5c 	bl	8006d14 <DecimalToBCD>
 8006e5c:	4603      	mov	r3, r0
 8006e5e:	727b      	strb	r3, [r7, #9]
	rawData[2] = DecimalToBCD(time->hours);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	789b      	ldrb	r3, [r3, #2]
 8006e64:	4618      	mov	r0, r3
 8006e66:	f7ff ff55 	bl	8006d14 <DecimalToBCD>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	72bb      	strb	r3, [r7, #10]
	rawData[3] = DecimalToBCD(time->day_of_week);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	78db      	ldrb	r3, [r3, #3]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f7ff ff4e 	bl	8006d14 <DecimalToBCD>
 8006e78:	4603      	mov	r3, r0
 8006e7a:	72fb      	strb	r3, [r7, #11]
	rawData[4] = DecimalToBCD(time->day);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	791b      	ldrb	r3, [r3, #4]
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7ff ff47 	bl	8006d14 <DecimalToBCD>
 8006e86:	4603      	mov	r3, r0
 8006e88:	733b      	strb	r3, [r7, #12]
	rawData[5] = DecimalToBCD(time->month);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	795b      	ldrb	r3, [r3, #5]
 8006e8e:	4618      	mov	r0, r3
 8006e90:	f7ff ff40 	bl	8006d14 <DecimalToBCD>
 8006e94:	4603      	mov	r3, r0
 8006e96:	737b      	strb	r3, [r7, #13]
	rawData[6] = DecimalToBCD(time->year);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	799b      	ldrb	r3, [r3, #6]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7ff ff39 	bl	8006d14 <DecimalToBCD>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	73bb      	strb	r3, [r7, #14]

	if (HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, startRegister, 1, rawData, 7, HAL_MAX_DELAY) != HAL_OK) {
 8006ea6:	7bfb      	ldrb	r3, [r7, #15]
 8006ea8:	b29a      	uxth	r2, r3
 8006eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8006eae:	9302      	str	r3, [sp, #8]
 8006eb0:	2307      	movs	r3, #7
 8006eb2:	9301      	str	r3, [sp, #4]
 8006eb4:	f107 0308 	add.w	r3, r7, #8
 8006eb8:	9300      	str	r3, [sp, #0]
 8006eba:	2301      	movs	r3, #1
 8006ebc:	21d0      	movs	r1, #208	@ 0xd0
 8006ebe:	4806      	ldr	r0, [pc, #24]	@ (8006ed8 <DS3231_SetTime+0xa0>)
 8006ec0:	f003 fdc6 	bl	800aa50 <HAL_I2C_Mem_Write>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <DS3231_SetTime+0x96>
		return HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e000      	b.n	8006ed0 <DS3231_SetTime+0x98>
	}

	return HAL_OK;
 8006ece:	2300      	movs	r3, #0
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}
 8006ed8:	20001114 	.word	0x20001114

08006edc <SD_Mount>:
static FIL logFile;
static bool isMounted = false;

static char logFilename[32];

static bool SD_Mount(void) {
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
	FRESULT res = f_mount(&fatFs, "", 1);
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	490a      	ldr	r1, [pc, #40]	@ (8006f10 <SD_Mount+0x34>)
 8006ee6:	480b      	ldr	r0, [pc, #44]	@ (8006f14 <SD_Mount+0x38>)
 8006ee8:	f00e fe4e 	bl	8015b88 <f_mount>
 8006eec:	4603      	mov	r3, r0
 8006eee:	71fb      	strb	r3, [r7, #7]
	if (res != FR_OK) {
 8006ef0:	79fb      	ldrb	r3, [r7, #7]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d004      	beq.n	8006f00 <SD_Mount+0x24>
		isMounted = false;
 8006ef6:	4b08      	ldr	r3, [pc, #32]	@ (8006f18 <SD_Mount+0x3c>)
 8006ef8:	2200      	movs	r2, #0
 8006efa:	701a      	strb	r2, [r3, #0]
		return false;
 8006efc:	2300      	movs	r3, #0
 8006efe:	e003      	b.n	8006f08 <SD_Mount+0x2c>
	}

	isMounted = true;
 8006f00:	4b05      	ldr	r3, [pc, #20]	@ (8006f18 <SD_Mount+0x3c>)
 8006f02:	2201      	movs	r2, #1
 8006f04:	701a      	strb	r2, [r3, #0]
	return true;
 8006f06:	2301      	movs	r3, #1
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3708      	adds	r7, #8
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	0801a508 	.word	0x0801a508
 8006f14:	2000246c 	.word	0x2000246c
 8006f18:	200028d0 	.word	0x200028d0

08006f1c <SD_Detect>:

// Detects if card is installed and tries to mount automatically
bool SD_Detect(void) {
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	af00      	add	r7, sp, #0
            f_mount(NULL, "", 0);  // Unmount cleanly if card is removed
            return false;
        }
    } else {
        // No card detect pin, just try mounting every time
        return SD_Mount();
 8006f20:	f7ff ffdc 	bl	8006edc <SD_Mount>
 8006f24:	4603      	mov	r3, r0
    }
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	bd80      	pop	{r7, pc}
	...

08006f2c <SD_Log>:

bool SD_IsMounted(void) {
	return isMounted;
}

bool SD_Log(const char* message) {
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b0cc      	sub	sp, #304	@ 0x130
 8006f30:	af02      	add	r7, sp, #8
 8006f32:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8006f36:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8006f3a:	6018      	str	r0, [r3, #0]
	if (!isMounted) return false;
 8006f3c:	4b4d      	ldr	r3, [pc, #308]	@ (8007074 <SD_Log+0x148>)
 8006f3e:	781b      	ldrb	r3, [r3, #0]
 8006f40:	f083 0301 	eor.w	r3, r3, #1
 8006f44:	b2db      	uxtb	r3, r3
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d001      	beq.n	8006f4e <SD_Log+0x22>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	e08d      	b.n	800706a <SD_Log+0x13e>

	// Get today's file name, timestamp
	RTC_Time time;
	char timestamp[16];

	if (DS3231_ReadTime(&time) != HAL_OK) {
 8006f4e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8006f52:	4618      	mov	r0, r3
 8006f54:	f7ff ff04 	bl	8006d60 <DS3231_ReadTime>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00c      	beq.n	8006f78 <SD_Log+0x4c>
		snprintf(logFilename, sizeof(logFilename), "unknown_date.log");
 8006f5e:	4a46      	ldr	r2, [pc, #280]	@ (8007078 <SD_Log+0x14c>)
 8006f60:	2120      	movs	r1, #32
 8006f62:	4846      	ldr	r0, [pc, #280]	@ (800707c <SD_Log+0x150>)
 8006f64:	f010 ff7a 	bl	8017e5c <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[--:--:--] ");
 8006f68:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006f6c:	4a44      	ldr	r2, [pc, #272]	@ (8007080 <SD_Log+0x154>)
 8006f6e:	2110      	movs	r1, #16
 8006f70:	4618      	mov	r0, r3
 8006f72:	f010 ff73 	bl	8017e5c <sniprintf>
 8006f76:	e01e      	b.n	8006fb6 <SD_Log+0x8a>
	} else {
		snprintf(logFilename, sizeof(logFilename), "%04d-%02d-%02d.log", 2000 + time.year, time.month, time.day);
 8006f78:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006f7c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8006f80:	f897 2125 	ldrb.w	r2, [r7, #293]	@ 0x125
 8006f84:	f897 1124 	ldrb.w	r1, [r7, #292]	@ 0x124
 8006f88:	9101      	str	r1, [sp, #4]
 8006f8a:	9200      	str	r2, [sp, #0]
 8006f8c:	4a3d      	ldr	r2, [pc, #244]	@ (8007084 <SD_Log+0x158>)
 8006f8e:	2120      	movs	r1, #32
 8006f90:	483a      	ldr	r0, [pc, #232]	@ (800707c <SD_Log+0x150>)
 8006f92:	f010 ff63 	bl	8017e5c <sniprintf>
		snprintf(timestamp, sizeof(timestamp), "[%02d:%02d:%02d] ", time.hours, time.minutes, time.seconds);
 8006f96:	f897 3122 	ldrb.w	r3, [r7, #290]	@ 0x122
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	f897 3121 	ldrb.w	r3, [r7, #289]	@ 0x121
 8006fa0:	f897 2120 	ldrb.w	r2, [r7, #288]	@ 0x120
 8006fa4:	f507 7088 	add.w	r0, r7, #272	@ 0x110
 8006fa8:	9201      	str	r2, [sp, #4]
 8006faa:	9300      	str	r3, [sp, #0]
 8006fac:	460b      	mov	r3, r1
 8006fae:	4a36      	ldr	r2, [pc, #216]	@ (8007088 <SD_Log+0x15c>)
 8006fb0:	2110      	movs	r1, #16
 8006fb2:	f010 ff53 	bl	8017e5c <sniprintf>
	}

	// Open the logfile in write mode, and create if it doesn't exist
	FRESULT res = f_open(&logFile, logFilename, FA_WRITE | FA_OPEN_ALWAYS);
 8006fb6:	2212      	movs	r2, #18
 8006fb8:	4930      	ldr	r1, [pc, #192]	@ (800707c <SD_Log+0x150>)
 8006fba:	4834      	ldr	r0, [pc, #208]	@ (800708c <SD_Log+0x160>)
 8006fbc:	f00e fe2a 	bl	8015c14 <f_open>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	    sprintf(msg, "f_open failed: %d\n", res);
	    usb_serial_println(msg);
	    return false;
	}*/

	if (res != FR_OK) return false;
 8006fc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <SD_Log+0xa6>
 8006fce:	2300      	movs	r3, #0
 8006fd0:	e04b      	b.n	800706a <SD_Log+0x13e>

	// Move the file pointer to the end of the file to append, rather than overwrite
	res = f_lseek(&logFile, f_size(&logFile));
 8006fd2:	4b2e      	ldr	r3, [pc, #184]	@ (800708c <SD_Log+0x160>)
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	4619      	mov	r1, r3
 8006fd8:	482c      	ldr	r0, [pc, #176]	@ (800708c <SD_Log+0x160>)
 8006fda:	f00f f9f2 	bl	80163c2 <f_lseek>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	if (res != FR_OK) {
 8006fe4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d004      	beq.n	8006ff6 <SD_Log+0xca>
		f_close(&logFile);
 8006fec:	4827      	ldr	r0, [pc, #156]	@ (800708c <SD_Log+0x160>)
 8006fee:	f00f f9be 	bl	801636e <f_close>
		return false;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	e039      	b.n	800706a <SD_Log+0x13e>
	}

	// Generate log line with timestamp, message, line breaks
	char line[256];
	snprintf(line, sizeof(line), "%s%s\r\n", timestamp, message);
 8006ff6:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8006ffa:	f107 0010 	add.w	r0, r7, #16
 8006ffe:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007002:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	4613      	mov	r3, r2
 800700c:	4a20      	ldr	r2, [pc, #128]	@ (8007090 <SD_Log+0x164>)
 800700e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8007012:	f010 ff23 	bl	8017e5c <sniprintf>

	// Write the line, and close the file after.
	UINT bytesWritten;
	res = f_write(&logFile, line, strlen(line), &bytesWritten);
 8007016:	f107 0310 	add.w	r3, r7, #16
 800701a:	4618      	mov	r0, r3
 800701c:	f7f9 f950 	bl	80002c0 <strlen>
 8007020:	4602      	mov	r2, r0
 8007022:	f107 030c 	add.w	r3, r7, #12
 8007026:	f107 0110 	add.w	r1, r7, #16
 800702a:	4818      	ldr	r0, [pc, #96]	@ (800708c <SD_Log+0x160>)
 800702c:	f00e ffac 	bl	8015f88 <f_write>
 8007030:	4603      	mov	r3, r0
 8007032:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
	f_close(&logFile);
 8007036:	4815      	ldr	r0, [pc, #84]	@ (800708c <SD_Log+0x160>)
 8007038:	f00f f999 	bl	801636e <f_close>

	return (res == FR_OK && bytesWritten == strlen(line));
 800703c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10e      	bne.n	8007062 <SD_Log+0x136>
 8007044:	f107 0310 	add.w	r3, r7, #16
 8007048:	4618      	mov	r0, r3
 800704a:	f7f9 f939 	bl	80002c0 <strlen>
 800704e:	4602      	mov	r2, r0
 8007050:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8007054:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	429a      	cmp	r2, r3
 800705c:	d101      	bne.n	8007062 <SD_Log+0x136>
 800705e:	2301      	movs	r3, #1
 8007060:	e000      	b.n	8007064 <SD_Log+0x138>
 8007062:	2300      	movs	r3, #0
 8007064:	f003 0301 	and.w	r3, r3, #1
 8007068:	b2db      	uxtb	r3, r3
}
 800706a:	4618      	mov	r0, r3
 800706c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}
 8007074:	200028d0 	.word	0x200028d0
 8007078:	0801a50c 	.word	0x0801a50c
 800707c:	200028d4 	.word	0x200028d4
 8007080:	0801a520 	.word	0x0801a520
 8007084:	0801a52c 	.word	0x0801a52c
 8007088:	0801a540 	.word	0x0801a540
 800708c:	200026a0 	.word	0x200026a0
 8007090:	0801a554 	.word	0x0801a554

08007094 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007094:	b580      	push	{r7, lr}
 8007096:	b082      	sub	sp, #8
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800709c:	f000 fd66 	bl	8007b6c <HAL_GetTick>
 80070a0:	4603      	mov	r3, r0
 80070a2:	4a04      	ldr	r2, [pc, #16]	@ (80070b4 <SPI_Timer_On+0x20>)
 80070a4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80070a6:	4a04      	ldr	r2, [pc, #16]	@ (80070b8 <SPI_Timer_On+0x24>)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6013      	str	r3, [r2, #0]
}
 80070ac:	bf00      	nop
 80070ae:	3708      	adds	r7, #8
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}
 80070b4:	200028f8 	.word	0x200028f8
 80070b8:	200028fc 	.word	0x200028fc

080070bc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80070c0:	f000 fd54 	bl	8007b6c <HAL_GetTick>
 80070c4:	4602      	mov	r2, r0
 80070c6:	4b06      	ldr	r3, [pc, #24]	@ (80070e0 <SPI_Timer_Status+0x24>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	1ad2      	subs	r2, r2, r3
 80070cc:	4b05      	ldr	r3, [pc, #20]	@ (80070e4 <SPI_Timer_Status+0x28>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	bf34      	ite	cc
 80070d4:	2301      	movcc	r3, #1
 80070d6:	2300      	movcs	r3, #0
 80070d8:	b2db      	uxtb	r3, r3
}
 80070da:	4618      	mov	r0, r3
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	200028f8 	.word	0x200028f8
 80070e4:	200028fc 	.word	0x200028fc

080070e8 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b086      	sub	sp, #24
 80070ec:	af02      	add	r7, sp, #8
 80070ee:	4603      	mov	r3, r0
 80070f0:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80070f2:	f107 020f 	add.w	r2, r7, #15
 80070f6:	1df9      	adds	r1, r7, #7
 80070f8:	2332      	movs	r3, #50	@ 0x32
 80070fa:	9300      	str	r3, [sp, #0]
 80070fc:	2301      	movs	r3, #1
 80070fe:	4804      	ldr	r0, [pc, #16]	@ (8007110 <xchg_spi+0x28>)
 8007100:	f007 f83f 	bl	800e182 <HAL_SPI_TransmitReceive>
    return rxDat;
 8007104:	7bfb      	ldrb	r3, [r7, #15]
}
 8007106:	4618      	mov	r0, r3
 8007108:	3710      	adds	r7, #16
 800710a:	46bd      	mov	sp, r7
 800710c:	bd80      	pop	{r7, pc}
 800710e:	bf00      	nop
 8007110:	20001168 	.word	0x20001168

08007114 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8007114:	b590      	push	{r4, r7, lr}
 8007116:	b085      	sub	sp, #20
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800711e:	2300      	movs	r3, #0
 8007120:	60fb      	str	r3, [r7, #12]
 8007122:	e00a      	b.n	800713a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	18d4      	adds	r4, r2, r3
 800712a:	20ff      	movs	r0, #255	@ 0xff
 800712c:	f7ff ffdc 	bl	80070e8 <xchg_spi>
 8007130:	4603      	mov	r3, r0
 8007132:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	3301      	adds	r3, #1
 8007138:	60fb      	str	r3, [r7, #12]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	429a      	cmp	r2, r3
 8007140:	d3f0      	bcc.n	8007124 <rcvr_spi_multi+0x10>
	}
}
 8007142:	bf00      	nop
 8007144:	bf00      	nop
 8007146:	3714      	adds	r7, #20
 8007148:	46bd      	mov	sp, r7
 800714a:	bd90      	pop	{r4, r7, pc}

0800714c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
 8007154:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	b29a      	uxth	r2, r3
 800715a:	f04f 33ff 	mov.w	r3, #4294967295
 800715e:	6879      	ldr	r1, [r7, #4]
 8007160:	4803      	ldr	r0, [pc, #12]	@ (8007170 <xmit_spi_multi+0x24>)
 8007162:	f006 fe98 	bl	800de96 <HAL_SPI_Transmit>
}
 8007166:	bf00      	nop
 8007168:	3708      	adds	r7, #8
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
 800716e:	bf00      	nop
 8007170:	20001168 	.word	0x20001168

08007174 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b086      	sub	sp, #24
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800717c:	f000 fcf6 	bl	8007b6c <HAL_GetTick>
 8007180:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007186:	20ff      	movs	r0, #255	@ 0xff
 8007188:	f7ff ffae 	bl	80070e8 <xchg_spi>
 800718c:	4603      	mov	r3, r0
 800718e:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007190:	7bfb      	ldrb	r3, [r7, #15]
 8007192:	2bff      	cmp	r3, #255	@ 0xff
 8007194:	d007      	beq.n	80071a6 <wait_ready+0x32>
 8007196:	f000 fce9 	bl	8007b6c <HAL_GetTick>
 800719a:	4602      	mov	r2, r0
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	1ad3      	subs	r3, r2, r3
 80071a0:	693a      	ldr	r2, [r7, #16]
 80071a2:	429a      	cmp	r2, r3
 80071a4:	d8ef      	bhi.n	8007186 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
 80071a8:	2bff      	cmp	r3, #255	@ 0xff
 80071aa:	bf0c      	ite	eq
 80071ac:	2301      	moveq	r3, #1
 80071ae:	2300      	movne	r3, #0
 80071b0:	b2db      	uxtb	r3, r3
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3718      	adds	r7, #24
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}
	...

080071bc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80071c0:	2201      	movs	r2, #1
 80071c2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80071c6:	4804      	ldr	r0, [pc, #16]	@ (80071d8 <despiselect+0x1c>)
 80071c8:	f003 f980 	bl	800a4cc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80071cc:	20ff      	movs	r0, #255	@ 0xff
 80071ce:	f7ff ff8b 	bl	80070e8 <xchg_spi>

}
 80071d2:	bf00      	nop
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	48000800 	.word	0x48000800

080071dc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80071e0:	2200      	movs	r2, #0
 80071e2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80071e6:	480a      	ldr	r0, [pc, #40]	@ (8007210 <spiselect+0x34>)
 80071e8:	f003 f970 	bl	800a4cc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80071ec:	20ff      	movs	r0, #255	@ 0xff
 80071ee:	f7ff ff7b 	bl	80070e8 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 80071f2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80071f6:	f7ff ffbd 	bl	8007174 <wait_ready>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d001      	beq.n	8007204 <spiselect+0x28>
 8007200:	2301      	movs	r3, #1
 8007202:	e002      	b.n	800720a <spiselect+0x2e>

	despiselect();
 8007204:	f7ff ffda 	bl	80071bc <despiselect>
	return 0;	/* Timeout */
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	48000800 	.word	0x48000800

08007214 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
 800721c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800721e:	20c8      	movs	r0, #200	@ 0xc8
 8007220:	f7ff ff38 	bl	8007094 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8007224:	20ff      	movs	r0, #255	@ 0xff
 8007226:	f7ff ff5f 	bl	80070e8 <xchg_spi>
 800722a:	4603      	mov	r3, r0
 800722c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800722e:	7bfb      	ldrb	r3, [r7, #15]
 8007230:	2bff      	cmp	r3, #255	@ 0xff
 8007232:	d104      	bne.n	800723e <rcvr_datablock+0x2a>
 8007234:	f7ff ff42 	bl	80070bc <SPI_Timer_Status>
 8007238:	4603      	mov	r3, r0
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1f2      	bne.n	8007224 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800723e:	7bfb      	ldrb	r3, [r7, #15]
 8007240:	2bfe      	cmp	r3, #254	@ 0xfe
 8007242:	d001      	beq.n	8007248 <rcvr_datablock+0x34>
 8007244:	2300      	movs	r3, #0
 8007246:	e00a      	b.n	800725e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8007248:	6839      	ldr	r1, [r7, #0]
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7ff ff62 	bl	8007114 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8007250:	20ff      	movs	r0, #255	@ 0xff
 8007252:	f7ff ff49 	bl	80070e8 <xchg_spi>
 8007256:	20ff      	movs	r0, #255	@ 0xff
 8007258:	f7ff ff46 	bl	80070e8 <xchg_spi>

	return 1;						/* Function succeeded */
 800725c:	2301      	movs	r3, #1
}
 800725e:	4618      	mov	r0, r3
 8007260:	3710      	adds	r7, #16
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}

08007266 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b084      	sub	sp, #16
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
 800726e:	460b      	mov	r3, r1
 8007270:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007272:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007276:	f7ff ff7d 	bl	8007174 <wait_ready>
 800727a:	4603      	mov	r3, r0
 800727c:	2b00      	cmp	r3, #0
 800727e:	d101      	bne.n	8007284 <xmit_datablock+0x1e>
 8007280:	2300      	movs	r3, #0
 8007282:	e01e      	b.n	80072c2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007284:	78fb      	ldrb	r3, [r7, #3]
 8007286:	4618      	mov	r0, r3
 8007288:	f7ff ff2e 	bl	80070e8 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800728c:	78fb      	ldrb	r3, [r7, #3]
 800728e:	2bfd      	cmp	r3, #253	@ 0xfd
 8007290:	d016      	beq.n	80072c0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007292:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f7ff ff58 	bl	800714c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800729c:	20ff      	movs	r0, #255	@ 0xff
 800729e:	f7ff ff23 	bl	80070e8 <xchg_spi>
 80072a2:	20ff      	movs	r0, #255	@ 0xff
 80072a4:	f7ff ff20 	bl	80070e8 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80072a8:	20ff      	movs	r0, #255	@ 0xff
 80072aa:	f7ff ff1d 	bl	80070e8 <xchg_spi>
 80072ae:	4603      	mov	r3, r0
 80072b0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80072b2:	7bfb      	ldrb	r3, [r7, #15]
 80072b4:	f003 031f 	and.w	r3, r3, #31
 80072b8:	2b05      	cmp	r3, #5
 80072ba:	d001      	beq.n	80072c0 <xmit_datablock+0x5a>
 80072bc:	2300      	movs	r3, #0
 80072be:	e000      	b.n	80072c2 <xmit_datablock+0x5c>
	}
	return 1;
 80072c0:	2301      	movs	r3, #1
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3710      	adds	r7, #16
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}

080072ca <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80072ca:	b580      	push	{r7, lr}
 80072cc:	b084      	sub	sp, #16
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	4603      	mov	r3, r0
 80072d2:	6039      	str	r1, [r7, #0]
 80072d4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80072d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	da0e      	bge.n	80072fc <send_cmd+0x32>
		cmd &= 0x7F;
 80072de:	79fb      	ldrb	r3, [r7, #7]
 80072e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072e4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80072e6:	2100      	movs	r1, #0
 80072e8:	2037      	movs	r0, #55	@ 0x37
 80072ea:	f7ff ffee 	bl	80072ca <send_cmd>
 80072ee:	4603      	mov	r3, r0
 80072f0:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 80072f2:	7bbb      	ldrb	r3, [r7, #14]
 80072f4:	2b01      	cmp	r3, #1
 80072f6:	d901      	bls.n	80072fc <send_cmd+0x32>
 80072f8:	7bbb      	ldrb	r3, [r7, #14]
 80072fa:	e051      	b.n	80073a0 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 80072fc:	79fb      	ldrb	r3, [r7, #7]
 80072fe:	2b0c      	cmp	r3, #12
 8007300:	d008      	beq.n	8007314 <send_cmd+0x4a>
		despiselect();
 8007302:	f7ff ff5b 	bl	80071bc <despiselect>
		if (!spiselect()) return 0xFF;
 8007306:	f7ff ff69 	bl	80071dc <spiselect>
 800730a:	4603      	mov	r3, r0
 800730c:	2b00      	cmp	r3, #0
 800730e:	d101      	bne.n	8007314 <send_cmd+0x4a>
 8007310:	23ff      	movs	r3, #255	@ 0xff
 8007312:	e045      	b.n	80073a0 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8007314:	79fb      	ldrb	r3, [r7, #7]
 8007316:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800731a:	b2db      	uxtb	r3, r3
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff fee3 	bl	80070e8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	0e1b      	lsrs	r3, r3, #24
 8007326:	b2db      	uxtb	r3, r3
 8007328:	4618      	mov	r0, r3
 800732a:	f7ff fedd 	bl	80070e8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	0c1b      	lsrs	r3, r3, #16
 8007332:	b2db      	uxtb	r3, r3
 8007334:	4618      	mov	r0, r3
 8007336:	f7ff fed7 	bl	80070e8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	0a1b      	lsrs	r3, r3, #8
 800733e:	b2db      	uxtb	r3, r3
 8007340:	4618      	mov	r0, r3
 8007342:	f7ff fed1 	bl	80070e8 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	b2db      	uxtb	r3, r3
 800734a:	4618      	mov	r0, r3
 800734c:	f7ff fecc 	bl	80070e8 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8007350:	2301      	movs	r3, #1
 8007352:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8007354:	79fb      	ldrb	r3, [r7, #7]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d101      	bne.n	800735e <send_cmd+0x94>
 800735a:	2395      	movs	r3, #149	@ 0x95
 800735c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800735e:	79fb      	ldrb	r3, [r7, #7]
 8007360:	2b08      	cmp	r3, #8
 8007362:	d101      	bne.n	8007368 <send_cmd+0x9e>
 8007364:	2387      	movs	r3, #135	@ 0x87
 8007366:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8007368:	7bfb      	ldrb	r3, [r7, #15]
 800736a:	4618      	mov	r0, r3
 800736c:	f7ff febc 	bl	80070e8 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007370:	79fb      	ldrb	r3, [r7, #7]
 8007372:	2b0c      	cmp	r3, #12
 8007374:	d102      	bne.n	800737c <send_cmd+0xb2>
 8007376:	20ff      	movs	r0, #255	@ 0xff
 8007378:	f7ff feb6 	bl	80070e8 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800737c:	230a      	movs	r3, #10
 800737e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007380:	20ff      	movs	r0, #255	@ 0xff
 8007382:	f7ff feb1 	bl	80070e8 <xchg_spi>
 8007386:	4603      	mov	r3, r0
 8007388:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800738a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800738e:	2b00      	cmp	r3, #0
 8007390:	da05      	bge.n	800739e <send_cmd+0xd4>
 8007392:	7bfb      	ldrb	r3, [r7, #15]
 8007394:	3b01      	subs	r3, #1
 8007396:	73fb      	strb	r3, [r7, #15]
 8007398:	7bfb      	ldrb	r3, [r7, #15]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1f0      	bne.n	8007380 <send_cmd+0xb6>

	return res;							/* Return received response */
 800739e:	7bbb      	ldrb	r3, [r7, #14]
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3710      	adds	r7, #16
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80073a8:	b590      	push	{r4, r7, lr}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	4603      	mov	r3, r0
 80073b0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80073b2:	79fb      	ldrb	r3, [r7, #7]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d001      	beq.n	80073bc <USER_SPI_initialize+0x14>
 80073b8:	2301      	movs	r3, #1
 80073ba:	e0d6      	b.n	800756a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80073bc:	4b6d      	ldr	r3, [pc, #436]	@ (8007574 <USER_SPI_initialize+0x1cc>)
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	f003 0302 	and.w	r3, r3, #2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d003      	beq.n	80073d2 <USER_SPI_initialize+0x2a>
 80073ca:	4b6a      	ldr	r3, [pc, #424]	@ (8007574 <USER_SPI_initialize+0x1cc>)
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	b2db      	uxtb	r3, r3
 80073d0:	e0cb      	b.n	800756a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80073d2:	4b69      	ldr	r3, [pc, #420]	@ (8007578 <USER_SPI_initialize+0x1d0>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80073dc:	4b66      	ldr	r3, [pc, #408]	@ (8007578 <USER_SPI_initialize+0x1d0>)
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 80073e4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80073e6:	230a      	movs	r3, #10
 80073e8:	73fb      	strb	r3, [r7, #15]
 80073ea:	e005      	b.n	80073f8 <USER_SPI_initialize+0x50>
 80073ec:	20ff      	movs	r0, #255	@ 0xff
 80073ee:	f7ff fe7b 	bl	80070e8 <xchg_spi>
 80073f2:	7bfb      	ldrb	r3, [r7, #15]
 80073f4:	3b01      	subs	r3, #1
 80073f6:	73fb      	strb	r3, [r7, #15]
 80073f8:	7bfb      	ldrb	r3, [r7, #15]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d1f6      	bne.n	80073ec <USER_SPI_initialize+0x44>

	ty = 0;
 80073fe:	2300      	movs	r3, #0
 8007400:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8007402:	2100      	movs	r1, #0
 8007404:	2000      	movs	r0, #0
 8007406:	f7ff ff60 	bl	80072ca <send_cmd>
 800740a:	4603      	mov	r3, r0
 800740c:	2b01      	cmp	r3, #1
 800740e:	f040 808b 	bne.w	8007528 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8007412:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8007416:	f7ff fe3d 	bl	8007094 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800741a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800741e:	2008      	movs	r0, #8
 8007420:	f7ff ff53 	bl	80072ca <send_cmd>
 8007424:	4603      	mov	r3, r0
 8007426:	2b01      	cmp	r3, #1
 8007428:	d151      	bne.n	80074ce <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800742a:	2300      	movs	r3, #0
 800742c:	73fb      	strb	r3, [r7, #15]
 800742e:	e00d      	b.n	800744c <USER_SPI_initialize+0xa4>
 8007430:	7bfc      	ldrb	r4, [r7, #15]
 8007432:	20ff      	movs	r0, #255	@ 0xff
 8007434:	f7ff fe58 	bl	80070e8 <xchg_spi>
 8007438:	4603      	mov	r3, r0
 800743a:	461a      	mov	r2, r3
 800743c:	f104 0310 	add.w	r3, r4, #16
 8007440:	443b      	add	r3, r7
 8007442:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007446:	7bfb      	ldrb	r3, [r7, #15]
 8007448:	3301      	adds	r3, #1
 800744a:	73fb      	strb	r3, [r7, #15]
 800744c:	7bfb      	ldrb	r3, [r7, #15]
 800744e:	2b03      	cmp	r3, #3
 8007450:	d9ee      	bls.n	8007430 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8007452:	7abb      	ldrb	r3, [r7, #10]
 8007454:	2b01      	cmp	r3, #1
 8007456:	d167      	bne.n	8007528 <USER_SPI_initialize+0x180>
 8007458:	7afb      	ldrb	r3, [r7, #11]
 800745a:	2baa      	cmp	r3, #170	@ 0xaa
 800745c:	d164      	bne.n	8007528 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800745e:	bf00      	nop
 8007460:	f7ff fe2c 	bl	80070bc <SPI_Timer_Status>
 8007464:	4603      	mov	r3, r0
 8007466:	2b00      	cmp	r3, #0
 8007468:	d007      	beq.n	800747a <USER_SPI_initialize+0xd2>
 800746a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800746e:	20a9      	movs	r0, #169	@ 0xa9
 8007470:	f7ff ff2b 	bl	80072ca <send_cmd>
 8007474:	4603      	mov	r3, r0
 8007476:	2b00      	cmp	r3, #0
 8007478:	d1f2      	bne.n	8007460 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800747a:	f7ff fe1f 	bl	80070bc <SPI_Timer_Status>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d051      	beq.n	8007528 <USER_SPI_initialize+0x180>
 8007484:	2100      	movs	r1, #0
 8007486:	203a      	movs	r0, #58	@ 0x3a
 8007488:	f7ff ff1f 	bl	80072ca <send_cmd>
 800748c:	4603      	mov	r3, r0
 800748e:	2b00      	cmp	r3, #0
 8007490:	d14a      	bne.n	8007528 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007492:	2300      	movs	r3, #0
 8007494:	73fb      	strb	r3, [r7, #15]
 8007496:	e00d      	b.n	80074b4 <USER_SPI_initialize+0x10c>
 8007498:	7bfc      	ldrb	r4, [r7, #15]
 800749a:	20ff      	movs	r0, #255	@ 0xff
 800749c:	f7ff fe24 	bl	80070e8 <xchg_spi>
 80074a0:	4603      	mov	r3, r0
 80074a2:	461a      	mov	r2, r3
 80074a4:	f104 0310 	add.w	r3, r4, #16
 80074a8:	443b      	add	r3, r7
 80074aa:	f803 2c08 	strb.w	r2, [r3, #-8]
 80074ae:	7bfb      	ldrb	r3, [r7, #15]
 80074b0:	3301      	adds	r3, #1
 80074b2:	73fb      	strb	r3, [r7, #15]
 80074b4:	7bfb      	ldrb	r3, [r7, #15]
 80074b6:	2b03      	cmp	r3, #3
 80074b8:	d9ee      	bls.n	8007498 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80074ba:	7a3b      	ldrb	r3, [r7, #8]
 80074bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <USER_SPI_initialize+0x120>
 80074c4:	230c      	movs	r3, #12
 80074c6:	e000      	b.n	80074ca <USER_SPI_initialize+0x122>
 80074c8:	2304      	movs	r3, #4
 80074ca:	737b      	strb	r3, [r7, #13]
 80074cc:	e02c      	b.n	8007528 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80074ce:	2100      	movs	r1, #0
 80074d0:	20a9      	movs	r0, #169	@ 0xa9
 80074d2:	f7ff fefa 	bl	80072ca <send_cmd>
 80074d6:	4603      	mov	r3, r0
 80074d8:	2b01      	cmp	r3, #1
 80074da:	d804      	bhi.n	80074e6 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80074dc:	2302      	movs	r3, #2
 80074de:	737b      	strb	r3, [r7, #13]
 80074e0:	23a9      	movs	r3, #169	@ 0xa9
 80074e2:	73bb      	strb	r3, [r7, #14]
 80074e4:	e003      	b.n	80074ee <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80074e6:	2301      	movs	r3, #1
 80074e8:	737b      	strb	r3, [r7, #13]
 80074ea:	2301      	movs	r3, #1
 80074ec:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80074ee:	bf00      	nop
 80074f0:	f7ff fde4 	bl	80070bc <SPI_Timer_Status>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d007      	beq.n	800750a <USER_SPI_initialize+0x162>
 80074fa:	7bbb      	ldrb	r3, [r7, #14]
 80074fc:	2100      	movs	r1, #0
 80074fe:	4618      	mov	r0, r3
 8007500:	f7ff fee3 	bl	80072ca <send_cmd>
 8007504:	4603      	mov	r3, r0
 8007506:	2b00      	cmp	r3, #0
 8007508:	d1f2      	bne.n	80074f0 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800750a:	f7ff fdd7 	bl	80070bc <SPI_Timer_Status>
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d007      	beq.n	8007524 <USER_SPI_initialize+0x17c>
 8007514:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007518:	2010      	movs	r0, #16
 800751a:	f7ff fed6 	bl	80072ca <send_cmd>
 800751e:	4603      	mov	r3, r0
 8007520:	2b00      	cmp	r3, #0
 8007522:	d001      	beq.n	8007528 <USER_SPI_initialize+0x180>
				ty = 0;
 8007524:	2300      	movs	r3, #0
 8007526:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8007528:	4a14      	ldr	r2, [pc, #80]	@ (800757c <USER_SPI_initialize+0x1d4>)
 800752a:	7b7b      	ldrb	r3, [r7, #13]
 800752c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800752e:	f7ff fe45 	bl	80071bc <despiselect>

	if (ty) {			/* OK */
 8007532:	7b7b      	ldrb	r3, [r7, #13]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d012      	beq.n	800755e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8007538:	4b0f      	ldr	r3, [pc, #60]	@ (8007578 <USER_SPI_initialize+0x1d0>)
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8007542:	4b0d      	ldr	r3, [pc, #52]	@ (8007578 <USER_SPI_initialize+0x1d0>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f042 0208 	orr.w	r2, r2, #8
 800754a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800754c:	4b09      	ldr	r3, [pc, #36]	@ (8007574 <USER_SPI_initialize+0x1cc>)
 800754e:	781b      	ldrb	r3, [r3, #0]
 8007550:	b2db      	uxtb	r3, r3
 8007552:	f023 0301 	bic.w	r3, r3, #1
 8007556:	b2da      	uxtb	r2, r3
 8007558:	4b06      	ldr	r3, [pc, #24]	@ (8007574 <USER_SPI_initialize+0x1cc>)
 800755a:	701a      	strb	r2, [r3, #0]
 800755c:	e002      	b.n	8007564 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800755e:	4b05      	ldr	r3, [pc, #20]	@ (8007574 <USER_SPI_initialize+0x1cc>)
 8007560:	2201      	movs	r2, #1
 8007562:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007564:	4b03      	ldr	r3, [pc, #12]	@ (8007574 <USER_SPI_initialize+0x1cc>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	b2db      	uxtb	r3, r3
}
 800756a:	4618      	mov	r0, r3
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	bd90      	pop	{r4, r7, pc}
 8007572:	bf00      	nop
 8007574:	20000008 	.word	0x20000008
 8007578:	20001168 	.word	0x20001168
 800757c:	200028f4 	.word	0x200028f4

08007580 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	4603      	mov	r3, r0
 8007588:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <USER_SPI_status+0x14>
 8007590:	2301      	movs	r3, #1
 8007592:	e002      	b.n	800759a <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007594:	4b04      	ldr	r3, [pc, #16]	@ (80075a8 <USER_SPI_status+0x28>)
 8007596:	781b      	ldrb	r3, [r3, #0]
 8007598:	b2db      	uxtb	r3, r3
}
 800759a:	4618      	mov	r0, r3
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	20000008 	.word	0x20000008

080075ac <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b084      	sub	sp, #16
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60b9      	str	r1, [r7, #8]
 80075b4:	607a      	str	r2, [r7, #4]
 80075b6:	603b      	str	r3, [r7, #0]
 80075b8:	4603      	mov	r3, r0
 80075ba:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80075bc:	7bfb      	ldrb	r3, [r7, #15]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d102      	bne.n	80075c8 <USER_SPI_read+0x1c>
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d101      	bne.n	80075cc <USER_SPI_read+0x20>
 80075c8:	2304      	movs	r3, #4
 80075ca:	e04d      	b.n	8007668 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80075cc:	4b28      	ldr	r3, [pc, #160]	@ (8007670 <USER_SPI_read+0xc4>)
 80075ce:	781b      	ldrb	r3, [r3, #0]
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	f003 0301 	and.w	r3, r3, #1
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <USER_SPI_read+0x32>
 80075da:	2303      	movs	r3, #3
 80075dc:	e044      	b.n	8007668 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80075de:	4b25      	ldr	r3, [pc, #148]	@ (8007674 <USER_SPI_read+0xc8>)
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	f003 0308 	and.w	r3, r3, #8
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d102      	bne.n	80075f0 <USER_SPI_read+0x44>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	025b      	lsls	r3, r3, #9
 80075ee:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80075f0:	683b      	ldr	r3, [r7, #0]
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d111      	bne.n	800761a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80075f6:	6879      	ldr	r1, [r7, #4]
 80075f8:	2011      	movs	r0, #17
 80075fa:	f7ff fe66 	bl	80072ca <send_cmd>
 80075fe:	4603      	mov	r3, r0
 8007600:	2b00      	cmp	r3, #0
 8007602:	d129      	bne.n	8007658 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007604:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007608:	68b8      	ldr	r0, [r7, #8]
 800760a:	f7ff fe03 	bl	8007214 <rcvr_datablock>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d021      	beq.n	8007658 <USER_SPI_read+0xac>
			count = 0;
 8007614:	2300      	movs	r3, #0
 8007616:	603b      	str	r3, [r7, #0]
 8007618:	e01e      	b.n	8007658 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800761a:	6879      	ldr	r1, [r7, #4]
 800761c:	2012      	movs	r0, #18
 800761e:	f7ff fe54 	bl	80072ca <send_cmd>
 8007622:	4603      	mov	r3, r0
 8007624:	2b00      	cmp	r3, #0
 8007626:	d117      	bne.n	8007658 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007628:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800762c:	68b8      	ldr	r0, [r7, #8]
 800762e:	f7ff fdf1 	bl	8007214 <rcvr_datablock>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00a      	beq.n	800764e <USER_SPI_read+0xa2>
				buff += 512;
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800763e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	3b01      	subs	r3, #1
 8007644:	603b      	str	r3, [r7, #0]
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1ed      	bne.n	8007628 <USER_SPI_read+0x7c>
 800764c:	e000      	b.n	8007650 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800764e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007650:	2100      	movs	r1, #0
 8007652:	200c      	movs	r0, #12
 8007654:	f7ff fe39 	bl	80072ca <send_cmd>
		}
	}
	despiselect();
 8007658:	f7ff fdb0 	bl	80071bc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	2b00      	cmp	r3, #0
 8007660:	bf14      	ite	ne
 8007662:	2301      	movne	r3, #1
 8007664:	2300      	moveq	r3, #0
 8007666:	b2db      	uxtb	r3, r3
}
 8007668:	4618      	mov	r0, r3
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}
 8007670:	20000008 	.word	0x20000008
 8007674:	200028f4 	.word	0x200028f4

08007678 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b084      	sub	sp, #16
 800767c:	af00      	add	r7, sp, #0
 800767e:	60b9      	str	r1, [r7, #8]
 8007680:	607a      	str	r2, [r7, #4]
 8007682:	603b      	str	r3, [r7, #0]
 8007684:	4603      	mov	r3, r0
 8007686:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007688:	7bfb      	ldrb	r3, [r7, #15]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d102      	bne.n	8007694 <USER_SPI_write+0x1c>
 800768e:	683b      	ldr	r3, [r7, #0]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d101      	bne.n	8007698 <USER_SPI_write+0x20>
 8007694:	2304      	movs	r3, #4
 8007696:	e063      	b.n	8007760 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007698:	4b33      	ldr	r3, [pc, #204]	@ (8007768 <USER_SPI_write+0xf0>)
 800769a:	781b      	ldrb	r3, [r3, #0]
 800769c:	b2db      	uxtb	r3, r3
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d001      	beq.n	80076aa <USER_SPI_write+0x32>
 80076a6:	2303      	movs	r3, #3
 80076a8:	e05a      	b.n	8007760 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80076aa:	4b2f      	ldr	r3, [pc, #188]	@ (8007768 <USER_SPI_write+0xf0>)
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	f003 0304 	and.w	r3, r3, #4
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d001      	beq.n	80076bc <USER_SPI_write+0x44>
 80076b8:	2302      	movs	r3, #2
 80076ba:	e051      	b.n	8007760 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80076bc:	4b2b      	ldr	r3, [pc, #172]	@ (800776c <USER_SPI_write+0xf4>)
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	f003 0308 	and.w	r3, r3, #8
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d102      	bne.n	80076ce <USER_SPI_write+0x56>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	025b      	lsls	r3, r3, #9
 80076cc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	2b01      	cmp	r3, #1
 80076d2:	d110      	bne.n	80076f6 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80076d4:	6879      	ldr	r1, [r7, #4]
 80076d6:	2018      	movs	r0, #24
 80076d8:	f7ff fdf7 	bl	80072ca <send_cmd>
 80076dc:	4603      	mov	r3, r0
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d136      	bne.n	8007750 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80076e2:	21fe      	movs	r1, #254	@ 0xfe
 80076e4:	68b8      	ldr	r0, [r7, #8]
 80076e6:	f7ff fdbe 	bl	8007266 <xmit_datablock>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d02f      	beq.n	8007750 <USER_SPI_write+0xd8>
			count = 0;
 80076f0:	2300      	movs	r3, #0
 80076f2:	603b      	str	r3, [r7, #0]
 80076f4:	e02c      	b.n	8007750 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80076f6:	4b1d      	ldr	r3, [pc, #116]	@ (800776c <USER_SPI_write+0xf4>)
 80076f8:	781b      	ldrb	r3, [r3, #0]
 80076fa:	f003 0306 	and.w	r3, r3, #6
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d003      	beq.n	800770a <USER_SPI_write+0x92>
 8007702:	6839      	ldr	r1, [r7, #0]
 8007704:	2097      	movs	r0, #151	@ 0x97
 8007706:	f7ff fde0 	bl	80072ca <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800770a:	6879      	ldr	r1, [r7, #4]
 800770c:	2019      	movs	r0, #25
 800770e:	f7ff fddc 	bl	80072ca <send_cmd>
 8007712:	4603      	mov	r3, r0
 8007714:	2b00      	cmp	r3, #0
 8007716:	d11b      	bne.n	8007750 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007718:	21fc      	movs	r1, #252	@ 0xfc
 800771a:	68b8      	ldr	r0, [r7, #8]
 800771c:	f7ff fda3 	bl	8007266 <xmit_datablock>
 8007720:	4603      	mov	r3, r0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d00a      	beq.n	800773c <USER_SPI_write+0xc4>
				buff += 512;
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800772c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	3b01      	subs	r3, #1
 8007732:	603b      	str	r3, [r7, #0]
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1ee      	bne.n	8007718 <USER_SPI_write+0xa0>
 800773a:	e000      	b.n	800773e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800773c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800773e:	21fd      	movs	r1, #253	@ 0xfd
 8007740:	2000      	movs	r0, #0
 8007742:	f7ff fd90 	bl	8007266 <xmit_datablock>
 8007746:	4603      	mov	r3, r0
 8007748:	2b00      	cmp	r3, #0
 800774a:	d101      	bne.n	8007750 <USER_SPI_write+0xd8>
 800774c:	2301      	movs	r3, #1
 800774e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007750:	f7ff fd34 	bl	80071bc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	2b00      	cmp	r3, #0
 8007758:	bf14      	ite	ne
 800775a:	2301      	movne	r3, #1
 800775c:	2300      	moveq	r3, #0
 800775e:	b2db      	uxtb	r3, r3
}
 8007760:	4618      	mov	r0, r3
 8007762:	3710      	adds	r7, #16
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}
 8007768:	20000008 	.word	0x20000008
 800776c:	200028f4 	.word	0x200028f4

08007770 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b08c      	sub	sp, #48	@ 0x30
 8007774:	af00      	add	r7, sp, #0
 8007776:	4603      	mov	r3, r0
 8007778:	603a      	str	r2, [r7, #0]
 800777a:	71fb      	strb	r3, [r7, #7]
 800777c:	460b      	mov	r3, r1
 800777e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007780:	79fb      	ldrb	r3, [r7, #7]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <USER_SPI_ioctl+0x1a>
 8007786:	2304      	movs	r3, #4
 8007788:	e15a      	b.n	8007a40 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800778a:	4baf      	ldr	r3, [pc, #700]	@ (8007a48 <USER_SPI_ioctl+0x2d8>)
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	f003 0301 	and.w	r3, r3, #1
 8007794:	2b00      	cmp	r3, #0
 8007796:	d001      	beq.n	800779c <USER_SPI_ioctl+0x2c>
 8007798:	2303      	movs	r3, #3
 800779a:	e151      	b.n	8007a40 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80077a2:	79bb      	ldrb	r3, [r7, #6]
 80077a4:	2b04      	cmp	r3, #4
 80077a6:	f200 8136 	bhi.w	8007a16 <USER_SPI_ioctl+0x2a6>
 80077aa:	a201      	add	r2, pc, #4	@ (adr r2, 80077b0 <USER_SPI_ioctl+0x40>)
 80077ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077b0:	080077c5 	.word	0x080077c5
 80077b4:	080077d9 	.word	0x080077d9
 80077b8:	08007a17 	.word	0x08007a17
 80077bc:	08007885 	.word	0x08007885
 80077c0:	0800797b 	.word	0x0800797b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80077c4:	f7ff fd0a 	bl	80071dc <spiselect>
 80077c8:	4603      	mov	r3, r0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	f000 8127 	beq.w	8007a1e <USER_SPI_ioctl+0x2ae>
 80077d0:	2300      	movs	r3, #0
 80077d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80077d6:	e122      	b.n	8007a1e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80077d8:	2100      	movs	r1, #0
 80077da:	2009      	movs	r0, #9
 80077dc:	f7ff fd75 	bl	80072ca <send_cmd>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	f040 811d 	bne.w	8007a22 <USER_SPI_ioctl+0x2b2>
 80077e8:	f107 030c 	add.w	r3, r7, #12
 80077ec:	2110      	movs	r1, #16
 80077ee:	4618      	mov	r0, r3
 80077f0:	f7ff fd10 	bl	8007214 <rcvr_datablock>
 80077f4:	4603      	mov	r3, r0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	f000 8113 	beq.w	8007a22 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80077fc:	7b3b      	ldrb	r3, [r7, #12]
 80077fe:	099b      	lsrs	r3, r3, #6
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b01      	cmp	r3, #1
 8007804:	d111      	bne.n	800782a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007806:	7d7b      	ldrb	r3, [r7, #21]
 8007808:	461a      	mov	r2, r3
 800780a:	7d3b      	ldrb	r3, [r7, #20]
 800780c:	021b      	lsls	r3, r3, #8
 800780e:	4413      	add	r3, r2
 8007810:	461a      	mov	r2, r3
 8007812:	7cfb      	ldrb	r3, [r7, #19]
 8007814:	041b      	lsls	r3, r3, #16
 8007816:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800781a:	4413      	add	r3, r2
 800781c:	3301      	adds	r3, #1
 800781e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	029a      	lsls	r2, r3, #10
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	601a      	str	r2, [r3, #0]
 8007828:	e028      	b.n	800787c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800782a:	7c7b      	ldrb	r3, [r7, #17]
 800782c:	f003 030f 	and.w	r3, r3, #15
 8007830:	b2da      	uxtb	r2, r3
 8007832:	7dbb      	ldrb	r3, [r7, #22]
 8007834:	09db      	lsrs	r3, r3, #7
 8007836:	b2db      	uxtb	r3, r3
 8007838:	4413      	add	r3, r2
 800783a:	b2da      	uxtb	r2, r3
 800783c:	7d7b      	ldrb	r3, [r7, #21]
 800783e:	005b      	lsls	r3, r3, #1
 8007840:	b2db      	uxtb	r3, r3
 8007842:	f003 0306 	and.w	r3, r3, #6
 8007846:	b2db      	uxtb	r3, r3
 8007848:	4413      	add	r3, r2
 800784a:	b2db      	uxtb	r3, r3
 800784c:	3302      	adds	r3, #2
 800784e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007852:	7d3b      	ldrb	r3, [r7, #20]
 8007854:	099b      	lsrs	r3, r3, #6
 8007856:	b2db      	uxtb	r3, r3
 8007858:	461a      	mov	r2, r3
 800785a:	7cfb      	ldrb	r3, [r7, #19]
 800785c:	009b      	lsls	r3, r3, #2
 800785e:	441a      	add	r2, r3
 8007860:	7cbb      	ldrb	r3, [r7, #18]
 8007862:	029b      	lsls	r3, r3, #10
 8007864:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007868:	4413      	add	r3, r2
 800786a:	3301      	adds	r3, #1
 800786c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800786e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007872:	3b09      	subs	r3, #9
 8007874:	69fa      	ldr	r2, [r7, #28]
 8007876:	409a      	lsls	r2, r3
 8007878:	683b      	ldr	r3, [r7, #0]
 800787a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800787c:	2300      	movs	r3, #0
 800787e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007882:	e0ce      	b.n	8007a22 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007884:	4b71      	ldr	r3, [pc, #452]	@ (8007a4c <USER_SPI_ioctl+0x2dc>)
 8007886:	781b      	ldrb	r3, [r3, #0]
 8007888:	f003 0304 	and.w	r3, r3, #4
 800788c:	2b00      	cmp	r3, #0
 800788e:	d031      	beq.n	80078f4 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007890:	2100      	movs	r1, #0
 8007892:	208d      	movs	r0, #141	@ 0x8d
 8007894:	f7ff fd19 	bl	80072ca <send_cmd>
 8007898:	4603      	mov	r3, r0
 800789a:	2b00      	cmp	r3, #0
 800789c:	f040 80c3 	bne.w	8007a26 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80078a0:	20ff      	movs	r0, #255	@ 0xff
 80078a2:	f7ff fc21 	bl	80070e8 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80078a6:	f107 030c 	add.w	r3, r7, #12
 80078aa:	2110      	movs	r1, #16
 80078ac:	4618      	mov	r0, r3
 80078ae:	f7ff fcb1 	bl	8007214 <rcvr_datablock>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 80b6 	beq.w	8007a26 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80078ba:	2330      	movs	r3, #48	@ 0x30
 80078bc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80078c0:	e007      	b.n	80078d2 <USER_SPI_ioctl+0x162>
 80078c2:	20ff      	movs	r0, #255	@ 0xff
 80078c4:	f7ff fc10 	bl	80070e8 <xchg_spi>
 80078c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80078cc:	3b01      	subs	r3, #1
 80078ce:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80078d2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d1f3      	bne.n	80078c2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80078da:	7dbb      	ldrb	r3, [r7, #22]
 80078dc:	091b      	lsrs	r3, r3, #4
 80078de:	b2db      	uxtb	r3, r3
 80078e0:	461a      	mov	r2, r3
 80078e2:	2310      	movs	r3, #16
 80078e4:	fa03 f202 	lsl.w	r2, r3, r2
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80078ec:	2300      	movs	r3, #0
 80078ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80078f2:	e098      	b.n	8007a26 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80078f4:	2100      	movs	r1, #0
 80078f6:	2009      	movs	r0, #9
 80078f8:	f7ff fce7 	bl	80072ca <send_cmd>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f040 8091 	bne.w	8007a26 <USER_SPI_ioctl+0x2b6>
 8007904:	f107 030c 	add.w	r3, r7, #12
 8007908:	2110      	movs	r1, #16
 800790a:	4618      	mov	r0, r3
 800790c:	f7ff fc82 	bl	8007214 <rcvr_datablock>
 8007910:	4603      	mov	r3, r0
 8007912:	2b00      	cmp	r3, #0
 8007914:	f000 8087 	beq.w	8007a26 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007918:	4b4c      	ldr	r3, [pc, #304]	@ (8007a4c <USER_SPI_ioctl+0x2dc>)
 800791a:	781b      	ldrb	r3, [r3, #0]
 800791c:	f003 0302 	and.w	r3, r3, #2
 8007920:	2b00      	cmp	r3, #0
 8007922:	d012      	beq.n	800794a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007924:	7dbb      	ldrb	r3, [r7, #22]
 8007926:	005b      	lsls	r3, r3, #1
 8007928:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800792c:	7dfa      	ldrb	r2, [r7, #23]
 800792e:	09d2      	lsrs	r2, r2, #7
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	4413      	add	r3, r2
 8007934:	1c5a      	adds	r2, r3, #1
 8007936:	7e7b      	ldrb	r3, [r7, #25]
 8007938:	099b      	lsrs	r3, r3, #6
 800793a:	b2db      	uxtb	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	fa02 f303 	lsl.w	r3, r2, r3
 8007942:	461a      	mov	r2, r3
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	601a      	str	r2, [r3, #0]
 8007948:	e013      	b.n	8007972 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800794a:	7dbb      	ldrb	r3, [r7, #22]
 800794c:	109b      	asrs	r3, r3, #2
 800794e:	b29b      	uxth	r3, r3
 8007950:	f003 031f 	and.w	r3, r3, #31
 8007954:	3301      	adds	r3, #1
 8007956:	7dfa      	ldrb	r2, [r7, #23]
 8007958:	00d2      	lsls	r2, r2, #3
 800795a:	f002 0218 	and.w	r2, r2, #24
 800795e:	7df9      	ldrb	r1, [r7, #23]
 8007960:	0949      	lsrs	r1, r1, #5
 8007962:	b2c9      	uxtb	r1, r1
 8007964:	440a      	add	r2, r1
 8007966:	3201      	adds	r2, #1
 8007968:	fb02 f303 	mul.w	r3, r2, r3
 800796c:	461a      	mov	r2, r3
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007972:	2300      	movs	r3, #0
 8007974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8007978:	e055      	b.n	8007a26 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800797a:	4b34      	ldr	r3, [pc, #208]	@ (8007a4c <USER_SPI_ioctl+0x2dc>)
 800797c:	781b      	ldrb	r3, [r3, #0]
 800797e:	f003 0306 	and.w	r3, r3, #6
 8007982:	2b00      	cmp	r3, #0
 8007984:	d051      	beq.n	8007a2a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007986:	f107 020c 	add.w	r2, r7, #12
 800798a:	79fb      	ldrb	r3, [r7, #7]
 800798c:	210b      	movs	r1, #11
 800798e:	4618      	mov	r0, r3
 8007990:	f7ff feee 	bl	8007770 <USER_SPI_ioctl>
 8007994:	4603      	mov	r3, r0
 8007996:	2b00      	cmp	r3, #0
 8007998:	d149      	bne.n	8007a2e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800799a:	7b3b      	ldrb	r3, [r7, #12]
 800799c:	099b      	lsrs	r3, r3, #6
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d104      	bne.n	80079ae <USER_SPI_ioctl+0x23e>
 80079a4:	7dbb      	ldrb	r3, [r7, #22]
 80079a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d041      	beq.n	8007a32 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80079ae:	683b      	ldr	r3, [r7, #0]
 80079b0:	623b      	str	r3, [r7, #32]
 80079b2:	6a3b      	ldr	r3, [r7, #32]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079b8:	6a3b      	ldr	r3, [r7, #32]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80079be:	4b23      	ldr	r3, [pc, #140]	@ (8007a4c <USER_SPI_ioctl+0x2dc>)
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	f003 0308 	and.w	r3, r3, #8
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d105      	bne.n	80079d6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80079ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079cc:	025b      	lsls	r3, r3, #9
 80079ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80079d2:	025b      	lsls	r3, r3, #9
 80079d4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80079d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80079d8:	2020      	movs	r0, #32
 80079da:	f7ff fc76 	bl	80072ca <send_cmd>
 80079de:	4603      	mov	r3, r0
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d128      	bne.n	8007a36 <USER_SPI_ioctl+0x2c6>
 80079e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80079e6:	2021      	movs	r0, #33	@ 0x21
 80079e8:	f7ff fc6f 	bl	80072ca <send_cmd>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d121      	bne.n	8007a36 <USER_SPI_ioctl+0x2c6>
 80079f2:	2100      	movs	r1, #0
 80079f4:	2026      	movs	r0, #38	@ 0x26
 80079f6:	f7ff fc68 	bl	80072ca <send_cmd>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d11a      	bne.n	8007a36 <USER_SPI_ioctl+0x2c6>
 8007a00:	f247 5030 	movw	r0, #30000	@ 0x7530
 8007a04:	f7ff fbb6 	bl	8007174 <wait_ready>
 8007a08:	4603      	mov	r3, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d013      	beq.n	8007a36 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007a0e:	2300      	movs	r3, #0
 8007a10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8007a14:	e00f      	b.n	8007a36 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007a16:	2304      	movs	r3, #4
 8007a18:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8007a1c:	e00c      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		break;
 8007a1e:	bf00      	nop
 8007a20:	e00a      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		break;
 8007a22:	bf00      	nop
 8007a24:	e008      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		break;
 8007a26:	bf00      	nop
 8007a28:	e006      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007a2a:	bf00      	nop
 8007a2c:	e004      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007a2e:	bf00      	nop
 8007a30:	e002      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007a32:	bf00      	nop
 8007a34:	e000      	b.n	8007a38 <USER_SPI_ioctl+0x2c8>
		break;
 8007a36:	bf00      	nop
	}

	despiselect();
 8007a38:	f7ff fbc0 	bl	80071bc <despiselect>

	return res;
 8007a3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3730      	adds	r7, #48	@ 0x30
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}
 8007a48:	20000008 	.word	0x20000008
 8007a4c:	200028f4 	.word	0x200028f4

08007a50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007a50:	480d      	ldr	r0, [pc, #52]	@ (8007a88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007a52:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8007a54:	f7fc ff7c 	bl	8004950 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007a58:	480c      	ldr	r0, [pc, #48]	@ (8007a8c <LoopForever+0x6>)
  ldr r1, =_edata
 8007a5a:	490d      	ldr	r1, [pc, #52]	@ (8007a90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007a5c:	4a0d      	ldr	r2, [pc, #52]	@ (8007a94 <LoopForever+0xe>)
  movs r3, #0
 8007a5e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007a60:	e002      	b.n	8007a68 <LoopCopyDataInit>

08007a62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007a62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007a64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007a66:	3304      	adds	r3, #4

08007a68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007a68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007a6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007a6c:	d3f9      	bcc.n	8007a62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8007a98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007a70:	4c0a      	ldr	r4, [pc, #40]	@ (8007a9c <LoopForever+0x16>)
  movs r3, #0
 8007a72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007a74:	e001      	b.n	8007a7a <LoopFillZerobss>

08007a76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007a76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007a78:	3204      	adds	r2, #4

08007a7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007a7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007a7c:	d3fb      	bcc.n	8007a76 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8007a7e:	f010 fafb 	bl	8018078 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007a82:	f7fb ff33 	bl	80038ec <main>

08007a86 <LoopForever>:

LoopForever:
    b LoopForever
 8007a86:	e7fe      	b.n	8007a86 <LoopForever>
  ldr   r0, =_estack
 8007a88:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8007a8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007a90:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8007a94:	0801c8cc 	.word	0x0801c8cc
  ldr r2, =_sbss
 8007a98:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8007a9c:	20003e58 	.word	0x20003e58

08007aa0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007aa0:	e7fe      	b.n	8007aa0 <ADC1_2_IRQHandler>

08007aa2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b082      	sub	sp, #8
 8007aa6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007aac:	2003      	movs	r0, #3
 8007aae:	f001 fd8b 	bl	80095c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007ab2:	200f      	movs	r0, #15
 8007ab4:	f000 f80e 	bl	8007ad4 <HAL_InitTick>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d002      	beq.n	8007ac4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007abe:	2301      	movs	r3, #1
 8007ac0:	71fb      	strb	r3, [r7, #7]
 8007ac2:	e001      	b.n	8007ac8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007ac4:	f7fc fbb0 	bl	8004228 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007ac8:	79fb      	ldrb	r3, [r7, #7]

}
 8007aca:	4618      	mov	r0, r3
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}
	...

08007ad4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b084      	sub	sp, #16
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007adc:	2300      	movs	r3, #0
 8007ade:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007ae0:	4b16      	ldr	r3, [pc, #88]	@ (8007b3c <HAL_InitTick+0x68>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d022      	beq.n	8007b2e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007ae8:	4b15      	ldr	r3, [pc, #84]	@ (8007b40 <HAL_InitTick+0x6c>)
 8007aea:	681a      	ldr	r2, [r3, #0]
 8007aec:	4b13      	ldr	r3, [pc, #76]	@ (8007b3c <HAL_InitTick+0x68>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007af4:	fbb1 f3f3 	udiv	r3, r1, r3
 8007af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007afc:	4618      	mov	r0, r3
 8007afe:	f001 fd96 	bl	800962e <HAL_SYSTICK_Config>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d10f      	bne.n	8007b28 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b0f      	cmp	r3, #15
 8007b0c:	d809      	bhi.n	8007b22 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007b0e:	2200      	movs	r2, #0
 8007b10:	6879      	ldr	r1, [r7, #4]
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295
 8007b16:	f001 fd62 	bl	80095de <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b44 <HAL_InitTick+0x70>)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6013      	str	r3, [r2, #0]
 8007b20:	e007      	b.n	8007b32 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007b22:	2301      	movs	r3, #1
 8007b24:	73fb      	strb	r3, [r7, #15]
 8007b26:	e004      	b.n	8007b32 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	73fb      	strb	r3, [r7, #15]
 8007b2c:	e001      	b.n	8007b32 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3710      	adds	r7, #16
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	20000010 	.word	0x20000010
 8007b40:	20000004 	.word	0x20000004
 8007b44:	2000000c 	.word	0x2000000c

08007b48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007b4c:	4b05      	ldr	r3, [pc, #20]	@ (8007b64 <HAL_IncTick+0x1c>)
 8007b4e:	681a      	ldr	r2, [r3, #0]
 8007b50:	4b05      	ldr	r3, [pc, #20]	@ (8007b68 <HAL_IncTick+0x20>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	4413      	add	r3, r2
 8007b56:	4a03      	ldr	r2, [pc, #12]	@ (8007b64 <HAL_IncTick+0x1c>)
 8007b58:	6013      	str	r3, [r2, #0]
}
 8007b5a:	bf00      	nop
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr
 8007b64:	20002900 	.word	0x20002900
 8007b68:	20000010 	.word	0x20000010

08007b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8007b70:	4b03      	ldr	r3, [pc, #12]	@ (8007b80 <HAL_GetTick+0x14>)
 8007b72:	681b      	ldr	r3, [r3, #0]
}
 8007b74:	4618      	mov	r0, r3
 8007b76:	46bd      	mov	sp, r7
 8007b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7c:	4770      	bx	lr
 8007b7e:	bf00      	nop
 8007b80:	20002900 	.word	0x20002900

08007b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007b8c:	f7ff ffee 	bl	8007b6c <HAL_GetTick>
 8007b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9c:	d004      	beq.n	8007ba8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007b9e:	4b09      	ldr	r3, [pc, #36]	@ (8007bc4 <HAL_Delay+0x40>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68fa      	ldr	r2, [r7, #12]
 8007ba4:	4413      	add	r3, r2
 8007ba6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007ba8:	bf00      	nop
 8007baa:	f7ff ffdf 	bl	8007b6c <HAL_GetTick>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	68fa      	ldr	r2, [r7, #12]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d8f7      	bhi.n	8007baa <HAL_Delay+0x26>
  {
  }
}
 8007bba:	bf00      	nop
 8007bbc:	bf00      	nop
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	20000010 	.word	0x20000010

08007bc8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	689b      	ldr	r3, [r3, #8]
 8007bd6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007bda:	683b      	ldr	r3, [r7, #0]
 8007bdc:	431a      	orrs	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	609a      	str	r2, [r3, #8]
}
 8007be2:	bf00      	nop
 8007be4:	370c      	adds	r7, #12
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr

08007bee <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007bee:	b480      	push	{r7}
 8007bf0:	b083      	sub	sp, #12
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
 8007bf6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	689b      	ldr	r3, [r3, #8]
 8007bfc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	431a      	orrs	r2, r3
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	609a      	str	r2, [r3, #8]
}
 8007c08:	bf00      	nop
 8007c0a:	370c      	adds	r7, #12
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c12:	4770      	bx	lr

08007c14 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b083      	sub	sp, #12
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	370c      	adds	r7, #12
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2e:	4770      	bx	lr

08007c30 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b087      	sub	sp, #28
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	60f8      	str	r0, [r7, #12]
 8007c38:	60b9      	str	r1, [r7, #8]
 8007c3a:	607a      	str	r2, [r7, #4]
 8007c3c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	3360      	adds	r3, #96	@ 0x60
 8007c42:	461a      	mov	r2, r3
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	009b      	lsls	r3, r3, #2
 8007c48:	4413      	add	r3, r2
 8007c4a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	4b08      	ldr	r3, [pc, #32]	@ (8007c74 <LL_ADC_SetOffset+0x44>)
 8007c52:	4013      	ands	r3, r2
 8007c54:	687a      	ldr	r2, [r7, #4]
 8007c56:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007c5a:	683a      	ldr	r2, [r7, #0]
 8007c5c:	430a      	orrs	r2, r1
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007c68:	bf00      	nop
 8007c6a:	371c      	adds	r7, #28
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c72:	4770      	bx	lr
 8007c74:	03fff000 	.word	0x03fff000

08007c78 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	3360      	adds	r3, #96	@ 0x60
 8007c86:	461a      	mov	r2, r3
 8007c88:	683b      	ldr	r3, [r7, #0]
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	60b9      	str	r1, [r7, #8]
 8007cae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	3360      	adds	r3, #96	@ 0x60
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	431a      	orrs	r2, r3
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007cce:	bf00      	nop
 8007cd0:	371c      	adds	r7, #28
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr

08007cda <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007cda:	b480      	push	{r7}
 8007cdc:	b087      	sub	sp, #28
 8007cde:	af00      	add	r7, sp, #0
 8007ce0:	60f8      	str	r0, [r7, #12]
 8007ce2:	60b9      	str	r1, [r7, #8]
 8007ce4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	3360      	adds	r3, #96	@ 0x60
 8007cea:	461a      	mov	r2, r3
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	009b      	lsls	r3, r3, #2
 8007cf0:	4413      	add	r3, r2
 8007cf2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	431a      	orrs	r2, r3
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007d04:	bf00      	nop
 8007d06:	371c      	adds	r7, #28
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	3360      	adds	r3, #96	@ 0x60
 8007d20:	461a      	mov	r2, r3
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	009b      	lsls	r3, r3, #2
 8007d26:	4413      	add	r3, r2
 8007d28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007d2a:	697b      	ldr	r3, [r7, #20]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	431a      	orrs	r2, r3
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007d3a:	bf00      	nop
 8007d3c:	371c      	adds	r7, #28
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d44:	4770      	bx	lr

08007d46 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007d46:	b480      	push	{r7}
 8007d48:	b083      	sub	sp, #12
 8007d4a:	af00      	add	r7, sp, #0
 8007d4c:	6078      	str	r0, [r7, #4]
 8007d4e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	431a      	orrs	r2, r3
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	615a      	str	r2, [r3, #20]
}
 8007d60:	bf00      	nop
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b083      	sub	sp, #12
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	68db      	ldr	r3, [r3, #12]
 8007d78:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d101      	bne.n	8007d84 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8007d80:	2301      	movs	r3, #1
 8007d82:	e000      	b.n	8007d86 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8007d84:	2300      	movs	r3, #0
}
 8007d86:	4618      	mov	r0, r3
 8007d88:	370c      	adds	r7, #12
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d90:	4770      	bx	lr

08007d92 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007d92:	b480      	push	{r7}
 8007d94:	b087      	sub	sp, #28
 8007d96:	af00      	add	r7, sp, #0
 8007d98:	60f8      	str	r0, [r7, #12]
 8007d9a:	60b9      	str	r1, [r7, #8]
 8007d9c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	3330      	adds	r3, #48	@ 0x30
 8007da2:	461a      	mov	r2, r3
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	0a1b      	lsrs	r3, r3, #8
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	f003 030c 	and.w	r3, r3, #12
 8007dae:	4413      	add	r3, r2
 8007db0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007db2:	697b      	ldr	r3, [r7, #20]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f003 031f 	and.w	r3, r3, #31
 8007dbc:	211f      	movs	r1, #31
 8007dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8007dc2:	43db      	mvns	r3, r3
 8007dc4:	401a      	ands	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	0e9b      	lsrs	r3, r3, #26
 8007dca:	f003 011f 	and.w	r1, r3, #31
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	f003 031f 	and.w	r3, r3, #31
 8007dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8007dd8:	431a      	orrs	r2, r3
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8007dde:	bf00      	nop
 8007de0:	371c      	adds	r7, #28
 8007de2:	46bd      	mov	sp, r7
 8007de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de8:	4770      	bx	lr

08007dea <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8007dea:	b480      	push	{r7}
 8007dec:	b087      	sub	sp, #28
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	60f8      	str	r0, [r7, #12]
 8007df2:	60b9      	str	r1, [r7, #8]
 8007df4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	3314      	adds	r3, #20
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	68bb      	ldr	r3, [r7, #8]
 8007dfe:	0e5b      	lsrs	r3, r3, #25
 8007e00:	009b      	lsls	r3, r3, #2
 8007e02:	f003 0304 	and.w	r3, r3, #4
 8007e06:	4413      	add	r3, r2
 8007e08:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8007e0a:	697b      	ldr	r3, [r7, #20]
 8007e0c:	681a      	ldr	r2, [r3, #0]
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	0d1b      	lsrs	r3, r3, #20
 8007e12:	f003 031f 	and.w	r3, r3, #31
 8007e16:	2107      	movs	r1, #7
 8007e18:	fa01 f303 	lsl.w	r3, r1, r3
 8007e1c:	43db      	mvns	r3, r3
 8007e1e:	401a      	ands	r2, r3
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	0d1b      	lsrs	r3, r3, #20
 8007e24:	f003 031f 	and.w	r3, r3, #31
 8007e28:	6879      	ldr	r1, [r7, #4]
 8007e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8007e2e:	431a      	orrs	r2, r3
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8007e34:	bf00      	nop
 8007e36:	371c      	adds	r7, #28
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3e:	4770      	bx	lr

08007e40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8007e40:	b480      	push	{r7}
 8007e42:	b085      	sub	sp, #20
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	60f8      	str	r0, [r7, #12]
 8007e48:	60b9      	str	r1, [r7, #8]
 8007e4a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e58:	43db      	mvns	r3, r3
 8007e5a:	401a      	ands	r2, r3
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f003 0318 	and.w	r3, r3, #24
 8007e62:	4908      	ldr	r1, [pc, #32]	@ (8007e84 <LL_ADC_SetChannelSingleDiff+0x44>)
 8007e64:	40d9      	lsrs	r1, r3
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	400b      	ands	r3, r1
 8007e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8007e76:	bf00      	nop
 8007e78:	3714      	adds	r7, #20
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	0007ffff 	.word	0x0007ffff

08007e88 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b083      	sub	sp, #12
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f003 031f 	and.w	r3, r3, #31
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	370c      	adds	r7, #12
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	689b      	ldr	r3, [r3, #8]
 8007eb0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8007ed0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6093      	str	r3, [r2, #8]
}
 8007ed8:	bf00      	nop
 8007eda:	370c      	adds	r7, #12
 8007edc:	46bd      	mov	sp, r7
 8007ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee2:	4770      	bx	lr

08007ee4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8007ee4:	b480      	push	{r7}
 8007ee6:	b083      	sub	sp, #12
 8007ee8:	af00      	add	r7, sp, #0
 8007eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ef4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007ef8:	d101      	bne.n	8007efe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8007efa:	2301      	movs	r3, #1
 8007efc:	e000      	b.n	8007f00 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	370c      	adds	r7, #12
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	689b      	ldr	r3, [r3, #8]
 8007f18:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8007f1c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007f20:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	689b      	ldr	r3, [r3, #8]
 8007f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007f48:	d101      	bne.n	8007f4e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e000      	b.n	8007f50 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8007f4e:	2300      	movs	r3, #0
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b083      	sub	sp, #12
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	689b      	ldr	r3, [r3, #8]
 8007f68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f6c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007f70:	f043 0201 	orr.w	r2, r3, #1
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8007f78:	bf00      	nop
 8007f7a:	370c      	adds	r7, #12
 8007f7c:	46bd      	mov	sp, r7
 8007f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f82:	4770      	bx	lr

08007f84 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8007f84:	b480      	push	{r7}
 8007f86:	b083      	sub	sp, #12
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f94:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8007f98:	f043 0202 	orr.w	r2, r3, #2
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8007fa0:	bf00      	nop
 8007fa2:	370c      	adds	r7, #12
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr

08007fac <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	689b      	ldr	r3, [r3, #8]
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d101      	bne.n	8007fc4 <LL_ADC_IsEnabled+0x18>
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e000      	b.n	8007fc6 <LL_ADC_IsEnabled+0x1a>
 8007fc4:	2300      	movs	r3, #0
}
 8007fc6:	4618      	mov	r0, r3
 8007fc8:	370c      	adds	r7, #12
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd0:	4770      	bx	lr

08007fd2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8007fd2:	b480      	push	{r7}
 8007fd4:	b083      	sub	sp, #12
 8007fd6:	af00      	add	r7, sp, #0
 8007fd8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	f003 0302 	and.w	r3, r3, #2
 8007fe2:	2b02      	cmp	r3, #2
 8007fe4:	d101      	bne.n	8007fea <LL_ADC_IsDisableOngoing+0x18>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e000      	b.n	8007fec <LL_ADC_IsDisableOngoing+0x1a>
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8007ff8:	b480      	push	{r7}
 8007ffa:	b083      	sub	sp, #12
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	689b      	ldr	r3, [r3, #8]
 8008004:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008008:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800800c:	f043 0204 	orr.w	r2, r3, #4
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	689b      	ldr	r3, [r3, #8]
 800802c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008030:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008034:	f043 0210 	orr.w	r2, r3, #16
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800803c:	bf00      	nop
 800803e:	370c      	adds	r7, #12
 8008040:	46bd      	mov	sp, r7
 8008042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008046:	4770      	bx	lr

08008048 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	f003 0304 	and.w	r3, r3, #4
 8008058:	2b04      	cmp	r3, #4
 800805a:	d101      	bne.n	8008060 <LL_ADC_REG_IsConversionOngoing+0x18>
 800805c:	2301      	movs	r3, #1
 800805e:	e000      	b.n	8008062 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008060:	2300      	movs	r3, #0
}
 8008062:	4618      	mov	r0, r3
 8008064:	370c      	adds	r7, #12
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr

0800806e <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800806e:	b480      	push	{r7}
 8008070:	b083      	sub	sp, #12
 8008072:	af00      	add	r7, sp, #0
 8008074:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	689b      	ldr	r3, [r3, #8]
 800807a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800807e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008082:	f043 0220 	orr.w	r2, r3, #32
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800808a:	bf00      	nop
 800808c:	370c      	adds	r7, #12
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8008096:	b480      	push	{r7}
 8008098:	b083      	sub	sp, #12
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	689b      	ldr	r3, [r3, #8]
 80080a2:	f003 0308 	and.w	r3, r3, #8
 80080a6:	2b08      	cmp	r3, #8
 80080a8:	d101      	bne.n	80080ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80080aa:	2301      	movs	r3, #1
 80080ac:	e000      	b.n	80080b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80080ae:	2300      	movs	r3, #0
}
 80080b0:	4618      	mov	r0, r3
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80080bc:	b590      	push	{r4, r7, lr}
 80080be:	b089      	sub	sp, #36	@ 0x24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80080c4:	2300      	movs	r3, #0
 80080c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80080c8:	2300      	movs	r3, #0
 80080ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d101      	bne.n	80080d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	e167      	b.n	80083a6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	695b      	ldr	r3, [r3, #20]
 80080da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d109      	bne.n	80080f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f7fc f8c3 	bl	8004270 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4618      	mov	r0, r3
 80080fe:	f7ff fef1 	bl	8007ee4 <LL_ADC_IsDeepPowerDownEnabled>
 8008102:	4603      	mov	r3, r0
 8008104:	2b00      	cmp	r3, #0
 8008106:	d004      	beq.n	8008112 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	4618      	mov	r0, r3
 800810e:	f7ff fed7 	bl	8007ec0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	4618      	mov	r0, r3
 8008118:	f7ff ff0c 	bl	8007f34 <LL_ADC_IsInternalRegulatorEnabled>
 800811c:	4603      	mov	r3, r0
 800811e:	2b00      	cmp	r3, #0
 8008120:	d115      	bne.n	800814e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4618      	mov	r0, r3
 8008128:	f7ff fef0 	bl	8007f0c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800812c:	4ba0      	ldr	r3, [pc, #640]	@ (80083b0 <HAL_ADC_Init+0x2f4>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	099b      	lsrs	r3, r3, #6
 8008132:	4aa0      	ldr	r2, [pc, #640]	@ (80083b4 <HAL_ADC_Init+0x2f8>)
 8008134:	fba2 2303 	umull	r2, r3, r2, r3
 8008138:	099b      	lsrs	r3, r3, #6
 800813a:	3301      	adds	r3, #1
 800813c:	005b      	lsls	r3, r3, #1
 800813e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008140:	e002      	b.n	8008148 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	3b01      	subs	r3, #1
 8008146:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d1f9      	bne.n	8008142 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4618      	mov	r0, r3
 8008154:	f7ff feee 	bl	8007f34 <LL_ADC_IsInternalRegulatorEnabled>
 8008158:	4603      	mov	r3, r0
 800815a:	2b00      	cmp	r3, #0
 800815c:	d10d      	bne.n	800817a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008162:	f043 0210 	orr.w	r2, r3, #16
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800816e:	f043 0201 	orr.w	r2, r3, #1
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4618      	mov	r0, r3
 8008180:	f7ff ff62 	bl	8008048 <LL_ADC_REG_IsConversionOngoing>
 8008184:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800818a:	f003 0310 	and.w	r3, r3, #16
 800818e:	2b00      	cmp	r3, #0
 8008190:	f040 8100 	bne.w	8008394 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8008194:	697b      	ldr	r3, [r7, #20]
 8008196:	2b00      	cmp	r3, #0
 8008198:	f040 80fc 	bne.w	8008394 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80081a4:	f043 0202 	orr.w	r2, r3, #2
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	4618      	mov	r0, r3
 80081b2:	f7ff fefb 	bl	8007fac <LL_ADC_IsEnabled>
 80081b6:	4603      	mov	r3, r0
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d111      	bne.n	80081e0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80081bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80081c0:	f7ff fef4 	bl	8007fac <LL_ADC_IsEnabled>
 80081c4:	4604      	mov	r4, r0
 80081c6:	487c      	ldr	r0, [pc, #496]	@ (80083b8 <HAL_ADC_Init+0x2fc>)
 80081c8:	f7ff fef0 	bl	8007fac <LL_ADC_IsEnabled>
 80081cc:	4603      	mov	r3, r0
 80081ce:	4323      	orrs	r3, r4
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d105      	bne.n	80081e0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	4619      	mov	r1, r3
 80081da:	4878      	ldr	r0, [pc, #480]	@ (80083bc <HAL_ADC_Init+0x300>)
 80081dc:	f7ff fcf4 	bl	8007bc8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	7f5b      	ldrb	r3, [r3, #29]
 80081e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80081ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80081f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80081f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80081fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008200:	4313      	orrs	r3, r2
 8008202:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800820a:	2b01      	cmp	r3, #1
 800820c:	d106      	bne.n	800821c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008212:	3b01      	subs	r3, #1
 8008214:	045b      	lsls	r3, r3, #17
 8008216:	69ba      	ldr	r2, [r7, #24]
 8008218:	4313      	orrs	r3, r2
 800821a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008220:	2b00      	cmp	r3, #0
 8008222:	d009      	beq.n	8008238 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008228:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008230:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008232:	69ba      	ldr	r2, [r7, #24]
 8008234:	4313      	orrs	r3, r2
 8008236:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	68da      	ldr	r2, [r3, #12]
 800823e:	4b60      	ldr	r3, [pc, #384]	@ (80083c0 <HAL_ADC_Init+0x304>)
 8008240:	4013      	ands	r3, r2
 8008242:	687a      	ldr	r2, [r7, #4]
 8008244:	6812      	ldr	r2, [r2, #0]
 8008246:	69b9      	ldr	r1, [r7, #24]
 8008248:	430b      	orrs	r3, r1
 800824a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	691b      	ldr	r3, [r3, #16]
 8008252:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	430a      	orrs	r2, r1
 8008260:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4618      	mov	r0, r3
 8008268:	f7ff ff15 	bl	8008096 <LL_ADC_INJ_IsConversionOngoing>
 800826c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800826e:	697b      	ldr	r3, [r7, #20]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d16d      	bne.n	8008350 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d16a      	bne.n	8008350 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800827e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008286:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008288:	4313      	orrs	r3, r2
 800828a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008296:	f023 0302 	bic.w	r3, r3, #2
 800829a:	687a      	ldr	r2, [r7, #4]
 800829c:	6812      	ldr	r2, [r2, #0]
 800829e:	69b9      	ldr	r1, [r7, #24]
 80082a0:	430b      	orrs	r3, r1
 80082a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d017      	beq.n	80082dc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	691a      	ldr	r2, [r3, #16]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80082ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80082c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80082c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	6911      	ldr	r1, [r2, #16]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	6812      	ldr	r2, [r2, #0]
 80082d4:	430b      	orrs	r3, r1
 80082d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80082da:	e013      	b.n	8008304 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	691a      	ldr	r2, [r3, #16]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80082ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	6812      	ldr	r2, [r2, #0]
 80082f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80082fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008300:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800830a:	2b01      	cmp	r3, #1
 800830c:	d118      	bne.n	8008340 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008318:	f023 0304 	bic.w	r3, r3, #4
 800831c:	687a      	ldr	r2, [r7, #4]
 800831e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008324:	4311      	orrs	r1, r2
 8008326:	687a      	ldr	r2, [r7, #4]
 8008328:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800832a:	4311      	orrs	r1, r2
 800832c:	687a      	ldr	r2, [r7, #4]
 800832e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8008330:	430a      	orrs	r2, r1
 8008332:	431a      	orrs	r2, r3
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	f042 0201 	orr.w	r2, r2, #1
 800833c:	611a      	str	r2, [r3, #16]
 800833e:	e007      	b.n	8008350 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	691a      	ldr	r2, [r3, #16]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f022 0201 	bic.w	r2, r2, #1
 800834e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	695b      	ldr	r3, [r3, #20]
 8008354:	2b01      	cmp	r3, #1
 8008356:	d10c      	bne.n	8008372 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800835e:	f023 010f 	bic.w	r1, r3, #15
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6a1b      	ldr	r3, [r3, #32]
 8008366:	1e5a      	subs	r2, r3, #1
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	430a      	orrs	r2, r1
 800836e:	631a      	str	r2, [r3, #48]	@ 0x30
 8008370:	e007      	b.n	8008382 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f022 020f 	bic.w	r2, r2, #15
 8008380:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008386:	f023 0303 	bic.w	r3, r3, #3
 800838a:	f043 0201 	orr.w	r2, r3, #1
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008392:	e007      	b.n	80083a4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008398:	f043 0210 	orr.w	r2, r3, #16
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80083a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3724      	adds	r7, #36	@ 0x24
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd90      	pop	{r4, r7, pc}
 80083ae:	bf00      	nop
 80083b0:	20000004 	.word	0x20000004
 80083b4:	053e2d63 	.word	0x053e2d63
 80083b8:	50000100 	.word	0x50000100
 80083bc:	50000300 	.word	0x50000300
 80083c0:	fff04007 	.word	0xfff04007

080083c4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80083cc:	4859      	ldr	r0, [pc, #356]	@ (8008534 <HAL_ADC_Start+0x170>)
 80083ce:	f7ff fd5b 	bl	8007e88 <LL_ADC_GetMultimode>
 80083d2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4618      	mov	r0, r3
 80083da:	f7ff fe35 	bl	8008048 <LL_ADC_REG_IsConversionOngoing>
 80083de:	4603      	mov	r3, r0
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f040 809f 	bne.w	8008524 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	d101      	bne.n	80083f4 <HAL_ADC_Start+0x30>
 80083f0:	2302      	movs	r3, #2
 80083f2:	e09a      	b.n	800852a <HAL_ADC_Start+0x166>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80083fc:	6878      	ldr	r0, [r7, #4]
 80083fe:	f000 fe63 	bl	80090c8 <ADC_Enable>
 8008402:	4603      	mov	r3, r0
 8008404:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8008406:	7dfb      	ldrb	r3, [r7, #23]
 8008408:	2b00      	cmp	r3, #0
 800840a:	f040 8086 	bne.w	800851a <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008412:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008416:	f023 0301 	bic.w	r3, r3, #1
 800841a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a44      	ldr	r2, [pc, #272]	@ (8008538 <HAL_ADC_Start+0x174>)
 8008428:	4293      	cmp	r3, r2
 800842a:	d002      	beq.n	8008432 <HAL_ADC_Start+0x6e>
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	e001      	b.n	8008436 <HAL_ADC_Start+0x72>
 8008432:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	6812      	ldr	r2, [r2, #0]
 800843a:	4293      	cmp	r3, r2
 800843c:	d002      	beq.n	8008444 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d105      	bne.n	8008450 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008448:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008454:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008458:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800845c:	d106      	bne.n	800846c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008462:	f023 0206 	bic.w	r2, r3, #6
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	661a      	str	r2, [r3, #96]	@ 0x60
 800846a:	e002      	b.n	8008472 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	221c      	movs	r2, #28
 8008478:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2200      	movs	r2, #0
 800847e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	4a2c      	ldr	r2, [pc, #176]	@ (8008538 <HAL_ADC_Start+0x174>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d002      	beq.n	8008492 <HAL_ADC_Start+0xce>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	e001      	b.n	8008496 <HAL_ADC_Start+0xd2>
 8008492:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	6812      	ldr	r2, [r2, #0]
 800849a:	4293      	cmp	r3, r2
 800849c:	d008      	beq.n	80084b0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d005      	beq.n	80084b0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	2b05      	cmp	r3, #5
 80084a8:	d002      	beq.n	80084b0 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80084aa:	693b      	ldr	r3, [r7, #16]
 80084ac:	2b09      	cmp	r3, #9
 80084ae:	d114      	bne.n	80084da <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d007      	beq.n	80084ce <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084c2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80084c6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	4618      	mov	r0, r3
 80084d4:	f7ff fd90 	bl	8007ff8 <LL_ADC_REG_StartConversion>
 80084d8:	e026      	b.n	8008528 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80084de:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a13      	ldr	r2, [pc, #76]	@ (8008538 <HAL_ADC_Start+0x174>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d002      	beq.n	80084f6 <HAL_ADC_Start+0x132>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	e001      	b.n	80084fa <HAL_ADC_Start+0x136>
 80084f6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80084fa:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	68db      	ldr	r3, [r3, #12]
 8008500:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008504:	2b00      	cmp	r3, #0
 8008506:	d00f      	beq.n	8008528 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800850c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8008510:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008518:	e006      	b.n	8008528 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8008522:	e001      	b.n	8008528 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8008524:	2302      	movs	r3, #2
 8008526:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8008528:	7dfb      	ldrb	r3, [r7, #23]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	50000300 	.word	0x50000300
 8008538:	50000100 	.word	0x50000100

0800853c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800854a:	2b01      	cmp	r3, #1
 800854c:	d101      	bne.n	8008552 <HAL_ADC_Stop+0x16>
 800854e:	2302      	movs	r3, #2
 8008550:	e023      	b.n	800859a <HAL_ADC_Stop+0x5e>
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2201      	movs	r2, #1
 8008556:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800855a:	2103      	movs	r1, #3
 800855c:	6878      	ldr	r0, [r7, #4]
 800855e:	f000 fcf7 	bl	8008f50 <ADC_ConversionStop>
 8008562:	4603      	mov	r3, r0
 8008564:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008566:	7bfb      	ldrb	r3, [r7, #15]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d111      	bne.n	8008590 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800856c:	6878      	ldr	r0, [r7, #4]
 800856e:	f000 fe31 	bl	80091d4 <ADC_Disable>
 8008572:	4603      	mov	r3, r0
 8008574:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8008576:	7bfb      	ldrb	r3, [r7, #15]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d109      	bne.n	8008590 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008580:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8008584:	f023 0301 	bic.w	r3, r3, #1
 8008588:	f043 0201 	orr.w	r2, r3, #1
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	65da      	str	r2, [r3, #92]	@ 0x5c
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008598:	7bfb      	ldrb	r3, [r7, #15]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
	...

080085a4 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b088      	sub	sp, #32
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
 80085ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80085ae:	4867      	ldr	r0, [pc, #412]	@ (800874c <HAL_ADC_PollForConversion+0x1a8>)
 80085b0:	f7ff fc6a 	bl	8007e88 <LL_ADC_GetMultimode>
 80085b4:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	699b      	ldr	r3, [r3, #24]
 80085ba:	2b08      	cmp	r3, #8
 80085bc:	d102      	bne.n	80085c4 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80085be:	2308      	movs	r3, #8
 80085c0:	61fb      	str	r3, [r7, #28]
 80085c2:	e02a      	b.n	800861a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d005      	beq.n	80085d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	2b05      	cmp	r3, #5
 80085ce:	d002      	beq.n	80085d6 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80085d0:	697b      	ldr	r3, [r7, #20]
 80085d2:	2b09      	cmp	r3, #9
 80085d4:	d111      	bne.n	80085fa <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	68db      	ldr	r3, [r3, #12]
 80085dc:	f003 0301 	and.w	r3, r3, #1
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d007      	beq.n	80085f4 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085e8:	f043 0220 	orr.w	r2, r3, #32
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e0a6      	b.n	8008742 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80085f4:	2304      	movs	r3, #4
 80085f6:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80085f8:	e00f      	b.n	800861a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80085fa:	4854      	ldr	r0, [pc, #336]	@ (800874c <HAL_ADC_PollForConversion+0x1a8>)
 80085fc:	f7ff fc52 	bl	8007ea4 <LL_ADC_GetMultiDMATransfer>
 8008600:	4603      	mov	r3, r0
 8008602:	2b00      	cmp	r3, #0
 8008604:	d007      	beq.n	8008616 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800860a:	f043 0220 	orr.w	r2, r3, #32
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e095      	b.n	8008742 <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8008616:	2304      	movs	r3, #4
 8008618:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800861a:	f7ff faa7 	bl	8007b6c <HAL_GetTick>
 800861e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008620:	e021      	b.n	8008666 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008628:	d01d      	beq.n	8008666 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800862a:	f7ff fa9f 	bl	8007b6c <HAL_GetTick>
 800862e:	4602      	mov	r2, r0
 8008630:	693b      	ldr	r3, [r7, #16]
 8008632:	1ad3      	subs	r3, r2, r3
 8008634:	683a      	ldr	r2, [r7, #0]
 8008636:	429a      	cmp	r2, r3
 8008638:	d302      	bcc.n	8008640 <HAL_ADC_PollForConversion+0x9c>
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d112      	bne.n	8008666 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	4013      	ands	r3, r2
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10b      	bne.n	8008666 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008652:	f043 0204 	orr.w	r2, r3, #4
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8008662:	2303      	movs	r3, #3
 8008664:	e06d      	b.n	8008742 <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	681a      	ldr	r2, [r3, #0]
 800866c:	69fb      	ldr	r3, [r7, #28]
 800866e:	4013      	ands	r3, r2
 8008670:	2b00      	cmp	r3, #0
 8008672:	d0d6      	beq.n	8008622 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008678:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4618      	mov	r0, r3
 8008686:	f7ff fb71 	bl	8007d6c <LL_ADC_REG_IsTriggerSourceSWStart>
 800868a:	4603      	mov	r3, r0
 800868c:	2b00      	cmp	r3, #0
 800868e:	d01c      	beq.n	80086ca <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	7f5b      	ldrb	r3, [r3, #29]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d118      	bne.n	80086ca <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f003 0308 	and.w	r3, r3, #8
 80086a2:	2b08      	cmp	r3, #8
 80086a4:	d111      	bne.n	80086ca <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086aa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d105      	bne.n	80086ca <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086c2:	f043 0201 	orr.w	r2, r3, #1
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a20      	ldr	r2, [pc, #128]	@ (8008750 <HAL_ADC_PollForConversion+0x1ac>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d002      	beq.n	80086da <HAL_ADC_PollForConversion+0x136>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	e001      	b.n	80086de <HAL_ADC_PollForConversion+0x13a>
 80086da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	6812      	ldr	r2, [r2, #0]
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d008      	beq.n	80086f8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d005      	beq.n	80086f8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	2b05      	cmp	r3, #5
 80086f0:	d002      	beq.n	80086f8 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	2b09      	cmp	r3, #9
 80086f6:	d104      	bne.n	8008702 <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	61bb      	str	r3, [r7, #24]
 8008700:	e00d      	b.n	800871e <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a12      	ldr	r2, [pc, #72]	@ (8008750 <HAL_ADC_PollForConversion+0x1ac>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d002      	beq.n	8008712 <HAL_ADC_PollForConversion+0x16e>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	e001      	b.n	8008716 <HAL_ADC_PollForConversion+0x172>
 8008712:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8008716:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	68db      	ldr	r3, [r3, #12]
 800871c:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800871e:	69fb      	ldr	r3, [r7, #28]
 8008720:	2b08      	cmp	r3, #8
 8008722:	d104      	bne.n	800872e <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	2208      	movs	r2, #8
 800872a:	601a      	str	r2, [r3, #0]
 800872c:	e008      	b.n	8008740 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800872e:	69bb      	ldr	r3, [r7, #24]
 8008730:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008734:	2b00      	cmp	r3, #0
 8008736:	d103      	bne.n	8008740 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	220c      	movs	r2, #12
 800873e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8008740:	2300      	movs	r3, #0
}
 8008742:	4618      	mov	r0, r3
 8008744:	3720      	adds	r7, #32
 8008746:	46bd      	mov	sp, r7
 8008748:	bd80      	pop	{r7, pc}
 800874a:	bf00      	nop
 800874c:	50000300 	.word	0x50000300
 8008750:	50000100 	.word	0x50000100

08008754 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8008754:	b480      	push	{r7}
 8008756:	b083      	sub	sp, #12
 8008758:	af00      	add	r7, sp, #0
 800875a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8008762:	4618      	mov	r0, r3
 8008764:	370c      	adds	r7, #12
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr
	...

08008770 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b0b6      	sub	sp, #216	@ 0xd8
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
 8008778:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800877a:	2300      	movs	r3, #0
 800877c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8008780:	2300      	movs	r3, #0
 8008782:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800878a:	2b01      	cmp	r3, #1
 800878c:	d101      	bne.n	8008792 <HAL_ADC_ConfigChannel+0x22>
 800878e:	2302      	movs	r3, #2
 8008790:	e3c8      	b.n	8008f24 <HAL_ADC_ConfigChannel+0x7b4>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2201      	movs	r2, #1
 8008796:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4618      	mov	r0, r3
 80087a0:	f7ff fc52 	bl	8008048 <LL_ADC_REG_IsConversionOngoing>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	f040 83ad 	bne.w	8008f06 <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6818      	ldr	r0, [r3, #0]
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	6859      	ldr	r1, [r3, #4]
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	461a      	mov	r2, r3
 80087ba:	f7ff faea 	bl	8007d92 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	4618      	mov	r0, r3
 80087c4:	f7ff fc40 	bl	8008048 <LL_ADC_REG_IsConversionOngoing>
 80087c8:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7ff fc60 	bl	8008096 <LL_ADC_INJ_IsConversionOngoing>
 80087d6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80087da:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f040 81d9 	bne.w	8008b96 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80087e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	f040 81d4 	bne.w	8008b96 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80087f6:	d10f      	bne.n	8008818 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6818      	ldr	r0, [r3, #0]
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	2200      	movs	r2, #0
 8008802:	4619      	mov	r1, r3
 8008804:	f7ff faf1 	bl	8007dea <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8008810:	4618      	mov	r0, r3
 8008812:	f7ff fa98 	bl	8007d46 <LL_ADC_SetSamplingTimeCommonConfig>
 8008816:	e00e      	b.n	8008836 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6818      	ldr	r0, [r3, #0]
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	6819      	ldr	r1, [r3, #0]
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	461a      	mov	r2, r3
 8008826:	f7ff fae0 	bl	8007dea <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	2100      	movs	r1, #0
 8008830:	4618      	mov	r0, r3
 8008832:	f7ff fa88 	bl	8007d46 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	695a      	ldr	r2, [r3, #20]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68db      	ldr	r3, [r3, #12]
 8008840:	08db      	lsrs	r3, r3, #3
 8008842:	f003 0303 	and.w	r3, r3, #3
 8008846:	005b      	lsls	r3, r3, #1
 8008848:	fa02 f303 	lsl.w	r3, r2, r3
 800884c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	2b04      	cmp	r3, #4
 8008856:	d022      	beq.n	800889e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6818      	ldr	r0, [r3, #0]
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	6919      	ldr	r1, [r3, #16]
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008868:	f7ff f9e2 	bl	8007c30 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	6818      	ldr	r0, [r3, #0]
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	6919      	ldr	r1, [r3, #16]
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	461a      	mov	r2, r3
 800887a:	f7ff fa2e 	bl	8007cda <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6818      	ldr	r0, [r3, #0]
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800888a:	2b01      	cmp	r3, #1
 800888c:	d102      	bne.n	8008894 <HAL_ADC_ConfigChannel+0x124>
 800888e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008892:	e000      	b.n	8008896 <HAL_ADC_ConfigChannel+0x126>
 8008894:	2300      	movs	r3, #0
 8008896:	461a      	mov	r2, r3
 8008898:	f7ff fa3a 	bl	8007d10 <LL_ADC_SetOffsetSaturation>
 800889c:	e17b      	b.n	8008b96 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	2100      	movs	r1, #0
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7ff f9e7 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 80088aa:	4603      	mov	r3, r0
 80088ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d10a      	bne.n	80088ca <HAL_ADC_ConfigChannel+0x15a>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	2100      	movs	r1, #0
 80088ba:	4618      	mov	r0, r3
 80088bc:	f7ff f9dc 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 80088c0:	4603      	mov	r3, r0
 80088c2:	0e9b      	lsrs	r3, r3, #26
 80088c4:	f003 021f 	and.w	r2, r3, #31
 80088c8:	e01e      	b.n	8008908 <HAL_ADC_ConfigChannel+0x198>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	2100      	movs	r1, #0
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7ff f9d1 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 80088d6:	4603      	mov	r3, r0
 80088d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80088e0:	fa93 f3a3 	rbit	r3, r3
 80088e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80088e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80088ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80088f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d101      	bne.n	80088fc <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 80088f8:	2320      	movs	r3, #32
 80088fa:	e004      	b.n	8008906 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 80088fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008900:	fab3 f383 	clz	r3, r3
 8008904:	b2db      	uxtb	r3, r3
 8008906:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008910:	2b00      	cmp	r3, #0
 8008912:	d105      	bne.n	8008920 <HAL_ADC_ConfigChannel+0x1b0>
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	0e9b      	lsrs	r3, r3, #26
 800891a:	f003 031f 	and.w	r3, r3, #31
 800891e:	e018      	b.n	8008952 <HAL_ADC_ConfigChannel+0x1e2>
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008928:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800892c:	fa93 f3a3 	rbit	r3, r3
 8008930:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008934:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008938:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800893c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8008940:	2b00      	cmp	r3, #0
 8008942:	d101      	bne.n	8008948 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8008944:	2320      	movs	r3, #32
 8008946:	e004      	b.n	8008952 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8008948:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800894c:	fab3 f383 	clz	r3, r3
 8008950:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008952:	429a      	cmp	r2, r3
 8008954:	d106      	bne.n	8008964 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2200      	movs	r2, #0
 800895c:	2100      	movs	r1, #0
 800895e:	4618      	mov	r0, r3
 8008960:	f7ff f9a0 	bl	8007ca4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2101      	movs	r1, #1
 800896a:	4618      	mov	r0, r3
 800896c:	f7ff f984 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008970:	4603      	mov	r3, r0
 8008972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008976:	2b00      	cmp	r3, #0
 8008978:	d10a      	bne.n	8008990 <HAL_ADC_ConfigChannel+0x220>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	2101      	movs	r1, #1
 8008980:	4618      	mov	r0, r3
 8008982:	f7ff f979 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008986:	4603      	mov	r3, r0
 8008988:	0e9b      	lsrs	r3, r3, #26
 800898a:	f003 021f 	and.w	r2, r3, #31
 800898e:	e01e      	b.n	80089ce <HAL_ADC_ConfigChannel+0x25e>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	2101      	movs	r1, #1
 8008996:	4618      	mov	r0, r3
 8008998:	f7ff f96e 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 800899c:	4603      	mov	r3, r0
 800899e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089a2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80089a6:	fa93 f3a3 	rbit	r3, r3
 80089aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80089ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80089b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80089b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d101      	bne.n	80089c2 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 80089be:	2320      	movs	r3, #32
 80089c0:	e004      	b.n	80089cc <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 80089c2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80089c6:	fab3 f383 	clz	r3, r3
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d105      	bne.n	80089e6 <HAL_ADC_ConfigChannel+0x276>
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	0e9b      	lsrs	r3, r3, #26
 80089e0:	f003 031f 	and.w	r3, r3, #31
 80089e4:	e018      	b.n	8008a18 <HAL_ADC_ConfigChannel+0x2a8>
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80089f2:	fa93 f3a3 	rbit	r3, r3
 80089f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80089fa:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80089fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008a02:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d101      	bne.n	8008a0e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8008a0a:	2320      	movs	r3, #32
 8008a0c:	e004      	b.n	8008a18 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8008a0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008a12:	fab3 f383 	clz	r3, r3
 8008a16:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008a18:	429a      	cmp	r2, r3
 8008a1a:	d106      	bne.n	8008a2a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	2200      	movs	r2, #0
 8008a22:	2101      	movs	r1, #1
 8008a24:	4618      	mov	r0, r3
 8008a26:	f7ff f93d 	bl	8007ca4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	2102      	movs	r1, #2
 8008a30:	4618      	mov	r0, r3
 8008a32:	f7ff f921 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008a36:	4603      	mov	r3, r0
 8008a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d10a      	bne.n	8008a56 <HAL_ADC_ConfigChannel+0x2e6>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	2102      	movs	r1, #2
 8008a46:	4618      	mov	r0, r3
 8008a48:	f7ff f916 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	0e9b      	lsrs	r3, r3, #26
 8008a50:	f003 021f 	and.w	r2, r3, #31
 8008a54:	e01e      	b.n	8008a94 <HAL_ADC_ConfigChannel+0x324>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2102      	movs	r1, #2
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f7ff f90b 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008a62:	4603      	mov	r3, r0
 8008a64:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a68:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008a6c:	fa93 f3a3 	rbit	r3, r3
 8008a70:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008a78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8008a7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d101      	bne.n	8008a88 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8008a84:	2320      	movs	r3, #32
 8008a86:	e004      	b.n	8008a92 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8008a88:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8008a8c:	fab3 f383 	clz	r3, r3
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008a94:	683b      	ldr	r3, [r7, #0]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d105      	bne.n	8008aac <HAL_ADC_ConfigChannel+0x33c>
 8008aa0:	683b      	ldr	r3, [r7, #0]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	0e9b      	lsrs	r3, r3, #26
 8008aa6:	f003 031f 	and.w	r3, r3, #31
 8008aaa:	e016      	b.n	8008ada <HAL_ADC_ConfigChannel+0x36a>
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ab4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8008ab8:	fa93 f3a3 	rbit	r3, r3
 8008abc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8008abe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008ac0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8008ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d101      	bne.n	8008ad0 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8008acc:	2320      	movs	r3, #32
 8008ace:	e004      	b.n	8008ada <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8008ad0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ad4:	fab3 f383 	clz	r3, r3
 8008ad8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008ada:	429a      	cmp	r2, r3
 8008adc:	d106      	bne.n	8008aec <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	2102      	movs	r1, #2
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f7ff f8dc 	bl	8007ca4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	2103      	movs	r1, #3
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7ff f8c0 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008af8:	4603      	mov	r3, r0
 8008afa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d10a      	bne.n	8008b18 <HAL_ADC_ConfigChannel+0x3a8>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	2103      	movs	r1, #3
 8008b08:	4618      	mov	r0, r3
 8008b0a:	f7ff f8b5 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008b0e:	4603      	mov	r3, r0
 8008b10:	0e9b      	lsrs	r3, r3, #26
 8008b12:	f003 021f 	and.w	r2, r3, #31
 8008b16:	e017      	b.n	8008b48 <HAL_ADC_ConfigChannel+0x3d8>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2103      	movs	r1, #3
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f7ff f8aa 	bl	8007c78 <LL_ADC_GetOffsetChannel>
 8008b24:	4603      	mov	r3, r0
 8008b26:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008b2a:	fa93 f3a3 	rbit	r3, r3
 8008b2e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8008b30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b32:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008b34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d101      	bne.n	8008b3e <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8008b3a:	2320      	movs	r3, #32
 8008b3c:	e003      	b.n	8008b46 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8008b3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008b40:	fab3 f383 	clz	r3, r3
 8008b44:	b2db      	uxtb	r3, r3
 8008b46:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d105      	bne.n	8008b60 <HAL_ADC_ConfigChannel+0x3f0>
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	0e9b      	lsrs	r3, r3, #26
 8008b5a:	f003 031f 	and.w	r3, r3, #31
 8008b5e:	e011      	b.n	8008b84 <HAL_ADC_ConfigChannel+0x414>
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b66:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008b68:	fa93 f3a3 	rbit	r3, r3
 8008b6c:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8008b6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008b70:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008b72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d101      	bne.n	8008b7c <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8008b78:	2320      	movs	r3, #32
 8008b7a:	e003      	b.n	8008b84 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8008b7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008b7e:	fab3 f383 	clz	r3, r3
 8008b82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d106      	bne.n	8008b96 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	2103      	movs	r1, #3
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7ff f887 	bl	8007ca4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f7ff fa06 	bl	8007fac <LL_ADC_IsEnabled>
 8008ba0:	4603      	mov	r3, r0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f040 8140 	bne.w	8008e28 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6818      	ldr	r0, [r3, #0]
 8008bac:	683b      	ldr	r3, [r7, #0]
 8008bae:	6819      	ldr	r1, [r3, #0]
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	68db      	ldr	r3, [r3, #12]
 8008bb4:	461a      	mov	r2, r3
 8008bb6:	f7ff f943 	bl	8007e40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	4a8f      	ldr	r2, [pc, #572]	@ (8008dfc <HAL_ADC_ConfigChannel+0x68c>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	f040 8131 	bne.w	8008e28 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d10b      	bne.n	8008bee <HAL_ADC_ConfigChannel+0x47e>
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	0e9b      	lsrs	r3, r3, #26
 8008bdc:	3301      	adds	r3, #1
 8008bde:	f003 031f 	and.w	r3, r3, #31
 8008be2:	2b09      	cmp	r3, #9
 8008be4:	bf94      	ite	ls
 8008be6:	2301      	movls	r3, #1
 8008be8:	2300      	movhi	r3, #0
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	e019      	b.n	8008c22 <HAL_ADC_ConfigChannel+0x4b2>
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bf4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008bf6:	fa93 f3a3 	rbit	r3, r3
 8008bfa:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8008bfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bfe:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8008c00:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d101      	bne.n	8008c0a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8008c06:	2320      	movs	r3, #32
 8008c08:	e003      	b.n	8008c12 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8008c0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c0c:	fab3 f383 	clz	r3, r3
 8008c10:	b2db      	uxtb	r3, r3
 8008c12:	3301      	adds	r3, #1
 8008c14:	f003 031f 	and.w	r3, r3, #31
 8008c18:	2b09      	cmp	r3, #9
 8008c1a:	bf94      	ite	ls
 8008c1c:	2301      	movls	r3, #1
 8008c1e:	2300      	movhi	r3, #0
 8008c20:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d079      	beq.n	8008d1a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d107      	bne.n	8008c42 <HAL_ADC_ConfigChannel+0x4d2>
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	0e9b      	lsrs	r3, r3, #26
 8008c38:	3301      	adds	r3, #1
 8008c3a:	069b      	lsls	r3, r3, #26
 8008c3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008c40:	e015      	b.n	8008c6e <HAL_ADC_ConfigChannel+0x4fe>
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c4a:	fa93 f3a3 	rbit	r3, r3
 8008c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008c50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c52:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008c54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d101      	bne.n	8008c5e <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8008c5a:	2320      	movs	r3, #32
 8008c5c:	e003      	b.n	8008c66 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8008c5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c60:	fab3 f383 	clz	r3, r3
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	3301      	adds	r3, #1
 8008c68:	069b      	lsls	r3, r3, #26
 8008c6a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d109      	bne.n	8008c8e <HAL_ADC_ConfigChannel+0x51e>
 8008c7a:	683b      	ldr	r3, [r7, #0]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	0e9b      	lsrs	r3, r3, #26
 8008c80:	3301      	adds	r3, #1
 8008c82:	f003 031f 	and.w	r3, r3, #31
 8008c86:	2101      	movs	r1, #1
 8008c88:	fa01 f303 	lsl.w	r3, r1, r3
 8008c8c:	e017      	b.n	8008cbe <HAL_ADC_ConfigChannel+0x54e>
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c96:	fa93 f3a3 	rbit	r3, r3
 8008c9a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008c9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008c9e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008ca0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d101      	bne.n	8008caa <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8008ca6:	2320      	movs	r3, #32
 8008ca8:	e003      	b.n	8008cb2 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8008caa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cac:	fab3 f383 	clz	r3, r3
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	3301      	adds	r3, #1
 8008cb4:	f003 031f 	and.w	r3, r3, #31
 8008cb8:	2101      	movs	r1, #1
 8008cba:	fa01 f303 	lsl.w	r3, r1, r3
 8008cbe:	ea42 0103 	orr.w	r1, r2, r3
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d10a      	bne.n	8008ce4 <HAL_ADC_ConfigChannel+0x574>
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	0e9b      	lsrs	r3, r3, #26
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	f003 021f 	and.w	r2, r3, #31
 8008cda:	4613      	mov	r3, r2
 8008cdc:	005b      	lsls	r3, r3, #1
 8008cde:	4413      	add	r3, r2
 8008ce0:	051b      	lsls	r3, r3, #20
 8008ce2:	e018      	b.n	8008d16 <HAL_ADC_ConfigChannel+0x5a6>
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cec:	fa93 f3a3 	rbit	r3, r3
 8008cf0:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008cf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008cf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d101      	bne.n	8008d00 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8008cfc:	2320      	movs	r3, #32
 8008cfe:	e003      	b.n	8008d08 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8008d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d02:	fab3 f383 	clz	r3, r3
 8008d06:	b2db      	uxtb	r3, r3
 8008d08:	3301      	adds	r3, #1
 8008d0a:	f003 021f 	and.w	r2, r3, #31
 8008d0e:	4613      	mov	r3, r2
 8008d10:	005b      	lsls	r3, r3, #1
 8008d12:	4413      	add	r3, r2
 8008d14:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d16:	430b      	orrs	r3, r1
 8008d18:	e081      	b.n	8008e1e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d107      	bne.n	8008d36 <HAL_ADC_ConfigChannel+0x5c6>
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	0e9b      	lsrs	r3, r3, #26
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	069b      	lsls	r3, r3, #26
 8008d30:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008d34:	e015      	b.n	8008d62 <HAL_ADC_ConfigChannel+0x5f2>
 8008d36:	683b      	ldr	r3, [r7, #0]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d3e:	fa93 f3a3 	rbit	r3, r3
 8008d42:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d46:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d101      	bne.n	8008d52 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8008d4e:	2320      	movs	r3, #32
 8008d50:	e003      	b.n	8008d5a <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8008d52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d54:	fab3 f383 	clz	r3, r3
 8008d58:	b2db      	uxtb	r3, r3
 8008d5a:	3301      	adds	r3, #1
 8008d5c:	069b      	lsls	r3, r3, #26
 8008d5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008d62:	683b      	ldr	r3, [r7, #0]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d109      	bne.n	8008d82 <HAL_ADC_ConfigChannel+0x612>
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	0e9b      	lsrs	r3, r3, #26
 8008d74:	3301      	adds	r3, #1
 8008d76:	f003 031f 	and.w	r3, r3, #31
 8008d7a:	2101      	movs	r1, #1
 8008d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8008d80:	e017      	b.n	8008db2 <HAL_ADC_ConfigChannel+0x642>
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d88:	6a3b      	ldr	r3, [r7, #32]
 8008d8a:	fa93 f3a3 	rbit	r3, r3
 8008d8e:	61fb      	str	r3, [r7, #28]
  return result;
 8008d90:	69fb      	ldr	r3, [r7, #28]
 8008d92:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d101      	bne.n	8008d9e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8008d9a:	2320      	movs	r3, #32
 8008d9c:	e003      	b.n	8008da6 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8008d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008da0:	fab3 f383 	clz	r3, r3
 8008da4:	b2db      	uxtb	r3, r3
 8008da6:	3301      	adds	r3, #1
 8008da8:	f003 031f 	and.w	r3, r3, #31
 8008dac:	2101      	movs	r1, #1
 8008dae:	fa01 f303 	lsl.w	r3, r1, r3
 8008db2:	ea42 0103 	orr.w	r1, r2, r3
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d10d      	bne.n	8008dde <HAL_ADC_ConfigChannel+0x66e>
 8008dc2:	683b      	ldr	r3, [r7, #0]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	0e9b      	lsrs	r3, r3, #26
 8008dc8:	3301      	adds	r3, #1
 8008dca:	f003 021f 	and.w	r2, r3, #31
 8008dce:	4613      	mov	r3, r2
 8008dd0:	005b      	lsls	r3, r3, #1
 8008dd2:	4413      	add	r3, r2
 8008dd4:	3b1e      	subs	r3, #30
 8008dd6:	051b      	lsls	r3, r3, #20
 8008dd8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008ddc:	e01e      	b.n	8008e1c <HAL_ADC_ConfigChannel+0x6ac>
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	fa93 f3a3 	rbit	r3, r3
 8008dea:	613b      	str	r3, [r7, #16]
  return result;
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008df0:	69bb      	ldr	r3, [r7, #24]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d104      	bne.n	8008e00 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8008df6:	2320      	movs	r3, #32
 8008df8:	e006      	b.n	8008e08 <HAL_ADC_ConfigChannel+0x698>
 8008dfa:	bf00      	nop
 8008dfc:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8008e00:	69bb      	ldr	r3, [r7, #24]
 8008e02:	fab3 f383 	clz	r3, r3
 8008e06:	b2db      	uxtb	r3, r3
 8008e08:	3301      	adds	r3, #1
 8008e0a:	f003 021f 	and.w	r2, r3, #31
 8008e0e:	4613      	mov	r3, r2
 8008e10:	005b      	lsls	r3, r3, #1
 8008e12:	4413      	add	r3, r2
 8008e14:	3b1e      	subs	r3, #30
 8008e16:	051b      	lsls	r3, r3, #20
 8008e18:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008e1c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008e22:	4619      	mov	r1, r3
 8008e24:	f7fe ffe1 	bl	8007dea <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	681a      	ldr	r2, [r3, #0]
 8008e2c:	4b3f      	ldr	r3, [pc, #252]	@ (8008f2c <HAL_ADC_ConfigChannel+0x7bc>)
 8008e2e:	4013      	ands	r3, r2
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d071      	beq.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008e34:	483e      	ldr	r0, [pc, #248]	@ (8008f30 <HAL_ADC_ConfigChannel+0x7c0>)
 8008e36:	f7fe feed 	bl	8007c14 <LL_ADC_GetCommonPathInternalCh>
 8008e3a:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008e3e:	683b      	ldr	r3, [r7, #0]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	4a3c      	ldr	r2, [pc, #240]	@ (8008f34 <HAL_ADC_ConfigChannel+0x7c4>)
 8008e44:	4293      	cmp	r3, r2
 8008e46:	d004      	beq.n	8008e52 <HAL_ADC_ConfigChannel+0x6e2>
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a3a      	ldr	r2, [pc, #232]	@ (8008f38 <HAL_ADC_ConfigChannel+0x7c8>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d127      	bne.n	8008ea2 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008e52:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008e56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d121      	bne.n	8008ea2 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e66:	d157      	bne.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008e68:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008e6c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008e70:	4619      	mov	r1, r3
 8008e72:	482f      	ldr	r0, [pc, #188]	@ (8008f30 <HAL_ADC_ConfigChannel+0x7c0>)
 8008e74:	f7fe febb 	bl	8007bee <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008e78:	4b30      	ldr	r3, [pc, #192]	@ (8008f3c <HAL_ADC_ConfigChannel+0x7cc>)
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	099b      	lsrs	r3, r3, #6
 8008e7e:	4a30      	ldr	r2, [pc, #192]	@ (8008f40 <HAL_ADC_ConfigChannel+0x7d0>)
 8008e80:	fba2 2303 	umull	r2, r3, r2, r3
 8008e84:	099b      	lsrs	r3, r3, #6
 8008e86:	1c5a      	adds	r2, r3, #1
 8008e88:	4613      	mov	r3, r2
 8008e8a:	005b      	lsls	r3, r3, #1
 8008e8c:	4413      	add	r3, r2
 8008e8e:	009b      	lsls	r3, r3, #2
 8008e90:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008e92:	e002      	b.n	8008e9a <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	3b01      	subs	r3, #1
 8008e98:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d1f9      	bne.n	8008e94 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008ea0:	e03a      	b.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a27      	ldr	r2, [pc, #156]	@ (8008f44 <HAL_ADC_ConfigChannel+0x7d4>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d113      	bne.n	8008ed4 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008eac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008eb0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d10d      	bne.n	8008ed4 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a22      	ldr	r2, [pc, #136]	@ (8008f48 <HAL_ADC_ConfigChannel+0x7d8>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d02a      	beq.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008ec2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008ec6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008eca:	4619      	mov	r1, r3
 8008ecc:	4818      	ldr	r0, [pc, #96]	@ (8008f30 <HAL_ADC_ConfigChannel+0x7c0>)
 8008ece:	f7fe fe8e 	bl	8007bee <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008ed2:	e021      	b.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a1c      	ldr	r2, [pc, #112]	@ (8008f4c <HAL_ADC_ConfigChannel+0x7dc>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d11c      	bne.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008ede:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008ee2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d116      	bne.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a16      	ldr	r2, [pc, #88]	@ (8008f48 <HAL_ADC_ConfigChannel+0x7d8>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d011      	beq.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008ef4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008ef8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008efc:	4619      	mov	r1, r3
 8008efe:	480c      	ldr	r0, [pc, #48]	@ (8008f30 <HAL_ADC_ConfigChannel+0x7c0>)
 8008f00:	f7fe fe75 	bl	8007bee <LL_ADC_SetCommonPathInternalCh>
 8008f04:	e008      	b.n	8008f18 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f0a:	f043 0220 	orr.w	r2, r3, #32
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008f12:	2301      	movs	r3, #1
 8008f14:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008f20:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	37d8      	adds	r7, #216	@ 0xd8
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}
 8008f2c:	80080000 	.word	0x80080000
 8008f30:	50000300 	.word	0x50000300
 8008f34:	c3210000 	.word	0xc3210000
 8008f38:	90c00010 	.word	0x90c00010
 8008f3c:	20000004 	.word	0x20000004
 8008f40:	053e2d63 	.word	0x053e2d63
 8008f44:	c7520000 	.word	0xc7520000
 8008f48:	50000100 	.word	0x50000100
 8008f4c:	cb840000 	.word	0xcb840000

08008f50 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b088      	sub	sp, #32
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7ff f86e 	bl	8008048 <LL_ADC_REG_IsConversionOngoing>
 8008f6c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4618      	mov	r0, r3
 8008f74:	f7ff f88f 	bl	8008096 <LL_ADC_INJ_IsConversionOngoing>
 8008f78:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d103      	bne.n	8008f88 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	f000 8098 	beq.w	80090b8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	68db      	ldr	r3, [r3, #12]
 8008f8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d02a      	beq.n	8008fec <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	7f5b      	ldrb	r3, [r3, #29]
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d126      	bne.n	8008fec <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	7f1b      	ldrb	r3, [r3, #28]
 8008fa2:	2b01      	cmp	r3, #1
 8008fa4:	d122      	bne.n	8008fec <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008faa:	e014      	b.n	8008fd6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	4a45      	ldr	r2, [pc, #276]	@ (80090c4 <ADC_ConversionStop+0x174>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d90d      	bls.n	8008fd0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fb8:	f043 0210 	orr.w	r2, r3, #16
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008fc4:	f043 0201 	orr.w	r2, r3, #1
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8008fcc:	2301      	movs	r3, #1
 8008fce:	e074      	b.n	80090ba <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8008fd0:	69fb      	ldr	r3, [r7, #28]
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008fe0:	2b40      	cmp	r3, #64	@ 0x40
 8008fe2:	d1e3      	bne.n	8008fac <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	2240      	movs	r2, #64	@ 0x40
 8008fea:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8008fec:	69bb      	ldr	r3, [r7, #24]
 8008fee:	2b02      	cmp	r3, #2
 8008ff0:	d014      	beq.n	800901c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7ff f826 	bl	8008048 <LL_ADC_REG_IsConversionOngoing>
 8008ffc:	4603      	mov	r3, r0
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d00c      	beq.n	800901c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4618      	mov	r0, r3
 8009008:	f7fe ffe3 	bl	8007fd2 <LL_ADC_IsDisableOngoing>
 800900c:	4603      	mov	r3, r0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d104      	bne.n	800901c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	4618      	mov	r0, r3
 8009018:	f7ff f802 	bl	8008020 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800901c:	69bb      	ldr	r3, [r7, #24]
 800901e:	2b01      	cmp	r3, #1
 8009020:	d014      	beq.n	800904c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4618      	mov	r0, r3
 8009028:	f7ff f835 	bl	8008096 <LL_ADC_INJ_IsConversionOngoing>
 800902c:	4603      	mov	r3, r0
 800902e:	2b00      	cmp	r3, #0
 8009030:	d00c      	beq.n	800904c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4618      	mov	r0, r3
 8009038:	f7fe ffcb 	bl	8007fd2 <LL_ADC_IsDisableOngoing>
 800903c:	4603      	mov	r3, r0
 800903e:	2b00      	cmp	r3, #0
 8009040:	d104      	bne.n	800904c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	4618      	mov	r0, r3
 8009048:	f7ff f811 	bl	800806e <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	2b02      	cmp	r3, #2
 8009050:	d005      	beq.n	800905e <ADC_ConversionStop+0x10e>
 8009052:	69bb      	ldr	r3, [r7, #24]
 8009054:	2b03      	cmp	r3, #3
 8009056:	d105      	bne.n	8009064 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8009058:	230c      	movs	r3, #12
 800905a:	617b      	str	r3, [r7, #20]
        break;
 800905c:	e005      	b.n	800906a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800905e:	2308      	movs	r3, #8
 8009060:	617b      	str	r3, [r7, #20]
        break;
 8009062:	e002      	b.n	800906a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8009064:	2304      	movs	r3, #4
 8009066:	617b      	str	r3, [r7, #20]
        break;
 8009068:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800906a:	f7fe fd7f 	bl	8007b6c <HAL_GetTick>
 800906e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009070:	e01b      	b.n	80090aa <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8009072:	f7fe fd7b 	bl	8007b6c <HAL_GetTick>
 8009076:	4602      	mov	r2, r0
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	1ad3      	subs	r3, r2, r3
 800907c:	2b05      	cmp	r3, #5
 800907e:	d914      	bls.n	80090aa <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	689a      	ldr	r2, [r3, #8]
 8009086:	697b      	ldr	r3, [r7, #20]
 8009088:	4013      	ands	r3, r2
 800908a:	2b00      	cmp	r3, #0
 800908c:	d00d      	beq.n	80090aa <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009092:	f043 0210 	orr.w	r2, r3, #16
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800909e:	f043 0201 	orr.w	r2, r3, #1
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e007      	b.n	80090ba <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	689a      	ldr	r2, [r3, #8]
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	4013      	ands	r3, r2
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d1dc      	bne.n	8009072 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80090b8:	2300      	movs	r3, #0
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	3720      	adds	r7, #32
 80090be:	46bd      	mov	sp, r7
 80090c0:	bd80      	pop	{r7, pc}
 80090c2:	bf00      	nop
 80090c4:	a33fffff 	.word	0xa33fffff

080090c8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80090c8:	b580      	push	{r7, lr}
 80090ca:	b084      	sub	sp, #16
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80090d0:	2300      	movs	r3, #0
 80090d2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4618      	mov	r0, r3
 80090da:	f7fe ff67 	bl	8007fac <LL_ADC_IsEnabled>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d169      	bne.n	80091b8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	689a      	ldr	r2, [r3, #8]
 80090ea:	4b36      	ldr	r3, [pc, #216]	@ (80091c4 <ADC_Enable+0xfc>)
 80090ec:	4013      	ands	r3, r2
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d00d      	beq.n	800910e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090f6:	f043 0210 	orr.w	r2, r3, #16
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009102:	f043 0201 	orr.w	r2, r3, #1
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800910a:	2301      	movs	r3, #1
 800910c:	e055      	b.n	80091ba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4618      	mov	r0, r3
 8009114:	f7fe ff22 	bl	8007f5c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009118:	482b      	ldr	r0, [pc, #172]	@ (80091c8 <ADC_Enable+0x100>)
 800911a:	f7fe fd7b 	bl	8007c14 <LL_ADC_GetCommonPathInternalCh>
 800911e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8009120:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8009124:	2b00      	cmp	r3, #0
 8009126:	d013      	beq.n	8009150 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8009128:	4b28      	ldr	r3, [pc, #160]	@ (80091cc <ADC_Enable+0x104>)
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	099b      	lsrs	r3, r3, #6
 800912e:	4a28      	ldr	r2, [pc, #160]	@ (80091d0 <ADC_Enable+0x108>)
 8009130:	fba2 2303 	umull	r2, r3, r2, r3
 8009134:	099b      	lsrs	r3, r3, #6
 8009136:	1c5a      	adds	r2, r3, #1
 8009138:	4613      	mov	r3, r2
 800913a:	005b      	lsls	r3, r3, #1
 800913c:	4413      	add	r3, r2
 800913e:	009b      	lsls	r3, r3, #2
 8009140:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8009142:	e002      	b.n	800914a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	3b01      	subs	r3, #1
 8009148:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800914a:	68bb      	ldr	r3, [r7, #8]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d1f9      	bne.n	8009144 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8009150:	f7fe fd0c 	bl	8007b6c <HAL_GetTick>
 8009154:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009156:	e028      	b.n	80091aa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4618      	mov	r0, r3
 800915e:	f7fe ff25 	bl	8007fac <LL_ADC_IsEnabled>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d104      	bne.n	8009172 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4618      	mov	r0, r3
 800916e:	f7fe fef5 	bl	8007f5c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8009172:	f7fe fcfb 	bl	8007b6c <HAL_GetTick>
 8009176:	4602      	mov	r2, r0
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	1ad3      	subs	r3, r2, r3
 800917c:	2b02      	cmp	r3, #2
 800917e:	d914      	bls.n	80091aa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f003 0301 	and.w	r3, r3, #1
 800918a:	2b01      	cmp	r3, #1
 800918c:	d00d      	beq.n	80091aa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009192:	f043 0210 	orr.w	r2, r3, #16
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800919e:	f043 0201 	orr.w	r2, r3, #1
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e007      	b.n	80091ba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f003 0301 	and.w	r3, r3, #1
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d1cf      	bne.n	8009158 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80091b8:	2300      	movs	r3, #0
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3710      	adds	r7, #16
 80091be:	46bd      	mov	sp, r7
 80091c0:	bd80      	pop	{r7, pc}
 80091c2:	bf00      	nop
 80091c4:	8000003f 	.word	0x8000003f
 80091c8:	50000300 	.word	0x50000300
 80091cc:	20000004 	.word	0x20000004
 80091d0:	053e2d63 	.word	0x053e2d63

080091d4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fe fef6 	bl	8007fd2 <LL_ADC_IsDisableOngoing>
 80091e6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7fe fedd 	bl	8007fac <LL_ADC_IsEnabled>
 80091f2:	4603      	mov	r3, r0
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d047      	beq.n	8009288 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d144      	bne.n	8009288 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	689b      	ldr	r3, [r3, #8]
 8009204:	f003 030d 	and.w	r3, r3, #13
 8009208:	2b01      	cmp	r3, #1
 800920a:	d10c      	bne.n	8009226 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	4618      	mov	r0, r3
 8009212:	f7fe feb7 	bl	8007f84 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2203      	movs	r2, #3
 800921c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800921e:	f7fe fca5 	bl	8007b6c <HAL_GetTick>
 8009222:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009224:	e029      	b.n	800927a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800922a:	f043 0210 	orr.w	r2, r3, #16
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009236:	f043 0201 	orr.w	r2, r3, #1
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 800923e:	2301      	movs	r3, #1
 8009240:	e023      	b.n	800928a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8009242:	f7fe fc93 	bl	8007b6c <HAL_GetTick>
 8009246:	4602      	mov	r2, r0
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	2b02      	cmp	r3, #2
 800924e:	d914      	bls.n	800927a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	f003 0301 	and.w	r3, r3, #1
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00d      	beq.n	800927a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009262:	f043 0210 	orr.w	r2, r3, #16
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800926e:	f043 0201 	orr.w	r2, r3, #1
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e007      	b.n	800928a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	689b      	ldr	r3, [r3, #8]
 8009280:	f003 0301 	and.w	r3, r3, #1
 8009284:	2b00      	cmp	r3, #0
 8009286:	d1dc      	bne.n	8009242 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8009288:	2300      	movs	r3, #0
}
 800928a:	4618      	mov	r0, r3
 800928c:	3710      	adds	r7, #16
 800928e:	46bd      	mov	sp, r7
 8009290:	bd80      	pop	{r7, pc}

08009292 <LL_ADC_IsEnabled>:
{
 8009292:	b480      	push	{r7}
 8009294:	b083      	sub	sp, #12
 8009296:	af00      	add	r7, sp, #0
 8009298:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	689b      	ldr	r3, [r3, #8]
 800929e:	f003 0301 	and.w	r3, r3, #1
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d101      	bne.n	80092aa <LL_ADC_IsEnabled+0x18>
 80092a6:	2301      	movs	r3, #1
 80092a8:	e000      	b.n	80092ac <LL_ADC_IsEnabled+0x1a>
 80092aa:	2300      	movs	r3, #0
}
 80092ac:	4618      	mov	r0, r3
 80092ae:	370c      	adds	r7, #12
 80092b0:	46bd      	mov	sp, r7
 80092b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b6:	4770      	bx	lr

080092b8 <LL_ADC_REG_IsConversionOngoing>:
{
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	f003 0304 	and.w	r3, r3, #4
 80092c8:	2b04      	cmp	r3, #4
 80092ca:	d101      	bne.n	80092d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80092cc:	2301      	movs	r3, #1
 80092ce:	e000      	b.n	80092d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80092d0:	2300      	movs	r3, #0
}
 80092d2:	4618      	mov	r0, r3
 80092d4:	370c      	adds	r7, #12
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr
	...

080092e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80092e0:	b590      	push	{r4, r7, lr}
 80092e2:	b0a1      	sub	sp, #132	@ 0x84
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	6078      	str	r0, [r7, #4]
 80092e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80092ea:	2300      	movs	r3, #0
 80092ec:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d101      	bne.n	80092fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80092fa:	2302      	movs	r3, #2
 80092fc:	e08b      	b.n	8009416 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	2201      	movs	r2, #1
 8009302:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8009306:	2300      	movs	r3, #0
 8009308:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800930a:	2300      	movs	r3, #0
 800930c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009316:	d102      	bne.n	800931e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8009318:	4b41      	ldr	r3, [pc, #260]	@ (8009420 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800931a:	60bb      	str	r3, [r7, #8]
 800931c:	e001      	b.n	8009322 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800931e:	2300      	movs	r3, #0
 8009320:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d10b      	bne.n	8009340 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800932c:	f043 0220 	orr.w	r2, r3, #32
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	2200      	movs	r2, #0
 8009338:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800933c:	2301      	movs	r3, #1
 800933e:	e06a      	b.n	8009416 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	4618      	mov	r0, r3
 8009344:	f7ff ffb8 	bl	80092b8 <LL_ADC_REG_IsConversionOngoing>
 8009348:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4618      	mov	r0, r3
 8009350:	f7ff ffb2 	bl	80092b8 <LL_ADC_REG_IsConversionOngoing>
 8009354:	4603      	mov	r3, r0
 8009356:	2b00      	cmp	r3, #0
 8009358:	d14c      	bne.n	80093f4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800935a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800935c:	2b00      	cmp	r3, #0
 800935e:	d149      	bne.n	80093f4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8009360:	4b30      	ldr	r3, [pc, #192]	@ (8009424 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8009362:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009364:	683b      	ldr	r3, [r7, #0]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d028      	beq.n	80093be <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800936c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800936e:	689b      	ldr	r3, [r3, #8]
 8009370:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8009374:	683b      	ldr	r3, [r7, #0]
 8009376:	6859      	ldr	r1, [r3, #4]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800937e:	035b      	lsls	r3, r3, #13
 8009380:	430b      	orrs	r3, r1
 8009382:	431a      	orrs	r2, r3
 8009384:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009386:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8009388:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800938c:	f7ff ff81 	bl	8009292 <LL_ADC_IsEnabled>
 8009390:	4604      	mov	r4, r0
 8009392:	4823      	ldr	r0, [pc, #140]	@ (8009420 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8009394:	f7ff ff7d 	bl	8009292 <LL_ADC_IsEnabled>
 8009398:	4603      	mov	r3, r0
 800939a:	4323      	orrs	r3, r4
 800939c:	2b00      	cmp	r3, #0
 800939e:	d133      	bne.n	8009408 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80093a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093a2:	689b      	ldr	r3, [r3, #8]
 80093a4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80093a8:	f023 030f 	bic.w	r3, r3, #15
 80093ac:	683a      	ldr	r2, [r7, #0]
 80093ae:	6811      	ldr	r1, [r2, #0]
 80093b0:	683a      	ldr	r2, [r7, #0]
 80093b2:	6892      	ldr	r2, [r2, #8]
 80093b4:	430a      	orrs	r2, r1
 80093b6:	431a      	orrs	r2, r3
 80093b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093ba:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80093bc:	e024      	b.n	8009408 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80093be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80093c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093c8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80093ca:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80093ce:	f7ff ff60 	bl	8009292 <LL_ADC_IsEnabled>
 80093d2:	4604      	mov	r4, r0
 80093d4:	4812      	ldr	r0, [pc, #72]	@ (8009420 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80093d6:	f7ff ff5c 	bl	8009292 <LL_ADC_IsEnabled>
 80093da:	4603      	mov	r3, r0
 80093dc:	4323      	orrs	r3, r4
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d112      	bne.n	8009408 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80093e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80093e4:	689b      	ldr	r3, [r3, #8]
 80093e6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80093ea:	f023 030f 	bic.w	r3, r3, #15
 80093ee:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80093f0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80093f2:	e009      	b.n	8009408 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80093f8:	f043 0220 	orr.w	r2, r3, #32
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009400:	2301      	movs	r3, #1
 8009402:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009406:	e000      	b.n	800940a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009408:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009412:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009416:	4618      	mov	r0, r3
 8009418:	3784      	adds	r7, #132	@ 0x84
 800941a:	46bd      	mov	sp, r7
 800941c:	bd90      	pop	{r4, r7, pc}
 800941e:	bf00      	nop
 8009420:	50000100 	.word	0x50000100
 8009424:	50000300 	.word	0x50000300

08009428 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	f003 0307 	and.w	r3, r3, #7
 8009436:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009438:	4b0c      	ldr	r3, [pc, #48]	@ (800946c <__NVIC_SetPriorityGrouping+0x44>)
 800943a:	68db      	ldr	r3, [r3, #12]
 800943c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800943e:	68ba      	ldr	r2, [r7, #8]
 8009440:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009444:	4013      	ands	r3, r2
 8009446:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009450:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800945a:	4a04      	ldr	r2, [pc, #16]	@ (800946c <__NVIC_SetPriorityGrouping+0x44>)
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	60d3      	str	r3, [r2, #12]
}
 8009460:	bf00      	nop
 8009462:	3714      	adds	r7, #20
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr
 800946c:	e000ed00 	.word	0xe000ed00

08009470 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009470:	b480      	push	{r7}
 8009472:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009474:	4b04      	ldr	r3, [pc, #16]	@ (8009488 <__NVIC_GetPriorityGrouping+0x18>)
 8009476:	68db      	ldr	r3, [r3, #12]
 8009478:	0a1b      	lsrs	r3, r3, #8
 800947a:	f003 0307 	and.w	r3, r3, #7
}
 800947e:	4618      	mov	r0, r3
 8009480:	46bd      	mov	sp, r7
 8009482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009486:	4770      	bx	lr
 8009488:	e000ed00 	.word	0xe000ed00

0800948c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800948c:	b480      	push	{r7}
 800948e:	b083      	sub	sp, #12
 8009490:	af00      	add	r7, sp, #0
 8009492:	4603      	mov	r3, r0
 8009494:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800949a:	2b00      	cmp	r3, #0
 800949c:	db0b      	blt.n	80094b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800949e:	79fb      	ldrb	r3, [r7, #7]
 80094a0:	f003 021f 	and.w	r2, r3, #31
 80094a4:	4907      	ldr	r1, [pc, #28]	@ (80094c4 <__NVIC_EnableIRQ+0x38>)
 80094a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094aa:	095b      	lsrs	r3, r3, #5
 80094ac:	2001      	movs	r0, #1
 80094ae:	fa00 f202 	lsl.w	r2, r0, r2
 80094b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80094b6:	bf00      	nop
 80094b8:	370c      	adds	r7, #12
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	e000e100 	.word	0xe000e100

080094c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b083      	sub	sp, #12
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	4603      	mov	r3, r0
 80094d0:	6039      	str	r1, [r7, #0]
 80094d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80094d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	db0a      	blt.n	80094f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	b2da      	uxtb	r2, r3
 80094e0:	490c      	ldr	r1, [pc, #48]	@ (8009514 <__NVIC_SetPriority+0x4c>)
 80094e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80094e6:	0112      	lsls	r2, r2, #4
 80094e8:	b2d2      	uxtb	r2, r2
 80094ea:	440b      	add	r3, r1
 80094ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80094f0:	e00a      	b.n	8009508 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	b2da      	uxtb	r2, r3
 80094f6:	4908      	ldr	r1, [pc, #32]	@ (8009518 <__NVIC_SetPriority+0x50>)
 80094f8:	79fb      	ldrb	r3, [r7, #7]
 80094fa:	f003 030f 	and.w	r3, r3, #15
 80094fe:	3b04      	subs	r3, #4
 8009500:	0112      	lsls	r2, r2, #4
 8009502:	b2d2      	uxtb	r2, r2
 8009504:	440b      	add	r3, r1
 8009506:	761a      	strb	r2, [r3, #24]
}
 8009508:	bf00      	nop
 800950a:	370c      	adds	r7, #12
 800950c:	46bd      	mov	sp, r7
 800950e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009512:	4770      	bx	lr
 8009514:	e000e100 	.word	0xe000e100
 8009518:	e000ed00 	.word	0xe000ed00

0800951c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800951c:	b480      	push	{r7}
 800951e:	b089      	sub	sp, #36	@ 0x24
 8009520:	af00      	add	r7, sp, #0
 8009522:	60f8      	str	r0, [r7, #12]
 8009524:	60b9      	str	r1, [r7, #8]
 8009526:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	f003 0307 	and.w	r3, r3, #7
 800952e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009530:	69fb      	ldr	r3, [r7, #28]
 8009532:	f1c3 0307 	rsb	r3, r3, #7
 8009536:	2b04      	cmp	r3, #4
 8009538:	bf28      	it	cs
 800953a:	2304      	movcs	r3, #4
 800953c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800953e:	69fb      	ldr	r3, [r7, #28]
 8009540:	3304      	adds	r3, #4
 8009542:	2b06      	cmp	r3, #6
 8009544:	d902      	bls.n	800954c <NVIC_EncodePriority+0x30>
 8009546:	69fb      	ldr	r3, [r7, #28]
 8009548:	3b03      	subs	r3, #3
 800954a:	e000      	b.n	800954e <NVIC_EncodePriority+0x32>
 800954c:	2300      	movs	r3, #0
 800954e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009550:	f04f 32ff 	mov.w	r2, #4294967295
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	fa02 f303 	lsl.w	r3, r2, r3
 800955a:	43da      	mvns	r2, r3
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	401a      	ands	r2, r3
 8009560:	697b      	ldr	r3, [r7, #20]
 8009562:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009564:	f04f 31ff 	mov.w	r1, #4294967295
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	fa01 f303 	lsl.w	r3, r1, r3
 800956e:	43d9      	mvns	r1, r3
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009574:	4313      	orrs	r3, r2
         );
}
 8009576:	4618      	mov	r0, r3
 8009578:	3724      	adds	r7, #36	@ 0x24
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr
	...

08009584 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009584:	b580      	push	{r7, lr}
 8009586:	b082      	sub	sp, #8
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	3b01      	subs	r3, #1
 8009590:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009594:	d301      	bcc.n	800959a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009596:	2301      	movs	r3, #1
 8009598:	e00f      	b.n	80095ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800959a:	4a0a      	ldr	r2, [pc, #40]	@ (80095c4 <SysTick_Config+0x40>)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	3b01      	subs	r3, #1
 80095a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80095a2:	210f      	movs	r1, #15
 80095a4:	f04f 30ff 	mov.w	r0, #4294967295
 80095a8:	f7ff ff8e 	bl	80094c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80095ac:	4b05      	ldr	r3, [pc, #20]	@ (80095c4 <SysTick_Config+0x40>)
 80095ae:	2200      	movs	r2, #0
 80095b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80095b2:	4b04      	ldr	r3, [pc, #16]	@ (80095c4 <SysTick_Config+0x40>)
 80095b4:	2207      	movs	r2, #7
 80095b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80095b8:	2300      	movs	r3, #0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3708      	adds	r7, #8
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	e000e010 	.word	0xe000e010

080095c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7ff ff29 	bl	8009428 <__NVIC_SetPriorityGrouping>
}
 80095d6:	bf00      	nop
 80095d8:	3708      	adds	r7, #8
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}

080095de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80095de:	b580      	push	{r7, lr}
 80095e0:	b086      	sub	sp, #24
 80095e2:	af00      	add	r7, sp, #0
 80095e4:	4603      	mov	r3, r0
 80095e6:	60b9      	str	r1, [r7, #8]
 80095e8:	607a      	str	r2, [r7, #4]
 80095ea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80095ec:	f7ff ff40 	bl	8009470 <__NVIC_GetPriorityGrouping>
 80095f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80095f2:	687a      	ldr	r2, [r7, #4]
 80095f4:	68b9      	ldr	r1, [r7, #8]
 80095f6:	6978      	ldr	r0, [r7, #20]
 80095f8:	f7ff ff90 	bl	800951c <NVIC_EncodePriority>
 80095fc:	4602      	mov	r2, r0
 80095fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009602:	4611      	mov	r1, r2
 8009604:	4618      	mov	r0, r3
 8009606:	f7ff ff5f 	bl	80094c8 <__NVIC_SetPriority>
}
 800960a:	bf00      	nop
 800960c:	3718      	adds	r7, #24
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b082      	sub	sp, #8
 8009616:	af00      	add	r7, sp, #0
 8009618:	4603      	mov	r3, r0
 800961a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800961c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009620:	4618      	mov	r0, r3
 8009622:	f7ff ff33 	bl	800948c <__NVIC_EnableIRQ>
}
 8009626:	bf00      	nop
 8009628:	3708      	adds	r7, #8
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b082      	sub	sp, #8
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f7ff ffa4 	bl	8009584 <SysTick_Config>
 800963c:	4603      	mov	r3, r0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3708      	adds	r7, #8
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}

08009646 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009646:	b580      	push	{r7, lr}
 8009648:	b082      	sub	sp, #8
 800964a:	af00      	add	r7, sp, #0
 800964c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d101      	bne.n	8009658 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e014      	b.n	8009682 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	791b      	ldrb	r3, [r3, #4]
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b00      	cmp	r3, #0
 8009660:	d105      	bne.n	800966e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f7fa fe6f 	bl	800434c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2202      	movs	r2, #2
 8009672:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2200      	movs	r2, #0
 8009678:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3708      	adds	r7, #8
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
	...

0800968c <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800968c:	b480      	push	{r7}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d101      	bne.n	80096a0 <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800969c:	2301      	movs	r3, #1
 800969e:	e056      	b.n	800974e <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	795b      	ldrb	r3, [r3, #5]
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d101      	bne.n	80096ac <HAL_DAC_Start+0x20>
 80096a8:	2302      	movs	r3, #2
 80096aa:	e050      	b.n	800974e <HAL_DAC_Start+0xc2>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2201      	movs	r2, #1
 80096b0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2202      	movs	r2, #2
 80096b6:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	6819      	ldr	r1, [r3, #0]
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	f003 0310 	and.w	r3, r3, #16
 80096c4:	2201      	movs	r2, #1
 80096c6:	409a      	lsls	r2, r3
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	430a      	orrs	r2, r1
 80096ce:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80096d0:	4b22      	ldr	r3, [pc, #136]	@ (800975c <HAL_DAC_Start+0xd0>)
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	099b      	lsrs	r3, r3, #6
 80096d6:	4a22      	ldr	r2, [pc, #136]	@ (8009760 <HAL_DAC_Start+0xd4>)
 80096d8:	fba2 2303 	umull	r2, r3, r2, r3
 80096dc:	099b      	lsrs	r3, r3, #6
 80096de:	3301      	adds	r3, #1
 80096e0:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80096e2:	e002      	b.n	80096ea <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3b01      	subs	r3, #1
 80096e8:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d1f9      	bne.n	80096e4 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d10f      	bne.n	8009716 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8009700:	2b02      	cmp	r3, #2
 8009702:	d11d      	bne.n	8009740 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	685a      	ldr	r2, [r3, #4]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	f042 0201 	orr.w	r2, r2, #1
 8009712:	605a      	str	r2, [r3, #4]
 8009714:	e014      	b.n	8009740 <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	f003 0310 	and.w	r3, r3, #16
 8009726:	2102      	movs	r1, #2
 8009728:	fa01 f303 	lsl.w	r3, r1, r3
 800972c:	429a      	cmp	r2, r3
 800972e:	d107      	bne.n	8009740 <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	685a      	ldr	r2, [r3, #4]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f042 0202 	orr.w	r2, r2, #2
 800973e:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2200      	movs	r2, #0
 800974a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3714      	adds	r7, #20
 8009752:	46bd      	mov	sp, r7
 8009754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	20000004 	.word	0x20000004
 8009760:	053e2d63 	.word	0x053e2d63

08009764 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009764:	b480      	push	{r7}
 8009766:	b087      	sub	sp, #28
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
 8009770:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8009772:	2300      	movs	r3, #0
 8009774:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d101      	bne.n	8009780 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800977c:	2301      	movs	r3, #1
 800977e:	e018      	b.n	80097b2 <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 800978c:	68bb      	ldr	r3, [r7, #8]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d105      	bne.n	800979e <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009792:	697a      	ldr	r2, [r7, #20]
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	4413      	add	r3, r2
 8009798:	3308      	adds	r3, #8
 800979a:	617b      	str	r3, [r7, #20]
 800979c:	e004      	b.n	80097a8 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4413      	add	r3, r2
 80097a4:	3314      	adds	r3, #20
 80097a6:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	461a      	mov	r2, r3
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80097b0:	2300      	movs	r3, #0
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	371c      	adds	r7, #28
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
	...

080097c0 <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b08a      	sub	sp, #40	@ 0x28
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80097cc:	2300      	movs	r3, #0
 80097ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d002      	beq.n	80097dc <HAL_DAC_ConfigChannel+0x1c>
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d101      	bne.n	80097e0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80097dc:	2301      	movs	r3, #1
 80097de:	e1a1      	b.n	8009b24 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	795b      	ldrb	r3, [r3, #5]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d101      	bne.n	80097f2 <HAL_DAC_ConfigChannel+0x32>
 80097ee:	2302      	movs	r3, #2
 80097f0:	e198      	b.n	8009b24 <HAL_DAC_ConfigChannel+0x364>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	2201      	movs	r2, #1
 80097f6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2202      	movs	r2, #2
 80097fc:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	689b      	ldr	r3, [r3, #8]
 8009802:	2b04      	cmp	r3, #4
 8009804:	d17a      	bne.n	80098fc <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8009806:	f7fe f9b1 	bl	8007b6c <HAL_GetTick>
 800980a:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2b00      	cmp	r3, #0
 8009810:	d13d      	bne.n	800988e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009812:	e018      	b.n	8009846 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009814:	f7fe f9aa 	bl	8007b6c <HAL_GetTick>
 8009818:	4602      	mov	r2, r0
 800981a:	69bb      	ldr	r3, [r7, #24]
 800981c:	1ad3      	subs	r3, r2, r3
 800981e:	2b01      	cmp	r3, #1
 8009820:	d911      	bls.n	8009846 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009828:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800982c:	2b00      	cmp	r3, #0
 800982e:	d00a      	beq.n	8009846 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	691b      	ldr	r3, [r3, #16]
 8009834:	f043 0208 	orr.w	r2, r3, #8
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	2203      	movs	r2, #3
 8009840:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8009842:	2303      	movs	r3, #3
 8009844:	e16e      	b.n	8009b24 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800984c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009850:	2b00      	cmp	r3, #0
 8009852:	d1df      	bne.n	8009814 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	68ba      	ldr	r2, [r7, #8]
 800985a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800985c:	641a      	str	r2, [r3, #64]	@ 0x40
 800985e:	e020      	b.n	80098a2 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009860:	f7fe f984 	bl	8007b6c <HAL_GetTick>
 8009864:	4602      	mov	r2, r0
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	1ad3      	subs	r3, r2, r3
 800986a:	2b01      	cmp	r3, #1
 800986c:	d90f      	bls.n	800988e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009874:	2b00      	cmp	r3, #0
 8009876:	da0a      	bge.n	800988e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	691b      	ldr	r3, [r3, #16]
 800987c:	f043 0208 	orr.w	r2, r3, #8
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2203      	movs	r2, #3
 8009888:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800988a:	2303      	movs	r3, #3
 800988c:	e14a      	b.n	8009b24 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009894:	2b00      	cmp	r3, #0
 8009896:	dbe3      	blt.n	8009860 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	68ba      	ldr	r2, [r7, #8]
 800989e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80098a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f003 0310 	and.w	r3, r3, #16
 80098ae:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80098b2:	fa01 f303 	lsl.w	r3, r1, r3
 80098b6:	43db      	mvns	r3, r3
 80098b8:	ea02 0103 	and.w	r1, r2, r3
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f003 0310 	and.w	r3, r3, #16
 80098c6:	409a      	lsls	r2, r3
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	430a      	orrs	r2, r1
 80098ce:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f003 0310 	and.w	r3, r3, #16
 80098dc:	21ff      	movs	r1, #255	@ 0xff
 80098de:	fa01 f303 	lsl.w	r3, r1, r3
 80098e2:	43db      	mvns	r3, r3
 80098e4:	ea02 0103 	and.w	r1, r2, r3
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	f003 0310 	and.w	r3, r3, #16
 80098f2:	409a      	lsls	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	430a      	orrs	r2, r1
 80098fa:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	69db      	ldr	r3, [r3, #28]
 8009900:	2b01      	cmp	r3, #1
 8009902:	d11d      	bne.n	8009940 <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800990a:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	f003 0310 	and.w	r3, r3, #16
 8009912:	221f      	movs	r2, #31
 8009914:	fa02 f303 	lsl.w	r3, r2, r3
 8009918:	43db      	mvns	r3, r3
 800991a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800991c:	4013      	ands	r3, r2
 800991e:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	6a1b      	ldr	r3, [r3, #32]
 8009924:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f003 0310 	and.w	r3, r3, #16
 800992c:	697a      	ldr	r2, [r7, #20]
 800992e:	fa02 f303 	lsl.w	r3, r2, r3
 8009932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009934:	4313      	orrs	r3, r2
 8009936:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800993e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009946:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f003 0310 	and.w	r3, r3, #16
 800994e:	2207      	movs	r2, #7
 8009950:	fa02 f303 	lsl.w	r3, r2, r3
 8009954:	43db      	mvns	r3, r3
 8009956:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009958:	4013      	ands	r3, r2
 800995a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	699b      	ldr	r3, [r3, #24]
 8009960:	2b01      	cmp	r3, #1
 8009962:	d102      	bne.n	800996a <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8009964:	2300      	movs	r3, #0
 8009966:	623b      	str	r3, [r7, #32]
 8009968:	e00f      	b.n	800998a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	699b      	ldr	r3, [r3, #24]
 800996e:	2b02      	cmp	r3, #2
 8009970:	d102      	bne.n	8009978 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009972:	2301      	movs	r3, #1
 8009974:	623b      	str	r3, [r7, #32]
 8009976:	e008      	b.n	800998a <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	695b      	ldr	r3, [r3, #20]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d102      	bne.n	8009986 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009980:	2301      	movs	r3, #1
 8009982:	623b      	str	r3, [r7, #32]
 8009984:	e001      	b.n	800998a <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009986:	2300      	movs	r3, #0
 8009988:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 800998a:	68bb      	ldr	r3, [r7, #8]
 800998c:	689a      	ldr	r2, [r3, #8]
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	695b      	ldr	r3, [r3, #20]
 8009992:	4313      	orrs	r3, r2
 8009994:	6a3a      	ldr	r2, [r7, #32]
 8009996:	4313      	orrs	r3, r2
 8009998:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	f003 0310 	and.w	r3, r3, #16
 80099a0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80099a4:	fa02 f303 	lsl.w	r3, r2, r3
 80099a8:	43db      	mvns	r3, r3
 80099aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099ac:	4013      	ands	r3, r2
 80099ae:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	791b      	ldrb	r3, [r3, #4]
 80099b4:	2b01      	cmp	r3, #1
 80099b6:	d102      	bne.n	80099be <HAL_DAC_ConfigChannel+0x1fe>
 80099b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80099bc:	e000      	b.n	80099c0 <HAL_DAC_ConfigChannel+0x200>
 80099be:	2300      	movs	r3, #0
 80099c0:	697a      	ldr	r2, [r7, #20]
 80099c2:	4313      	orrs	r3, r2
 80099c4:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f003 0310 	and.w	r3, r3, #16
 80099cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099d0:	fa02 f303 	lsl.w	r3, r2, r3
 80099d4:	43db      	mvns	r3, r3
 80099d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80099d8:	4013      	ands	r3, r2
 80099da:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	795b      	ldrb	r3, [r3, #5]
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d102      	bne.n	80099ea <HAL_DAC_ConfigChannel+0x22a>
 80099e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80099e8:	e000      	b.n	80099ec <HAL_DAC_ConfigChannel+0x22c>
 80099ea:	2300      	movs	r3, #0
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	4313      	orrs	r3, r2
 80099f0:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80099f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80099f8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80099fa:	68bb      	ldr	r3, [r7, #8]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	d114      	bne.n	8009a2c <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8009a02:	f003 ff2f 	bl	800d864 <HAL_RCC_GetHCLKFreq>
 8009a06:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8009a08:	693b      	ldr	r3, [r7, #16]
 8009a0a:	4a48      	ldr	r2, [pc, #288]	@ (8009b2c <HAL_DAC_ConfigChannel+0x36c>)
 8009a0c:	4293      	cmp	r3, r2
 8009a0e:	d904      	bls.n	8009a1a <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8009a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a18:	e00f      	b.n	8009a3a <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	4a44      	ldr	r2, [pc, #272]	@ (8009b30 <HAL_DAC_ConfigChannel+0x370>)
 8009a1e:	4293      	cmp	r3, r2
 8009a20:	d90a      	bls.n	8009a38 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8009a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a2a:	e006      	b.n	8009a3a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a32:	4313      	orrs	r3, r2
 8009a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a36:	e000      	b.n	8009a3a <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8009a38:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	f003 0310 	and.w	r3, r3, #16
 8009a40:	697a      	ldr	r2, [r7, #20]
 8009a42:	fa02 f303 	lsl.w	r3, r2, r3
 8009a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a48:	4313      	orrs	r3, r2
 8009a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a52:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	6819      	ldr	r1, [r3, #0]
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f003 0310 	and.w	r3, r3, #16
 8009a60:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8009a64:	fa02 f303 	lsl.w	r3, r2, r3
 8009a68:	43da      	mvns	r2, r3
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	400a      	ands	r2, r1
 8009a70:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f003 0310 	and.w	r3, r3, #16
 8009a80:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8009a84:	fa02 f303 	lsl.w	r3, r2, r3
 8009a88:	43db      	mvns	r3, r3
 8009a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009a8c:	4013      	ands	r3, r2
 8009a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	f003 0310 	and.w	r3, r3, #16
 8009a9c:	697a      	ldr	r2, [r7, #20]
 8009a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8009aa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aa4:	4313      	orrs	r3, r2
 8009aa6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009aae:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	6819      	ldr	r1, [r3, #0]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	f003 0310 	and.w	r3, r3, #16
 8009abc:	22c0      	movs	r2, #192	@ 0xc0
 8009abe:	fa02 f303 	lsl.w	r3, r2, r3
 8009ac2:	43da      	mvns	r2, r3
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	400a      	ands	r2, r1
 8009aca:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	089b      	lsrs	r3, r3, #2
 8009ad2:	f003 030f 	and.w	r3, r3, #15
 8009ad6:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	691b      	ldr	r3, [r3, #16]
 8009adc:	089b      	lsrs	r3, r3, #2
 8009ade:	021b      	lsls	r3, r3, #8
 8009ae0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009ae4:	697a      	ldr	r2, [r7, #20]
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f003 0310 	and.w	r3, r3, #16
 8009af6:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8009afa:	fa01 f303 	lsl.w	r3, r1, r3
 8009afe:	43db      	mvns	r3, r3
 8009b00:	ea02 0103 	and.w	r1, r2, r3
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f003 0310 	and.w	r3, r3, #16
 8009b0a:	697a      	ldr	r2, [r7, #20]
 8009b0c:	409a      	lsls	r2, r3
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	430a      	orrs	r2, r1
 8009b14:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8009b22:	7ffb      	ldrb	r3, [r7, #31]
}
 8009b24:	4618      	mov	r0, r3
 8009b26:	3728      	adds	r7, #40	@ 0x28
 8009b28:	46bd      	mov	sp, r7
 8009b2a:	bd80      	pop	{r7, pc}
 8009b2c:	09896800 	.word	0x09896800
 8009b30:	04c4b400 	.word	0x04c4b400

08009b34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d101      	bne.n	8009b46 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8009b42:	2301      	movs	r3, #1
 8009b44:	e08d      	b.n	8009c62 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	4b47      	ldr	r3, [pc, #284]	@ (8009c6c <HAL_DMA_Init+0x138>)
 8009b4e:	429a      	cmp	r2, r3
 8009b50:	d80f      	bhi.n	8009b72 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	461a      	mov	r2, r3
 8009b58:	4b45      	ldr	r3, [pc, #276]	@ (8009c70 <HAL_DMA_Init+0x13c>)
 8009b5a:	4413      	add	r3, r2
 8009b5c:	4a45      	ldr	r2, [pc, #276]	@ (8009c74 <HAL_DMA_Init+0x140>)
 8009b5e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b62:	091b      	lsrs	r3, r3, #4
 8009b64:	009a      	lsls	r2, r3, #2
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	4a42      	ldr	r2, [pc, #264]	@ (8009c78 <HAL_DMA_Init+0x144>)
 8009b6e:	641a      	str	r2, [r3, #64]	@ 0x40
 8009b70:	e00e      	b.n	8009b90 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	461a      	mov	r2, r3
 8009b78:	4b40      	ldr	r3, [pc, #256]	@ (8009c7c <HAL_DMA_Init+0x148>)
 8009b7a:	4413      	add	r3, r2
 8009b7c:	4a3d      	ldr	r2, [pc, #244]	@ (8009c74 <HAL_DMA_Init+0x140>)
 8009b7e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b82:	091b      	lsrs	r3, r3, #4
 8009b84:	009a      	lsls	r2, r3, #2
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	4a3c      	ldr	r2, [pc, #240]	@ (8009c80 <HAL_DMA_Init+0x14c>)
 8009b8e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2202      	movs	r2, #2
 8009b94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8009ba6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009baa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8009bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	691b      	ldr	r3, [r3, #16]
 8009bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	699b      	ldr	r3, [r3, #24]
 8009bc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6a1b      	ldr	r3, [r3, #32]
 8009bd2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	68fa      	ldr	r2, [r7, #12]
 8009be0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 fa76 	bl	800a0d4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	689b      	ldr	r3, [r3, #8]
 8009bec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009bf0:	d102      	bne.n	8009bf8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	685a      	ldr	r2, [r3, #4]
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c00:	b2d2      	uxtb	r2, r2
 8009c02:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c08:	687a      	ldr	r2, [r7, #4]
 8009c0a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009c0c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	685b      	ldr	r3, [r3, #4]
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d010      	beq.n	8009c38 <HAL_DMA_Init+0x104>
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	685b      	ldr	r3, [r3, #4]
 8009c1a:	2b04      	cmp	r3, #4
 8009c1c:	d80c      	bhi.n	8009c38 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8009c1e:	6878      	ldr	r0, [r7, #4]
 8009c20:	f000 fa96 	bl	800a150 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c28:	2200      	movs	r2, #0
 8009c2a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009c34:	605a      	str	r2, [r3, #4]
 8009c36:	e008      	b.n	8009c4a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8009c60:	2300      	movs	r3, #0
}
 8009c62:	4618      	mov	r0, r3
 8009c64:	3710      	adds	r7, #16
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	40020407 	.word	0x40020407
 8009c70:	bffdfff8 	.word	0xbffdfff8
 8009c74:	cccccccd 	.word	0xcccccccd
 8009c78:	40020000 	.word	0x40020000
 8009c7c:	bffdfbf8 	.word	0xbffdfbf8
 8009c80:	40020400 	.word	0x40020400

08009c84 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b086      	sub	sp, #24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
 8009c90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009c92:	2300      	movs	r3, #0
 8009c94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d101      	bne.n	8009ca4 <HAL_DMA_Start_IT+0x20>
 8009ca0:	2302      	movs	r3, #2
 8009ca2:	e066      	b.n	8009d72 <HAL_DMA_Start_IT+0xee>
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2201      	movs	r2, #1
 8009ca8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009cb2:	b2db      	uxtb	r3, r3
 8009cb4:	2b01      	cmp	r3, #1
 8009cb6:	d155      	bne.n	8009d64 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2200      	movs	r2, #0
 8009cc4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	681a      	ldr	r2, [r3, #0]
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f022 0201 	bic.w	r2, r2, #1
 8009cd4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	68b9      	ldr	r1, [r7, #8]
 8009cdc:	68f8      	ldr	r0, [r7, #12]
 8009cde:	f000 f9bb 	bl	800a058 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d008      	beq.n	8009cfc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	681a      	ldr	r2, [r3, #0]
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	f042 020e 	orr.w	r2, r2, #14
 8009cf8:	601a      	str	r2, [r3, #0]
 8009cfa:	e00f      	b.n	8009d1c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	681a      	ldr	r2, [r3, #0]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f022 0204 	bic.w	r2, r2, #4
 8009d0a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	681a      	ldr	r2, [r3, #0]
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f042 020a 	orr.w	r2, r2, #10
 8009d1a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d007      	beq.n	8009d3a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d2e:	681a      	ldr	r2, [r3, #0]
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d38:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d007      	beq.n	8009d52 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d46:	681a      	ldr	r2, [r3, #0]
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009d50:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f042 0201 	orr.w	r2, r2, #1
 8009d60:	601a      	str	r2, [r3, #0]
 8009d62:	e005      	b.n	8009d70 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8009d6c:	2302      	movs	r3, #2
 8009d6e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8009d70:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d72:	4618      	mov	r0, r3
 8009d74:	3718      	adds	r7, #24
 8009d76:	46bd      	mov	sp, r7
 8009d78:	bd80      	pop	{r7, pc}

08009d7a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009d7a:	b480      	push	{r7}
 8009d7c:	b085      	sub	sp, #20
 8009d7e:	af00      	add	r7, sp, #0
 8009d80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009d82:	2300      	movs	r3, #0
 8009d84:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009d8c:	b2db      	uxtb	r3, r3
 8009d8e:	2b02      	cmp	r3, #2
 8009d90:	d005      	beq.n	8009d9e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2204      	movs	r2, #4
 8009d96:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	73fb      	strb	r3, [r7, #15]
 8009d9c:	e037      	b.n	8009e0e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	681a      	ldr	r2, [r3, #0]
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f022 020e 	bic.w	r2, r2, #14
 8009dac:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009db2:	681a      	ldr	r2, [r3, #0]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009db8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009dbc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f022 0201 	bic.w	r2, r2, #1
 8009dcc:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009dd2:	f003 021f 	and.w	r2, r3, #31
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dda:	2101      	movs	r1, #1
 8009ddc:	fa01 f202 	lsl.w	r2, r1, r2
 8009de0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009de6:	687a      	ldr	r2, [r7, #4]
 8009de8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009dea:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d00c      	beq.n	8009e0e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009dfe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009e02:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009e0c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2201      	movs	r2, #1
 8009e12:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8009e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3714      	adds	r7, #20
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr

08009e2c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e34:	2300      	movs	r3, #0
 8009e36:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	2b02      	cmp	r3, #2
 8009e42:	d00d      	beq.n	8009e60 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2204      	movs	r2, #4
 8009e48:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	2201      	movs	r2, #1
 8009e4e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2200      	movs	r2, #0
 8009e56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	73fb      	strb	r3, [r7, #15]
 8009e5e:	e047      	b.n	8009ef0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	681a      	ldr	r2, [r3, #0]
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f022 020e 	bic.w	r2, r2, #14
 8009e6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	681a      	ldr	r2, [r3, #0]
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f022 0201 	bic.w	r2, r2, #1
 8009e7e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e84:	681a      	ldr	r2, [r3, #0]
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e8a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009e8e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e94:	f003 021f 	and.w	r2, r3, #31
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e9c:	2101      	movs	r1, #1
 8009e9e:	fa01 f202 	lsl.w	r2, r1, r2
 8009ea2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ea8:	687a      	ldr	r2, [r7, #4]
 8009eaa:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009eac:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d00c      	beq.n	8009ed0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ec0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009ec4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009eca:	687a      	ldr	r2, [r7, #4]
 8009ecc:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8009ece:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	2201      	movs	r2, #1
 8009ed4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2200      	movs	r2, #0
 8009edc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d003      	beq.n	8009ef0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	4798      	blx	r3
    }
  }
  return status;
 8009ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}

08009efa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009efa:	b580      	push	{r7, lr}
 8009efc:	b084      	sub	sp, #16
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f16:	f003 031f 	and.w	r3, r3, #31
 8009f1a:	2204      	movs	r2, #4
 8009f1c:	409a      	lsls	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	4013      	ands	r3, r2
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d026      	beq.n	8009f74 <HAL_DMA_IRQHandler+0x7a>
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	f003 0304 	and.w	r3, r3, #4
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d021      	beq.n	8009f74 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f003 0320 	and.w	r3, r3, #32
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d107      	bne.n	8009f4e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	681a      	ldr	r2, [r3, #0]
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f022 0204 	bic.w	r2, r2, #4
 8009f4c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f52:	f003 021f 	and.w	r2, r3, #31
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f5a:	2104      	movs	r1, #4
 8009f5c:	fa01 f202 	lsl.w	r2, r1, r2
 8009f60:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d071      	beq.n	800a04e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8009f72:	e06c      	b.n	800a04e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009f78:	f003 031f 	and.w	r3, r3, #31
 8009f7c:	2202      	movs	r2, #2
 8009f7e:	409a      	lsls	r2, r3
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	4013      	ands	r3, r2
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d02e      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	f003 0302 	and.w	r3, r3, #2
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d029      	beq.n	8009fe6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f003 0320 	and.w	r3, r3, #32
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d10b      	bne.n	8009fb8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	f022 020a 	bic.w	r2, r2, #10
 8009fae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fbc:	f003 021f 	and.w	r2, r3, #31
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fc4:	2102      	movs	r1, #2
 8009fc6:	fa01 f202 	lsl.w	r2, r1, r2
 8009fca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d038      	beq.n	800a04e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8009fe4:	e033      	b.n	800a04e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fea:	f003 031f 	and.w	r3, r3, #31
 8009fee:	2208      	movs	r2, #8
 8009ff0:	409a      	lsls	r2, r3
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	4013      	ands	r3, r2
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	d02a      	beq.n	800a050 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	f003 0308 	and.w	r3, r3, #8
 800a000:	2b00      	cmp	r3, #0
 800a002:	d025      	beq.n	800a050 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f022 020e 	bic.w	r2, r2, #14
 800a012:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a018:	f003 021f 	and.w	r2, r3, #31
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a020:	2101      	movs	r1, #1
 800a022:	fa01 f202 	lsl.w	r2, r1, r2
 800a026:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2201      	movs	r2, #1
 800a02c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2201      	movs	r2, #1
 800a032:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2200      	movs	r2, #0
 800a03a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a042:	2b00      	cmp	r3, #0
 800a044:	d004      	beq.n	800a050 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a04e:	bf00      	nop
 800a050:	bf00      	nop
}
 800a052:	3710      	adds	r7, #16
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a058:	b480      	push	{r7}
 800a05a:	b085      	sub	sp, #20
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	60f8      	str	r0, [r7, #12]
 800a060:	60b9      	str	r1, [r7, #8]
 800a062:	607a      	str	r2, [r7, #4]
 800a064:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a06a:	68fa      	ldr	r2, [r7, #12]
 800a06c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a06e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a074:	2b00      	cmp	r3, #0
 800a076:	d004      	beq.n	800a082 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a07c:	68fa      	ldr	r2, [r7, #12]
 800a07e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a080:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a086:	f003 021f 	and.w	r2, r3, #31
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a08e:	2101      	movs	r1, #1
 800a090:	fa01 f202 	lsl.w	r2, r1, r2
 800a094:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	683a      	ldr	r2, [r7, #0]
 800a09c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	2b10      	cmp	r3, #16
 800a0a4:	d108      	bne.n	800a0b8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	687a      	ldr	r2, [r7, #4]
 800a0ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	68ba      	ldr	r2, [r7, #8]
 800a0b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a0b6:	e007      	b.n	800a0c8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	68ba      	ldr	r2, [r7, #8]
 800a0be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	687a      	ldr	r2, [r7, #4]
 800a0c6:	60da      	str	r2, [r3, #12]
}
 800a0c8:	bf00      	nop
 800a0ca:	3714      	adds	r7, #20
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b087      	sub	sp, #28
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	4b16      	ldr	r3, [pc, #88]	@ (800a13c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d802      	bhi.n	800a0ee <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a0e8:	4b15      	ldr	r3, [pc, #84]	@ (800a140 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a0ea:	617b      	str	r3, [r7, #20]
 800a0ec:	e001      	b.n	800a0f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800a0ee:	4b15      	ldr	r3, [pc, #84]	@ (800a144 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a0f0:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a0f2:	697b      	ldr	r3, [r7, #20]
 800a0f4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	b2db      	uxtb	r3, r3
 800a0fc:	3b08      	subs	r3, #8
 800a0fe:	4a12      	ldr	r2, [pc, #72]	@ (800a148 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a100:	fba2 2303 	umull	r2, r3, r2, r3
 800a104:	091b      	lsrs	r3, r3, #4
 800a106:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a10c:	089b      	lsrs	r3, r3, #2
 800a10e:	009a      	lsls	r2, r3, #2
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	4413      	add	r3, r2
 800a114:	461a      	mov	r2, r3
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a0b      	ldr	r2, [pc, #44]	@ (800a14c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a11e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	f003 031f 	and.w	r3, r3, #31
 800a126:	2201      	movs	r2, #1
 800a128:	409a      	lsls	r2, r3
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a12e:	bf00      	nop
 800a130:	371c      	adds	r7, #28
 800a132:	46bd      	mov	sp, r7
 800a134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a138:	4770      	bx	lr
 800a13a:	bf00      	nop
 800a13c:	40020407 	.word	0x40020407
 800a140:	40020800 	.word	0x40020800
 800a144:	40020820 	.word	0x40020820
 800a148:	cccccccd 	.word	0xcccccccd
 800a14c:	40020880 	.word	0x40020880

0800a150 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a150:	b480      	push	{r7}
 800a152:	b085      	sub	sp, #20
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a160:	68fa      	ldr	r2, [r7, #12]
 800a162:	4b0b      	ldr	r3, [pc, #44]	@ (800a190 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a164:	4413      	add	r3, r2
 800a166:	009b      	lsls	r3, r3, #2
 800a168:	461a      	mov	r2, r3
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	4a08      	ldr	r2, [pc, #32]	@ (800a194 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a172:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	3b01      	subs	r3, #1
 800a178:	f003 031f 	and.w	r3, r3, #31
 800a17c:	2201      	movs	r2, #1
 800a17e:	409a      	lsls	r2, r3
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a184:	bf00      	nop
 800a186:	3714      	adds	r7, #20
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr
 800a190:	1000823f 	.word	0x1000823f
 800a194:	40020940 	.word	0x40020940

0800a198 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a198:	b480      	push	{r7}
 800a19a:	b087      	sub	sp, #28
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a1a6:	e15a      	b.n	800a45e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	681a      	ldr	r2, [r3, #0]
 800a1ac:	2101      	movs	r1, #1
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	fa01 f303 	lsl.w	r3, r1, r3
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	f000 814c 	beq.w	800a458 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a1c0:	683b      	ldr	r3, [r7, #0]
 800a1c2:	685b      	ldr	r3, [r3, #4]
 800a1c4:	f003 0303 	and.w	r3, r3, #3
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d005      	beq.n	800a1d8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800a1d4:	2b02      	cmp	r3, #2
 800a1d6:	d130      	bne.n	800a23a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	689b      	ldr	r3, [r3, #8]
 800a1dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a1de:	697b      	ldr	r3, [r7, #20]
 800a1e0:	005b      	lsls	r3, r3, #1
 800a1e2:	2203      	movs	r2, #3
 800a1e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a1e8:	43db      	mvns	r3, r3
 800a1ea:	693a      	ldr	r2, [r7, #16]
 800a1ec:	4013      	ands	r3, r2
 800a1ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a1f0:	683b      	ldr	r3, [r7, #0]
 800a1f2:	68da      	ldr	r2, [r3, #12]
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	005b      	lsls	r3, r3, #1
 800a1f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a1fc:	693a      	ldr	r2, [r7, #16]
 800a1fe:	4313      	orrs	r3, r2
 800a200:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	693a      	ldr	r2, [r7, #16]
 800a206:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	685b      	ldr	r3, [r3, #4]
 800a20c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a20e:	2201      	movs	r2, #1
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	fa02 f303 	lsl.w	r3, r2, r3
 800a216:	43db      	mvns	r3, r3
 800a218:	693a      	ldr	r2, [r7, #16]
 800a21a:	4013      	ands	r3, r2
 800a21c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	091b      	lsrs	r3, r3, #4
 800a224:	f003 0201 	and.w	r2, r3, #1
 800a228:	697b      	ldr	r3, [r7, #20]
 800a22a:	fa02 f303 	lsl.w	r3, r2, r3
 800a22e:	693a      	ldr	r2, [r7, #16]
 800a230:	4313      	orrs	r3, r2
 800a232:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	693a      	ldr	r2, [r7, #16]
 800a238:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a23a:	683b      	ldr	r3, [r7, #0]
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	f003 0303 	and.w	r3, r3, #3
 800a242:	2b03      	cmp	r3, #3
 800a244:	d017      	beq.n	800a276 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	005b      	lsls	r3, r3, #1
 800a250:	2203      	movs	r2, #3
 800a252:	fa02 f303 	lsl.w	r3, r2, r3
 800a256:	43db      	mvns	r3, r3
 800a258:	693a      	ldr	r2, [r7, #16]
 800a25a:	4013      	ands	r3, r2
 800a25c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	689a      	ldr	r2, [r3, #8]
 800a262:	697b      	ldr	r3, [r7, #20]
 800a264:	005b      	lsls	r3, r3, #1
 800a266:	fa02 f303 	lsl.w	r3, r2, r3
 800a26a:	693a      	ldr	r2, [r7, #16]
 800a26c:	4313      	orrs	r3, r2
 800a26e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	693a      	ldr	r2, [r7, #16]
 800a274:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	685b      	ldr	r3, [r3, #4]
 800a27a:	f003 0303 	and.w	r3, r3, #3
 800a27e:	2b02      	cmp	r3, #2
 800a280:	d123      	bne.n	800a2ca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a282:	697b      	ldr	r3, [r7, #20]
 800a284:	08da      	lsrs	r2, r3, #3
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	3208      	adds	r2, #8
 800a28a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a28e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	f003 0307 	and.w	r3, r3, #7
 800a296:	009b      	lsls	r3, r3, #2
 800a298:	220f      	movs	r2, #15
 800a29a:	fa02 f303 	lsl.w	r3, r2, r3
 800a29e:	43db      	mvns	r3, r3
 800a2a0:	693a      	ldr	r2, [r7, #16]
 800a2a2:	4013      	ands	r3, r2
 800a2a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	691a      	ldr	r2, [r3, #16]
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	f003 0307 	and.w	r3, r3, #7
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b6:	693a      	ldr	r2, [r7, #16]
 800a2b8:	4313      	orrs	r3, r2
 800a2ba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a2bc:	697b      	ldr	r3, [r7, #20]
 800a2be:	08da      	lsrs	r2, r3, #3
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	3208      	adds	r2, #8
 800a2c4:	6939      	ldr	r1, [r7, #16]
 800a2c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	681b      	ldr	r3, [r3, #0]
 800a2ce:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a2d0:	697b      	ldr	r3, [r7, #20]
 800a2d2:	005b      	lsls	r3, r3, #1
 800a2d4:	2203      	movs	r2, #3
 800a2d6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2da:	43db      	mvns	r3, r3
 800a2dc:	693a      	ldr	r2, [r7, #16]
 800a2de:	4013      	ands	r3, r2
 800a2e0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a2e2:	683b      	ldr	r3, [r7, #0]
 800a2e4:	685b      	ldr	r3, [r3, #4]
 800a2e6:	f003 0203 	and.w	r2, r3, #3
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	005b      	lsls	r3, r3, #1
 800a2ee:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f2:	693a      	ldr	r2, [r7, #16]
 800a2f4:	4313      	orrs	r3, r2
 800a2f6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	693a      	ldr	r2, [r7, #16]
 800a2fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	685b      	ldr	r3, [r3, #4]
 800a302:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a306:	2b00      	cmp	r3, #0
 800a308:	f000 80a6 	beq.w	800a458 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a30c:	4b5b      	ldr	r3, [pc, #364]	@ (800a47c <HAL_GPIO_Init+0x2e4>)
 800a30e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a310:	4a5a      	ldr	r2, [pc, #360]	@ (800a47c <HAL_GPIO_Init+0x2e4>)
 800a312:	f043 0301 	orr.w	r3, r3, #1
 800a316:	6613      	str	r3, [r2, #96]	@ 0x60
 800a318:	4b58      	ldr	r3, [pc, #352]	@ (800a47c <HAL_GPIO_Init+0x2e4>)
 800a31a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a31c:	f003 0301 	and.w	r3, r3, #1
 800a320:	60bb      	str	r3, [r7, #8]
 800a322:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a324:	4a56      	ldr	r2, [pc, #344]	@ (800a480 <HAL_GPIO_Init+0x2e8>)
 800a326:	697b      	ldr	r3, [r7, #20]
 800a328:	089b      	lsrs	r3, r3, #2
 800a32a:	3302      	adds	r3, #2
 800a32c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a330:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	f003 0303 	and.w	r3, r3, #3
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	220f      	movs	r2, #15
 800a33c:	fa02 f303 	lsl.w	r3, r2, r3
 800a340:	43db      	mvns	r3, r3
 800a342:	693a      	ldr	r2, [r7, #16]
 800a344:	4013      	ands	r3, r2
 800a346:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a34e:	d01f      	beq.n	800a390 <HAL_GPIO_Init+0x1f8>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	4a4c      	ldr	r2, [pc, #304]	@ (800a484 <HAL_GPIO_Init+0x2ec>)
 800a354:	4293      	cmp	r3, r2
 800a356:	d019      	beq.n	800a38c <HAL_GPIO_Init+0x1f4>
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	4a4b      	ldr	r2, [pc, #300]	@ (800a488 <HAL_GPIO_Init+0x2f0>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d013      	beq.n	800a388 <HAL_GPIO_Init+0x1f0>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4a4a      	ldr	r2, [pc, #296]	@ (800a48c <HAL_GPIO_Init+0x2f4>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d00d      	beq.n	800a384 <HAL_GPIO_Init+0x1ec>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	4a49      	ldr	r2, [pc, #292]	@ (800a490 <HAL_GPIO_Init+0x2f8>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d007      	beq.n	800a380 <HAL_GPIO_Init+0x1e8>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	4a48      	ldr	r2, [pc, #288]	@ (800a494 <HAL_GPIO_Init+0x2fc>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d101      	bne.n	800a37c <HAL_GPIO_Init+0x1e4>
 800a378:	2305      	movs	r3, #5
 800a37a:	e00a      	b.n	800a392 <HAL_GPIO_Init+0x1fa>
 800a37c:	2306      	movs	r3, #6
 800a37e:	e008      	b.n	800a392 <HAL_GPIO_Init+0x1fa>
 800a380:	2304      	movs	r3, #4
 800a382:	e006      	b.n	800a392 <HAL_GPIO_Init+0x1fa>
 800a384:	2303      	movs	r3, #3
 800a386:	e004      	b.n	800a392 <HAL_GPIO_Init+0x1fa>
 800a388:	2302      	movs	r3, #2
 800a38a:	e002      	b.n	800a392 <HAL_GPIO_Init+0x1fa>
 800a38c:	2301      	movs	r3, #1
 800a38e:	e000      	b.n	800a392 <HAL_GPIO_Init+0x1fa>
 800a390:	2300      	movs	r3, #0
 800a392:	697a      	ldr	r2, [r7, #20]
 800a394:	f002 0203 	and.w	r2, r2, #3
 800a398:	0092      	lsls	r2, r2, #2
 800a39a:	4093      	lsls	r3, r2
 800a39c:	693a      	ldr	r2, [r7, #16]
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a3a2:	4937      	ldr	r1, [pc, #220]	@ (800a480 <HAL_GPIO_Init+0x2e8>)
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	089b      	lsrs	r3, r3, #2
 800a3a8:	3302      	adds	r3, #2
 800a3aa:	693a      	ldr	r2, [r7, #16]
 800a3ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a3b0:	4b39      	ldr	r3, [pc, #228]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a3b2:	689b      	ldr	r3, [r3, #8]
 800a3b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	43db      	mvns	r3, r3
 800a3ba:	693a      	ldr	r2, [r7, #16]
 800a3bc:	4013      	ands	r3, r2
 800a3be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a3c0:	683b      	ldr	r3, [r7, #0]
 800a3c2:	685b      	ldr	r3, [r3, #4]
 800a3c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d003      	beq.n	800a3d4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800a3cc:	693a      	ldr	r2, [r7, #16]
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a3d4:	4a30      	ldr	r2, [pc, #192]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800a3da:	4b2f      	ldr	r3, [pc, #188]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a3dc:	68db      	ldr	r3, [r3, #12]
 800a3de:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	43db      	mvns	r3, r3
 800a3e4:	693a      	ldr	r2, [r7, #16]
 800a3e6:	4013      	ands	r3, r2
 800a3e8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	685b      	ldr	r3, [r3, #4]
 800a3ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d003      	beq.n	800a3fe <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800a3f6:	693a      	ldr	r2, [r7, #16]
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	4313      	orrs	r3, r2
 800a3fc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a3fe:	4a26      	ldr	r2, [pc, #152]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800a404:	4b24      	ldr	r3, [pc, #144]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a406:	685b      	ldr	r3, [r3, #4]
 800a408:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	43db      	mvns	r3, r3
 800a40e:	693a      	ldr	r2, [r7, #16]
 800a410:	4013      	ands	r3, r2
 800a412:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a414:	683b      	ldr	r3, [r7, #0]
 800a416:	685b      	ldr	r3, [r3, #4]
 800a418:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d003      	beq.n	800a428 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800a420:	693a      	ldr	r2, [r7, #16]
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	4313      	orrs	r3, r2
 800a426:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a428:	4a1b      	ldr	r2, [pc, #108]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a42e:	4b1a      	ldr	r3, [pc, #104]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	43db      	mvns	r3, r3
 800a438:	693a      	ldr	r2, [r7, #16]
 800a43a:	4013      	ands	r3, r2
 800a43c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a43e:	683b      	ldr	r3, [r7, #0]
 800a440:	685b      	ldr	r3, [r3, #4]
 800a442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a446:	2b00      	cmp	r3, #0
 800a448:	d003      	beq.n	800a452 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800a44a:	693a      	ldr	r2, [r7, #16]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	4313      	orrs	r3, r2
 800a450:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a452:	4a11      	ldr	r2, [pc, #68]	@ (800a498 <HAL_GPIO_Init+0x300>)
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800a458:	697b      	ldr	r3, [r7, #20]
 800a45a:	3301      	adds	r3, #1
 800a45c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a45e:	683b      	ldr	r3, [r7, #0]
 800a460:	681a      	ldr	r2, [r3, #0]
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	fa22 f303 	lsr.w	r3, r2, r3
 800a468:	2b00      	cmp	r3, #0
 800a46a:	f47f ae9d 	bne.w	800a1a8 <HAL_GPIO_Init+0x10>
  }
}
 800a46e:	bf00      	nop
 800a470:	bf00      	nop
 800a472:	371c      	adds	r7, #28
 800a474:	46bd      	mov	sp, r7
 800a476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a47a:	4770      	bx	lr
 800a47c:	40021000 	.word	0x40021000
 800a480:	40010000 	.word	0x40010000
 800a484:	48000400 	.word	0x48000400
 800a488:	48000800 	.word	0x48000800
 800a48c:	48000c00 	.word	0x48000c00
 800a490:	48001000 	.word	0x48001000
 800a494:	48001400 	.word	0x48001400
 800a498:	40010400 	.word	0x40010400

0800a49c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b085      	sub	sp, #20
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	460b      	mov	r3, r1
 800a4a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	691a      	ldr	r2, [r3, #16]
 800a4ac:	887b      	ldrh	r3, [r7, #2]
 800a4ae:	4013      	ands	r3, r2
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d002      	beq.n	800a4ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	73fb      	strb	r3, [r7, #15]
 800a4b8:	e001      	b.n	800a4be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800a4be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4c0:	4618      	mov	r0, r3
 800a4c2:	3714      	adds	r7, #20
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ca:	4770      	bx	lr

0800a4cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a4cc:	b480      	push	{r7}
 800a4ce:	b083      	sub	sp, #12
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	807b      	strh	r3, [r7, #2]
 800a4d8:	4613      	mov	r3, r2
 800a4da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a4dc:	787b      	ldrb	r3, [r7, #1]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d003      	beq.n	800a4ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800a4e2:	887a      	ldrh	r2, [r7, #2]
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800a4e8:	e002      	b.n	800a4f0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800a4ea:	887a      	ldrh	r2, [r7, #2]
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800a4f0:	bf00      	nop
 800a4f2:	370c      	adds	r7, #12
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b082      	sub	sp, #8
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d101      	bne.n	800a50e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800a50a:	2301      	movs	r3, #1
 800a50c:	e08d      	b.n	800a62a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a514:	b2db      	uxtb	r3, r3
 800a516:	2b00      	cmp	r3, #0
 800a518:	d106      	bne.n	800a528 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f7f9 ff50 	bl	80043c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2224      	movs	r2, #36	@ 0x24
 800a52c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	681a      	ldr	r2, [r3, #0]
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f022 0201 	bic.w	r2, r2, #1
 800a53e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	685a      	ldr	r2, [r3, #4]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800a54c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	689a      	ldr	r2, [r3, #8]
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a55c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	68db      	ldr	r3, [r3, #12]
 800a562:	2b01      	cmp	r3, #1
 800a564:	d107      	bne.n	800a576 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	689a      	ldr	r2, [r3, #8]
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a572:	609a      	str	r2, [r3, #8]
 800a574:	e006      	b.n	800a584 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	689a      	ldr	r2, [r3, #8]
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800a582:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	68db      	ldr	r3, [r3, #12]
 800a588:	2b02      	cmp	r3, #2
 800a58a:	d108      	bne.n	800a59e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	685a      	ldr	r2, [r3, #4]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a59a:	605a      	str	r2, [r3, #4]
 800a59c:	e007      	b.n	800a5ae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	685a      	ldr	r2, [r3, #4]
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a5ac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	685b      	ldr	r3, [r3, #4]
 800a5b4:	687a      	ldr	r2, [r7, #4]
 800a5b6:	6812      	ldr	r2, [r2, #0]
 800a5b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800a5bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a5c0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	68da      	ldr	r2, [r3, #12]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a5d0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	691a      	ldr	r2, [r3, #16]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	695b      	ldr	r3, [r3, #20]
 800a5da:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	699b      	ldr	r3, [r3, #24]
 800a5e2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	430a      	orrs	r2, r1
 800a5ea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	69d9      	ldr	r1, [r3, #28]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6a1a      	ldr	r2, [r3, #32]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	430a      	orrs	r2, r1
 800a5fa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	681a      	ldr	r2, [r3, #0]
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f042 0201 	orr.w	r2, r2, #1
 800a60a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2200      	movs	r2, #0
 800a610:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	2220      	movs	r2, #32
 800a616:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2200      	movs	r2, #0
 800a61e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2200      	movs	r2, #0
 800a624:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800a628:	2300      	movs	r3, #0
}
 800a62a:	4618      	mov	r0, r3
 800a62c:	3708      	adds	r7, #8
 800a62e:	46bd      	mov	sp, r7
 800a630:	bd80      	pop	{r7, pc}
	...

0800a634 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b088      	sub	sp, #32
 800a638:	af02      	add	r7, sp, #8
 800a63a:	60f8      	str	r0, [r7, #12]
 800a63c:	607a      	str	r2, [r7, #4]
 800a63e:	461a      	mov	r2, r3
 800a640:	460b      	mov	r3, r1
 800a642:	817b      	strh	r3, [r7, #10]
 800a644:	4613      	mov	r3, r2
 800a646:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a64e:	b2db      	uxtb	r3, r3
 800a650:	2b20      	cmp	r3, #32
 800a652:	f040 80fd 	bne.w	800a850 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a656:	68fb      	ldr	r3, [r7, #12]
 800a658:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a65c:	2b01      	cmp	r3, #1
 800a65e:	d101      	bne.n	800a664 <HAL_I2C_Master_Transmit+0x30>
 800a660:	2302      	movs	r3, #2
 800a662:	e0f6      	b.n	800a852 <HAL_I2C_Master_Transmit+0x21e>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	2201      	movs	r2, #1
 800a668:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a66c:	f7fd fa7e 	bl	8007b6c <HAL_GetTick>
 800a670:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	9300      	str	r3, [sp, #0]
 800a676:	2319      	movs	r3, #25
 800a678:	2201      	movs	r2, #1
 800a67a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a67e:	68f8      	ldr	r0, [r7, #12]
 800a680:	f000 fb72 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800a684:	4603      	mov	r3, r0
 800a686:	2b00      	cmp	r3, #0
 800a688:	d001      	beq.n	800a68e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800a68a:	2301      	movs	r3, #1
 800a68c:	e0e1      	b.n	800a852 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2221      	movs	r2, #33	@ 0x21
 800a692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2210      	movs	r2, #16
 800a69a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	893a      	ldrh	r2, [r7, #8]
 800a6ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6ba:	b29b      	uxth	r3, r3
 800a6bc:	2bff      	cmp	r3, #255	@ 0xff
 800a6be:	d906      	bls.n	800a6ce <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	22ff      	movs	r2, #255	@ 0xff
 800a6c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800a6c6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a6ca:	617b      	str	r3, [r7, #20]
 800a6cc:	e007      	b.n	800a6de <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a6d2:	b29a      	uxth	r2, r3
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800a6d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a6dc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d024      	beq.n	800a730 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6ea:	781a      	ldrb	r2, [r3, #0]
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6f6:	1c5a      	adds	r2, r3, #1
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a700:	b29b      	uxth	r3, r3
 800a702:	3b01      	subs	r3, #1
 800a704:	b29a      	uxth	r2, r3
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a70e:	3b01      	subs	r3, #1
 800a710:	b29a      	uxth	r2, r3
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	3301      	adds	r3, #1
 800a71e:	b2da      	uxtb	r2, r3
 800a720:	8979      	ldrh	r1, [r7, #10]
 800a722:	4b4e      	ldr	r3, [pc, #312]	@ (800a85c <HAL_I2C_Master_Transmit+0x228>)
 800a724:	9300      	str	r3, [sp, #0]
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	68f8      	ldr	r0, [r7, #12]
 800a72a:	f000 fd6d 	bl	800b208 <I2C_TransferConfig>
 800a72e:	e066      	b.n	800a7fe <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a734:	b2da      	uxtb	r2, r3
 800a736:	8979      	ldrh	r1, [r7, #10]
 800a738:	4b48      	ldr	r3, [pc, #288]	@ (800a85c <HAL_I2C_Master_Transmit+0x228>)
 800a73a:	9300      	str	r3, [sp, #0]
 800a73c:	697b      	ldr	r3, [r7, #20]
 800a73e:	68f8      	ldr	r0, [r7, #12]
 800a740:	f000 fd62 	bl	800b208 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800a744:	e05b      	b.n	800a7fe <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a746:	693a      	ldr	r2, [r7, #16]
 800a748:	6a39      	ldr	r1, [r7, #32]
 800a74a:	68f8      	ldr	r0, [r7, #12]
 800a74c:	f000 fb65 	bl	800ae1a <I2C_WaitOnTXISFlagUntilTimeout>
 800a750:	4603      	mov	r3, r0
 800a752:	2b00      	cmp	r3, #0
 800a754:	d001      	beq.n	800a75a <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800a756:	2301      	movs	r3, #1
 800a758:	e07b      	b.n	800a852 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a75e:	781a      	ldrb	r2, [r3, #0]
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a76a:	1c5a      	adds	r2, r3, #1
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a774:	b29b      	uxth	r3, r3
 800a776:	3b01      	subs	r3, #1
 800a778:	b29a      	uxth	r2, r3
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a782:	3b01      	subs	r3, #1
 800a784:	b29a      	uxth	r2, r3
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a78e:	b29b      	uxth	r3, r3
 800a790:	2b00      	cmp	r3, #0
 800a792:	d034      	beq.n	800a7fe <HAL_I2C_Master_Transmit+0x1ca>
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d130      	bne.n	800a7fe <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	6a3b      	ldr	r3, [r7, #32]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	2180      	movs	r1, #128	@ 0x80
 800a7a6:	68f8      	ldr	r0, [r7, #12]
 800a7a8:	f000 fade 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d001      	beq.n	800a7b6 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800a7b2:	2301      	movs	r3, #1
 800a7b4:	e04d      	b.n	800a852 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	2bff      	cmp	r3, #255	@ 0xff
 800a7be:	d90e      	bls.n	800a7de <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	22ff      	movs	r2, #255	@ 0xff
 800a7c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7ca:	b2da      	uxtb	r2, r3
 800a7cc:	8979      	ldrh	r1, [r7, #10]
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	9300      	str	r3, [sp, #0]
 800a7d2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a7d6:	68f8      	ldr	r0, [r7, #12]
 800a7d8:	f000 fd16 	bl	800b208 <I2C_TransferConfig>
 800a7dc:	e00f      	b.n	800a7fe <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7e2:	b29a      	uxth	r2, r3
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a7ec:	b2da      	uxtb	r2, r3
 800a7ee:	8979      	ldrh	r1, [r7, #10]
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	9300      	str	r3, [sp, #0]
 800a7f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a7f8:	68f8      	ldr	r0, [r7, #12]
 800a7fa:	f000 fd05 	bl	800b208 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a802:	b29b      	uxth	r3, r3
 800a804:	2b00      	cmp	r3, #0
 800a806:	d19e      	bne.n	800a746 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a808:	693a      	ldr	r2, [r7, #16]
 800a80a:	6a39      	ldr	r1, [r7, #32]
 800a80c:	68f8      	ldr	r0, [r7, #12]
 800a80e:	f000 fb4b 	bl	800aea8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a812:	4603      	mov	r3, r0
 800a814:	2b00      	cmp	r3, #0
 800a816:	d001      	beq.n	800a81c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	e01a      	b.n	800a852 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	2220      	movs	r2, #32
 800a822:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6859      	ldr	r1, [r3, #4]
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	4b0c      	ldr	r3, [pc, #48]	@ (800a860 <HAL_I2C_Master_Transmit+0x22c>)
 800a830:	400b      	ands	r3, r1
 800a832:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	2220      	movs	r2, #32
 800a838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	2200      	movs	r2, #0
 800a840:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	2200      	movs	r2, #0
 800a848:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a84c:	2300      	movs	r3, #0
 800a84e:	e000      	b.n	800a852 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800a850:	2302      	movs	r3, #2
  }
}
 800a852:	4618      	mov	r0, r3
 800a854:	3718      	adds	r7, #24
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
 800a85a:	bf00      	nop
 800a85c:	80002000 	.word	0x80002000
 800a860:	fe00e800 	.word	0xfe00e800

0800a864 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b088      	sub	sp, #32
 800a868:	af02      	add	r7, sp, #8
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	607a      	str	r2, [r7, #4]
 800a86e:	461a      	mov	r2, r3
 800a870:	460b      	mov	r3, r1
 800a872:	817b      	strh	r3, [r7, #10]
 800a874:	4613      	mov	r3, r2
 800a876:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	2b20      	cmp	r3, #32
 800a882:	f040 80db 	bne.w	800aa3c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d101      	bne.n	800a894 <HAL_I2C_Master_Receive+0x30>
 800a890:	2302      	movs	r3, #2
 800a892:	e0d4      	b.n	800aa3e <HAL_I2C_Master_Receive+0x1da>
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2201      	movs	r2, #1
 800a898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800a89c:	f7fd f966 	bl	8007b6c <HAL_GetTick>
 800a8a0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800a8a2:	697b      	ldr	r3, [r7, #20]
 800a8a4:	9300      	str	r3, [sp, #0]
 800a8a6:	2319      	movs	r3, #25
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a8ae:	68f8      	ldr	r0, [r7, #12]
 800a8b0:	f000 fa5a 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d001      	beq.n	800a8be <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800a8ba:	2301      	movs	r3, #1
 800a8bc:	e0bf      	b.n	800aa3e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	2222      	movs	r2, #34	@ 0x22
 800a8c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2210      	movs	r2, #16
 800a8ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	687a      	ldr	r2, [r7, #4]
 800a8d8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	893a      	ldrh	r2, [r7, #8]
 800a8de:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	2bff      	cmp	r3, #255	@ 0xff
 800a8ee:	d90e      	bls.n	800a90e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	22ff      	movs	r2, #255	@ 0xff
 800a8f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a8fa:	b2da      	uxtb	r2, r3
 800a8fc:	8979      	ldrh	r1, [r7, #10]
 800a8fe:	4b52      	ldr	r3, [pc, #328]	@ (800aa48 <HAL_I2C_Master_Receive+0x1e4>)
 800a900:	9300      	str	r3, [sp, #0]
 800a902:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a906:	68f8      	ldr	r0, [r7, #12]
 800a908:	f000 fc7e 	bl	800b208 <I2C_TransferConfig>
 800a90c:	e06d      	b.n	800a9ea <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a912:	b29a      	uxth	r2, r3
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a91c:	b2da      	uxtb	r2, r3
 800a91e:	8979      	ldrh	r1, [r7, #10]
 800a920:	4b49      	ldr	r3, [pc, #292]	@ (800aa48 <HAL_I2C_Master_Receive+0x1e4>)
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a928:	68f8      	ldr	r0, [r7, #12]
 800a92a:	f000 fc6d 	bl	800b208 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800a92e:	e05c      	b.n	800a9ea <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a930:	697a      	ldr	r2, [r7, #20]
 800a932:	6a39      	ldr	r1, [r7, #32]
 800a934:	68f8      	ldr	r0, [r7, #12]
 800a936:	f000 fafb 	bl	800af30 <I2C_WaitOnRXNEFlagUntilTimeout>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d001      	beq.n	800a944 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800a940:	2301      	movs	r3, #1
 800a942:	e07c      	b.n	800aa3e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94e:	b2d2      	uxtb	r2, r2
 800a950:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a956:	1c5a      	adds	r2, r3, #1
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a960:	3b01      	subs	r3, #1
 800a962:	b29a      	uxth	r2, r3
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a96c:	b29b      	uxth	r3, r3
 800a96e:	3b01      	subs	r3, #1
 800a970:	b29a      	uxth	r2, r3
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a97a:	b29b      	uxth	r3, r3
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d034      	beq.n	800a9ea <HAL_I2C_Master_Receive+0x186>
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a984:	2b00      	cmp	r3, #0
 800a986:	d130      	bne.n	800a9ea <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a988:	697b      	ldr	r3, [r7, #20]
 800a98a:	9300      	str	r3, [sp, #0]
 800a98c:	6a3b      	ldr	r3, [r7, #32]
 800a98e:	2200      	movs	r2, #0
 800a990:	2180      	movs	r1, #128	@ 0x80
 800a992:	68f8      	ldr	r0, [r7, #12]
 800a994:	f000 f9e8 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d001      	beq.n	800a9a2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800a99e:	2301      	movs	r3, #1
 800a9a0:	e04d      	b.n	800aa3e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9a6:	b29b      	uxth	r3, r3
 800a9a8:	2bff      	cmp	r3, #255	@ 0xff
 800a9aa:	d90e      	bls.n	800a9ca <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	22ff      	movs	r2, #255	@ 0xff
 800a9b0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9b6:	b2da      	uxtb	r2, r3
 800a9b8:	8979      	ldrh	r1, [r7, #10]
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	9300      	str	r3, [sp, #0]
 800a9be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a9c2:	68f8      	ldr	r0, [r7, #12]
 800a9c4:	f000 fc20 	bl	800b208 <I2C_TransferConfig>
 800a9c8:	e00f      	b.n	800a9ea <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9ce:	b29a      	uxth	r2, r3
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a9d8:	b2da      	uxtb	r2, r3
 800a9da:	8979      	ldrh	r1, [r7, #10]
 800a9dc:	2300      	movs	r3, #0
 800a9de:	9300      	str	r3, [sp, #0]
 800a9e0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a9e4:	68f8      	ldr	r0, [r7, #12]
 800a9e6:	f000 fc0f 	bl	800b208 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d19d      	bne.n	800a930 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a9f4:	697a      	ldr	r2, [r7, #20]
 800a9f6:	6a39      	ldr	r1, [r7, #32]
 800a9f8:	68f8      	ldr	r0, [r7, #12]
 800a9fa:	f000 fa55 	bl	800aea8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d001      	beq.n	800aa08 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800aa04:	2301      	movs	r3, #1
 800aa06:	e01a      	b.n	800aa3e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	2220      	movs	r2, #32
 800aa0e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	6859      	ldr	r1, [r3, #4]
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	681a      	ldr	r2, [r3, #0]
 800aa1a:	4b0c      	ldr	r3, [pc, #48]	@ (800aa4c <HAL_I2C_Master_Receive+0x1e8>)
 800aa1c:	400b      	ands	r3, r1
 800aa1e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2220      	movs	r2, #32
 800aa24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2200      	movs	r2, #0
 800aa34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800aa38:	2300      	movs	r3, #0
 800aa3a:	e000      	b.n	800aa3e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800aa3c:	2302      	movs	r3, #2
  }
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3718      	adds	r7, #24
 800aa42:	46bd      	mov	sp, r7
 800aa44:	bd80      	pop	{r7, pc}
 800aa46:	bf00      	nop
 800aa48:	80002400 	.word	0x80002400
 800aa4c:	fe00e800 	.word	0xfe00e800

0800aa50 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800aa50:	b580      	push	{r7, lr}
 800aa52:	b088      	sub	sp, #32
 800aa54:	af02      	add	r7, sp, #8
 800aa56:	60f8      	str	r0, [r7, #12]
 800aa58:	4608      	mov	r0, r1
 800aa5a:	4611      	mov	r1, r2
 800aa5c:	461a      	mov	r2, r3
 800aa5e:	4603      	mov	r3, r0
 800aa60:	817b      	strh	r3, [r7, #10]
 800aa62:	460b      	mov	r3, r1
 800aa64:	813b      	strh	r3, [r7, #8]
 800aa66:	4613      	mov	r3, r2
 800aa68:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	2b20      	cmp	r3, #32
 800aa74:	f040 80f9 	bne.w	800ac6a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800aa78:	6a3b      	ldr	r3, [r7, #32]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d002      	beq.n	800aa84 <HAL_I2C_Mem_Write+0x34>
 800aa7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d105      	bne.n	800aa90 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800aa8a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800aa8c:	2301      	movs	r3, #1
 800aa8e:	e0ed      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aa96:	2b01      	cmp	r3, #1
 800aa98:	d101      	bne.n	800aa9e <HAL_I2C_Mem_Write+0x4e>
 800aa9a:	2302      	movs	r3, #2
 800aa9c:	e0e6      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	2201      	movs	r2, #1
 800aaa2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800aaa6:	f7fd f861 	bl	8007b6c <HAL_GetTick>
 800aaaa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	9300      	str	r3, [sp, #0]
 800aab0:	2319      	movs	r3, #25
 800aab2:	2201      	movs	r2, #1
 800aab4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aab8:	68f8      	ldr	r0, [r7, #12]
 800aaba:	f000 f955 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800aabe:	4603      	mov	r3, r0
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d001      	beq.n	800aac8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800aac4:	2301      	movs	r3, #1
 800aac6:	e0d1      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	2221      	movs	r2, #33	@ 0x21
 800aacc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	2240      	movs	r2, #64	@ 0x40
 800aad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2200      	movs	r2, #0
 800aadc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	6a3a      	ldr	r2, [r7, #32]
 800aae2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800aae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	2200      	movs	r2, #0
 800aaee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800aaf0:	88f8      	ldrh	r0, [r7, #6]
 800aaf2:	893a      	ldrh	r2, [r7, #8]
 800aaf4:	8979      	ldrh	r1, [r7, #10]
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	9301      	str	r3, [sp, #4]
 800aafa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aafc:	9300      	str	r3, [sp, #0]
 800aafe:	4603      	mov	r3, r0
 800ab00:	68f8      	ldr	r0, [r7, #12]
 800ab02:	f000 f8b9 	bl	800ac78 <I2C_RequestMemoryWrite>
 800ab06:	4603      	mov	r3, r0
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d005      	beq.n	800ab18 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800ab14:	2301      	movs	r3, #1
 800ab16:	e0a9      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	2bff      	cmp	r3, #255	@ 0xff
 800ab20:	d90e      	bls.n	800ab40 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	22ff      	movs	r2, #255	@ 0xff
 800ab26:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab2c:	b2da      	uxtb	r2, r3
 800ab2e:	8979      	ldrh	r1, [r7, #10]
 800ab30:	2300      	movs	r3, #0
 800ab32:	9300      	str	r3, [sp, #0]
 800ab34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800ab38:	68f8      	ldr	r0, [r7, #12]
 800ab3a:	f000 fb65 	bl	800b208 <I2C_TransferConfig>
 800ab3e:	e00f      	b.n	800ab60 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab4e:	b2da      	uxtb	r2, r3
 800ab50:	8979      	ldrh	r1, [r7, #10]
 800ab52:	2300      	movs	r3, #0
 800ab54:	9300      	str	r3, [sp, #0]
 800ab56:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ab5a:	68f8      	ldr	r0, [r7, #12]
 800ab5c:	f000 fb54 	bl	800b208 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ab60:	697a      	ldr	r2, [r7, #20]
 800ab62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ab64:	68f8      	ldr	r0, [r7, #12]
 800ab66:	f000 f958 	bl	800ae1a <I2C_WaitOnTXISFlagUntilTimeout>
 800ab6a:	4603      	mov	r3, r0
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d001      	beq.n	800ab74 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800ab70:	2301      	movs	r3, #1
 800ab72:	e07b      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab78:	781a      	ldrb	r2, [r3, #0]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab84:	1c5a      	adds	r2, r3, #1
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab8e:	b29b      	uxth	r3, r3
 800ab90:	3b01      	subs	r3, #1
 800ab92:	b29a      	uxth	r2, r3
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ab9c:	3b01      	subs	r3, #1
 800ab9e:	b29a      	uxth	r2, r3
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aba8:	b29b      	uxth	r3, r3
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d034      	beq.n	800ac18 <HAL_I2C_Mem_Write+0x1c8>
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d130      	bne.n	800ac18 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800abb6:	697b      	ldr	r3, [r7, #20]
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abbc:	2200      	movs	r2, #0
 800abbe:	2180      	movs	r1, #128	@ 0x80
 800abc0:	68f8      	ldr	r0, [r7, #12]
 800abc2:	f000 f8d1 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800abc6:	4603      	mov	r3, r0
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d001      	beq.n	800abd0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800abcc:	2301      	movs	r3, #1
 800abce:	e04d      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	2bff      	cmp	r3, #255	@ 0xff
 800abd8:	d90e      	bls.n	800abf8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	22ff      	movs	r2, #255	@ 0xff
 800abde:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800abe4:	b2da      	uxtb	r2, r3
 800abe6:	8979      	ldrh	r1, [r7, #10]
 800abe8:	2300      	movs	r3, #0
 800abea:	9300      	str	r3, [sp, #0]
 800abec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800abf0:	68f8      	ldr	r0, [r7, #12]
 800abf2:	f000 fb09 	bl	800b208 <I2C_TransferConfig>
 800abf6:	e00f      	b.n	800ac18 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ac06:	b2da      	uxtb	r2, r3
 800ac08:	8979      	ldrh	r1, [r7, #10]
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	9300      	str	r3, [sp, #0]
 800ac0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f000 faf8 	bl	800b208 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ac1c:	b29b      	uxth	r3, r3
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d19e      	bne.n	800ab60 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800ac22:	697a      	ldr	r2, [r7, #20]
 800ac24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac26:	68f8      	ldr	r0, [r7, #12]
 800ac28:	f000 f93e 	bl	800aea8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800ac2c:	4603      	mov	r3, r0
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d001      	beq.n	800ac36 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800ac32:	2301      	movs	r3, #1
 800ac34:	e01a      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	2220      	movs	r2, #32
 800ac3c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	6859      	ldr	r1, [r3, #4]
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681a      	ldr	r2, [r3, #0]
 800ac48:	4b0a      	ldr	r3, [pc, #40]	@ (800ac74 <HAL_I2C_Mem_Write+0x224>)
 800ac4a:	400b      	ands	r3, r1
 800ac4c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2220      	movs	r2, #32
 800ac52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2200      	movs	r2, #0
 800ac62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800ac66:	2300      	movs	r3, #0
 800ac68:	e000      	b.n	800ac6c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800ac6a:	2302      	movs	r3, #2
  }
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3718      	adds	r7, #24
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}
 800ac74:	fe00e800 	.word	0xfe00e800

0800ac78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b086      	sub	sp, #24
 800ac7c:	af02      	add	r7, sp, #8
 800ac7e:	60f8      	str	r0, [r7, #12]
 800ac80:	4608      	mov	r0, r1
 800ac82:	4611      	mov	r1, r2
 800ac84:	461a      	mov	r2, r3
 800ac86:	4603      	mov	r3, r0
 800ac88:	817b      	strh	r3, [r7, #10]
 800ac8a:	460b      	mov	r3, r1
 800ac8c:	813b      	strh	r3, [r7, #8]
 800ac8e:	4613      	mov	r3, r2
 800ac90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800ac92:	88fb      	ldrh	r3, [r7, #6]
 800ac94:	b2da      	uxtb	r2, r3
 800ac96:	8979      	ldrh	r1, [r7, #10]
 800ac98:	4b20      	ldr	r3, [pc, #128]	@ (800ad1c <I2C_RequestMemoryWrite+0xa4>)
 800ac9a:	9300      	str	r3, [sp, #0]
 800ac9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800aca0:	68f8      	ldr	r0, [r7, #12]
 800aca2:	f000 fab1 	bl	800b208 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800aca6:	69fa      	ldr	r2, [r7, #28]
 800aca8:	69b9      	ldr	r1, [r7, #24]
 800acaa:	68f8      	ldr	r0, [r7, #12]
 800acac:	f000 f8b5 	bl	800ae1a <I2C_WaitOnTXISFlagUntilTimeout>
 800acb0:	4603      	mov	r3, r0
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d001      	beq.n	800acba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800acb6:	2301      	movs	r3, #1
 800acb8:	e02c      	b.n	800ad14 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800acba:	88fb      	ldrh	r3, [r7, #6]
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d105      	bne.n	800accc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800acc0:	893b      	ldrh	r3, [r7, #8]
 800acc2:	b2da      	uxtb	r2, r3
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	629a      	str	r2, [r3, #40]	@ 0x28
 800acca:	e015      	b.n	800acf8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800accc:	893b      	ldrh	r3, [r7, #8]
 800acce:	0a1b      	lsrs	r3, r3, #8
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	b2da      	uxtb	r2, r3
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800acda:	69fa      	ldr	r2, [r7, #28]
 800acdc:	69b9      	ldr	r1, [r7, #24]
 800acde:	68f8      	ldr	r0, [r7, #12]
 800ace0:	f000 f89b 	bl	800ae1a <I2C_WaitOnTXISFlagUntilTimeout>
 800ace4:	4603      	mov	r3, r0
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d001      	beq.n	800acee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800acea:	2301      	movs	r3, #1
 800acec:	e012      	b.n	800ad14 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800acee:	893b      	ldrh	r3, [r7, #8]
 800acf0:	b2da      	uxtb	r2, r3
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800acf8:	69fb      	ldr	r3, [r7, #28]
 800acfa:	9300      	str	r3, [sp, #0]
 800acfc:	69bb      	ldr	r3, [r7, #24]
 800acfe:	2200      	movs	r2, #0
 800ad00:	2180      	movs	r1, #128	@ 0x80
 800ad02:	68f8      	ldr	r0, [r7, #12]
 800ad04:	f000 f830 	bl	800ad68 <I2C_WaitOnFlagUntilTimeout>
 800ad08:	4603      	mov	r3, r0
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d001      	beq.n	800ad12 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800ad0e:	2301      	movs	r3, #1
 800ad10:	e000      	b.n	800ad14 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800ad12:	2300      	movs	r3, #0
}
 800ad14:	4618      	mov	r0, r3
 800ad16:	3710      	adds	r7, #16
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}
 800ad1c:	80002000 	.word	0x80002000

0800ad20 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b083      	sub	sp, #12
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	681b      	ldr	r3, [r3, #0]
 800ad2c:	699b      	ldr	r3, [r3, #24]
 800ad2e:	f003 0302 	and.w	r3, r3, #2
 800ad32:	2b02      	cmp	r3, #2
 800ad34:	d103      	bne.n	800ad3e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	2200      	movs	r2, #0
 800ad3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	699b      	ldr	r3, [r3, #24]
 800ad44:	f003 0301 	and.w	r3, r3, #1
 800ad48:	2b01      	cmp	r3, #1
 800ad4a:	d007      	beq.n	800ad5c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	699a      	ldr	r2, [r3, #24]
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f042 0201 	orr.w	r2, r2, #1
 800ad5a:	619a      	str	r2, [r3, #24]
  }
}
 800ad5c:	bf00      	nop
 800ad5e:	370c      	adds	r7, #12
 800ad60:	46bd      	mov	sp, r7
 800ad62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad66:	4770      	bx	lr

0800ad68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	60f8      	str	r0, [r7, #12]
 800ad70:	60b9      	str	r1, [r7, #8]
 800ad72:	603b      	str	r3, [r7, #0]
 800ad74:	4613      	mov	r3, r2
 800ad76:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800ad78:	e03b      	b.n	800adf2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ad7a:	69ba      	ldr	r2, [r7, #24]
 800ad7c:	6839      	ldr	r1, [r7, #0]
 800ad7e:	68f8      	ldr	r0, [r7, #12]
 800ad80:	f000 f962 	bl	800b048 <I2C_IsErrorOccurred>
 800ad84:	4603      	mov	r3, r0
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	e041      	b.n	800ae12 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad8e:	683b      	ldr	r3, [r7, #0]
 800ad90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad94:	d02d      	beq.n	800adf2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ad96:	f7fc fee9 	bl	8007b6c <HAL_GetTick>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	69bb      	ldr	r3, [r7, #24]
 800ad9e:	1ad3      	subs	r3, r2, r3
 800ada0:	683a      	ldr	r2, [r7, #0]
 800ada2:	429a      	cmp	r2, r3
 800ada4:	d302      	bcc.n	800adac <I2C_WaitOnFlagUntilTimeout+0x44>
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d122      	bne.n	800adf2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	699a      	ldr	r2, [r3, #24]
 800adb2:	68bb      	ldr	r3, [r7, #8]
 800adb4:	4013      	ands	r3, r2
 800adb6:	68ba      	ldr	r2, [r7, #8]
 800adb8:	429a      	cmp	r2, r3
 800adba:	bf0c      	ite	eq
 800adbc:	2301      	moveq	r3, #1
 800adbe:	2300      	movne	r3, #0
 800adc0:	b2db      	uxtb	r3, r3
 800adc2:	461a      	mov	r2, r3
 800adc4:	79fb      	ldrb	r3, [r7, #7]
 800adc6:	429a      	cmp	r2, r3
 800adc8:	d113      	bne.n	800adf2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800adce:	f043 0220 	orr.w	r2, r3, #32
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2220      	movs	r2, #32
 800adda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	2200      	movs	r2, #0
 800ade2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	2200      	movs	r2, #0
 800adea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800adee:	2301      	movs	r3, #1
 800adf0:	e00f      	b.n	800ae12 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	699a      	ldr	r2, [r3, #24]
 800adf8:	68bb      	ldr	r3, [r7, #8]
 800adfa:	4013      	ands	r3, r2
 800adfc:	68ba      	ldr	r2, [r7, #8]
 800adfe:	429a      	cmp	r2, r3
 800ae00:	bf0c      	ite	eq
 800ae02:	2301      	moveq	r3, #1
 800ae04:	2300      	movne	r3, #0
 800ae06:	b2db      	uxtb	r3, r3
 800ae08:	461a      	mov	r2, r3
 800ae0a:	79fb      	ldrb	r3, [r7, #7]
 800ae0c:	429a      	cmp	r2, r3
 800ae0e:	d0b4      	beq.n	800ad7a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ae10:	2300      	movs	r3, #0
}
 800ae12:	4618      	mov	r0, r3
 800ae14:	3710      	adds	r7, #16
 800ae16:	46bd      	mov	sp, r7
 800ae18:	bd80      	pop	{r7, pc}

0800ae1a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800ae1a:	b580      	push	{r7, lr}
 800ae1c:	b084      	sub	sp, #16
 800ae1e:	af00      	add	r7, sp, #0
 800ae20:	60f8      	str	r0, [r7, #12]
 800ae22:	60b9      	str	r1, [r7, #8]
 800ae24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ae26:	e033      	b.n	800ae90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800ae28:	687a      	ldr	r2, [r7, #4]
 800ae2a:	68b9      	ldr	r1, [r7, #8]
 800ae2c:	68f8      	ldr	r0, [r7, #12]
 800ae2e:	f000 f90b 	bl	800b048 <I2C_IsErrorOccurred>
 800ae32:	4603      	mov	r3, r0
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d001      	beq.n	800ae3c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e031      	b.n	800aea0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ae42:	d025      	beq.n	800ae90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ae44:	f7fc fe92 	bl	8007b6c <HAL_GetTick>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	68ba      	ldr	r2, [r7, #8]
 800ae50:	429a      	cmp	r2, r3
 800ae52:	d302      	bcc.n	800ae5a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800ae54:	68bb      	ldr	r3, [r7, #8]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d11a      	bne.n	800ae90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	699b      	ldr	r3, [r3, #24]
 800ae60:	f003 0302 	and.w	r3, r3, #2
 800ae64:	2b02      	cmp	r3, #2
 800ae66:	d013      	beq.n	800ae90 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae6c:	f043 0220 	orr.w	r2, r3, #32
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	2220      	movs	r2, #32
 800ae78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	2200      	movs	r2, #0
 800ae80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	2200      	movs	r2, #0
 800ae88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800ae8c:	2301      	movs	r3, #1
 800ae8e:	e007      	b.n	800aea0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	699b      	ldr	r3, [r3, #24]
 800ae96:	f003 0302 	and.w	r3, r3, #2
 800ae9a:	2b02      	cmp	r3, #2
 800ae9c:	d1c4      	bne.n	800ae28 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800ae9e:	2300      	movs	r3, #0
}
 800aea0:	4618      	mov	r0, r3
 800aea2:	3710      	adds	r7, #16
 800aea4:	46bd      	mov	sp, r7
 800aea6:	bd80      	pop	{r7, pc}

0800aea8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b084      	sub	sp, #16
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	60f8      	str	r0, [r7, #12]
 800aeb0:	60b9      	str	r1, [r7, #8]
 800aeb2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800aeb4:	e02f      	b.n	800af16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800aeb6:	687a      	ldr	r2, [r7, #4]
 800aeb8:	68b9      	ldr	r1, [r7, #8]
 800aeba:	68f8      	ldr	r0, [r7, #12]
 800aebc:	f000 f8c4 	bl	800b048 <I2C_IsErrorOccurred>
 800aec0:	4603      	mov	r3, r0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d001      	beq.n	800aeca <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800aec6:	2301      	movs	r3, #1
 800aec8:	e02d      	b.n	800af26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800aeca:	f7fc fe4f 	bl	8007b6c <HAL_GetTick>
 800aece:	4602      	mov	r2, r0
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	1ad3      	subs	r3, r2, r3
 800aed4:	68ba      	ldr	r2, [r7, #8]
 800aed6:	429a      	cmp	r2, r3
 800aed8:	d302      	bcc.n	800aee0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d11a      	bne.n	800af16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	699b      	ldr	r3, [r3, #24]
 800aee6:	f003 0320 	and.w	r3, r3, #32
 800aeea:	2b20      	cmp	r3, #32
 800aeec:	d013      	beq.n	800af16 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aef2:	f043 0220 	orr.w	r2, r3, #32
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	2220      	movs	r2, #32
 800aefe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	2200      	movs	r2, #0
 800af06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2200      	movs	r2, #0
 800af0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800af12:	2301      	movs	r3, #1
 800af14:	e007      	b.n	800af26 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800af16:	68fb      	ldr	r3, [r7, #12]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	699b      	ldr	r3, [r3, #24]
 800af1c:	f003 0320 	and.w	r3, r3, #32
 800af20:	2b20      	cmp	r3, #32
 800af22:	d1c8      	bne.n	800aeb6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800af24:	2300      	movs	r3, #0
}
 800af26:	4618      	mov	r0, r3
 800af28:	3710      	adds	r7, #16
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}
	...

0800af30 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b086      	sub	sp, #24
 800af34:	af00      	add	r7, sp, #0
 800af36:	60f8      	str	r0, [r7, #12]
 800af38:	60b9      	str	r1, [r7, #8]
 800af3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af3c:	2300      	movs	r3, #0
 800af3e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800af40:	e071      	b.n	800b026 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800af42:	687a      	ldr	r2, [r7, #4]
 800af44:	68b9      	ldr	r1, [r7, #8]
 800af46:	68f8      	ldr	r0, [r7, #12]
 800af48:	f000 f87e 	bl	800b048 <I2C_IsErrorOccurred>
 800af4c:	4603      	mov	r3, r0
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d001      	beq.n	800af56 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800af52:	2301      	movs	r3, #1
 800af54:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	f003 0320 	and.w	r3, r3, #32
 800af60:	2b20      	cmp	r3, #32
 800af62:	d13b      	bne.n	800afdc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 800af64:	7dfb      	ldrb	r3, [r7, #23]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d138      	bne.n	800afdc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	f003 0304 	and.w	r3, r3, #4
 800af74:	2b04      	cmp	r3, #4
 800af76:	d105      	bne.n	800af84 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d001      	beq.n	800af84 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800af80:	2300      	movs	r3, #0
 800af82:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800af84:	68fb      	ldr	r3, [r7, #12]
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	699b      	ldr	r3, [r3, #24]
 800af8a:	f003 0310 	and.w	r3, r3, #16
 800af8e:	2b10      	cmp	r3, #16
 800af90:	d121      	bne.n	800afd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2210      	movs	r2, #16
 800af98:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	2204      	movs	r2, #4
 800af9e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	2220      	movs	r2, #32
 800afa6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	6859      	ldr	r1, [r3, #4]
 800afae:	68fb      	ldr	r3, [r7, #12]
 800afb0:	681a      	ldr	r2, [r3, #0]
 800afb2:	4b24      	ldr	r3, [pc, #144]	@ (800b044 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 800afb4:	400b      	ands	r3, r1
 800afb6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	2220      	movs	r2, #32
 800afbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800afc0:	68fb      	ldr	r3, [r7, #12]
 800afc2:	2200      	movs	r2, #0
 800afc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	2200      	movs	r2, #0
 800afcc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800afd0:	2301      	movs	r3, #1
 800afd2:	75fb      	strb	r3, [r7, #23]
 800afd4:	e002      	b.n	800afdc <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	2200      	movs	r2, #0
 800afda:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800afdc:	f7fc fdc6 	bl	8007b6c <HAL_GetTick>
 800afe0:	4602      	mov	r2, r0
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	1ad3      	subs	r3, r2, r3
 800afe6:	68ba      	ldr	r2, [r7, #8]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d302      	bcc.n	800aff2 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d119      	bne.n	800b026 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800aff2:	7dfb      	ldrb	r3, [r7, #23]
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d116      	bne.n	800b026 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	699b      	ldr	r3, [r3, #24]
 800affe:	f003 0304 	and.w	r3, r3, #4
 800b002:	2b04      	cmp	r3, #4
 800b004:	d00f      	beq.n	800b026 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b00a:	f043 0220 	orr.w	r2, r3, #32
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	2220      	movs	r2, #32
 800b016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b01a:	68fb      	ldr	r3, [r7, #12]
 800b01c:	2200      	movs	r2, #0
 800b01e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800b022:	2301      	movs	r3, #1
 800b024:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	699b      	ldr	r3, [r3, #24]
 800b02c:	f003 0304 	and.w	r3, r3, #4
 800b030:	2b04      	cmp	r3, #4
 800b032:	d002      	beq.n	800b03a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 800b034:	7dfb      	ldrb	r3, [r7, #23]
 800b036:	2b00      	cmp	r3, #0
 800b038:	d083      	beq.n	800af42 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800b03a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b03c:	4618      	mov	r0, r3
 800b03e:	3718      	adds	r7, #24
 800b040:	46bd      	mov	sp, r7
 800b042:	bd80      	pop	{r7, pc}
 800b044:	fe00e800 	.word	0xfe00e800

0800b048 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b048:	b580      	push	{r7, lr}
 800b04a:	b08a      	sub	sp, #40	@ 0x28
 800b04c:	af00      	add	r7, sp, #0
 800b04e:	60f8      	str	r0, [r7, #12]
 800b050:	60b9      	str	r1, [r7, #8]
 800b052:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b054:	2300      	movs	r3, #0
 800b056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	699b      	ldr	r3, [r3, #24]
 800b060:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b06a:	69bb      	ldr	r3, [r7, #24]
 800b06c:	f003 0310 	and.w	r3, r3, #16
 800b070:	2b00      	cmp	r3, #0
 800b072:	d068      	beq.n	800b146 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	2210      	movs	r2, #16
 800b07a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b07c:	e049      	b.n	800b112 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b084:	d045      	beq.n	800b112 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b086:	f7fc fd71 	bl	8007b6c <HAL_GetTick>
 800b08a:	4602      	mov	r2, r0
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	1ad3      	subs	r3, r2, r3
 800b090:	68ba      	ldr	r2, [r7, #8]
 800b092:	429a      	cmp	r2, r3
 800b094:	d302      	bcc.n	800b09c <I2C_IsErrorOccurred+0x54>
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d13a      	bne.n	800b112 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	685b      	ldr	r3, [r3, #4]
 800b0a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b0a6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b0ae:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	699b      	ldr	r3, [r3, #24]
 800b0b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b0ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b0be:	d121      	bne.n	800b104 <I2C_IsErrorOccurred+0xbc>
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0c6:	d01d      	beq.n	800b104 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b0c8:	7cfb      	ldrb	r3, [r7, #19]
 800b0ca:	2b20      	cmp	r3, #32
 800b0cc:	d01a      	beq.n	800b104 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b0dc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b0de:	f7fc fd45 	bl	8007b6c <HAL_GetTick>
 800b0e2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b0e4:	e00e      	b.n	800b104 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b0e6:	f7fc fd41 	bl	8007b6c <HAL_GetTick>
 800b0ea:	4602      	mov	r2, r0
 800b0ec:	69fb      	ldr	r3, [r7, #28]
 800b0ee:	1ad3      	subs	r3, r2, r3
 800b0f0:	2b19      	cmp	r3, #25
 800b0f2:	d907      	bls.n	800b104 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b0f4:	6a3b      	ldr	r3, [r7, #32]
 800b0f6:	f043 0320 	orr.w	r3, r3, #32
 800b0fa:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b102:	e006      	b.n	800b112 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	699b      	ldr	r3, [r3, #24]
 800b10a:	f003 0320 	and.w	r3, r3, #32
 800b10e:	2b20      	cmp	r3, #32
 800b110:	d1e9      	bne.n	800b0e6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	699b      	ldr	r3, [r3, #24]
 800b118:	f003 0320 	and.w	r3, r3, #32
 800b11c:	2b20      	cmp	r3, #32
 800b11e:	d003      	beq.n	800b128 <I2C_IsErrorOccurred+0xe0>
 800b120:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b124:	2b00      	cmp	r3, #0
 800b126:	d0aa      	beq.n	800b07e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b128:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d103      	bne.n	800b138 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	2220      	movs	r2, #32
 800b136:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b138:	6a3b      	ldr	r3, [r7, #32]
 800b13a:	f043 0304 	orr.w	r3, r3, #4
 800b13e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b140:	2301      	movs	r3, #1
 800b142:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	699b      	ldr	r3, [r3, #24]
 800b14c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b14e:	69bb      	ldr	r3, [r7, #24]
 800b150:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b154:	2b00      	cmp	r3, #0
 800b156:	d00b      	beq.n	800b170 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b158:	6a3b      	ldr	r3, [r7, #32]
 800b15a:	f043 0301 	orr.w	r3, r3, #1
 800b15e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b168:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b16a:	2301      	movs	r3, #1
 800b16c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b170:	69bb      	ldr	r3, [r7, #24]
 800b172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b176:	2b00      	cmp	r3, #0
 800b178:	d00b      	beq.n	800b192 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b17a:	6a3b      	ldr	r3, [r7, #32]
 800b17c:	f043 0308 	orr.w	r3, r3, #8
 800b180:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b18a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b18c:	2301      	movs	r3, #1
 800b18e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b192:	69bb      	ldr	r3, [r7, #24]
 800b194:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b198:	2b00      	cmp	r3, #0
 800b19a:	d00b      	beq.n	800b1b4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b19c:	6a3b      	ldr	r3, [r7, #32]
 800b19e:	f043 0302 	orr.w	r3, r3, #2
 800b1a2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b1ac:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b1b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d01c      	beq.n	800b1f6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b1bc:	68f8      	ldr	r0, [r7, #12]
 800b1be:	f7ff fdaf 	bl	800ad20 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	6859      	ldr	r1, [r3, #4]
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	681a      	ldr	r2, [r3, #0]
 800b1cc:	4b0d      	ldr	r3, [pc, #52]	@ (800b204 <I2C_IsErrorOccurred+0x1bc>)
 800b1ce:	400b      	ands	r3, r1
 800b1d0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b1d6:	6a3b      	ldr	r3, [r7, #32]
 800b1d8:	431a      	orrs	r2, r3
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2220      	movs	r2, #32
 800b1e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	2200      	movs	r2, #0
 800b1f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b1f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	3728      	adds	r7, #40	@ 0x28
 800b1fe:	46bd      	mov	sp, r7
 800b200:	bd80      	pop	{r7, pc}
 800b202:	bf00      	nop
 800b204:	fe00e800 	.word	0xfe00e800

0800b208 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b208:	b480      	push	{r7}
 800b20a:	b087      	sub	sp, #28
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	60f8      	str	r0, [r7, #12]
 800b210:	607b      	str	r3, [r7, #4]
 800b212:	460b      	mov	r3, r1
 800b214:	817b      	strh	r3, [r7, #10]
 800b216:	4613      	mov	r3, r2
 800b218:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b21a:	897b      	ldrh	r3, [r7, #10]
 800b21c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b220:	7a7b      	ldrb	r3, [r7, #9]
 800b222:	041b      	lsls	r3, r3, #16
 800b224:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b228:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b22e:	6a3b      	ldr	r3, [r7, #32]
 800b230:	4313      	orrs	r3, r2
 800b232:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b236:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	685a      	ldr	r2, [r3, #4]
 800b23e:	6a3b      	ldr	r3, [r7, #32]
 800b240:	0d5b      	lsrs	r3, r3, #21
 800b242:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b246:	4b08      	ldr	r3, [pc, #32]	@ (800b268 <I2C_TransferConfig+0x60>)
 800b248:	430b      	orrs	r3, r1
 800b24a:	43db      	mvns	r3, r3
 800b24c:	ea02 0103 	and.w	r1, r2, r3
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	697a      	ldr	r2, [r7, #20]
 800b256:	430a      	orrs	r2, r1
 800b258:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b25a:	bf00      	nop
 800b25c:	371c      	adds	r7, #28
 800b25e:	46bd      	mov	sp, r7
 800b260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b264:	4770      	bx	lr
 800b266:	bf00      	nop
 800b268:	03ff63ff 	.word	0x03ff63ff

0800b26c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800b26c:	b480      	push	{r7}
 800b26e:	b083      	sub	sp, #12
 800b270:	af00      	add	r7, sp, #0
 800b272:	6078      	str	r0, [r7, #4]
 800b274:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b27c:	b2db      	uxtb	r3, r3
 800b27e:	2b20      	cmp	r3, #32
 800b280:	d138      	bne.n	800b2f4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b288:	2b01      	cmp	r3, #1
 800b28a:	d101      	bne.n	800b290 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800b28c:	2302      	movs	r3, #2
 800b28e:	e032      	b.n	800b2f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2201      	movs	r2, #1
 800b294:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2224      	movs	r2, #36	@ 0x24
 800b29c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	681a      	ldr	r2, [r3, #0]
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f022 0201 	bic.w	r2, r2, #1
 800b2ae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	681a      	ldr	r2, [r3, #0]
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b2be:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	6819      	ldr	r1, [r3, #0]
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	683a      	ldr	r2, [r7, #0]
 800b2cc:	430a      	orrs	r2, r1
 800b2ce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f042 0201 	orr.w	r2, r2, #1
 800b2de:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2220      	movs	r2, #32
 800b2e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2200      	movs	r2, #0
 800b2ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	e000      	b.n	800b2f6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b2f4:	2302      	movs	r3, #2
  }
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	370c      	adds	r7, #12
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr

0800b302 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800b302:	b480      	push	{r7}
 800b304:	b085      	sub	sp, #20
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
 800b30a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b312:	b2db      	uxtb	r3, r3
 800b314:	2b20      	cmp	r3, #32
 800b316:	d139      	bne.n	800b38c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d101      	bne.n	800b326 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800b322:	2302      	movs	r3, #2
 800b324:	e033      	b.n	800b38e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2201      	movs	r2, #1
 800b32a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2224      	movs	r2, #36	@ 0x24
 800b332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	681a      	ldr	r2, [r3, #0]
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	f022 0201 	bic.w	r2, r2, #1
 800b344:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800b354:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	021b      	lsls	r3, r3, #8
 800b35a:	68fa      	ldr	r2, [r7, #12]
 800b35c:	4313      	orrs	r3, r2
 800b35e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f042 0201 	orr.w	r2, r2, #1
 800b376:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2220      	movs	r2, #32
 800b37c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2200      	movs	r2, #0
 800b384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800b388:	2300      	movs	r3, #0
 800b38a:	e000      	b.n	800b38e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800b38c:	2302      	movs	r3, #2
  }
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3714      	adds	r7, #20
 800b392:	46bd      	mov	sp, r7
 800b394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b398:	4770      	bx	lr

0800b39a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b39a:	b580      	push	{r7, lr}
 800b39c:	b084      	sub	sp, #16
 800b39e:	af00      	add	r7, sp, #0
 800b3a0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d101      	bne.n	800b3ac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	e0c0      	b.n	800b52e <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800b3b2:	b2db      	uxtb	r3, r3
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d106      	bne.n	800b3c6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	2200      	movs	r2, #0
 800b3bc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b3c0:	6878      	ldr	r0, [r7, #4]
 800b3c2:	f00b fd2f 	bl	8016e24 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	2203      	movs	r2, #3
 800b3ca:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	4618      	mov	r0, r3
 800b3d4:	f004 ff7f 	bl	80102d6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b3d8:	2300      	movs	r3, #0
 800b3da:	73fb      	strb	r3, [r7, #15]
 800b3dc:	e03e      	b.n	800b45c <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b3de:	7bfa      	ldrb	r2, [r7, #15]
 800b3e0:	6879      	ldr	r1, [r7, #4]
 800b3e2:	4613      	mov	r3, r2
 800b3e4:	009b      	lsls	r3, r3, #2
 800b3e6:	4413      	add	r3, r2
 800b3e8:	00db      	lsls	r3, r3, #3
 800b3ea:	440b      	add	r3, r1
 800b3ec:	3311      	adds	r3, #17
 800b3ee:	2201      	movs	r2, #1
 800b3f0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b3f2:	7bfa      	ldrb	r2, [r7, #15]
 800b3f4:	6879      	ldr	r1, [r7, #4]
 800b3f6:	4613      	mov	r3, r2
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	4413      	add	r3, r2
 800b3fc:	00db      	lsls	r3, r3, #3
 800b3fe:	440b      	add	r3, r1
 800b400:	3310      	adds	r3, #16
 800b402:	7bfa      	ldrb	r2, [r7, #15]
 800b404:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b406:	7bfa      	ldrb	r2, [r7, #15]
 800b408:	6879      	ldr	r1, [r7, #4]
 800b40a:	4613      	mov	r3, r2
 800b40c:	009b      	lsls	r3, r3, #2
 800b40e:	4413      	add	r3, r2
 800b410:	00db      	lsls	r3, r3, #3
 800b412:	440b      	add	r3, r1
 800b414:	3313      	adds	r3, #19
 800b416:	2200      	movs	r2, #0
 800b418:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b41a:	7bfa      	ldrb	r2, [r7, #15]
 800b41c:	6879      	ldr	r1, [r7, #4]
 800b41e:	4613      	mov	r3, r2
 800b420:	009b      	lsls	r3, r3, #2
 800b422:	4413      	add	r3, r2
 800b424:	00db      	lsls	r3, r3, #3
 800b426:	440b      	add	r3, r1
 800b428:	3320      	adds	r3, #32
 800b42a:	2200      	movs	r2, #0
 800b42c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b42e:	7bfa      	ldrb	r2, [r7, #15]
 800b430:	6879      	ldr	r1, [r7, #4]
 800b432:	4613      	mov	r3, r2
 800b434:	009b      	lsls	r3, r3, #2
 800b436:	4413      	add	r3, r2
 800b438:	00db      	lsls	r3, r3, #3
 800b43a:	440b      	add	r3, r1
 800b43c:	3324      	adds	r3, #36	@ 0x24
 800b43e:	2200      	movs	r2, #0
 800b440:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b442:	7bfb      	ldrb	r3, [r7, #15]
 800b444:	6879      	ldr	r1, [r7, #4]
 800b446:	1c5a      	adds	r2, r3, #1
 800b448:	4613      	mov	r3, r2
 800b44a:	009b      	lsls	r3, r3, #2
 800b44c:	4413      	add	r3, r2
 800b44e:	00db      	lsls	r3, r3, #3
 800b450:	440b      	add	r3, r1
 800b452:	2200      	movs	r2, #0
 800b454:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b456:	7bfb      	ldrb	r3, [r7, #15]
 800b458:	3301      	adds	r3, #1
 800b45a:	73fb      	strb	r3, [r7, #15]
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	791b      	ldrb	r3, [r3, #4]
 800b460:	7bfa      	ldrb	r2, [r7, #15]
 800b462:	429a      	cmp	r2, r3
 800b464:	d3bb      	bcc.n	800b3de <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b466:	2300      	movs	r3, #0
 800b468:	73fb      	strb	r3, [r7, #15]
 800b46a:	e044      	b.n	800b4f6 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b46c:	7bfa      	ldrb	r2, [r7, #15]
 800b46e:	6879      	ldr	r1, [r7, #4]
 800b470:	4613      	mov	r3, r2
 800b472:	009b      	lsls	r3, r3, #2
 800b474:	4413      	add	r3, r2
 800b476:	00db      	lsls	r3, r3, #3
 800b478:	440b      	add	r3, r1
 800b47a:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800b47e:	2200      	movs	r2, #0
 800b480:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b482:	7bfa      	ldrb	r2, [r7, #15]
 800b484:	6879      	ldr	r1, [r7, #4]
 800b486:	4613      	mov	r3, r2
 800b488:	009b      	lsls	r3, r3, #2
 800b48a:	4413      	add	r3, r2
 800b48c:	00db      	lsls	r3, r3, #3
 800b48e:	440b      	add	r3, r1
 800b490:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b494:	7bfa      	ldrb	r2, [r7, #15]
 800b496:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b498:	7bfa      	ldrb	r2, [r7, #15]
 800b49a:	6879      	ldr	r1, [r7, #4]
 800b49c:	4613      	mov	r3, r2
 800b49e:	009b      	lsls	r3, r3, #2
 800b4a0:	4413      	add	r3, r2
 800b4a2:	00db      	lsls	r3, r3, #3
 800b4a4:	440b      	add	r3, r1
 800b4a6:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b4ae:	7bfa      	ldrb	r2, [r7, #15]
 800b4b0:	6879      	ldr	r1, [r7, #4]
 800b4b2:	4613      	mov	r3, r2
 800b4b4:	009b      	lsls	r3, r3, #2
 800b4b6:	4413      	add	r3, r2
 800b4b8:	00db      	lsls	r3, r3, #3
 800b4ba:	440b      	add	r3, r1
 800b4bc:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b4c4:	7bfa      	ldrb	r2, [r7, #15]
 800b4c6:	6879      	ldr	r1, [r7, #4]
 800b4c8:	4613      	mov	r3, r2
 800b4ca:	009b      	lsls	r3, r3, #2
 800b4cc:	4413      	add	r3, r2
 800b4ce:	00db      	lsls	r3, r3, #3
 800b4d0:	440b      	add	r3, r1
 800b4d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b4d6:	2200      	movs	r2, #0
 800b4d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b4da:	7bfa      	ldrb	r2, [r7, #15]
 800b4dc:	6879      	ldr	r1, [r7, #4]
 800b4de:	4613      	mov	r3, r2
 800b4e0:	009b      	lsls	r3, r3, #2
 800b4e2:	4413      	add	r3, r2
 800b4e4:	00db      	lsls	r3, r3, #3
 800b4e6:	440b      	add	r3, r1
 800b4e8:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b4f0:	7bfb      	ldrb	r3, [r7, #15]
 800b4f2:	3301      	adds	r3, #1
 800b4f4:	73fb      	strb	r3, [r7, #15]
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	791b      	ldrb	r3, [r3, #4]
 800b4fa:	7bfa      	ldrb	r2, [r7, #15]
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d3b5      	bcc.n	800b46c <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	6818      	ldr	r0, [r3, #0]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	3304      	adds	r3, #4
 800b508:	e893 0006 	ldmia.w	r3, {r1, r2}
 800b50c:	f004 fefe 	bl	801030c <USB_DevInit>

  hpcd->USB_Address = 0U;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2200      	movs	r2, #0
 800b514:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	2201      	movs	r2, #1
 800b51a:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	7a9b      	ldrb	r3, [r3, #10]
 800b522:	2b01      	cmp	r3, #1
 800b524:	d102      	bne.n	800b52c <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f001 fc0e 	bl	800cd48 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800b52c:	2300      	movs	r3, #0
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}

0800b536 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800b536:	b580      	push	{r7, lr}
 800b538:	b082      	sub	sp, #8
 800b53a:	af00      	add	r7, sp, #0
 800b53c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b544:	2b01      	cmp	r3, #1
 800b546:	d101      	bne.n	800b54c <HAL_PCD_Start+0x16>
 800b548:	2302      	movs	r3, #2
 800b54a:	e012      	b.n	800b572 <HAL_PCD_Start+0x3c>
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2201      	movs	r2, #1
 800b550:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	4618      	mov	r0, r3
 800b55a:	f004 fea5 	bl	80102a8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	4618      	mov	r0, r3
 800b564:	f006 fc82 	bl	8011e6c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2200      	movs	r2, #0
 800b56c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b570:	2300      	movs	r3, #0
}
 800b572:	4618      	mov	r0, r3
 800b574:	3708      	adds	r7, #8
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}

0800b57a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800b57a:	b580      	push	{r7, lr}
 800b57c:	b084      	sub	sp, #16
 800b57e:	af00      	add	r7, sp, #0
 800b580:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	4618      	mov	r0, r3
 800b588:	f006 fc87 	bl	8011e9a <USB_ReadInterrupts>
 800b58c:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b594:	2b00      	cmp	r3, #0
 800b596:	d003      	beq.n	800b5a0 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 fb06 	bl	800bbaa <PCD_EP_ISR_Handler>

    return;
 800b59e:	e110      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d013      	beq.n	800b5d2 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b5b2:	b29a      	uxth	r2, r3
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b5bc:	b292      	uxth	r2, r2
 800b5be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f00b fcbf 	bl	8016f46 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800b5c8:	2100      	movs	r1, #0
 800b5ca:	6878      	ldr	r0, [r7, #4]
 800b5cc:	f000 f8fc 	bl	800b7c8 <HAL_PCD_SetAddress>

    return;
 800b5d0:	e0f7      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d00c      	beq.n	800b5f6 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b5e4:	b29a      	uxth	r2, r3
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b5ee:	b292      	uxth	r2, r2
 800b5f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b5f4:	e0e5      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00c      	beq.n	800b61a <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b608:	b29a      	uxth	r2, r3
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b612:	b292      	uxth	r2, r2
 800b614:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b618:	e0d3      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b620:	2b00      	cmp	r3, #0
 800b622:	d034      	beq.n	800b68e <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b62c:	b29a      	uxth	r2, r3
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	f022 0204 	bic.w	r2, r2, #4
 800b636:	b292      	uxth	r2, r2
 800b638:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b644:	b29a      	uxth	r2, r3
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f022 0208 	bic.w	r2, r2, #8
 800b64e:	b292      	uxth	r2, r2
 800b650:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800b65a:	2b01      	cmp	r3, #1
 800b65c:	d107      	bne.n	800b66e <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2200      	movs	r2, #0
 800b662:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800b666:	2100      	movs	r1, #0
 800b668:	6878      	ldr	r0, [r7, #4]
 800b66a:	f00b fe5f 	bl	801732c <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f00b fca2 	bl	8016fb8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b67c:	b29a      	uxth	r2, r3
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b686:	b292      	uxth	r2, r2
 800b688:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b68c:	e099      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b694:	2b00      	cmp	r3, #0
 800b696:	d027      	beq.n	800b6e8 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b6a0:	b29a      	uxth	r2, r3
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f042 0208 	orr.w	r2, r2, #8
 800b6aa:	b292      	uxth	r2, r2
 800b6ac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b6b8:	b29a      	uxth	r2, r3
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b6c2:	b292      	uxth	r2, r2
 800b6c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b6d0:	b29a      	uxth	r2, r3
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f042 0204 	orr.w	r2, r2, #4
 800b6da:	b292      	uxth	r2, r2
 800b6dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	f00b fc4f 	bl	8016f84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b6e6:	e06c      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d040      	beq.n	800b774 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b6fa:	b29a      	uxth	r2, r3
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b704:	b292      	uxth	r2, r2
 800b706:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 800b710:	2b00      	cmp	r3, #0
 800b712:	d12b      	bne.n	800b76c <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800b714:	687b      	ldr	r3, [r7, #4]
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b71c:	b29a      	uxth	r2, r3
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f042 0204 	orr.w	r2, r2, #4
 800b726:	b292      	uxth	r2, r2
 800b728:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800b734:	b29a      	uxth	r2, r3
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f042 0208 	orr.w	r2, r2, #8
 800b73e:	b292      	uxth	r2, r2
 800b740:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2201      	movs	r2, #1
 800b748:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800b754:	b29b      	uxth	r3, r3
 800b756:	089b      	lsrs	r3, r3, #2
 800b758:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800b762:	2101      	movs	r1, #1
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f00b fde1 	bl	801732c <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 800b76a:	e02a      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800b76c:	6878      	ldr	r0, [r7, #4]
 800b76e:	f00b fc09 	bl	8016f84 <HAL_PCD_SuspendCallback>
    return;
 800b772:	e026      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d00f      	beq.n	800b79e <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b786:	b29a      	uxth	r2, r3
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800b790:	b292      	uxth	r2, r2
 800b792:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800b796:	6878      	ldr	r0, [r7, #4]
 800b798:	f00b fbc7 	bl	8016f2a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800b79c:	e011      	b.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d00c      	beq.n	800b7c2 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b7b0:	b29a      	uxth	r2, r3
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b7ba:	b292      	uxth	r2, r2
 800b7bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800b7c0:	bf00      	nop
  }
}
 800b7c2:	3710      	adds	r7, #16
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b082      	sub	sp, #8
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	6078      	str	r0, [r7, #4]
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b7da:	2b01      	cmp	r3, #1
 800b7dc:	d101      	bne.n	800b7e2 <HAL_PCD_SetAddress+0x1a>
 800b7de:	2302      	movs	r3, #2
 800b7e0:	e012      	b.n	800b808 <HAL_PCD_SetAddress+0x40>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	2201      	movs	r2, #1
 800b7e6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	78fa      	ldrb	r2, [r7, #3]
 800b7ee:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	78fa      	ldrb	r2, [r7, #3]
 800b7f6:	4611      	mov	r1, r2
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f006 fb23 	bl	8011e44 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800b806:	2300      	movs	r3, #0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3708      	adds	r7, #8
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	b084      	sub	sp, #16
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	4608      	mov	r0, r1
 800b81a:	4611      	mov	r1, r2
 800b81c:	461a      	mov	r2, r3
 800b81e:	4603      	mov	r3, r0
 800b820:	70fb      	strb	r3, [r7, #3]
 800b822:	460b      	mov	r3, r1
 800b824:	803b      	strh	r3, [r7, #0]
 800b826:	4613      	mov	r3, r2
 800b828:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800b82a:	2300      	movs	r3, #0
 800b82c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b82e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b832:	2b00      	cmp	r3, #0
 800b834:	da0e      	bge.n	800b854 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b836:	78fb      	ldrb	r3, [r7, #3]
 800b838:	f003 0207 	and.w	r2, r3, #7
 800b83c:	4613      	mov	r3, r2
 800b83e:	009b      	lsls	r3, r3, #2
 800b840:	4413      	add	r3, r2
 800b842:	00db      	lsls	r3, r3, #3
 800b844:	3310      	adds	r3, #16
 800b846:	687a      	ldr	r2, [r7, #4]
 800b848:	4413      	add	r3, r2
 800b84a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	2201      	movs	r2, #1
 800b850:	705a      	strb	r2, [r3, #1]
 800b852:	e00e      	b.n	800b872 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b854:	78fb      	ldrb	r3, [r7, #3]
 800b856:	f003 0207 	and.w	r2, r3, #7
 800b85a:	4613      	mov	r3, r2
 800b85c:	009b      	lsls	r3, r3, #2
 800b85e:	4413      	add	r3, r2
 800b860:	00db      	lsls	r3, r3, #3
 800b862:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	4413      	add	r3, r2
 800b86a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	2200      	movs	r2, #0
 800b870:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800b872:	78fb      	ldrb	r3, [r7, #3]
 800b874:	f003 0307 	and.w	r3, r3, #7
 800b878:	b2da      	uxtb	r2, r3
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800b87e:	883b      	ldrh	r3, [r7, #0]
 800b880:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	78ba      	ldrb	r2, [r7, #2]
 800b88c:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b88e:	78bb      	ldrb	r3, [r7, #2]
 800b890:	2b02      	cmp	r3, #2
 800b892:	d102      	bne.n	800b89a <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2200      	movs	r2, #0
 800b898:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b8a0:	2b01      	cmp	r3, #1
 800b8a2:	d101      	bne.n	800b8a8 <HAL_PCD_EP_Open+0x98>
 800b8a4:	2302      	movs	r3, #2
 800b8a6:	e00e      	b.n	800b8c6 <HAL_PCD_EP_Open+0xb6>
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	68f9      	ldr	r1, [r7, #12]
 800b8b6:	4618      	mov	r0, r3
 800b8b8:	f004 fd46 	bl	8010348 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	2200      	movs	r2, #0
 800b8c0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800b8c4:	7afb      	ldrb	r3, [r7, #11]
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	3710      	adds	r7, #16
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bd80      	pop	{r7, pc}

0800b8ce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b8ce:	b580      	push	{r7, lr}
 800b8d0:	b084      	sub	sp, #16
 800b8d2:	af00      	add	r7, sp, #0
 800b8d4:	6078      	str	r0, [r7, #4]
 800b8d6:	460b      	mov	r3, r1
 800b8d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b8da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	da0e      	bge.n	800b900 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b8e2:	78fb      	ldrb	r3, [r7, #3]
 800b8e4:	f003 0207 	and.w	r2, r3, #7
 800b8e8:	4613      	mov	r3, r2
 800b8ea:	009b      	lsls	r3, r3, #2
 800b8ec:	4413      	add	r3, r2
 800b8ee:	00db      	lsls	r3, r3, #3
 800b8f0:	3310      	adds	r3, #16
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	4413      	add	r3, r2
 800b8f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	705a      	strb	r2, [r3, #1]
 800b8fe:	e00e      	b.n	800b91e <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b900:	78fb      	ldrb	r3, [r7, #3]
 800b902:	f003 0207 	and.w	r2, r3, #7
 800b906:	4613      	mov	r3, r2
 800b908:	009b      	lsls	r3, r3, #2
 800b90a:	4413      	add	r3, r2
 800b90c:	00db      	lsls	r3, r3, #3
 800b90e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b912:	687a      	ldr	r2, [r7, #4]
 800b914:	4413      	add	r3, r2
 800b916:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	2200      	movs	r2, #0
 800b91c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800b91e:	78fb      	ldrb	r3, [r7, #3]
 800b920:	f003 0307 	and.w	r3, r3, #7
 800b924:	b2da      	uxtb	r2, r3
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800b930:	2b01      	cmp	r3, #1
 800b932:	d101      	bne.n	800b938 <HAL_PCD_EP_Close+0x6a>
 800b934:	2302      	movs	r3, #2
 800b936:	e00e      	b.n	800b956 <HAL_PCD_EP_Close+0x88>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2201      	movs	r2, #1
 800b93c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	68f9      	ldr	r1, [r7, #12]
 800b946:	4618      	mov	r0, r3
 800b948:	f005 f9e6 	bl	8010d18 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2200      	movs	r2, #0
 800b950:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800b954:	2300      	movs	r3, #0
}
 800b956:	4618      	mov	r0, r3
 800b958:	3710      	adds	r7, #16
 800b95a:	46bd      	mov	sp, r7
 800b95c:	bd80      	pop	{r7, pc}

0800b95e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b95e:	b580      	push	{r7, lr}
 800b960:	b086      	sub	sp, #24
 800b962:	af00      	add	r7, sp, #0
 800b964:	60f8      	str	r0, [r7, #12]
 800b966:	607a      	str	r2, [r7, #4]
 800b968:	603b      	str	r3, [r7, #0]
 800b96a:	460b      	mov	r3, r1
 800b96c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b96e:	7afb      	ldrb	r3, [r7, #11]
 800b970:	f003 0207 	and.w	r2, r3, #7
 800b974:	4613      	mov	r3, r2
 800b976:	009b      	lsls	r3, r3, #2
 800b978:	4413      	add	r3, r2
 800b97a:	00db      	lsls	r3, r3, #3
 800b97c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b980:	68fa      	ldr	r2, [r7, #12]
 800b982:	4413      	add	r3, r2
 800b984:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b986:	697b      	ldr	r3, [r7, #20]
 800b988:	687a      	ldr	r2, [r7, #4]
 800b98a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800b98c:	697b      	ldr	r3, [r7, #20]
 800b98e:	683a      	ldr	r2, [r7, #0]
 800b990:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	2200      	movs	r2, #0
 800b996:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800b998:	697b      	ldr	r3, [r7, #20]
 800b99a:	2200      	movs	r2, #0
 800b99c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b99e:	7afb      	ldrb	r3, [r7, #11]
 800b9a0:	f003 0307 	and.w	r3, r3, #7
 800b9a4:	b2da      	uxtb	r2, r3
 800b9a6:	697b      	ldr	r3, [r7, #20]
 800b9a8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	6979      	ldr	r1, [r7, #20]
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f005 fb9e 	bl	80110f2 <USB_EPStartXfer>

  return HAL_OK;
 800b9b6:	2300      	movs	r3, #0
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3718      	adds	r7, #24
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}

0800b9c0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800b9c0:	b480      	push	{r7}
 800b9c2:	b083      	sub	sp, #12
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	6078      	str	r0, [r7, #4]
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b9cc:	78fb      	ldrb	r3, [r7, #3]
 800b9ce:	f003 0207 	and.w	r2, r3, #7
 800b9d2:	6879      	ldr	r1, [r7, #4]
 800b9d4:	4613      	mov	r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	4413      	add	r3, r2
 800b9da:	00db      	lsls	r3, r3, #3
 800b9dc:	440b      	add	r3, r1
 800b9de:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800b9e2:	681b      	ldr	r3, [r3, #0]
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	370c      	adds	r7, #12
 800b9e8:	46bd      	mov	sp, r7
 800b9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ee:	4770      	bx	lr

0800b9f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b9f0:	b580      	push	{r7, lr}
 800b9f2:	b086      	sub	sp, #24
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	60f8      	str	r0, [r7, #12]
 800b9f8:	607a      	str	r2, [r7, #4]
 800b9fa:	603b      	str	r3, [r7, #0]
 800b9fc:	460b      	mov	r3, r1
 800b9fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ba00:	7afb      	ldrb	r3, [r7, #11]
 800ba02:	f003 0207 	and.w	r2, r3, #7
 800ba06:	4613      	mov	r3, r2
 800ba08:	009b      	lsls	r3, r3, #2
 800ba0a:	4413      	add	r3, r2
 800ba0c:	00db      	lsls	r3, r3, #3
 800ba0e:	3310      	adds	r3, #16
 800ba10:	68fa      	ldr	r2, [r7, #12]
 800ba12:	4413      	add	r3, r2
 800ba14:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800ba16:	697b      	ldr	r3, [r7, #20]
 800ba18:	687a      	ldr	r2, [r7, #4]
 800ba1a:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800ba1c:	697b      	ldr	r3, [r7, #20]
 800ba1e:	683a      	ldr	r2, [r7, #0]
 800ba20:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800ba22:	697b      	ldr	r3, [r7, #20]
 800ba24:	2201      	movs	r2, #1
 800ba26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	683a      	ldr	r2, [r7, #0]
 800ba2e:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	2200      	movs	r2, #0
 800ba34:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	2201      	movs	r2, #1
 800ba3a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ba3c:	7afb      	ldrb	r3, [r7, #11]
 800ba3e:	f003 0307 	and.w	r3, r3, #7
 800ba42:	b2da      	uxtb	r2, r3
 800ba44:	697b      	ldr	r3, [r7, #20]
 800ba46:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	6979      	ldr	r1, [r7, #20]
 800ba4e:	4618      	mov	r0, r3
 800ba50:	f005 fb4f 	bl	80110f2 <USB_EPStartXfer>

  return HAL_OK;
 800ba54:	2300      	movs	r3, #0
}
 800ba56:	4618      	mov	r0, r3
 800ba58:	3718      	adds	r7, #24
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}

0800ba5e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ba5e:	b580      	push	{r7, lr}
 800ba60:	b084      	sub	sp, #16
 800ba62:	af00      	add	r7, sp, #0
 800ba64:	6078      	str	r0, [r7, #4]
 800ba66:	460b      	mov	r3, r1
 800ba68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ba6a:	78fb      	ldrb	r3, [r7, #3]
 800ba6c:	f003 0307 	and.w	r3, r3, #7
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	7912      	ldrb	r2, [r2, #4]
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d901      	bls.n	800ba7c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ba78:	2301      	movs	r3, #1
 800ba7a:	e03e      	b.n	800bafa <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ba7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	da0e      	bge.n	800baa2 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ba84:	78fb      	ldrb	r3, [r7, #3]
 800ba86:	f003 0207 	and.w	r2, r3, #7
 800ba8a:	4613      	mov	r3, r2
 800ba8c:	009b      	lsls	r3, r3, #2
 800ba8e:	4413      	add	r3, r2
 800ba90:	00db      	lsls	r3, r3, #3
 800ba92:	3310      	adds	r3, #16
 800ba94:	687a      	ldr	r2, [r7, #4]
 800ba96:	4413      	add	r3, r2
 800ba98:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	2201      	movs	r2, #1
 800ba9e:	705a      	strb	r2, [r3, #1]
 800baa0:	e00c      	b.n	800babc <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800baa2:	78fa      	ldrb	r2, [r7, #3]
 800baa4:	4613      	mov	r3, r2
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	4413      	add	r3, r2
 800baaa:	00db      	lsls	r3, r3, #3
 800baac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bab0:	687a      	ldr	r2, [r7, #4]
 800bab2:	4413      	add	r3, r2
 800bab4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2200      	movs	r2, #0
 800baba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	2201      	movs	r2, #1
 800bac0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bac2:	78fb      	ldrb	r3, [r7, #3]
 800bac4:	f003 0307 	and.w	r3, r3, #7
 800bac8:	b2da      	uxtb	r2, r3
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d101      	bne.n	800badc <HAL_PCD_EP_SetStall+0x7e>
 800bad8:	2302      	movs	r3, #2
 800bada:	e00e      	b.n	800bafa <HAL_PCD_EP_SetStall+0x9c>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	68f9      	ldr	r1, [r7, #12]
 800baea:	4618      	mov	r0, r3
 800baec:	f006 f8b0 	bl	8011c50 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	2200      	movs	r2, #0
 800baf4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800baf8:	2300      	movs	r3, #0
}
 800bafa:	4618      	mov	r0, r3
 800bafc:	3710      	adds	r7, #16
 800bafe:	46bd      	mov	sp, r7
 800bb00:	bd80      	pop	{r7, pc}

0800bb02 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800bb02:	b580      	push	{r7, lr}
 800bb04:	b084      	sub	sp, #16
 800bb06:	af00      	add	r7, sp, #0
 800bb08:	6078      	str	r0, [r7, #4]
 800bb0a:	460b      	mov	r3, r1
 800bb0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800bb0e:	78fb      	ldrb	r3, [r7, #3]
 800bb10:	f003 030f 	and.w	r3, r3, #15
 800bb14:	687a      	ldr	r2, [r7, #4]
 800bb16:	7912      	ldrb	r2, [r2, #4]
 800bb18:	4293      	cmp	r3, r2
 800bb1a:	d901      	bls.n	800bb20 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	e040      	b.n	800bba2 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800bb20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	da0e      	bge.n	800bb46 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800bb28:	78fb      	ldrb	r3, [r7, #3]
 800bb2a:	f003 0207 	and.w	r2, r3, #7
 800bb2e:	4613      	mov	r3, r2
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	4413      	add	r3, r2
 800bb34:	00db      	lsls	r3, r3, #3
 800bb36:	3310      	adds	r3, #16
 800bb38:	687a      	ldr	r2, [r7, #4]
 800bb3a:	4413      	add	r3, r2
 800bb3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	2201      	movs	r2, #1
 800bb42:	705a      	strb	r2, [r3, #1]
 800bb44:	e00e      	b.n	800bb64 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800bb46:	78fb      	ldrb	r3, [r7, #3]
 800bb48:	f003 0207 	and.w	r2, r3, #7
 800bb4c:	4613      	mov	r3, r2
 800bb4e:	009b      	lsls	r3, r3, #2
 800bb50:	4413      	add	r3, r2
 800bb52:	00db      	lsls	r3, r3, #3
 800bb54:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bb58:	687a      	ldr	r2, [r7, #4]
 800bb5a:	4413      	add	r3, r2
 800bb5c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	2200      	movs	r2, #0
 800bb62:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	2200      	movs	r2, #0
 800bb68:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800bb6a:	78fb      	ldrb	r3, [r7, #3]
 800bb6c:	f003 0307 	and.w	r3, r3, #7
 800bb70:	b2da      	uxtb	r2, r3
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800bb7c:	2b01      	cmp	r3, #1
 800bb7e:	d101      	bne.n	800bb84 <HAL_PCD_EP_ClrStall+0x82>
 800bb80:	2302      	movs	r3, #2
 800bb82:	e00e      	b.n	800bba2 <HAL_PCD_EP_ClrStall+0xa0>
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2201      	movs	r2, #1
 800bb88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	68f9      	ldr	r1, [r7, #12]
 800bb92:	4618      	mov	r0, r3
 800bb94:	f006 f8ad 	bl	8011cf2 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800bba0:	2300      	movs	r3, #0
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	3710      	adds	r7, #16
 800bba6:	46bd      	mov	sp, r7
 800bba8:	bd80      	pop	{r7, pc}

0800bbaa <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800bbaa:	b580      	push	{r7, lr}
 800bbac:	b092      	sub	sp, #72	@ 0x48
 800bbae:	af00      	add	r7, sp, #0
 800bbb0:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800bbb2:	e333      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800bbbc:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800bbbe:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bbc0:	b2db      	uxtb	r3, r3
 800bbc2:	f003 030f 	and.w	r3, r3, #15
 800bbc6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800bbca:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	f040 8108 	bne.w	800bde4 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800bbd4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800bbd6:	f003 0310 	and.w	r3, r3, #16
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d14c      	bne.n	800bc78 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	681b      	ldr	r3, [r3, #0]
 800bbe2:	881b      	ldrh	r3, [r3, #0]
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800bbea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bbee:	813b      	strh	r3, [r7, #8]
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681a      	ldr	r2, [r3, #0]
 800bbf4:	893b      	ldrh	r3, [r7, #8]
 800bbf6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bbfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	3310      	adds	r3, #16
 800bc06:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	681b      	ldr	r3, [r3, #0]
 800bc0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc10:	b29b      	uxth	r3, r3
 800bc12:	461a      	mov	r2, r3
 800bc14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc16:	781b      	ldrb	r3, [r3, #0]
 800bc18:	00db      	lsls	r3, r3, #3
 800bc1a:	4413      	add	r3, r2
 800bc1c:	687a      	ldr	r2, [r7, #4]
 800bc1e:	6812      	ldr	r2, [r2, #0]
 800bc20:	4413      	add	r3, r2
 800bc22:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bc26:	881b      	ldrh	r3, [r3, #0]
 800bc28:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bc2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc2e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800bc30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc32:	695a      	ldr	r2, [r3, #20]
 800bc34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc36:	69db      	ldr	r3, [r3, #28]
 800bc38:	441a      	add	r2, r3
 800bc3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc3c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800bc3e:	2100      	movs	r1, #0
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f00b f958 	bl	8016ef6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	7b1b      	ldrb	r3, [r3, #12]
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	f000 82e5 	beq.w	800c21c <PCD_EP_ISR_Handler+0x672>
 800bc52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc54:	699b      	ldr	r3, [r3, #24]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	f040 82e0 	bne.w	800c21c <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	7b1b      	ldrb	r3, [r3, #12]
 800bc60:	b2db      	uxtb	r3, r3
 800bc62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bc66:	b2da      	uxtb	r2, r3
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	2200      	movs	r2, #0
 800bc74:	731a      	strb	r2, [r3, #12]
 800bc76:	e2d1      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800bc7e:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	881b      	ldrh	r3, [r3, #0]
 800bc86:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800bc88:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d032      	beq.n	800bcf8 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc9a:	b29b      	uxth	r3, r3
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	00db      	lsls	r3, r3, #3
 800bca4:	4413      	add	r3, r2
 800bca6:	687a      	ldr	r2, [r7, #4]
 800bca8:	6812      	ldr	r2, [r2, #0]
 800bcaa:	4413      	add	r3, r2
 800bcac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bcb0:	881b      	ldrh	r3, [r3, #0]
 800bcb2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bcb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcb8:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6818      	ldr	r0, [r3, #0]
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800bcc4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcc6:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800bcc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcca:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	f006 f937 	bl	8011f40 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	881b      	ldrh	r3, [r3, #0]
 800bcd8:	b29a      	uxth	r2, r3
 800bcda:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800bcde:	4013      	ands	r3, r2
 800bce0:	817b      	strh	r3, [r7, #10]
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	897a      	ldrh	r2, [r7, #10]
 800bce8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bcec:	b292      	uxth	r2, r2
 800bcee:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800bcf0:	6878      	ldr	r0, [r7, #4]
 800bcf2:	f00b f8d3 	bl	8016e9c <HAL_PCD_SetupStageCallback>
 800bcf6:	e291      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800bcf8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	f280 828d 	bge.w	800c21c <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	881b      	ldrh	r3, [r3, #0]
 800bd08:	b29a      	uxth	r2, r3
 800bd0a:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800bd0e:	4013      	ands	r3, r2
 800bd10:	81fb      	strh	r3, [r7, #14]
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	89fa      	ldrh	r2, [r7, #14]
 800bd18:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bd1c:	b292      	uxth	r2, r2
 800bd1e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bd28:	b29b      	uxth	r3, r3
 800bd2a:	461a      	mov	r2, r3
 800bd2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd2e:	781b      	ldrb	r3, [r3, #0]
 800bd30:	00db      	lsls	r3, r3, #3
 800bd32:	4413      	add	r3, r2
 800bd34:	687a      	ldr	r2, [r7, #4]
 800bd36:	6812      	ldr	r2, [r2, #0]
 800bd38:	4413      	add	r3, r2
 800bd3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bd3e:	881b      	ldrh	r3, [r3, #0]
 800bd40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800bd44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd46:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800bd48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd4a:	69db      	ldr	r3, [r3, #28]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d019      	beq.n	800bd84 <PCD_EP_ISR_Handler+0x1da>
 800bd50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd52:	695b      	ldr	r3, [r3, #20]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d015      	beq.n	800bd84 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	6818      	ldr	r0, [r3, #0]
 800bd5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd5e:	6959      	ldr	r1, [r3, #20]
 800bd60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd62:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800bd64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd66:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800bd68:	b29b      	uxth	r3, r3
 800bd6a:	f006 f8e9 	bl	8011f40 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800bd6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd70:	695a      	ldr	r2, [r3, #20]
 800bd72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd74:	69db      	ldr	r3, [r3, #28]
 800bd76:	441a      	add	r2, r3
 800bd78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd7a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f00b f89e 	bl	8016ec0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	881b      	ldrh	r3, [r3, #0]
 800bd8a:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800bd8c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	f040 8242 	bne.w	800c21c <PCD_EP_ISR_Handler+0x672>
 800bd98:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd9a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800bd9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bda2:	f000 823b 	beq.w	800c21c <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	881b      	ldrh	r3, [r3, #0]
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bdb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bdb6:	81bb      	strh	r3, [r7, #12]
 800bdb8:	89bb      	ldrh	r3, [r7, #12]
 800bdba:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bdbe:	81bb      	strh	r3, [r7, #12]
 800bdc0:	89bb      	ldrh	r3, [r7, #12]
 800bdc2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bdc6:	81bb      	strh	r3, [r7, #12]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681a      	ldr	r2, [r3, #0]
 800bdcc:	89bb      	ldrh	r3, [r7, #12]
 800bdce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bdd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bdd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bdda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bdde:	b29b      	uxth	r3, r3
 800bde0:	8013      	strh	r3, [r2, #0]
 800bde2:	e21b      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	461a      	mov	r2, r3
 800bdea:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800bdee:	009b      	lsls	r3, r3, #2
 800bdf0:	4413      	add	r3, r2
 800bdf2:	881b      	ldrh	r3, [r3, #0]
 800bdf4:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800bdf6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	f280 80f1 	bge.w	800bfe2 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	461a      	mov	r2, r3
 800be06:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800be0a:	009b      	lsls	r3, r3, #2
 800be0c:	4413      	add	r3, r2
 800be0e:	881b      	ldrh	r3, [r3, #0]
 800be10:	b29a      	uxth	r2, r3
 800be12:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800be16:	4013      	ands	r3, r2
 800be18:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	461a      	mov	r2, r3
 800be20:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800be24:	009b      	lsls	r3, r3, #2
 800be26:	4413      	add	r3, r2
 800be28:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800be2a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800be2e:	b292      	uxth	r2, r2
 800be30:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800be32:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800be36:	4613      	mov	r3, r2
 800be38:	009b      	lsls	r3, r3, #2
 800be3a:	4413      	add	r3, r2
 800be3c:	00db      	lsls	r3, r3, #3
 800be3e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	4413      	add	r3, r2
 800be46:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 800be48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be4a:	7b1b      	ldrb	r3, [r3, #12]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d123      	bne.n	800be98 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800be58:	b29b      	uxth	r3, r3
 800be5a:	461a      	mov	r2, r3
 800be5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	00db      	lsls	r3, r3, #3
 800be62:	4413      	add	r3, r2
 800be64:	687a      	ldr	r2, [r7, #4]
 800be66:	6812      	ldr	r2, [r2, #0]
 800be68:	4413      	add	r3, r2
 800be6a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800be6e:	881b      	ldrh	r3, [r3, #0]
 800be70:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800be74:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 800be78:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	f000 808b 	beq.w	800bf98 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6818      	ldr	r0, [r3, #0]
 800be86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be88:	6959      	ldr	r1, [r3, #20]
 800be8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be8c:	88da      	ldrh	r2, [r3, #6]
 800be8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800be92:	f006 f855 	bl	8011f40 <USB_ReadPMA>
 800be96:	e07f      	b.n	800bf98 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800be98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800be9a:	78db      	ldrb	r3, [r3, #3]
 800be9c:	2b02      	cmp	r3, #2
 800be9e:	d109      	bne.n	800beb4 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800bea0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bea2:	461a      	mov	r2, r3
 800bea4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bea6:	6878      	ldr	r0, [r7, #4]
 800bea8:	f000 f9c6 	bl	800c238 <HAL_PCD_EP_DB_Receive>
 800beac:	4603      	mov	r3, r0
 800beae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800beb2:	e071      	b.n	800bf98 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	461a      	mov	r2, r3
 800beba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bebc:	781b      	ldrb	r3, [r3, #0]
 800bebe:	009b      	lsls	r3, r3, #2
 800bec0:	4413      	add	r3, r2
 800bec2:	881b      	ldrh	r3, [r3, #0]
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800beca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bece:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	461a      	mov	r2, r3
 800bed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bed8:	781b      	ldrb	r3, [r3, #0]
 800beda:	009b      	lsls	r3, r3, #2
 800bedc:	441a      	add	r2, r3
 800bede:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800bee0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bee4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bee8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800beec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bef0:	b29b      	uxth	r3, r3
 800bef2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	461a      	mov	r2, r3
 800befa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800befc:	781b      	ldrb	r3, [r3, #0]
 800befe:	009b      	lsls	r3, r3, #2
 800bf00:	4413      	add	r3, r2
 800bf02:	881b      	ldrh	r3, [r3, #0]
 800bf04:	b29b      	uxth	r3, r3
 800bf06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d022      	beq.n	800bf54 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf16:	b29b      	uxth	r3, r3
 800bf18:	461a      	mov	r2, r3
 800bf1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf1c:	781b      	ldrb	r3, [r3, #0]
 800bf1e:	00db      	lsls	r3, r3, #3
 800bf20:	4413      	add	r3, r2
 800bf22:	687a      	ldr	r2, [r7, #4]
 800bf24:	6812      	ldr	r2, [r2, #0]
 800bf26:	4413      	add	r3, r2
 800bf28:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bf2c:	881b      	ldrh	r3, [r3, #0]
 800bf2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf32:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800bf36:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d02c      	beq.n	800bf98 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	6818      	ldr	r0, [r3, #0]
 800bf42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf44:	6959      	ldr	r1, [r3, #20]
 800bf46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf48:	891a      	ldrh	r2, [r3, #8]
 800bf4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf4e:	f005 fff7 	bl	8011f40 <USB_ReadPMA>
 800bf52:	e021      	b.n	800bf98 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bf5c:	b29b      	uxth	r3, r3
 800bf5e:	461a      	mov	r2, r3
 800bf60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf62:	781b      	ldrb	r3, [r3, #0]
 800bf64:	00db      	lsls	r3, r3, #3
 800bf66:	4413      	add	r3, r2
 800bf68:	687a      	ldr	r2, [r7, #4]
 800bf6a:	6812      	ldr	r2, [r2, #0]
 800bf6c:	4413      	add	r3, r2
 800bf6e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bf72:	881b      	ldrh	r3, [r3, #0]
 800bf74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf78:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800bf7c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d009      	beq.n	800bf98 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	6818      	ldr	r0, [r3, #0]
 800bf88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf8a:	6959      	ldr	r1, [r3, #20]
 800bf8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf8e:	895a      	ldrh	r2, [r3, #10]
 800bf90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bf94:	f005 ffd4 	bl	8011f40 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800bf98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bf9a:	69da      	ldr	r2, [r3, #28]
 800bf9c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bfa0:	441a      	add	r2, r3
 800bfa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfa4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800bfa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfa8:	695a      	ldr	r2, [r3, #20]
 800bfaa:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bfae:	441a      	add	r2, r3
 800bfb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfb2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800bfb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfb6:	699b      	ldr	r3, [r3, #24]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d005      	beq.n	800bfc8 <PCD_EP_ISR_Handler+0x41e>
 800bfbc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800bfc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfc2:	691b      	ldr	r3, [r3, #16]
 800bfc4:	429a      	cmp	r2, r3
 800bfc6:	d206      	bcs.n	800bfd6 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800bfc8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bfca:	781b      	ldrb	r3, [r3, #0]
 800bfcc:	4619      	mov	r1, r3
 800bfce:	6878      	ldr	r0, [r7, #4]
 800bfd0:	f00a ff76 	bl	8016ec0 <HAL_PCD_DataOutStageCallback>
 800bfd4:	e005      	b.n	800bfe2 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bfdc:	4618      	mov	r0, r3
 800bfde:	f005 f888 	bl	80110f2 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800bfe2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bfe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	f000 8117 	beq.w	800c21c <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 800bfee:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800bff2:	4613      	mov	r3, r2
 800bff4:	009b      	lsls	r3, r3, #2
 800bff6:	4413      	add	r3, r2
 800bff8:	00db      	lsls	r3, r3, #3
 800bffa:	3310      	adds	r3, #16
 800bffc:	687a      	ldr	r2, [r7, #4]
 800bffe:	4413      	add	r3, r2
 800c000:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	461a      	mov	r2, r3
 800c008:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	4413      	add	r3, r2
 800c010:	881b      	ldrh	r3, [r3, #0]
 800c012:	b29b      	uxth	r3, r3
 800c014:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800c018:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c01c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	461a      	mov	r2, r3
 800c024:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	441a      	add	r2, r3
 800c02c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800c02e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c032:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c036:	b29b      	uxth	r3, r3
 800c038:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800c03a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c03c:	78db      	ldrb	r3, [r3, #3]
 800c03e:	2b01      	cmp	r3, #1
 800c040:	f040 80a1 	bne.w	800c186 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 800c044:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c046:	2200      	movs	r2, #0
 800c048:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800c04a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c04c:	7b1b      	ldrb	r3, [r3, #12]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	f000 8092 	beq.w	800c178 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c054:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d046      	beq.n	800c0ec <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c05e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c060:	785b      	ldrb	r3, [r3, #1]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d126      	bne.n	800c0b4 <PCD_EP_ISR_Handler+0x50a>
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	617b      	str	r3, [r7, #20]
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c074:	b29b      	uxth	r3, r3
 800c076:	461a      	mov	r2, r3
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	4413      	add	r3, r2
 800c07c:	617b      	str	r3, [r7, #20]
 800c07e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c080:	781b      	ldrb	r3, [r3, #0]
 800c082:	00da      	lsls	r2, r3, #3
 800c084:	697b      	ldr	r3, [r7, #20]
 800c086:	4413      	add	r3, r2
 800c088:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c08c:	613b      	str	r3, [r7, #16]
 800c08e:	693b      	ldr	r3, [r7, #16]
 800c090:	881b      	ldrh	r3, [r3, #0]
 800c092:	b29b      	uxth	r3, r3
 800c094:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c098:	b29a      	uxth	r2, r3
 800c09a:	693b      	ldr	r3, [r7, #16]
 800c09c:	801a      	strh	r2, [r3, #0]
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	881b      	ldrh	r3, [r3, #0]
 800c0a2:	b29b      	uxth	r3, r3
 800c0a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0ac:	b29a      	uxth	r2, r3
 800c0ae:	693b      	ldr	r3, [r7, #16]
 800c0b0:	801a      	strh	r2, [r3, #0]
 800c0b2:	e061      	b.n	800c178 <PCD_EP_ISR_Handler+0x5ce>
 800c0b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0b6:	785b      	ldrb	r3, [r3, #1]
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d15d      	bne.n	800c178 <PCD_EP_ISR_Handler+0x5ce>
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	61fb      	str	r3, [r7, #28]
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c0ca:	b29b      	uxth	r3, r3
 800c0cc:	461a      	mov	r2, r3
 800c0ce:	69fb      	ldr	r3, [r7, #28]
 800c0d0:	4413      	add	r3, r2
 800c0d2:	61fb      	str	r3, [r7, #28]
 800c0d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0d6:	781b      	ldrb	r3, [r3, #0]
 800c0d8:	00da      	lsls	r2, r3, #3
 800c0da:	69fb      	ldr	r3, [r7, #28]
 800c0dc:	4413      	add	r3, r2
 800c0de:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c0e2:	61bb      	str	r3, [r7, #24]
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	2200      	movs	r2, #0
 800c0e8:	801a      	strh	r2, [r3, #0]
 800c0ea:	e045      	b.n	800c178 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c0f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0f4:	785b      	ldrb	r3, [r3, #1]
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d126      	bne.n	800c148 <PCD_EP_ISR_Handler+0x59e>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	627b      	str	r3, [r7, #36]	@ 0x24
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c108:	b29b      	uxth	r3, r3
 800c10a:	461a      	mov	r2, r3
 800c10c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c10e:	4413      	add	r3, r2
 800c110:	627b      	str	r3, [r7, #36]	@ 0x24
 800c112:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c114:	781b      	ldrb	r3, [r3, #0]
 800c116:	00da      	lsls	r2, r3, #3
 800c118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c11a:	4413      	add	r3, r2
 800c11c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c120:	623b      	str	r3, [r7, #32]
 800c122:	6a3b      	ldr	r3, [r7, #32]
 800c124:	881b      	ldrh	r3, [r3, #0]
 800c126:	b29b      	uxth	r3, r3
 800c128:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c12c:	b29a      	uxth	r2, r3
 800c12e:	6a3b      	ldr	r3, [r7, #32]
 800c130:	801a      	strh	r2, [r3, #0]
 800c132:	6a3b      	ldr	r3, [r7, #32]
 800c134:	881b      	ldrh	r3, [r3, #0]
 800c136:	b29b      	uxth	r3, r3
 800c138:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c13c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c140:	b29a      	uxth	r2, r3
 800c142:	6a3b      	ldr	r3, [r7, #32]
 800c144:	801a      	strh	r2, [r3, #0]
 800c146:	e017      	b.n	800c178 <PCD_EP_ISR_Handler+0x5ce>
 800c148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c14a:	785b      	ldrb	r3, [r3, #1]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d113      	bne.n	800c178 <PCD_EP_ISR_Handler+0x5ce>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c158:	b29b      	uxth	r3, r3
 800c15a:	461a      	mov	r2, r3
 800c15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c15e:	4413      	add	r3, r2
 800c160:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c162:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c164:	781b      	ldrb	r3, [r3, #0]
 800c166:	00da      	lsls	r2, r3, #3
 800c168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c16a:	4413      	add	r3, r2
 800c16c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c170:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c174:	2200      	movs	r2, #0
 800c176:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c17a:	781b      	ldrb	r3, [r3, #0]
 800c17c:	4619      	mov	r1, r3
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f00a feb9 	bl	8016ef6 <HAL_PCD_DataInStageCallback>
 800c184:	e04a      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800c186:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d13f      	bne.n	800c210 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c198:	b29b      	uxth	r3, r3
 800c19a:	461a      	mov	r2, r3
 800c19c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c19e:	781b      	ldrb	r3, [r3, #0]
 800c1a0:	00db      	lsls	r3, r3, #3
 800c1a2:	4413      	add	r3, r2
 800c1a4:	687a      	ldr	r2, [r7, #4]
 800c1a6:	6812      	ldr	r2, [r2, #0]
 800c1a8:	4413      	add	r3, r2
 800c1aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c1ae:	881b      	ldrh	r3, [r3, #0]
 800c1b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c1b4:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 800c1b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1b8:	699a      	ldr	r2, [r3, #24]
 800c1ba:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c1bc:	429a      	cmp	r2, r3
 800c1be:	d906      	bls.n	800c1ce <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 800c1c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1c2:	699a      	ldr	r2, [r3, #24]
 800c1c4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c1c6:	1ad2      	subs	r2, r2, r3
 800c1c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ca:	619a      	str	r2, [r3, #24]
 800c1cc:	e002      	b.n	800c1d4 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 800c1ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d0:	2200      	movs	r2, #0
 800c1d2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800c1d4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1d6:	699b      	ldr	r3, [r3, #24]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d106      	bne.n	800c1ea <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c1dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1de:	781b      	ldrb	r3, [r3, #0]
 800c1e0:	4619      	mov	r1, r3
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f00a fe87 	bl	8016ef6 <HAL_PCD_DataInStageCallback>
 800c1e8:	e018      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800c1ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ec:	695a      	ldr	r2, [r3, #20]
 800c1ee:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c1f0:	441a      	add	r2, r3
 800c1f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1f4:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800c1f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1f8:	69da      	ldr	r2, [r3, #28]
 800c1fa:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800c1fc:	441a      	add	r2, r3
 800c1fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c200:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c208:	4618      	mov	r0, r3
 800c20a:	f004 ff72 	bl	80110f2 <USB_EPStartXfer>
 800c20e:	e005      	b.n	800c21c <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 800c210:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c212:	461a      	mov	r2, r3
 800c214:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f000 f917 	bl	800c44a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c224:	b29b      	uxth	r3, r3
 800c226:	b21b      	sxth	r3, r3
 800c228:	2b00      	cmp	r3, #0
 800c22a:	f6ff acc3 	blt.w	800bbb4 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800c22e:	2300      	movs	r3, #0
}
 800c230:	4618      	mov	r0, r3
 800c232:	3748      	adds	r7, #72	@ 0x48
 800c234:	46bd      	mov	sp, r7
 800c236:	bd80      	pop	{r7, pc}

0800c238 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	b088      	sub	sp, #32
 800c23c:	af00      	add	r7, sp, #0
 800c23e:	60f8      	str	r0, [r7, #12]
 800c240:	60b9      	str	r1, [r7, #8]
 800c242:	4613      	mov	r3, r2
 800c244:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c246:	88fb      	ldrh	r3, [r7, #6]
 800c248:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d07c      	beq.n	800c34a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c258:	b29b      	uxth	r3, r3
 800c25a:	461a      	mov	r2, r3
 800c25c:	68bb      	ldr	r3, [r7, #8]
 800c25e:	781b      	ldrb	r3, [r3, #0]
 800c260:	00db      	lsls	r3, r3, #3
 800c262:	4413      	add	r3, r2
 800c264:	68fa      	ldr	r2, [r7, #12]
 800c266:	6812      	ldr	r2, [r2, #0]
 800c268:	4413      	add	r3, r2
 800c26a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c26e:	881b      	ldrh	r3, [r3, #0]
 800c270:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c274:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	699a      	ldr	r2, [r3, #24]
 800c27a:	8b7b      	ldrh	r3, [r7, #26]
 800c27c:	429a      	cmp	r2, r3
 800c27e:	d306      	bcc.n	800c28e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800c280:	68bb      	ldr	r3, [r7, #8]
 800c282:	699a      	ldr	r2, [r3, #24]
 800c284:	8b7b      	ldrh	r3, [r7, #26]
 800c286:	1ad2      	subs	r2, r2, r3
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	619a      	str	r2, [r3, #24]
 800c28c:	e002      	b.n	800c294 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	2200      	movs	r2, #0
 800c292:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	699b      	ldr	r3, [r3, #24]
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d123      	bne.n	800c2e4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	461a      	mov	r2, r3
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	781b      	ldrb	r3, [r3, #0]
 800c2a6:	009b      	lsls	r3, r3, #2
 800c2a8:	4413      	add	r3, r2
 800c2aa:	881b      	ldrh	r3, [r3, #0]
 800c2ac:	b29b      	uxth	r3, r3
 800c2ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c2b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c2b6:	833b      	strh	r3, [r7, #24]
 800c2b8:	8b3b      	ldrh	r3, [r7, #24]
 800c2ba:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c2be:	833b      	strh	r3, [r7, #24]
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	461a      	mov	r2, r3
 800c2c6:	68bb      	ldr	r3, [r7, #8]
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	009b      	lsls	r3, r3, #2
 800c2cc:	441a      	add	r2, r3
 800c2ce:	8b3b      	ldrh	r3, [r7, #24]
 800c2d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c2d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c2d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c2dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2e0:	b29b      	uxth	r3, r3
 800c2e2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c2e4:	88fb      	ldrh	r3, [r7, #6]
 800c2e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d01f      	beq.n	800c32e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	68bb      	ldr	r3, [r7, #8]
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	009b      	lsls	r3, r3, #2
 800c2fa:	4413      	add	r3, r2
 800c2fc:	881b      	ldrh	r3, [r3, #0]
 800c2fe:	b29b      	uxth	r3, r3
 800c300:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c304:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c308:	82fb      	strh	r3, [r7, #22]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	461a      	mov	r2, r3
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	781b      	ldrb	r3, [r3, #0]
 800c314:	009b      	lsls	r3, r3, #2
 800c316:	441a      	add	r2, r3
 800c318:	8afb      	ldrh	r3, [r7, #22]
 800c31a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c31e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c322:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c326:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c32a:	b29b      	uxth	r3, r3
 800c32c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c32e:	8b7b      	ldrh	r3, [r7, #26]
 800c330:	2b00      	cmp	r3, #0
 800c332:	f000 8085 	beq.w	800c440 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	6818      	ldr	r0, [r3, #0]
 800c33a:	68bb      	ldr	r3, [r7, #8]
 800c33c:	6959      	ldr	r1, [r3, #20]
 800c33e:	68bb      	ldr	r3, [r7, #8]
 800c340:	891a      	ldrh	r2, [r3, #8]
 800c342:	8b7b      	ldrh	r3, [r7, #26]
 800c344:	f005 fdfc 	bl	8011f40 <USB_ReadPMA>
 800c348:	e07a      	b.n	800c440 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c352:	b29b      	uxth	r3, r3
 800c354:	461a      	mov	r2, r3
 800c356:	68bb      	ldr	r3, [r7, #8]
 800c358:	781b      	ldrb	r3, [r3, #0]
 800c35a:	00db      	lsls	r3, r3, #3
 800c35c:	4413      	add	r3, r2
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	6812      	ldr	r2, [r2, #0]
 800c362:	4413      	add	r3, r2
 800c364:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c368:	881b      	ldrh	r3, [r3, #0]
 800c36a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c36e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	699a      	ldr	r2, [r3, #24]
 800c374:	8b7b      	ldrh	r3, [r7, #26]
 800c376:	429a      	cmp	r2, r3
 800c378:	d306      	bcc.n	800c388 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800c37a:	68bb      	ldr	r3, [r7, #8]
 800c37c:	699a      	ldr	r2, [r3, #24]
 800c37e:	8b7b      	ldrh	r3, [r7, #26]
 800c380:	1ad2      	subs	r2, r2, r3
 800c382:	68bb      	ldr	r3, [r7, #8]
 800c384:	619a      	str	r2, [r3, #24]
 800c386:	e002      	b.n	800c38e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	2200      	movs	r2, #0
 800c38c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800c38e:	68bb      	ldr	r3, [r7, #8]
 800c390:	699b      	ldr	r3, [r3, #24]
 800c392:	2b00      	cmp	r3, #0
 800c394:	d123      	bne.n	800c3de <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	461a      	mov	r2, r3
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	009b      	lsls	r3, r3, #2
 800c3a2:	4413      	add	r3, r2
 800c3a4:	881b      	ldrh	r3, [r3, #0]
 800c3a6:	b29b      	uxth	r3, r3
 800c3a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c3ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3b0:	83fb      	strh	r3, [r7, #30]
 800c3b2:	8bfb      	ldrh	r3, [r7, #30]
 800c3b4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c3b8:	83fb      	strh	r3, [r7, #30]
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	68bb      	ldr	r3, [r7, #8]
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	441a      	add	r2, r3
 800c3c8:	8bfb      	ldrh	r3, [r7, #30]
 800c3ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c3ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c3d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c3d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c3da:	b29b      	uxth	r3, r3
 800c3dc:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800c3de:	88fb      	ldrh	r3, [r7, #6]
 800c3e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d11f      	bne.n	800c428 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	461a      	mov	r2, r3
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	781b      	ldrb	r3, [r3, #0]
 800c3f2:	009b      	lsls	r3, r3, #2
 800c3f4:	4413      	add	r3, r2
 800c3f6:	881b      	ldrh	r3, [r3, #0]
 800c3f8:	b29b      	uxth	r3, r3
 800c3fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c3fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c402:	83bb      	strh	r3, [r7, #28]
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	461a      	mov	r2, r3
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	781b      	ldrb	r3, [r3, #0]
 800c40e:	009b      	lsls	r3, r3, #2
 800c410:	441a      	add	r2, r3
 800c412:	8bbb      	ldrh	r3, [r7, #28]
 800c414:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c418:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c41c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c420:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c424:	b29b      	uxth	r3, r3
 800c426:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800c428:	8b7b      	ldrh	r3, [r7, #26]
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d008      	beq.n	800c440 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	6818      	ldr	r0, [r3, #0]
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	6959      	ldr	r1, [r3, #20]
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	895a      	ldrh	r2, [r3, #10]
 800c43a:	8b7b      	ldrh	r3, [r7, #26]
 800c43c:	f005 fd80 	bl	8011f40 <USB_ReadPMA>
    }
  }

  return count;
 800c440:	8b7b      	ldrh	r3, [r7, #26]
}
 800c442:	4618      	mov	r0, r3
 800c444:	3720      	adds	r7, #32
 800c446:	46bd      	mov	sp, r7
 800c448:	bd80      	pop	{r7, pc}

0800c44a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800c44a:	b580      	push	{r7, lr}
 800c44c:	b0a6      	sub	sp, #152	@ 0x98
 800c44e:	af00      	add	r7, sp, #0
 800c450:	60f8      	str	r0, [r7, #12]
 800c452:	60b9      	str	r1, [r7, #8]
 800c454:	4613      	mov	r3, r2
 800c456:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800c458:	88fb      	ldrh	r3, [r7, #6]
 800c45a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c45e:	2b00      	cmp	r3, #0
 800c460:	f000 81f7 	beq.w	800c852 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c46c:	b29b      	uxth	r3, r3
 800c46e:	461a      	mov	r2, r3
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	781b      	ldrb	r3, [r3, #0]
 800c474:	00db      	lsls	r3, r3, #3
 800c476:	4413      	add	r3, r2
 800c478:	68fa      	ldr	r2, [r7, #12]
 800c47a:	6812      	ldr	r2, [r2, #0]
 800c47c:	4413      	add	r3, r2
 800c47e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c482:	881b      	ldrh	r3, [r3, #0]
 800c484:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c488:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	699a      	ldr	r2, [r3, #24]
 800c490:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c494:	429a      	cmp	r2, r3
 800c496:	d907      	bls.n	800c4a8 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800c498:	68bb      	ldr	r3, [r7, #8]
 800c49a:	699a      	ldr	r2, [r3, #24]
 800c49c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c4a0:	1ad2      	subs	r2, r2, r3
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	619a      	str	r2, [r3, #24]
 800c4a6:	e002      	b.n	800c4ae <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800c4a8:	68bb      	ldr	r3, [r7, #8]
 800c4aa:	2200      	movs	r2, #0
 800c4ac:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	699b      	ldr	r3, [r3, #24]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	f040 80e1 	bne.w	800c67a <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	785b      	ldrb	r3, [r3, #1]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d126      	bne.n	800c50e <HAL_PCD_EP_DB_Transmit+0xc4>
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c4ce:	b29b      	uxth	r3, r3
 800c4d0:	461a      	mov	r2, r3
 800c4d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4d4:	4413      	add	r3, r2
 800c4d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	781b      	ldrb	r3, [r3, #0]
 800c4dc:	00da      	lsls	r2, r3, #3
 800c4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c4e0:	4413      	add	r3, r2
 800c4e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c4e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c4e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4ea:	881b      	ldrh	r3, [r3, #0]
 800c4ec:	b29b      	uxth	r3, r3
 800c4ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4f6:	801a      	strh	r2, [r3, #0]
 800c4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c4fa:	881b      	ldrh	r3, [r3, #0]
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c502:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c506:	b29a      	uxth	r2, r3
 800c508:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c50a:	801a      	strh	r2, [r3, #0]
 800c50c:	e01a      	b.n	800c544 <HAL_PCD_EP_DB_Transmit+0xfa>
 800c50e:	68bb      	ldr	r3, [r7, #8]
 800c510:	785b      	ldrb	r3, [r3, #1]
 800c512:	2b01      	cmp	r3, #1
 800c514:	d116      	bne.n	800c544 <HAL_PCD_EP_DB_Transmit+0xfa>
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c524:	b29b      	uxth	r3, r3
 800c526:	461a      	mov	r2, r3
 800c528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c52a:	4413      	add	r3, r2
 800c52c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	00da      	lsls	r2, r3, #3
 800c534:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c536:	4413      	add	r3, r2
 800c538:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c53c:	637b      	str	r3, [r7, #52]	@ 0x34
 800c53e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c540:	2200      	movs	r2, #0
 800c542:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c54a:	68bb      	ldr	r3, [r7, #8]
 800c54c:	785b      	ldrb	r3, [r3, #1]
 800c54e:	2b00      	cmp	r3, #0
 800c550:	d126      	bne.n	800c5a0 <HAL_PCD_EP_DB_Transmit+0x156>
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	623b      	str	r3, [r7, #32]
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c560:	b29b      	uxth	r3, r3
 800c562:	461a      	mov	r2, r3
 800c564:	6a3b      	ldr	r3, [r7, #32]
 800c566:	4413      	add	r3, r2
 800c568:	623b      	str	r3, [r7, #32]
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	781b      	ldrb	r3, [r3, #0]
 800c56e:	00da      	lsls	r2, r3, #3
 800c570:	6a3b      	ldr	r3, [r7, #32]
 800c572:	4413      	add	r3, r2
 800c574:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c578:	61fb      	str	r3, [r7, #28]
 800c57a:	69fb      	ldr	r3, [r7, #28]
 800c57c:	881b      	ldrh	r3, [r3, #0]
 800c57e:	b29b      	uxth	r3, r3
 800c580:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c584:	b29a      	uxth	r2, r3
 800c586:	69fb      	ldr	r3, [r7, #28]
 800c588:	801a      	strh	r2, [r3, #0]
 800c58a:	69fb      	ldr	r3, [r7, #28]
 800c58c:	881b      	ldrh	r3, [r3, #0]
 800c58e:	b29b      	uxth	r3, r3
 800c590:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c594:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c598:	b29a      	uxth	r2, r3
 800c59a:	69fb      	ldr	r3, [r7, #28]
 800c59c:	801a      	strh	r2, [r3, #0]
 800c59e:	e017      	b.n	800c5d0 <HAL_PCD_EP_DB_Transmit+0x186>
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	785b      	ldrb	r3, [r3, #1]
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	d113      	bne.n	800c5d0 <HAL_PCD_EP_DB_Transmit+0x186>
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c5b0:	b29b      	uxth	r3, r3
 800c5b2:	461a      	mov	r2, r3
 800c5b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5b6:	4413      	add	r3, r2
 800c5b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c5ba:	68bb      	ldr	r3, [r7, #8]
 800c5bc:	781b      	ldrb	r3, [r3, #0]
 800c5be:	00da      	lsls	r2, r3, #3
 800c5c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c5c2:	4413      	add	r3, r2
 800c5c4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c5c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5cc:	2200      	movs	r2, #0
 800c5ce:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800c5d0:	68bb      	ldr	r3, [r7, #8]
 800c5d2:	78db      	ldrb	r3, [r3, #3]
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	d123      	bne.n	800c620 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	681b      	ldr	r3, [r3, #0]
 800c5dc:	461a      	mov	r2, r3
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	009b      	lsls	r3, r3, #2
 800c5e4:	4413      	add	r3, r2
 800c5e6:	881b      	ldrh	r3, [r3, #0]
 800c5e8:	b29b      	uxth	r3, r3
 800c5ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c5ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c5f2:	837b      	strh	r3, [r7, #26]
 800c5f4:	8b7b      	ldrh	r3, [r7, #26]
 800c5f6:	f083 0320 	eor.w	r3, r3, #32
 800c5fa:	837b      	strh	r3, [r7, #26]
 800c5fc:	68fb      	ldr	r3, [r7, #12]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	461a      	mov	r2, r3
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	781b      	ldrb	r3, [r3, #0]
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	441a      	add	r2, r3
 800c60a:	8b7b      	ldrh	r3, [r7, #26]
 800c60c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c610:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c614:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c61c:	b29b      	uxth	r3, r3
 800c61e:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	781b      	ldrb	r3, [r3, #0]
 800c624:	4619      	mov	r1, r3
 800c626:	68f8      	ldr	r0, [r7, #12]
 800c628:	f00a fc65 	bl	8016ef6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c62c:	88fb      	ldrh	r3, [r7, #6]
 800c62e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c632:	2b00      	cmp	r3, #0
 800c634:	d01f      	beq.n	800c676 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	461a      	mov	r2, r3
 800c63c:	68bb      	ldr	r3, [r7, #8]
 800c63e:	781b      	ldrb	r3, [r3, #0]
 800c640:	009b      	lsls	r3, r3, #2
 800c642:	4413      	add	r3, r2
 800c644:	881b      	ldrh	r3, [r3, #0]
 800c646:	b29b      	uxth	r3, r3
 800c648:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c64c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c650:	833b      	strh	r3, [r7, #24]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	461a      	mov	r2, r3
 800c658:	68bb      	ldr	r3, [r7, #8]
 800c65a:	781b      	ldrb	r3, [r3, #0]
 800c65c:	009b      	lsls	r3, r3, #2
 800c65e:	441a      	add	r2, r3
 800c660:	8b3b      	ldrh	r3, [r7, #24]
 800c662:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c666:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c66a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c66e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c672:	b29b      	uxth	r3, r3
 800c674:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800c676:	2300      	movs	r3, #0
 800c678:	e31f      	b.n	800ccba <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800c67a:	88fb      	ldrh	r3, [r7, #6]
 800c67c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c680:	2b00      	cmp	r3, #0
 800c682:	d021      	beq.n	800c6c8 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	461a      	mov	r2, r3
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	781b      	ldrb	r3, [r3, #0]
 800c68e:	009b      	lsls	r3, r3, #2
 800c690:	4413      	add	r3, r2
 800c692:	881b      	ldrh	r3, [r3, #0]
 800c694:	b29b      	uxth	r3, r3
 800c696:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c69a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c69e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	461a      	mov	r2, r3
 800c6a8:	68bb      	ldr	r3, [r7, #8]
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	441a      	add	r2, r3
 800c6b0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800c6b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c6b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c6bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c6c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6c4:	b29b      	uxth	r3, r3
 800c6c6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800c6c8:	68bb      	ldr	r3, [r7, #8]
 800c6ca:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c6ce:	2b01      	cmp	r3, #1
 800c6d0:	f040 82ca 	bne.w	800cc68 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800c6d4:	68bb      	ldr	r3, [r7, #8]
 800c6d6:	695a      	ldr	r2, [r3, #20]
 800c6d8:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c6dc:	441a      	add	r2, r3
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	69da      	ldr	r2, [r3, #28]
 800c6e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c6ea:	441a      	add	r2, r3
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	6a1a      	ldr	r2, [r3, #32]
 800c6f4:	68bb      	ldr	r3, [r7, #8]
 800c6f6:	691b      	ldr	r3, [r3, #16]
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d309      	bcc.n	800c710 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 800c6fc:	68bb      	ldr	r3, [r7, #8]
 800c6fe:	691b      	ldr	r3, [r3, #16]
 800c700:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800c702:	68bb      	ldr	r3, [r7, #8]
 800c704:	6a1a      	ldr	r2, [r3, #32]
 800c706:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c708:	1ad2      	subs	r2, r2, r3
 800c70a:	68bb      	ldr	r3, [r7, #8]
 800c70c:	621a      	str	r2, [r3, #32]
 800c70e:	e015      	b.n	800c73c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	6a1b      	ldr	r3, [r3, #32]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d107      	bne.n	800c728 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 800c718:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c71c:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800c71e:	68bb      	ldr	r3, [r7, #8]
 800c720:	2200      	movs	r2, #0
 800c722:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800c726:	e009      	b.n	800c73c <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	2200      	movs	r2, #0
 800c72c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800c730:	68bb      	ldr	r3, [r7, #8]
 800c732:	6a1b      	ldr	r3, [r3, #32]
 800c734:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	2200      	movs	r2, #0
 800c73a:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	785b      	ldrb	r3, [r3, #1]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d15f      	bne.n	800c804 <HAL_PCD_EP_DB_Transmit+0x3ba>
 800c744:	68fb      	ldr	r3, [r7, #12]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	643b      	str	r3, [r7, #64]	@ 0x40
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	681b      	ldr	r3, [r3, #0]
 800c74e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c752:	b29b      	uxth	r3, r3
 800c754:	461a      	mov	r2, r3
 800c756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c758:	4413      	add	r3, r2
 800c75a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c75c:	68bb      	ldr	r3, [r7, #8]
 800c75e:	781b      	ldrb	r3, [r3, #0]
 800c760:	00da      	lsls	r2, r3, #3
 800c762:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c764:	4413      	add	r3, r2
 800c766:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c76a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c76c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c76e:	881b      	ldrh	r3, [r3, #0]
 800c770:	b29b      	uxth	r3, r3
 800c772:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c776:	b29a      	uxth	r2, r3
 800c778:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c77a:	801a      	strh	r2, [r3, #0]
 800c77c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d10a      	bne.n	800c798 <HAL_PCD_EP_DB_Transmit+0x34e>
 800c782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c784:	881b      	ldrh	r3, [r3, #0]
 800c786:	b29b      	uxth	r3, r3
 800c788:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c78c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c790:	b29a      	uxth	r2, r3
 800c792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c794:	801a      	strh	r2, [r3, #0]
 800c796:	e051      	b.n	800c83c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c798:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c79a:	2b3e      	cmp	r3, #62	@ 0x3e
 800c79c:	d816      	bhi.n	800c7cc <HAL_PCD_EP_DB_Transmit+0x382>
 800c79e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7a0:	085b      	lsrs	r3, r3, #1
 800c7a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7a6:	f003 0301 	and.w	r3, r3, #1
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d002      	beq.n	800c7b4 <HAL_PCD_EP_DB_Transmit+0x36a>
 800c7ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7b0:	3301      	adds	r3, #1
 800c7b2:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7b6:	881b      	ldrh	r3, [r3, #0]
 800c7b8:	b29a      	uxth	r2, r3
 800c7ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7bc:	b29b      	uxth	r3, r3
 800c7be:	029b      	lsls	r3, r3, #10
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	b29a      	uxth	r2, r3
 800c7c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7c8:	801a      	strh	r2, [r3, #0]
 800c7ca:	e037      	b.n	800c83c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c7cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7ce:	095b      	lsrs	r3, r3, #5
 800c7d0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c7d4:	f003 031f 	and.w	r3, r3, #31
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d102      	bne.n	800c7e2 <HAL_PCD_EP_DB_Transmit+0x398>
 800c7dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7de:	3b01      	subs	r3, #1
 800c7e0:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7e4:	881b      	ldrh	r3, [r3, #0]
 800c7e6:	b29a      	uxth	r2, r3
 800c7e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c7ea:	b29b      	uxth	r3, r3
 800c7ec:	029b      	lsls	r3, r3, #10
 800c7ee:	b29b      	uxth	r3, r3
 800c7f0:	4313      	orrs	r3, r2
 800c7f2:	b29b      	uxth	r3, r3
 800c7f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7fc:	b29a      	uxth	r2, r3
 800c7fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c800:	801a      	strh	r2, [r3, #0]
 800c802:	e01b      	b.n	800c83c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c804:	68bb      	ldr	r3, [r7, #8]
 800c806:	785b      	ldrb	r3, [r3, #1]
 800c808:	2b01      	cmp	r3, #1
 800c80a:	d117      	bne.n	800c83c <HAL_PCD_EP_DB_Transmit+0x3f2>
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c81a:	b29b      	uxth	r3, r3
 800c81c:	461a      	mov	r2, r3
 800c81e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c820:	4413      	add	r3, r2
 800c822:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c824:	68bb      	ldr	r3, [r7, #8]
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	00da      	lsls	r2, r3, #3
 800c82a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c82c:	4413      	add	r3, r2
 800c82e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c832:	647b      	str	r3, [r7, #68]	@ 0x44
 800c834:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c836:	b29a      	uxth	r2, r3
 800c838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c83a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800c83c:	68fb      	ldr	r3, [r7, #12]
 800c83e:	6818      	ldr	r0, [r3, #0]
 800c840:	68bb      	ldr	r3, [r7, #8]
 800c842:	6959      	ldr	r1, [r3, #20]
 800c844:	68bb      	ldr	r3, [r7, #8]
 800c846:	891a      	ldrh	r2, [r3, #8]
 800c848:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c84a:	b29b      	uxth	r3, r3
 800c84c:	f005 fb35 	bl	8011eba <USB_WritePMA>
 800c850:	e20a      	b.n	800cc68 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c85a:	b29b      	uxth	r3, r3
 800c85c:	461a      	mov	r2, r3
 800c85e:	68bb      	ldr	r3, [r7, #8]
 800c860:	781b      	ldrb	r3, [r3, #0]
 800c862:	00db      	lsls	r3, r3, #3
 800c864:	4413      	add	r3, r2
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	6812      	ldr	r2, [r2, #0]
 800c86a:	4413      	add	r3, r2
 800c86c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c870:	881b      	ldrh	r3, [r3, #0]
 800c872:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c876:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800c87a:	68bb      	ldr	r3, [r7, #8]
 800c87c:	699a      	ldr	r2, [r3, #24]
 800c87e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c882:	429a      	cmp	r2, r3
 800c884:	d307      	bcc.n	800c896 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	699a      	ldr	r2, [r3, #24]
 800c88a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800c88e:	1ad2      	subs	r2, r2, r3
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	619a      	str	r2, [r3, #24]
 800c894:	e002      	b.n	800c89c <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800c896:	68bb      	ldr	r3, [r7, #8]
 800c898:	2200      	movs	r2, #0
 800c89a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800c89c:	68bb      	ldr	r3, [r7, #8]
 800c89e:	699b      	ldr	r3, [r3, #24]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	f040 80f6 	bne.w	800ca92 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	785b      	ldrb	r3, [r3, #1]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d126      	bne.n	800c8fc <HAL_PCD_EP_DB_Transmit+0x4b2>
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	677b      	str	r3, [r7, #116]	@ 0x74
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8bc:	b29b      	uxth	r3, r3
 800c8be:	461a      	mov	r2, r3
 800c8c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8c2:	4413      	add	r3, r2
 800c8c4:	677b      	str	r3, [r7, #116]	@ 0x74
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	781b      	ldrb	r3, [r3, #0]
 800c8ca:	00da      	lsls	r2, r3, #3
 800c8cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c8ce:	4413      	add	r3, r2
 800c8d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c8d4:	673b      	str	r3, [r7, #112]	@ 0x70
 800c8d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c8d8:	881b      	ldrh	r3, [r3, #0]
 800c8da:	b29b      	uxth	r3, r3
 800c8dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c8e0:	b29a      	uxth	r2, r3
 800c8e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c8e4:	801a      	strh	r2, [r3, #0]
 800c8e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c8e8:	881b      	ldrh	r3, [r3, #0]
 800c8ea:	b29b      	uxth	r3, r3
 800c8ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8f4:	b29a      	uxth	r2, r3
 800c8f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c8f8:	801a      	strh	r2, [r3, #0]
 800c8fa:	e01a      	b.n	800c932 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800c8fc:	68bb      	ldr	r3, [r7, #8]
 800c8fe:	785b      	ldrb	r3, [r3, #1]
 800c900:	2b01      	cmp	r3, #1
 800c902:	d116      	bne.n	800c932 <HAL_PCD_EP_DB_Transmit+0x4e8>
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c912:	b29b      	uxth	r3, r3
 800c914:	461a      	mov	r2, r3
 800c916:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c918:	4413      	add	r3, r2
 800c91a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c91c:	68bb      	ldr	r3, [r7, #8]
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	00da      	lsls	r2, r3, #3
 800c922:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800c924:	4413      	add	r3, r2
 800c926:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800c92a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c92c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c92e:	2200      	movs	r2, #0
 800c930:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c93a:	68bb      	ldr	r3, [r7, #8]
 800c93c:	785b      	ldrb	r3, [r3, #1]
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d12f      	bne.n	800c9a2 <HAL_PCD_EP_DB_Transmit+0x558>
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	681b      	ldr	r3, [r3, #0]
 800c946:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c952:	b29b      	uxth	r3, r3
 800c954:	461a      	mov	r2, r3
 800c956:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c95a:	4413      	add	r3, r2
 800c95c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c960:	68bb      	ldr	r3, [r7, #8]
 800c962:	781b      	ldrb	r3, [r3, #0]
 800c964:	00da      	lsls	r2, r3, #3
 800c966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c96a:	4413      	add	r3, r2
 800c96c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c970:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c974:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c978:	881b      	ldrh	r3, [r3, #0]
 800c97a:	b29b      	uxth	r3, r3
 800c97c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c980:	b29a      	uxth	r2, r3
 800c982:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c986:	801a      	strh	r2, [r3, #0]
 800c988:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c98c:	881b      	ldrh	r3, [r3, #0]
 800c98e:	b29b      	uxth	r3, r3
 800c990:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c994:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c998:	b29a      	uxth	r2, r3
 800c99a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c99e:	801a      	strh	r2, [r3, #0]
 800c9a0:	e01c      	b.n	800c9dc <HAL_PCD_EP_DB_Transmit+0x592>
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	785b      	ldrb	r3, [r3, #1]
 800c9a6:	2b01      	cmp	r3, #1
 800c9a8:	d118      	bne.n	800c9dc <HAL_PCD_EP_DB_Transmit+0x592>
 800c9aa:	68fb      	ldr	r3, [r7, #12]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c9b2:	b29b      	uxth	r3, r3
 800c9b4:	461a      	mov	r2, r3
 800c9b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c9ba:	4413      	add	r3, r2
 800c9bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c9c0:	68bb      	ldr	r3, [r7, #8]
 800c9c2:	781b      	ldrb	r3, [r3, #0]
 800c9c4:	00da      	lsls	r2, r3, #3
 800c9c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c9ca:	4413      	add	r3, r2
 800c9cc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c9d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c9d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c9d8:	2200      	movs	r2, #0
 800c9da:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 800c9dc:	68bb      	ldr	r3, [r7, #8]
 800c9de:	78db      	ldrb	r3, [r3, #3]
 800c9e0:	2b02      	cmp	r3, #2
 800c9e2:	d127      	bne.n	800ca34 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800c9e4:	68fb      	ldr	r3, [r7, #12]
 800c9e6:	681b      	ldr	r3, [r3, #0]
 800c9e8:	461a      	mov	r2, r3
 800c9ea:	68bb      	ldr	r3, [r7, #8]
 800c9ec:	781b      	ldrb	r3, [r3, #0]
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	4413      	add	r3, r2
 800c9f2:	881b      	ldrh	r3, [r3, #0]
 800c9f4:	b29b      	uxth	r3, r3
 800c9f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c9fe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800ca02:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ca06:	f083 0320 	eor.w	r3, r3, #32
 800ca0a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800ca0e:	68fb      	ldr	r3, [r7, #12]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	461a      	mov	r2, r3
 800ca14:	68bb      	ldr	r3, [r7, #8]
 800ca16:	781b      	ldrb	r3, [r3, #0]
 800ca18:	009b      	lsls	r3, r3, #2
 800ca1a:	441a      	add	r2, r3
 800ca1c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800ca20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca30:	b29b      	uxth	r3, r3
 800ca32:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800ca34:	68bb      	ldr	r3, [r7, #8]
 800ca36:	781b      	ldrb	r3, [r3, #0]
 800ca38:	4619      	mov	r1, r3
 800ca3a:	68f8      	ldr	r0, [r7, #12]
 800ca3c:	f00a fa5b 	bl	8016ef6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800ca40:	88fb      	ldrh	r3, [r7, #6]
 800ca42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d121      	bne.n	800ca8e <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ca4a:	68fb      	ldr	r3, [r7, #12]
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	461a      	mov	r2, r3
 800ca50:	68bb      	ldr	r3, [r7, #8]
 800ca52:	781b      	ldrb	r3, [r3, #0]
 800ca54:	009b      	lsls	r3, r3, #2
 800ca56:	4413      	add	r3, r2
 800ca58:	881b      	ldrh	r3, [r3, #0]
 800ca5a:	b29b      	uxth	r3, r3
 800ca5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ca60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca64:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	461a      	mov	r2, r3
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	781b      	ldrb	r3, [r3, #0]
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	441a      	add	r2, r3
 800ca76:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800ca7a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca7e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca82:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ca86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca8a:	b29b      	uxth	r3, r3
 800ca8c:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800ca8e:	2300      	movs	r3, #0
 800ca90:	e113      	b.n	800ccba <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800ca92:	88fb      	ldrh	r3, [r7, #6]
 800ca94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d121      	bne.n	800cae0 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	461a      	mov	r2, r3
 800caa2:	68bb      	ldr	r3, [r7, #8]
 800caa4:	781b      	ldrb	r3, [r3, #0]
 800caa6:	009b      	lsls	r3, r3, #2
 800caa8:	4413      	add	r3, r2
 800caaa:	881b      	ldrh	r3, [r3, #0]
 800caac:	b29b      	uxth	r3, r3
 800caae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cab6:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	461a      	mov	r2, r3
 800cac0:	68bb      	ldr	r3, [r7, #8]
 800cac2:	781b      	ldrb	r3, [r3, #0]
 800cac4:	009b      	lsls	r3, r3, #2
 800cac6:	441a      	add	r2, r3
 800cac8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800cacc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cad0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cad4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cad8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cadc:	b29b      	uxth	r3, r3
 800cade:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800cae0:	68bb      	ldr	r3, [r7, #8]
 800cae2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cae6:	2b01      	cmp	r3, #1
 800cae8:	f040 80be 	bne.w	800cc68 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	695a      	ldr	r2, [r3, #20]
 800caf0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800caf4:	441a      	add	r2, r3
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	69da      	ldr	r2, [r3, #28]
 800cafe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cb02:	441a      	add	r2, r3
 800cb04:	68bb      	ldr	r3, [r7, #8]
 800cb06:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	6a1a      	ldr	r2, [r3, #32]
 800cb0c:	68bb      	ldr	r3, [r7, #8]
 800cb0e:	691b      	ldr	r3, [r3, #16]
 800cb10:	429a      	cmp	r2, r3
 800cb12:	d309      	bcc.n	800cb28 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	691b      	ldr	r3, [r3, #16]
 800cb18:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	6a1a      	ldr	r2, [r3, #32]
 800cb1e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb20:	1ad2      	subs	r2, r2, r3
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	621a      	str	r2, [r3, #32]
 800cb26:	e015      	b.n	800cb54 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 800cb28:	68bb      	ldr	r3, [r7, #8]
 800cb2a:	6a1b      	ldr	r3, [r3, #32]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d107      	bne.n	800cb40 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 800cb30:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800cb34:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	2200      	movs	r2, #0
 800cb3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800cb3e:	e009      	b.n	800cb54 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	6a1b      	ldr	r3, [r3, #32]
 800cb44:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800cb4c:	68bb      	ldr	r3, [r7, #8]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	785b      	ldrb	r3, [r3, #1]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d15f      	bne.n	800cc22 <HAL_PCD_EP_DB_Transmit+0x7d8>
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb70:	b29b      	uxth	r3, r3
 800cb72:	461a      	mov	r2, r3
 800cb74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb76:	4413      	add	r3, r2
 800cb78:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cb7a:	68bb      	ldr	r3, [r7, #8]
 800cb7c:	781b      	ldrb	r3, [r3, #0]
 800cb7e:	00da      	lsls	r2, r3, #3
 800cb80:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cb82:	4413      	add	r3, r2
 800cb84:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cb88:	667b      	str	r3, [r7, #100]	@ 0x64
 800cb8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb8c:	881b      	ldrh	r3, [r3, #0]
 800cb8e:	b29b      	uxth	r3, r3
 800cb90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cb94:	b29a      	uxth	r2, r3
 800cb96:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cb98:	801a      	strh	r2, [r3, #0]
 800cb9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d10a      	bne.n	800cbb6 <HAL_PCD_EP_DB_Transmit+0x76c>
 800cba0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cba2:	881b      	ldrh	r3, [r3, #0]
 800cba4:	b29b      	uxth	r3, r3
 800cba6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cbaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cbae:	b29a      	uxth	r2, r3
 800cbb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cbb2:	801a      	strh	r2, [r3, #0]
 800cbb4:	e04e      	b.n	800cc54 <HAL_PCD_EP_DB_Transmit+0x80a>
 800cbb6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbb8:	2b3e      	cmp	r3, #62	@ 0x3e
 800cbba:	d816      	bhi.n	800cbea <HAL_PCD_EP_DB_Transmit+0x7a0>
 800cbbc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbbe:	085b      	lsrs	r3, r3, #1
 800cbc0:	663b      	str	r3, [r7, #96]	@ 0x60
 800cbc2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbc4:	f003 0301 	and.w	r3, r3, #1
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d002      	beq.n	800cbd2 <HAL_PCD_EP_DB_Transmit+0x788>
 800cbcc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbce:	3301      	adds	r3, #1
 800cbd0:	663b      	str	r3, [r7, #96]	@ 0x60
 800cbd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cbd4:	881b      	ldrh	r3, [r3, #0]
 800cbd6:	b29a      	uxth	r2, r3
 800cbd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	029b      	lsls	r3, r3, #10
 800cbde:	b29b      	uxth	r3, r3
 800cbe0:	4313      	orrs	r3, r2
 800cbe2:	b29a      	uxth	r2, r3
 800cbe4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cbe6:	801a      	strh	r2, [r3, #0]
 800cbe8:	e034      	b.n	800cc54 <HAL_PCD_EP_DB_Transmit+0x80a>
 800cbea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbec:	095b      	lsrs	r3, r3, #5
 800cbee:	663b      	str	r3, [r7, #96]	@ 0x60
 800cbf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cbf2:	f003 031f 	and.w	r3, r3, #31
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d102      	bne.n	800cc00 <HAL_PCD_EP_DB_Transmit+0x7b6>
 800cbfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbfc:	3b01      	subs	r3, #1
 800cbfe:	663b      	str	r3, [r7, #96]	@ 0x60
 800cc00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc02:	881b      	ldrh	r3, [r3, #0]
 800cc04:	b29a      	uxth	r2, r3
 800cc06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cc08:	b29b      	uxth	r3, r3
 800cc0a:	029b      	lsls	r3, r3, #10
 800cc0c:	b29b      	uxth	r3, r3
 800cc0e:	4313      	orrs	r3, r2
 800cc10:	b29b      	uxth	r3, r3
 800cc12:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc16:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc1a:	b29a      	uxth	r2, r3
 800cc1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cc1e:	801a      	strh	r2, [r3, #0]
 800cc20:	e018      	b.n	800cc54 <HAL_PCD_EP_DB_Transmit+0x80a>
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	785b      	ldrb	r3, [r3, #1]
 800cc26:	2b01      	cmp	r3, #1
 800cc28:	d114      	bne.n	800cc54 <HAL_PCD_EP_DB_Transmit+0x80a>
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cc32:	b29b      	uxth	r3, r3
 800cc34:	461a      	mov	r2, r3
 800cc36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc38:	4413      	add	r3, r2
 800cc3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	00da      	lsls	r2, r3, #3
 800cc42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cc44:	4413      	add	r3, r2
 800cc46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800cc4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cc4c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc4e:	b29a      	uxth	r2, r3
 800cc50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cc52:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	6818      	ldr	r0, [r3, #0]
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	6959      	ldr	r1, [r3, #20]
 800cc5c:	68bb      	ldr	r3, [r7, #8]
 800cc5e:	895a      	ldrh	r2, [r3, #10]
 800cc60:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cc62:	b29b      	uxth	r3, r3
 800cc64:	f005 f929 	bl	8011eba <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	461a      	mov	r2, r3
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	781b      	ldrb	r3, [r3, #0]
 800cc72:	009b      	lsls	r3, r3, #2
 800cc74:	4413      	add	r3, r2
 800cc76:	881b      	ldrh	r3, [r3, #0]
 800cc78:	b29b      	uxth	r3, r3
 800cc7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc82:	82fb      	strh	r3, [r7, #22]
 800cc84:	8afb      	ldrh	r3, [r7, #22]
 800cc86:	f083 0310 	eor.w	r3, r3, #16
 800cc8a:	82fb      	strh	r3, [r7, #22]
 800cc8c:	8afb      	ldrh	r3, [r7, #22]
 800cc8e:	f083 0320 	eor.w	r3, r3, #32
 800cc92:	82fb      	strh	r3, [r7, #22]
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	461a      	mov	r2, r3
 800cc9a:	68bb      	ldr	r3, [r7, #8]
 800cc9c:	781b      	ldrb	r3, [r3, #0]
 800cc9e:	009b      	lsls	r3, r3, #2
 800cca0:	441a      	add	r2, r3
 800cca2:	8afb      	ldrh	r3, [r7, #22]
 800cca4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cca8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ccb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ccb4:	b29b      	uxth	r3, r3
 800ccb6:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800ccb8:	2300      	movs	r3, #0
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3798      	adds	r7, #152	@ 0x98
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bd80      	pop	{r7, pc}

0800ccc2 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800ccc2:	b480      	push	{r7}
 800ccc4:	b087      	sub	sp, #28
 800ccc6:	af00      	add	r7, sp, #0
 800ccc8:	60f8      	str	r0, [r7, #12]
 800ccca:	607b      	str	r3, [r7, #4]
 800cccc:	460b      	mov	r3, r1
 800ccce:	817b      	strh	r3, [r7, #10]
 800ccd0:	4613      	mov	r3, r2
 800ccd2:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800ccd4:	897b      	ldrh	r3, [r7, #10]
 800ccd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ccda:	b29b      	uxth	r3, r3
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d00b      	beq.n	800ccf8 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cce0:	897b      	ldrh	r3, [r7, #10]
 800cce2:	f003 0207 	and.w	r2, r3, #7
 800cce6:	4613      	mov	r3, r2
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	4413      	add	r3, r2
 800ccec:	00db      	lsls	r3, r3, #3
 800ccee:	3310      	adds	r3, #16
 800ccf0:	68fa      	ldr	r2, [r7, #12]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	617b      	str	r3, [r7, #20]
 800ccf6:	e009      	b.n	800cd0c <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ccf8:	897a      	ldrh	r2, [r7, #10]
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	009b      	lsls	r3, r3, #2
 800ccfe:	4413      	add	r3, r2
 800cd00:	00db      	lsls	r3, r3, #3
 800cd02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800cd06:	68fa      	ldr	r2, [r7, #12]
 800cd08:	4413      	add	r3, r2
 800cd0a:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800cd0c:	893b      	ldrh	r3, [r7, #8]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d107      	bne.n	800cd22 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800cd12:	697b      	ldr	r3, [r7, #20]
 800cd14:	2200      	movs	r2, #0
 800cd16:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	b29a      	uxth	r2, r3
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	80da      	strh	r2, [r3, #6]
 800cd20:	e00b      	b.n	800cd3a <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	2201      	movs	r2, #1
 800cd26:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	b29a      	uxth	r2, r3
 800cd2c:	697b      	ldr	r3, [r7, #20]
 800cd2e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	0c1b      	lsrs	r3, r3, #16
 800cd34:	b29a      	uxth	r2, r3
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	371c      	adds	r7, #28
 800cd40:	46bd      	mov	sp, r7
 800cd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd46:	4770      	bx	lr

0800cd48 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800cd48:	b480      	push	{r7}
 800cd4a:	b085      	sub	sp, #20
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	2201      	movs	r2, #1
 800cd5a:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	2200      	movs	r2, #0
 800cd62:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800cd6c:	b29b      	uxth	r3, r3
 800cd6e:	f043 0301 	orr.w	r3, r3, #1
 800cd72:	b29a      	uxth	r2, r3
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800cd80:	b29b      	uxth	r3, r3
 800cd82:	f043 0302 	orr.w	r3, r3, #2
 800cd86:	b29a      	uxth	r2, r3
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800cd8e:	2300      	movs	r3, #0
}
 800cd90:	4618      	mov	r0, r3
 800cd92:	3714      	adds	r7, #20
 800cd94:	46bd      	mov	sp, r7
 800cd96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd9a:	4770      	bx	lr

0800cd9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cd9c:	b480      	push	{r7}
 800cd9e:	b085      	sub	sp, #20
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d141      	bne.n	800ce2e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cdaa:	4b4b      	ldr	r3, [pc, #300]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cdb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cdb6:	d131      	bne.n	800ce1c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cdb8:	4b47      	ldr	r3, [pc, #284]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cdbe:	4a46      	ldr	r2, [pc, #280]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cdc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cdc8:	4b43      	ldr	r3, [pc, #268]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cdd0:	4a41      	ldr	r2, [pc, #260]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cdd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cdd8:	4b40      	ldr	r3, [pc, #256]	@ (800cedc <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	2232      	movs	r2, #50	@ 0x32
 800cdde:	fb02 f303 	mul.w	r3, r2, r3
 800cde2:	4a3f      	ldr	r2, [pc, #252]	@ (800cee0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cde4:	fba2 2303 	umull	r2, r3, r2, r3
 800cde8:	0c9b      	lsrs	r3, r3, #18
 800cdea:	3301      	adds	r3, #1
 800cdec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cdee:	e002      	b.n	800cdf6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	3b01      	subs	r3, #1
 800cdf4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cdf6:	4b38      	ldr	r3, [pc, #224]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cdf8:	695b      	ldr	r3, [r3, #20]
 800cdfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cdfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce02:	d102      	bne.n	800ce0a <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d1f2      	bne.n	800cdf0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ce0a:	4b33      	ldr	r3, [pc, #204]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce0c:	695b      	ldr	r3, [r3, #20]
 800ce0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce16:	d158      	bne.n	800ceca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ce18:	2303      	movs	r3, #3
 800ce1a:	e057      	b.n	800cecc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ce1c:	4b2e      	ldr	r3, [pc, #184]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce22:	4a2d      	ldr	r2, [pc, #180]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ce28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ce2c:	e04d      	b.n	800ceca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ce34:	d141      	bne.n	800ceba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ce36:	4b28      	ldr	r3, [pc, #160]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800ce3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce42:	d131      	bne.n	800cea8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ce44:	4b24      	ldr	r3, [pc, #144]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ce4a:	4a23      	ldr	r2, [pc, #140]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ce50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ce54:	4b20      	ldr	r3, [pc, #128]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800ce5c:	4a1e      	ldr	r2, [pc, #120]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800ce62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ce64:	4b1d      	ldr	r3, [pc, #116]	@ (800cedc <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	2232      	movs	r2, #50	@ 0x32
 800ce6a:	fb02 f303 	mul.w	r3, r2, r3
 800ce6e:	4a1c      	ldr	r2, [pc, #112]	@ (800cee0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ce70:	fba2 2303 	umull	r2, r3, r2, r3
 800ce74:	0c9b      	lsrs	r3, r3, #18
 800ce76:	3301      	adds	r3, #1
 800ce78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ce7a:	e002      	b.n	800ce82 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	3b01      	subs	r3, #1
 800ce80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ce82:	4b15      	ldr	r3, [pc, #84]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce84:	695b      	ldr	r3, [r3, #20]
 800ce86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ce8e:	d102      	bne.n	800ce96 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d1f2      	bne.n	800ce7c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ce96:	4b10      	ldr	r3, [pc, #64]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ce98:	695b      	ldr	r3, [r3, #20]
 800ce9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ce9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cea2:	d112      	bne.n	800ceca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cea4:	2303      	movs	r3, #3
 800cea6:	e011      	b.n	800cecc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cea8:	4b0b      	ldr	r3, [pc, #44]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ceaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ceae:	4a0a      	ldr	r2, [pc, #40]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ceb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ceb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800ceb8:	e007      	b.n	800ceca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ceba:	4b07      	ldr	r3, [pc, #28]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cec2:	4a05      	ldr	r2, [pc, #20]	@ (800ced8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cec4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800cec8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	3714      	adds	r7, #20
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr
 800ced8:	40007000 	.word	0x40007000
 800cedc:	20000004 	.word	0x20000004
 800cee0:	431bde83 	.word	0x431bde83

0800cee4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800cee4:	b480      	push	{r7}
 800cee6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800cee8:	4b05      	ldr	r3, [pc, #20]	@ (800cf00 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	4a04      	ldr	r2, [pc, #16]	@ (800cf00 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800ceee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800cef2:	6093      	str	r3, [r2, #8]
}
 800cef4:	bf00      	nop
 800cef6:	46bd      	mov	sp, r7
 800cef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cefc:	4770      	bx	lr
 800cefe:	bf00      	nop
 800cf00:	40007000 	.word	0x40007000

0800cf04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b088      	sub	sp, #32
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d101      	bne.n	800cf16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800cf12:	2301      	movs	r3, #1
 800cf14:	e2fe      	b.n	800d514 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f003 0301 	and.w	r3, r3, #1
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d075      	beq.n	800d00e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cf22:	4b97      	ldr	r3, [pc, #604]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf24:	689b      	ldr	r3, [r3, #8]
 800cf26:	f003 030c 	and.w	r3, r3, #12
 800cf2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800cf2c:	4b94      	ldr	r3, [pc, #592]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf2e:	68db      	ldr	r3, [r3, #12]
 800cf30:	f003 0303 	and.w	r3, r3, #3
 800cf34:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800cf36:	69bb      	ldr	r3, [r7, #24]
 800cf38:	2b0c      	cmp	r3, #12
 800cf3a:	d102      	bne.n	800cf42 <HAL_RCC_OscConfig+0x3e>
 800cf3c:	697b      	ldr	r3, [r7, #20]
 800cf3e:	2b03      	cmp	r3, #3
 800cf40:	d002      	beq.n	800cf48 <HAL_RCC_OscConfig+0x44>
 800cf42:	69bb      	ldr	r3, [r7, #24]
 800cf44:	2b08      	cmp	r3, #8
 800cf46:	d10b      	bne.n	800cf60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cf48:	4b8d      	ldr	r3, [pc, #564]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d05b      	beq.n	800d00c <HAL_RCC_OscConfig+0x108>
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	685b      	ldr	r3, [r3, #4]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d157      	bne.n	800d00c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	e2d9      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	685b      	ldr	r3, [r3, #4]
 800cf64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cf68:	d106      	bne.n	800cf78 <HAL_RCC_OscConfig+0x74>
 800cf6a:	4b85      	ldr	r3, [pc, #532]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4a84      	ldr	r2, [pc, #528]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf74:	6013      	str	r3, [r2, #0]
 800cf76:	e01d      	b.n	800cfb4 <HAL_RCC_OscConfig+0xb0>
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	685b      	ldr	r3, [r3, #4]
 800cf7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cf80:	d10c      	bne.n	800cf9c <HAL_RCC_OscConfig+0x98>
 800cf82:	4b7f      	ldr	r3, [pc, #508]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4a7e      	ldr	r2, [pc, #504]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800cf8c:	6013      	str	r3, [r2, #0]
 800cf8e:	4b7c      	ldr	r3, [pc, #496]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	4a7b      	ldr	r2, [pc, #492]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cf98:	6013      	str	r3, [r2, #0]
 800cf9a:	e00b      	b.n	800cfb4 <HAL_RCC_OscConfig+0xb0>
 800cf9c:	4b78      	ldr	r3, [pc, #480]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a77      	ldr	r2, [pc, #476]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cfa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cfa6:	6013      	str	r3, [r2, #0]
 800cfa8:	4b75      	ldr	r3, [pc, #468]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	4a74      	ldr	r2, [pc, #464]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cfae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cfb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	685b      	ldr	r3, [r3, #4]
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d013      	beq.n	800cfe4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfbc:	f7fa fdd6 	bl	8007b6c <HAL_GetTick>
 800cfc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cfc2:	e008      	b.n	800cfd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cfc4:	f7fa fdd2 	bl	8007b6c <HAL_GetTick>
 800cfc8:	4602      	mov	r2, r0
 800cfca:	693b      	ldr	r3, [r7, #16]
 800cfcc:	1ad3      	subs	r3, r2, r3
 800cfce:	2b64      	cmp	r3, #100	@ 0x64
 800cfd0:	d901      	bls.n	800cfd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800cfd2:	2303      	movs	r3, #3
 800cfd4:	e29e      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800cfd6:	4b6a      	ldr	r3, [pc, #424]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d0f0      	beq.n	800cfc4 <HAL_RCC_OscConfig+0xc0>
 800cfe2:	e014      	b.n	800d00e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfe4:	f7fa fdc2 	bl	8007b6c <HAL_GetTick>
 800cfe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cfea:	e008      	b.n	800cffe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cfec:	f7fa fdbe 	bl	8007b6c <HAL_GetTick>
 800cff0:	4602      	mov	r2, r0
 800cff2:	693b      	ldr	r3, [r7, #16]
 800cff4:	1ad3      	subs	r3, r2, r3
 800cff6:	2b64      	cmp	r3, #100	@ 0x64
 800cff8:	d901      	bls.n	800cffe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cffa:	2303      	movs	r3, #3
 800cffc:	e28a      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800cffe:	4b60      	ldr	r3, [pc, #384]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d006:	2b00      	cmp	r3, #0
 800d008:	d1f0      	bne.n	800cfec <HAL_RCC_OscConfig+0xe8>
 800d00a:	e000      	b.n	800d00e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d00c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d00e:	687b      	ldr	r3, [r7, #4]
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	f003 0302 	and.w	r3, r3, #2
 800d016:	2b00      	cmp	r3, #0
 800d018:	d075      	beq.n	800d106 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d01a:	4b59      	ldr	r3, [pc, #356]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d01c:	689b      	ldr	r3, [r3, #8]
 800d01e:	f003 030c 	and.w	r3, r3, #12
 800d022:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d024:	4b56      	ldr	r3, [pc, #344]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d026:	68db      	ldr	r3, [r3, #12]
 800d028:	f003 0303 	and.w	r3, r3, #3
 800d02c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d02e:	69bb      	ldr	r3, [r7, #24]
 800d030:	2b0c      	cmp	r3, #12
 800d032:	d102      	bne.n	800d03a <HAL_RCC_OscConfig+0x136>
 800d034:	697b      	ldr	r3, [r7, #20]
 800d036:	2b02      	cmp	r3, #2
 800d038:	d002      	beq.n	800d040 <HAL_RCC_OscConfig+0x13c>
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	2b04      	cmp	r3, #4
 800d03e:	d11f      	bne.n	800d080 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d040:	4b4f      	ldr	r3, [pc, #316]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d005      	beq.n	800d058 <HAL_RCC_OscConfig+0x154>
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	68db      	ldr	r3, [r3, #12]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d101      	bne.n	800d058 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d054:	2301      	movs	r3, #1
 800d056:	e25d      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d058:	4b49      	ldr	r3, [pc, #292]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d05a:	685b      	ldr	r3, [r3, #4]
 800d05c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	691b      	ldr	r3, [r3, #16]
 800d064:	061b      	lsls	r3, r3, #24
 800d066:	4946      	ldr	r1, [pc, #280]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d068:	4313      	orrs	r3, r2
 800d06a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d06c:	4b45      	ldr	r3, [pc, #276]	@ (800d184 <HAL_RCC_OscConfig+0x280>)
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	4618      	mov	r0, r3
 800d072:	f7fa fd2f 	bl	8007ad4 <HAL_InitTick>
 800d076:	4603      	mov	r3, r0
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d043      	beq.n	800d104 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d07c:	2301      	movs	r3, #1
 800d07e:	e249      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d023      	beq.n	800d0d0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d088:	4b3d      	ldr	r3, [pc, #244]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	4a3c      	ldr	r2, [pc, #240]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d08e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d092:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d094:	f7fa fd6a 	bl	8007b6c <HAL_GetTick>
 800d098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d09a:	e008      	b.n	800d0ae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d09c:	f7fa fd66 	bl	8007b6c <HAL_GetTick>
 800d0a0:	4602      	mov	r2, r0
 800d0a2:	693b      	ldr	r3, [r7, #16]
 800d0a4:	1ad3      	subs	r3, r2, r3
 800d0a6:	2b02      	cmp	r3, #2
 800d0a8:	d901      	bls.n	800d0ae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d0aa:	2303      	movs	r3, #3
 800d0ac:	e232      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d0ae:	4b34      	ldr	r3, [pc, #208]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d0f0      	beq.n	800d09c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d0ba:	4b31      	ldr	r3, [pc, #196]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d0bc:	685b      	ldr	r3, [r3, #4]
 800d0be:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	691b      	ldr	r3, [r3, #16]
 800d0c6:	061b      	lsls	r3, r3, #24
 800d0c8:	492d      	ldr	r1, [pc, #180]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d0ca:	4313      	orrs	r3, r2
 800d0cc:	604b      	str	r3, [r1, #4]
 800d0ce:	e01a      	b.n	800d106 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d0d0:	4b2b      	ldr	r3, [pc, #172]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	4a2a      	ldr	r2, [pc, #168]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d0d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d0dc:	f7fa fd46 	bl	8007b6c <HAL_GetTick>
 800d0e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d0e2:	e008      	b.n	800d0f6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d0e4:	f7fa fd42 	bl	8007b6c <HAL_GetTick>
 800d0e8:	4602      	mov	r2, r0
 800d0ea:	693b      	ldr	r3, [r7, #16]
 800d0ec:	1ad3      	subs	r3, r2, r3
 800d0ee:	2b02      	cmp	r3, #2
 800d0f0:	d901      	bls.n	800d0f6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d0f2:	2303      	movs	r3, #3
 800d0f4:	e20e      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d0f6:	4b22      	ldr	r3, [pc, #136]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d1f0      	bne.n	800d0e4 <HAL_RCC_OscConfig+0x1e0>
 800d102:	e000      	b.n	800d106 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d104:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	f003 0308 	and.w	r3, r3, #8
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d041      	beq.n	800d196 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	695b      	ldr	r3, [r3, #20]
 800d116:	2b00      	cmp	r3, #0
 800d118:	d01c      	beq.n	800d154 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d11a:	4b19      	ldr	r3, [pc, #100]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d11c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d120:	4a17      	ldr	r2, [pc, #92]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d122:	f043 0301 	orr.w	r3, r3, #1
 800d126:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d12a:	f7fa fd1f 	bl	8007b6c <HAL_GetTick>
 800d12e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d130:	e008      	b.n	800d144 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d132:	f7fa fd1b 	bl	8007b6c <HAL_GetTick>
 800d136:	4602      	mov	r2, r0
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	1ad3      	subs	r3, r2, r3
 800d13c:	2b02      	cmp	r3, #2
 800d13e:	d901      	bls.n	800d144 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d140:	2303      	movs	r3, #3
 800d142:	e1e7      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d144:	4b0e      	ldr	r3, [pc, #56]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d146:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d14a:	f003 0302 	and.w	r3, r3, #2
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d0ef      	beq.n	800d132 <HAL_RCC_OscConfig+0x22e>
 800d152:	e020      	b.n	800d196 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d154:	4b0a      	ldr	r3, [pc, #40]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d156:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d15a:	4a09      	ldr	r2, [pc, #36]	@ (800d180 <HAL_RCC_OscConfig+0x27c>)
 800d15c:	f023 0301 	bic.w	r3, r3, #1
 800d160:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d164:	f7fa fd02 	bl	8007b6c <HAL_GetTick>
 800d168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d16a:	e00d      	b.n	800d188 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d16c:	f7fa fcfe 	bl	8007b6c <HAL_GetTick>
 800d170:	4602      	mov	r2, r0
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	1ad3      	subs	r3, r2, r3
 800d176:	2b02      	cmp	r3, #2
 800d178:	d906      	bls.n	800d188 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d17a:	2303      	movs	r3, #3
 800d17c:	e1ca      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
 800d17e:	bf00      	nop
 800d180:	40021000 	.word	0x40021000
 800d184:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d188:	4b8c      	ldr	r3, [pc, #560]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d18a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d18e:	f003 0302 	and.w	r3, r3, #2
 800d192:	2b00      	cmp	r3, #0
 800d194:	d1ea      	bne.n	800d16c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	f003 0304 	and.w	r3, r3, #4
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	f000 80a6 	beq.w	800d2f0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d1a8:	4b84      	ldr	r3, [pc, #528]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d1aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d101      	bne.n	800d1b8 <HAL_RCC_OscConfig+0x2b4>
 800d1b4:	2301      	movs	r3, #1
 800d1b6:	e000      	b.n	800d1ba <HAL_RCC_OscConfig+0x2b6>
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d00d      	beq.n	800d1da <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d1be:	4b7f      	ldr	r3, [pc, #508]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d1c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1c2:	4a7e      	ldr	r2, [pc, #504]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d1c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d1c8:	6593      	str	r3, [r2, #88]	@ 0x58
 800d1ca:	4b7c      	ldr	r3, [pc, #496]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d1cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d1d2:	60fb      	str	r3, [r7, #12]
 800d1d4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d1da:	4b79      	ldr	r3, [pc, #484]	@ (800d3c0 <HAL_RCC_OscConfig+0x4bc>)
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d118      	bne.n	800d218 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d1e6:	4b76      	ldr	r3, [pc, #472]	@ (800d3c0 <HAL_RCC_OscConfig+0x4bc>)
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	4a75      	ldr	r2, [pc, #468]	@ (800d3c0 <HAL_RCC_OscConfig+0x4bc>)
 800d1ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d1f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d1f2:	f7fa fcbb 	bl	8007b6c <HAL_GetTick>
 800d1f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d1f8:	e008      	b.n	800d20c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d1fa:	f7fa fcb7 	bl	8007b6c <HAL_GetTick>
 800d1fe:	4602      	mov	r2, r0
 800d200:	693b      	ldr	r3, [r7, #16]
 800d202:	1ad3      	subs	r3, r2, r3
 800d204:	2b02      	cmp	r3, #2
 800d206:	d901      	bls.n	800d20c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d208:	2303      	movs	r3, #3
 800d20a:	e183      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d20c:	4b6c      	ldr	r3, [pc, #432]	@ (800d3c0 <HAL_RCC_OscConfig+0x4bc>)
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d214:	2b00      	cmp	r3, #0
 800d216:	d0f0      	beq.n	800d1fa <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	689b      	ldr	r3, [r3, #8]
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d108      	bne.n	800d232 <HAL_RCC_OscConfig+0x32e>
 800d220:	4b66      	ldr	r3, [pc, #408]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d226:	4a65      	ldr	r2, [pc, #404]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d228:	f043 0301 	orr.w	r3, r3, #1
 800d22c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d230:	e024      	b.n	800d27c <HAL_RCC_OscConfig+0x378>
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	689b      	ldr	r3, [r3, #8]
 800d236:	2b05      	cmp	r3, #5
 800d238:	d110      	bne.n	800d25c <HAL_RCC_OscConfig+0x358>
 800d23a:	4b60      	ldr	r3, [pc, #384]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d23c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d240:	4a5e      	ldr	r2, [pc, #376]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d242:	f043 0304 	orr.w	r3, r3, #4
 800d246:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d24a:	4b5c      	ldr	r3, [pc, #368]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d24c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d250:	4a5a      	ldr	r2, [pc, #360]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d252:	f043 0301 	orr.w	r3, r3, #1
 800d256:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d25a:	e00f      	b.n	800d27c <HAL_RCC_OscConfig+0x378>
 800d25c:	4b57      	ldr	r3, [pc, #348]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d25e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d262:	4a56      	ldr	r2, [pc, #344]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d264:	f023 0301 	bic.w	r3, r3, #1
 800d268:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d26c:	4b53      	ldr	r3, [pc, #332]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d26e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d272:	4a52      	ldr	r2, [pc, #328]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d274:	f023 0304 	bic.w	r3, r3, #4
 800d278:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	689b      	ldr	r3, [r3, #8]
 800d280:	2b00      	cmp	r3, #0
 800d282:	d016      	beq.n	800d2b2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d284:	f7fa fc72 	bl	8007b6c <HAL_GetTick>
 800d288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d28a:	e00a      	b.n	800d2a2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d28c:	f7fa fc6e 	bl	8007b6c <HAL_GetTick>
 800d290:	4602      	mov	r2, r0
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	1ad3      	subs	r3, r2, r3
 800d296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d29a:	4293      	cmp	r3, r2
 800d29c:	d901      	bls.n	800d2a2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d29e:	2303      	movs	r3, #3
 800d2a0:	e138      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d2a2:	4b46      	ldr	r3, [pc, #280]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d2a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2a8:	f003 0302 	and.w	r3, r3, #2
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	d0ed      	beq.n	800d28c <HAL_RCC_OscConfig+0x388>
 800d2b0:	e015      	b.n	800d2de <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2b2:	f7fa fc5b 	bl	8007b6c <HAL_GetTick>
 800d2b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d2b8:	e00a      	b.n	800d2d0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d2ba:	f7fa fc57 	bl	8007b6c <HAL_GetTick>
 800d2be:	4602      	mov	r2, r0
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	1ad3      	subs	r3, r2, r3
 800d2c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d2c8:	4293      	cmp	r3, r2
 800d2ca:	d901      	bls.n	800d2d0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d2cc:	2303      	movs	r3, #3
 800d2ce:	e121      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d2d0:	4b3a      	ldr	r3, [pc, #232]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d2d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d2d6:	f003 0302 	and.w	r3, r3, #2
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d1ed      	bne.n	800d2ba <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d2de:	7ffb      	ldrb	r3, [r7, #31]
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d105      	bne.n	800d2f0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d2e4:	4b35      	ldr	r3, [pc, #212]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d2e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d2e8:	4a34      	ldr	r2, [pc, #208]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d2ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d2ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	f003 0320 	and.w	r3, r3, #32
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d03c      	beq.n	800d376 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	699b      	ldr	r3, [r3, #24]
 800d300:	2b00      	cmp	r3, #0
 800d302:	d01c      	beq.n	800d33e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d304:	4b2d      	ldr	r3, [pc, #180]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d306:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d30a:	4a2c      	ldr	r2, [pc, #176]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d30c:	f043 0301 	orr.w	r3, r3, #1
 800d310:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d314:	f7fa fc2a 	bl	8007b6c <HAL_GetTick>
 800d318:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d31a:	e008      	b.n	800d32e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d31c:	f7fa fc26 	bl	8007b6c <HAL_GetTick>
 800d320:	4602      	mov	r2, r0
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	1ad3      	subs	r3, r2, r3
 800d326:	2b02      	cmp	r3, #2
 800d328:	d901      	bls.n	800d32e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d32a:	2303      	movs	r3, #3
 800d32c:	e0f2      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d32e:	4b23      	ldr	r3, [pc, #140]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d330:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d334:	f003 0302 	and.w	r3, r3, #2
 800d338:	2b00      	cmp	r3, #0
 800d33a:	d0ef      	beq.n	800d31c <HAL_RCC_OscConfig+0x418>
 800d33c:	e01b      	b.n	800d376 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d33e:	4b1f      	ldr	r3, [pc, #124]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d340:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d344:	4a1d      	ldr	r2, [pc, #116]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d346:	f023 0301 	bic.w	r3, r3, #1
 800d34a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d34e:	f7fa fc0d 	bl	8007b6c <HAL_GetTick>
 800d352:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d354:	e008      	b.n	800d368 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d356:	f7fa fc09 	bl	8007b6c <HAL_GetTick>
 800d35a:	4602      	mov	r2, r0
 800d35c:	693b      	ldr	r3, [r7, #16]
 800d35e:	1ad3      	subs	r3, r2, r3
 800d360:	2b02      	cmp	r3, #2
 800d362:	d901      	bls.n	800d368 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d364:	2303      	movs	r3, #3
 800d366:	e0d5      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d368:	4b14      	ldr	r3, [pc, #80]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d36a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d36e:	f003 0302 	and.w	r3, r3, #2
 800d372:	2b00      	cmp	r3, #0
 800d374:	d1ef      	bne.n	800d356 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	69db      	ldr	r3, [r3, #28]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	f000 80c9 	beq.w	800d512 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d380:	4b0e      	ldr	r3, [pc, #56]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d382:	689b      	ldr	r3, [r3, #8]
 800d384:	f003 030c 	and.w	r3, r3, #12
 800d388:	2b0c      	cmp	r3, #12
 800d38a:	f000 8083 	beq.w	800d494 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	69db      	ldr	r3, [r3, #28]
 800d392:	2b02      	cmp	r3, #2
 800d394:	d15e      	bne.n	800d454 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d396:	4b09      	ldr	r3, [pc, #36]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	4a08      	ldr	r2, [pc, #32]	@ (800d3bc <HAL_RCC_OscConfig+0x4b8>)
 800d39c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d3a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3a2:	f7fa fbe3 	bl	8007b6c <HAL_GetTick>
 800d3a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d3a8:	e00c      	b.n	800d3c4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d3aa:	f7fa fbdf 	bl	8007b6c <HAL_GetTick>
 800d3ae:	4602      	mov	r2, r0
 800d3b0:	693b      	ldr	r3, [r7, #16]
 800d3b2:	1ad3      	subs	r3, r2, r3
 800d3b4:	2b02      	cmp	r3, #2
 800d3b6:	d905      	bls.n	800d3c4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d3b8:	2303      	movs	r3, #3
 800d3ba:	e0ab      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
 800d3bc:	40021000 	.word	0x40021000
 800d3c0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d3c4:	4b55      	ldr	r3, [pc, #340]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d1ec      	bne.n	800d3aa <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d3d0:	4b52      	ldr	r3, [pc, #328]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d3d2:	68da      	ldr	r2, [r3, #12]
 800d3d4:	4b52      	ldr	r3, [pc, #328]	@ (800d520 <HAL_RCC_OscConfig+0x61c>)
 800d3d6:	4013      	ands	r3, r2
 800d3d8:	687a      	ldr	r2, [r7, #4]
 800d3da:	6a11      	ldr	r1, [r2, #32]
 800d3dc:	687a      	ldr	r2, [r7, #4]
 800d3de:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d3e0:	3a01      	subs	r2, #1
 800d3e2:	0112      	lsls	r2, r2, #4
 800d3e4:	4311      	orrs	r1, r2
 800d3e6:	687a      	ldr	r2, [r7, #4]
 800d3e8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d3ea:	0212      	lsls	r2, r2, #8
 800d3ec:	4311      	orrs	r1, r2
 800d3ee:	687a      	ldr	r2, [r7, #4]
 800d3f0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d3f2:	0852      	lsrs	r2, r2, #1
 800d3f4:	3a01      	subs	r2, #1
 800d3f6:	0552      	lsls	r2, r2, #21
 800d3f8:	4311      	orrs	r1, r2
 800d3fa:	687a      	ldr	r2, [r7, #4]
 800d3fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d3fe:	0852      	lsrs	r2, r2, #1
 800d400:	3a01      	subs	r2, #1
 800d402:	0652      	lsls	r2, r2, #25
 800d404:	4311      	orrs	r1, r2
 800d406:	687a      	ldr	r2, [r7, #4]
 800d408:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d40a:	06d2      	lsls	r2, r2, #27
 800d40c:	430a      	orrs	r2, r1
 800d40e:	4943      	ldr	r1, [pc, #268]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d410:	4313      	orrs	r3, r2
 800d412:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d414:	4b41      	ldr	r3, [pc, #260]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	4a40      	ldr	r2, [pc, #256]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d41a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d41e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d420:	4b3e      	ldr	r3, [pc, #248]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d422:	68db      	ldr	r3, [r3, #12]
 800d424:	4a3d      	ldr	r2, [pc, #244]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d426:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d42a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d42c:	f7fa fb9e 	bl	8007b6c <HAL_GetTick>
 800d430:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d432:	e008      	b.n	800d446 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d434:	f7fa fb9a 	bl	8007b6c <HAL_GetTick>
 800d438:	4602      	mov	r2, r0
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	1ad3      	subs	r3, r2, r3
 800d43e:	2b02      	cmp	r3, #2
 800d440:	d901      	bls.n	800d446 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d442:	2303      	movs	r3, #3
 800d444:	e066      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d446:	4b35      	ldr	r3, [pc, #212]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d0f0      	beq.n	800d434 <HAL_RCC_OscConfig+0x530>
 800d452:	e05e      	b.n	800d512 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d454:	4b31      	ldr	r3, [pc, #196]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4a30      	ldr	r2, [pc, #192]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d45a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d45e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d460:	f7fa fb84 	bl	8007b6c <HAL_GetTick>
 800d464:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d466:	e008      	b.n	800d47a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d468:	f7fa fb80 	bl	8007b6c <HAL_GetTick>
 800d46c:	4602      	mov	r2, r0
 800d46e:	693b      	ldr	r3, [r7, #16]
 800d470:	1ad3      	subs	r3, r2, r3
 800d472:	2b02      	cmp	r3, #2
 800d474:	d901      	bls.n	800d47a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d476:	2303      	movs	r3, #3
 800d478:	e04c      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d47a:	4b28      	ldr	r3, [pc, #160]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d482:	2b00      	cmp	r3, #0
 800d484:	d1f0      	bne.n	800d468 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d486:	4b25      	ldr	r3, [pc, #148]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d488:	68da      	ldr	r2, [r3, #12]
 800d48a:	4924      	ldr	r1, [pc, #144]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d48c:	4b25      	ldr	r3, [pc, #148]	@ (800d524 <HAL_RCC_OscConfig+0x620>)
 800d48e:	4013      	ands	r3, r2
 800d490:	60cb      	str	r3, [r1, #12]
 800d492:	e03e      	b.n	800d512 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	69db      	ldr	r3, [r3, #28]
 800d498:	2b01      	cmp	r3, #1
 800d49a:	d101      	bne.n	800d4a0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d49c:	2301      	movs	r3, #1
 800d49e:	e039      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d4a0:	4b1e      	ldr	r3, [pc, #120]	@ (800d51c <HAL_RCC_OscConfig+0x618>)
 800d4a2:	68db      	ldr	r3, [r3, #12]
 800d4a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d4a6:	697b      	ldr	r3, [r7, #20]
 800d4a8:	f003 0203 	and.w	r2, r3, #3
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	6a1b      	ldr	r3, [r3, #32]
 800d4b0:	429a      	cmp	r2, r3
 800d4b2:	d12c      	bne.n	800d50e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4be:	3b01      	subs	r3, #1
 800d4c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d4c2:	429a      	cmp	r2, r3
 800d4c4:	d123      	bne.n	800d50e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d4c6:	697b      	ldr	r3, [r7, #20]
 800d4c8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d4d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d4d2:	429a      	cmp	r2, r3
 800d4d4:	d11b      	bne.n	800d50e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d4e0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d4e2:	429a      	cmp	r2, r3
 800d4e4:	d113      	bne.n	800d50e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d4e6:	697b      	ldr	r3, [r7, #20]
 800d4e8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4f0:	085b      	lsrs	r3, r3, #1
 800d4f2:	3b01      	subs	r3, #1
 800d4f4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d4f6:	429a      	cmp	r2, r3
 800d4f8:	d109      	bne.n	800d50e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d4fa:	697b      	ldr	r3, [r7, #20]
 800d4fc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d504:	085b      	lsrs	r3, r3, #1
 800d506:	3b01      	subs	r3, #1
 800d508:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d001      	beq.n	800d512 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d50e:	2301      	movs	r3, #1
 800d510:	e000      	b.n	800d514 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d512:	2300      	movs	r3, #0
}
 800d514:	4618      	mov	r0, r3
 800d516:	3720      	adds	r7, #32
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}
 800d51c:	40021000 	.word	0x40021000
 800d520:	019f800c 	.word	0x019f800c
 800d524:	feeefffc 	.word	0xfeeefffc

0800d528 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d528:	b580      	push	{r7, lr}
 800d52a:	b086      	sub	sp, #24
 800d52c:	af00      	add	r7, sp, #0
 800d52e:	6078      	str	r0, [r7, #4]
 800d530:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d532:	2300      	movs	r3, #0
 800d534:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d101      	bne.n	800d540 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d53c:	2301      	movs	r3, #1
 800d53e:	e11e      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d540:	4b91      	ldr	r3, [pc, #580]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	f003 030f 	and.w	r3, r3, #15
 800d548:	683a      	ldr	r2, [r7, #0]
 800d54a:	429a      	cmp	r2, r3
 800d54c:	d910      	bls.n	800d570 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d54e:	4b8e      	ldr	r3, [pc, #568]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	f023 020f 	bic.w	r2, r3, #15
 800d556:	498c      	ldr	r1, [pc, #560]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	4313      	orrs	r3, r2
 800d55c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d55e:	4b8a      	ldr	r3, [pc, #552]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f003 030f 	and.w	r3, r3, #15
 800d566:	683a      	ldr	r2, [r7, #0]
 800d568:	429a      	cmp	r2, r3
 800d56a:	d001      	beq.n	800d570 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d56c:	2301      	movs	r3, #1
 800d56e:	e106      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d570:	687b      	ldr	r3, [r7, #4]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f003 0301 	and.w	r3, r3, #1
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d073      	beq.n	800d664 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	685b      	ldr	r3, [r3, #4]
 800d580:	2b03      	cmp	r3, #3
 800d582:	d129      	bne.n	800d5d8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d584:	4b81      	ldr	r3, [pc, #516]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d101      	bne.n	800d594 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d590:	2301      	movs	r3, #1
 800d592:	e0f4      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d594:	f000 f99e 	bl	800d8d4 <RCC_GetSysClockFreqFromPLLSource>
 800d598:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d59a:	693b      	ldr	r3, [r7, #16]
 800d59c:	4a7c      	ldr	r2, [pc, #496]	@ (800d790 <HAL_RCC_ClockConfig+0x268>)
 800d59e:	4293      	cmp	r3, r2
 800d5a0:	d93f      	bls.n	800d622 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d5a2:	4b7a      	ldr	r3, [pc, #488]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d5a4:	689b      	ldr	r3, [r3, #8]
 800d5a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d009      	beq.n	800d5c2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d033      	beq.n	800d622 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d12f      	bne.n	800d622 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d5c2:	4b72      	ldr	r3, [pc, #456]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d5ca:	4a70      	ldr	r2, [pc, #448]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d5cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d5d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d5d2:	2380      	movs	r3, #128	@ 0x80
 800d5d4:	617b      	str	r3, [r7, #20]
 800d5d6:	e024      	b.n	800d622 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d5d8:	687b      	ldr	r3, [r7, #4]
 800d5da:	685b      	ldr	r3, [r3, #4]
 800d5dc:	2b02      	cmp	r3, #2
 800d5de:	d107      	bne.n	800d5f0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d5e0:	4b6a      	ldr	r3, [pc, #424]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d109      	bne.n	800d600 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d5ec:	2301      	movs	r3, #1
 800d5ee:	e0c6      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d5f0:	4b66      	ldr	r3, [pc, #408]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d101      	bne.n	800d600 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	e0be      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d600:	f000 f8ce 	bl	800d7a0 <HAL_RCC_GetSysClockFreq>
 800d604:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d606:	693b      	ldr	r3, [r7, #16]
 800d608:	4a61      	ldr	r2, [pc, #388]	@ (800d790 <HAL_RCC_ClockConfig+0x268>)
 800d60a:	4293      	cmp	r3, r2
 800d60c:	d909      	bls.n	800d622 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d60e:	4b5f      	ldr	r3, [pc, #380]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d610:	689b      	ldr	r3, [r3, #8]
 800d612:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d616:	4a5d      	ldr	r2, [pc, #372]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d61c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d61e:	2380      	movs	r3, #128	@ 0x80
 800d620:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d622:	4b5a      	ldr	r3, [pc, #360]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d624:	689b      	ldr	r3, [r3, #8]
 800d626:	f023 0203 	bic.w	r2, r3, #3
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	685b      	ldr	r3, [r3, #4]
 800d62e:	4957      	ldr	r1, [pc, #348]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d630:	4313      	orrs	r3, r2
 800d632:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d634:	f7fa fa9a 	bl	8007b6c <HAL_GetTick>
 800d638:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d63a:	e00a      	b.n	800d652 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d63c:	f7fa fa96 	bl	8007b6c <HAL_GetTick>
 800d640:	4602      	mov	r2, r0
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	1ad3      	subs	r3, r2, r3
 800d646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d64a:	4293      	cmp	r3, r2
 800d64c:	d901      	bls.n	800d652 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d64e:	2303      	movs	r3, #3
 800d650:	e095      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d652:	4b4e      	ldr	r3, [pc, #312]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d654:	689b      	ldr	r3, [r3, #8]
 800d656:	f003 020c 	and.w	r2, r3, #12
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	685b      	ldr	r3, [r3, #4]
 800d65e:	009b      	lsls	r3, r3, #2
 800d660:	429a      	cmp	r2, r3
 800d662:	d1eb      	bne.n	800d63c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	f003 0302 	and.w	r3, r3, #2
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d023      	beq.n	800d6b8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f003 0304 	and.w	r3, r3, #4
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d005      	beq.n	800d688 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d67c:	4b43      	ldr	r3, [pc, #268]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d67e:	689b      	ldr	r3, [r3, #8]
 800d680:	4a42      	ldr	r2, [pc, #264]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d682:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d686:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f003 0308 	and.w	r3, r3, #8
 800d690:	2b00      	cmp	r3, #0
 800d692:	d007      	beq.n	800d6a4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d694:	4b3d      	ldr	r3, [pc, #244]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d696:	689b      	ldr	r3, [r3, #8]
 800d698:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d69c:	4a3b      	ldr	r2, [pc, #236]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d69e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d6a2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d6a4:	4b39      	ldr	r3, [pc, #228]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d6a6:	689b      	ldr	r3, [r3, #8]
 800d6a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d6ac:	687b      	ldr	r3, [r7, #4]
 800d6ae:	689b      	ldr	r3, [r3, #8]
 800d6b0:	4936      	ldr	r1, [pc, #216]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d6b2:	4313      	orrs	r3, r2
 800d6b4:	608b      	str	r3, [r1, #8]
 800d6b6:	e008      	b.n	800d6ca <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d6b8:	697b      	ldr	r3, [r7, #20]
 800d6ba:	2b80      	cmp	r3, #128	@ 0x80
 800d6bc:	d105      	bne.n	800d6ca <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d6be:	4b33      	ldr	r3, [pc, #204]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d6c0:	689b      	ldr	r3, [r3, #8]
 800d6c2:	4a32      	ldr	r2, [pc, #200]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d6c4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d6c8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d6ca:	4b2f      	ldr	r3, [pc, #188]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f003 030f 	and.w	r3, r3, #15
 800d6d2:	683a      	ldr	r2, [r7, #0]
 800d6d4:	429a      	cmp	r2, r3
 800d6d6:	d21d      	bcs.n	800d714 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d6d8:	4b2b      	ldr	r3, [pc, #172]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f023 020f 	bic.w	r2, r3, #15
 800d6e0:	4929      	ldr	r1, [pc, #164]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d6e2:	683b      	ldr	r3, [r7, #0]
 800d6e4:	4313      	orrs	r3, r2
 800d6e6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d6e8:	f7fa fa40 	bl	8007b6c <HAL_GetTick>
 800d6ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d6ee:	e00a      	b.n	800d706 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d6f0:	f7fa fa3c 	bl	8007b6c <HAL_GetTick>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	1ad3      	subs	r3, r2, r3
 800d6fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d901      	bls.n	800d706 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d702:	2303      	movs	r3, #3
 800d704:	e03b      	b.n	800d77e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d706:	4b20      	ldr	r3, [pc, #128]	@ (800d788 <HAL_RCC_ClockConfig+0x260>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f003 030f 	and.w	r3, r3, #15
 800d70e:	683a      	ldr	r2, [r7, #0]
 800d710:	429a      	cmp	r2, r3
 800d712:	d1ed      	bne.n	800d6f0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	f003 0304 	and.w	r3, r3, #4
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d008      	beq.n	800d732 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d720:	4b1a      	ldr	r3, [pc, #104]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d722:	689b      	ldr	r3, [r3, #8]
 800d724:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	68db      	ldr	r3, [r3, #12]
 800d72c:	4917      	ldr	r1, [pc, #92]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d72e:	4313      	orrs	r3, r2
 800d730:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	f003 0308 	and.w	r3, r3, #8
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d009      	beq.n	800d752 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d73e:	4b13      	ldr	r3, [pc, #76]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d740:	689b      	ldr	r3, [r3, #8]
 800d742:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	691b      	ldr	r3, [r3, #16]
 800d74a:	00db      	lsls	r3, r3, #3
 800d74c:	490f      	ldr	r1, [pc, #60]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d74e:	4313      	orrs	r3, r2
 800d750:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d752:	f000 f825 	bl	800d7a0 <HAL_RCC_GetSysClockFreq>
 800d756:	4602      	mov	r2, r0
 800d758:	4b0c      	ldr	r3, [pc, #48]	@ (800d78c <HAL_RCC_ClockConfig+0x264>)
 800d75a:	689b      	ldr	r3, [r3, #8]
 800d75c:	091b      	lsrs	r3, r3, #4
 800d75e:	f003 030f 	and.w	r3, r3, #15
 800d762:	490c      	ldr	r1, [pc, #48]	@ (800d794 <HAL_RCC_ClockConfig+0x26c>)
 800d764:	5ccb      	ldrb	r3, [r1, r3]
 800d766:	f003 031f 	and.w	r3, r3, #31
 800d76a:	fa22 f303 	lsr.w	r3, r2, r3
 800d76e:	4a0a      	ldr	r2, [pc, #40]	@ (800d798 <HAL_RCC_ClockConfig+0x270>)
 800d770:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d772:	4b0a      	ldr	r3, [pc, #40]	@ (800d79c <HAL_RCC_ClockConfig+0x274>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	4618      	mov	r0, r3
 800d778:	f7fa f9ac 	bl	8007ad4 <HAL_InitTick>
 800d77c:	4603      	mov	r3, r0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3718      	adds	r7, #24
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	40022000 	.word	0x40022000
 800d78c:	40021000 	.word	0x40021000
 800d790:	04c4b400 	.word	0x04c4b400
 800d794:	0801c0c8 	.word	0x0801c0c8
 800d798:	20000004 	.word	0x20000004
 800d79c:	2000000c 	.word	0x2000000c

0800d7a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d7a0:	b480      	push	{r7}
 800d7a2:	b087      	sub	sp, #28
 800d7a4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d7a6:	4b2c      	ldr	r3, [pc, #176]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d7a8:	689b      	ldr	r3, [r3, #8]
 800d7aa:	f003 030c 	and.w	r3, r3, #12
 800d7ae:	2b04      	cmp	r3, #4
 800d7b0:	d102      	bne.n	800d7b8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d7b2:	4b2a      	ldr	r3, [pc, #168]	@ (800d85c <HAL_RCC_GetSysClockFreq+0xbc>)
 800d7b4:	613b      	str	r3, [r7, #16]
 800d7b6:	e047      	b.n	800d848 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d7b8:	4b27      	ldr	r3, [pc, #156]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d7ba:	689b      	ldr	r3, [r3, #8]
 800d7bc:	f003 030c 	and.w	r3, r3, #12
 800d7c0:	2b08      	cmp	r3, #8
 800d7c2:	d102      	bne.n	800d7ca <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d7c4:	4b26      	ldr	r3, [pc, #152]	@ (800d860 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d7c6:	613b      	str	r3, [r7, #16]
 800d7c8:	e03e      	b.n	800d848 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d7ca:	4b23      	ldr	r3, [pc, #140]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d7cc:	689b      	ldr	r3, [r3, #8]
 800d7ce:	f003 030c 	and.w	r3, r3, #12
 800d7d2:	2b0c      	cmp	r3, #12
 800d7d4:	d136      	bne.n	800d844 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d7d6:	4b20      	ldr	r3, [pc, #128]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d7d8:	68db      	ldr	r3, [r3, #12]
 800d7da:	f003 0303 	and.w	r3, r3, #3
 800d7de:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d7e0:	4b1d      	ldr	r3, [pc, #116]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	091b      	lsrs	r3, r3, #4
 800d7e6:	f003 030f 	and.w	r3, r3, #15
 800d7ea:	3301      	adds	r3, #1
 800d7ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	2b03      	cmp	r3, #3
 800d7f2:	d10c      	bne.n	800d80e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d7f4:	4a1a      	ldr	r2, [pc, #104]	@ (800d860 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d7f6:	68bb      	ldr	r3, [r7, #8]
 800d7f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d7fc:	4a16      	ldr	r2, [pc, #88]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d7fe:	68d2      	ldr	r2, [r2, #12]
 800d800:	0a12      	lsrs	r2, r2, #8
 800d802:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d806:	fb02 f303 	mul.w	r3, r2, r3
 800d80a:	617b      	str	r3, [r7, #20]
      break;
 800d80c:	e00c      	b.n	800d828 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d80e:	4a13      	ldr	r2, [pc, #76]	@ (800d85c <HAL_RCC_GetSysClockFreq+0xbc>)
 800d810:	68bb      	ldr	r3, [r7, #8]
 800d812:	fbb2 f3f3 	udiv	r3, r2, r3
 800d816:	4a10      	ldr	r2, [pc, #64]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d818:	68d2      	ldr	r2, [r2, #12]
 800d81a:	0a12      	lsrs	r2, r2, #8
 800d81c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d820:	fb02 f303 	mul.w	r3, r2, r3
 800d824:	617b      	str	r3, [r7, #20]
      break;
 800d826:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d828:	4b0b      	ldr	r3, [pc, #44]	@ (800d858 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d82a:	68db      	ldr	r3, [r3, #12]
 800d82c:	0e5b      	lsrs	r3, r3, #25
 800d82e:	f003 0303 	and.w	r3, r3, #3
 800d832:	3301      	adds	r3, #1
 800d834:	005b      	lsls	r3, r3, #1
 800d836:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d838:	697a      	ldr	r2, [r7, #20]
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	fbb2 f3f3 	udiv	r3, r2, r3
 800d840:	613b      	str	r3, [r7, #16]
 800d842:	e001      	b.n	800d848 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d844:	2300      	movs	r3, #0
 800d846:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d848:	693b      	ldr	r3, [r7, #16]
}
 800d84a:	4618      	mov	r0, r3
 800d84c:	371c      	adds	r7, #28
 800d84e:	46bd      	mov	sp, r7
 800d850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d854:	4770      	bx	lr
 800d856:	bf00      	nop
 800d858:	40021000 	.word	0x40021000
 800d85c:	00f42400 	.word	0x00f42400
 800d860:	007a1200 	.word	0x007a1200

0800d864 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d864:	b480      	push	{r7}
 800d866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d868:	4b03      	ldr	r3, [pc, #12]	@ (800d878 <HAL_RCC_GetHCLKFreq+0x14>)
 800d86a:	681b      	ldr	r3, [r3, #0]
}
 800d86c:	4618      	mov	r0, r3
 800d86e:	46bd      	mov	sp, r7
 800d870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d874:	4770      	bx	lr
 800d876:	bf00      	nop
 800d878:	20000004 	.word	0x20000004

0800d87c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800d880:	f7ff fff0 	bl	800d864 <HAL_RCC_GetHCLKFreq>
 800d884:	4602      	mov	r2, r0
 800d886:	4b06      	ldr	r3, [pc, #24]	@ (800d8a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800d888:	689b      	ldr	r3, [r3, #8]
 800d88a:	0a1b      	lsrs	r3, r3, #8
 800d88c:	f003 0307 	and.w	r3, r3, #7
 800d890:	4904      	ldr	r1, [pc, #16]	@ (800d8a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800d892:	5ccb      	ldrb	r3, [r1, r3]
 800d894:	f003 031f 	and.w	r3, r3, #31
 800d898:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	bd80      	pop	{r7, pc}
 800d8a0:	40021000 	.word	0x40021000
 800d8a4:	0801c0d8 	.word	0x0801c0d8

0800d8a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d8a8:	b580      	push	{r7, lr}
 800d8aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800d8ac:	f7ff ffda 	bl	800d864 <HAL_RCC_GetHCLKFreq>
 800d8b0:	4602      	mov	r2, r0
 800d8b2:	4b06      	ldr	r3, [pc, #24]	@ (800d8cc <HAL_RCC_GetPCLK2Freq+0x24>)
 800d8b4:	689b      	ldr	r3, [r3, #8]
 800d8b6:	0adb      	lsrs	r3, r3, #11
 800d8b8:	f003 0307 	and.w	r3, r3, #7
 800d8bc:	4904      	ldr	r1, [pc, #16]	@ (800d8d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800d8be:	5ccb      	ldrb	r3, [r1, r3]
 800d8c0:	f003 031f 	and.w	r3, r3, #31
 800d8c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	bd80      	pop	{r7, pc}
 800d8cc:	40021000 	.word	0x40021000
 800d8d0:	0801c0d8 	.word	0x0801c0d8

0800d8d4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b087      	sub	sp, #28
 800d8d8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d8da:	4b1e      	ldr	r3, [pc, #120]	@ (800d954 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d8dc:	68db      	ldr	r3, [r3, #12]
 800d8de:	f003 0303 	and.w	r3, r3, #3
 800d8e2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d8e4:	4b1b      	ldr	r3, [pc, #108]	@ (800d954 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d8e6:	68db      	ldr	r3, [r3, #12]
 800d8e8:	091b      	lsrs	r3, r3, #4
 800d8ea:	f003 030f 	and.w	r3, r3, #15
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	2b03      	cmp	r3, #3
 800d8f6:	d10c      	bne.n	800d912 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d8f8:	4a17      	ldr	r2, [pc, #92]	@ (800d958 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800d8fa:	68fb      	ldr	r3, [r7, #12]
 800d8fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800d900:	4a14      	ldr	r2, [pc, #80]	@ (800d954 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d902:	68d2      	ldr	r2, [r2, #12]
 800d904:	0a12      	lsrs	r2, r2, #8
 800d906:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d90a:	fb02 f303 	mul.w	r3, r2, r3
 800d90e:	617b      	str	r3, [r7, #20]
    break;
 800d910:	e00c      	b.n	800d92c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d912:	4a12      	ldr	r2, [pc, #72]	@ (800d95c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	fbb2 f3f3 	udiv	r3, r2, r3
 800d91a:	4a0e      	ldr	r2, [pc, #56]	@ (800d954 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d91c:	68d2      	ldr	r2, [r2, #12]
 800d91e:	0a12      	lsrs	r2, r2, #8
 800d920:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d924:	fb02 f303 	mul.w	r3, r2, r3
 800d928:	617b      	str	r3, [r7, #20]
    break;
 800d92a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d92c:	4b09      	ldr	r3, [pc, #36]	@ (800d954 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800d92e:	68db      	ldr	r3, [r3, #12]
 800d930:	0e5b      	lsrs	r3, r3, #25
 800d932:	f003 0303 	and.w	r3, r3, #3
 800d936:	3301      	adds	r3, #1
 800d938:	005b      	lsls	r3, r3, #1
 800d93a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800d93c:	697a      	ldr	r2, [r7, #20]
 800d93e:	68bb      	ldr	r3, [r7, #8]
 800d940:	fbb2 f3f3 	udiv	r3, r2, r3
 800d944:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800d946:	687b      	ldr	r3, [r7, #4]
}
 800d948:	4618      	mov	r0, r3
 800d94a:	371c      	adds	r7, #28
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr
 800d954:	40021000 	.word	0x40021000
 800d958:	007a1200 	.word	0x007a1200
 800d95c:	00f42400 	.word	0x00f42400

0800d960 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b086      	sub	sp, #24
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800d968:	2300      	movs	r3, #0
 800d96a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800d96c:	2300      	movs	r3, #0
 800d96e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d978:	2b00      	cmp	r3, #0
 800d97a:	f000 8098 	beq.w	800daae <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d97e:	2300      	movs	r3, #0
 800d980:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d982:	4b43      	ldr	r3, [pc, #268]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d10d      	bne.n	800d9aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d98e:	4b40      	ldr	r3, [pc, #256]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d992:	4a3f      	ldr	r2, [pc, #252]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d998:	6593      	str	r3, [r2, #88]	@ 0x58
 800d99a:	4b3d      	ldr	r3, [pc, #244]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d99c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d99e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d9a2:	60bb      	str	r3, [r7, #8]
 800d9a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d9a6:	2301      	movs	r3, #1
 800d9a8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d9aa:	4b3a      	ldr	r3, [pc, #232]	@ (800da94 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	4a39      	ldr	r2, [pc, #228]	@ (800da94 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d9b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d9b4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d9b6:	f7fa f8d9 	bl	8007b6c <HAL_GetTick>
 800d9ba:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d9bc:	e009      	b.n	800d9d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d9be:	f7fa f8d5 	bl	8007b6c <HAL_GetTick>
 800d9c2:	4602      	mov	r2, r0
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	1ad3      	subs	r3, r2, r3
 800d9c8:	2b02      	cmp	r3, #2
 800d9ca:	d902      	bls.n	800d9d2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800d9cc:	2303      	movs	r3, #3
 800d9ce:	74fb      	strb	r3, [r7, #19]
        break;
 800d9d0:	e005      	b.n	800d9de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d9d2:	4b30      	ldr	r3, [pc, #192]	@ (800da94 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800d9d4:	681b      	ldr	r3, [r3, #0]
 800d9d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d0ef      	beq.n	800d9be <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800d9de:	7cfb      	ldrb	r3, [r7, #19]
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d159      	bne.n	800da98 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800d9e4:	4b2a      	ldr	r3, [pc, #168]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800d9e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d9ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800d9ee:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800d9f0:	697b      	ldr	r3, [r7, #20]
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d01e      	beq.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9fa:	697a      	ldr	r2, [r7, #20]
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d019      	beq.n	800da34 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800da00:	4b23      	ldr	r3, [pc, #140]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800da0a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800da0c:	4b20      	ldr	r3, [pc, #128]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da12:	4a1f      	ldr	r2, [pc, #124]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800da18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800da1c:	4b1c      	ldr	r3, [pc, #112]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da22:	4a1b      	ldr	r2, [pc, #108]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800da28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800da2c:	4a18      	ldr	r2, [pc, #96]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da2e:	697b      	ldr	r3, [r7, #20]
 800da30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	f003 0301 	and.w	r3, r3, #1
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d016      	beq.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800da3e:	f7fa f895 	bl	8007b6c <HAL_GetTick>
 800da42:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da44:	e00b      	b.n	800da5e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800da46:	f7fa f891 	bl	8007b6c <HAL_GetTick>
 800da4a:	4602      	mov	r2, r0
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	1ad3      	subs	r3, r2, r3
 800da50:	f241 3288 	movw	r2, #5000	@ 0x1388
 800da54:	4293      	cmp	r3, r2
 800da56:	d902      	bls.n	800da5e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800da58:	2303      	movs	r3, #3
 800da5a:	74fb      	strb	r3, [r7, #19]
            break;
 800da5c:	e006      	b.n	800da6c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800da5e:	4b0c      	ldr	r3, [pc, #48]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da64:	f003 0302 	and.w	r3, r3, #2
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d0ec      	beq.n	800da46 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800da6c:	7cfb      	ldrb	r3, [r7, #19]
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d10b      	bne.n	800da8a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800da72:	4b07      	ldr	r3, [pc, #28]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800da78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da80:	4903      	ldr	r1, [pc, #12]	@ (800da90 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800da82:	4313      	orrs	r3, r2
 800da84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800da88:	e008      	b.n	800da9c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800da8a:	7cfb      	ldrb	r3, [r7, #19]
 800da8c:	74bb      	strb	r3, [r7, #18]
 800da8e:	e005      	b.n	800da9c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800da90:	40021000 	.word	0x40021000
 800da94:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800da98:	7cfb      	ldrb	r3, [r7, #19]
 800da9a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800da9c:	7c7b      	ldrb	r3, [r7, #17]
 800da9e:	2b01      	cmp	r3, #1
 800daa0:	d105      	bne.n	800daae <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800daa2:	4ba6      	ldr	r3, [pc, #664]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800daa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daa6:	4aa5      	ldr	r2, [pc, #660]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800daa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800daac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	f003 0301 	and.w	r3, r3, #1
 800dab6:	2b00      	cmp	r3, #0
 800dab8:	d00a      	beq.n	800dad0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800daba:	4ba0      	ldr	r3, [pc, #640]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dabc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dac0:	f023 0203 	bic.w	r2, r3, #3
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	685b      	ldr	r3, [r3, #4]
 800dac8:	499c      	ldr	r1, [pc, #624]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800daca:	4313      	orrs	r3, r2
 800dacc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	f003 0302 	and.w	r3, r3, #2
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d00a      	beq.n	800daf2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dadc:	4b97      	ldr	r3, [pc, #604]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dae2:	f023 020c 	bic.w	r2, r3, #12
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	689b      	ldr	r3, [r3, #8]
 800daea:	4994      	ldr	r1, [pc, #592]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800daec:	4313      	orrs	r3, r2
 800daee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	681b      	ldr	r3, [r3, #0]
 800daf6:	f003 0304 	and.w	r3, r3, #4
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d00a      	beq.n	800db14 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dafe:	4b8f      	ldr	r3, [pc, #572]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db04:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	68db      	ldr	r3, [r3, #12]
 800db0c:	498b      	ldr	r1, [pc, #556]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db0e:	4313      	orrs	r3, r2
 800db10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	681b      	ldr	r3, [r3, #0]
 800db18:	f003 0308 	and.w	r3, r3, #8
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d00a      	beq.n	800db36 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800db20:	4b86      	ldr	r3, [pc, #536]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db26:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	691b      	ldr	r3, [r3, #16]
 800db2e:	4983      	ldr	r1, [pc, #524]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db30:	4313      	orrs	r3, r2
 800db32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	681b      	ldr	r3, [r3, #0]
 800db3a:	f003 0320 	and.w	r3, r3, #32
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d00a      	beq.n	800db58 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800db42:	4b7e      	ldr	r3, [pc, #504]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db48:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	695b      	ldr	r3, [r3, #20]
 800db50:	497a      	ldr	r1, [pc, #488]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db52:	4313      	orrs	r3, r2
 800db54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db60:	2b00      	cmp	r3, #0
 800db62:	d00a      	beq.n	800db7a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800db64:	4b75      	ldr	r3, [pc, #468]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db6a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	699b      	ldr	r3, [r3, #24]
 800db72:	4972      	ldr	r1, [pc, #456]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db74:	4313      	orrs	r3, r2
 800db76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800db82:	2b00      	cmp	r3, #0
 800db84:	d00a      	beq.n	800db9c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800db86:	4b6d      	ldr	r3, [pc, #436]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800db8c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	69db      	ldr	r3, [r3, #28]
 800db94:	4969      	ldr	r1, [pc, #420]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800db96:	4313      	orrs	r3, r2
 800db98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d00a      	beq.n	800dbbe <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dba8:	4b64      	ldr	r3, [pc, #400]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbae:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6a1b      	ldr	r3, [r3, #32]
 800dbb6:	4961      	ldr	r1, [pc, #388]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbb8:	4313      	orrs	r3, r2
 800dbba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	681b      	ldr	r3, [r3, #0]
 800dbc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d00a      	beq.n	800dbe0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800dbca:	4b5c      	ldr	r3, [pc, #368]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dbd8:	4958      	ldr	r1, [pc, #352]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbda:	4313      	orrs	r3, r2
 800dbdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d015      	beq.n	800dc18 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800dbec:	4b53      	ldr	r3, [pc, #332]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dbf2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbfa:	4950      	ldr	r1, [pc, #320]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dbfc:	4313      	orrs	r3, r2
 800dbfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dc06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dc0a:	d105      	bne.n	800dc18 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dc0c:	4b4b      	ldr	r3, [pc, #300]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	4a4a      	ldr	r2, [pc, #296]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc16:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	681b      	ldr	r3, [r3, #0]
 800dc1c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d015      	beq.n	800dc50 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800dc24:	4b45      	ldr	r3, [pc, #276]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc2a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800dc2e:	687b      	ldr	r3, [r7, #4]
 800dc30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc32:	4942      	ldr	r1, [pc, #264]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc34:	4313      	orrs	r3, r2
 800dc36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800dc42:	d105      	bne.n	800dc50 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dc44:	4b3d      	ldr	r3, [pc, #244]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc46:	68db      	ldr	r3, [r3, #12]
 800dc48:	4a3c      	ldr	r2, [pc, #240]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc4e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d015      	beq.n	800dc88 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800dc5c:	4b37      	ldr	r3, [pc, #220]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc62:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc6a:	4934      	ldr	r1, [pc, #208]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc6c:	4313      	orrs	r3, r2
 800dc6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800dc72:	687b      	ldr	r3, [r7, #4]
 800dc74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dc7a:	d105      	bne.n	800dc88 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dc7c:	4b2f      	ldr	r3, [pc, #188]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc7e:	68db      	ldr	r3, [r3, #12]
 800dc80:	4a2e      	ldr	r2, [pc, #184]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dc86:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d015      	beq.n	800dcc0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800dc94:	4b29      	ldr	r3, [pc, #164]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dc96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dca2:	4926      	ldr	r1, [pc, #152]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dca4:	4313      	orrs	r3, r2
 800dca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dcb2:	d105      	bne.n	800dcc0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dcb4:	4b21      	ldr	r3, [pc, #132]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcb6:	68db      	ldr	r3, [r3, #12]
 800dcb8:	4a20      	ldr	r2, [pc, #128]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dcbe:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d015      	beq.n	800dcf8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800dccc:	4b1b      	ldr	r3, [pc, #108]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcd2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dcda:	4918      	ldr	r1, [pc, #96]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcdc:	4313      	orrs	r3, r2
 800dcde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dce6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800dcea:	d105      	bne.n	800dcf8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dcec:	4b13      	ldr	r3, [pc, #76]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcee:	68db      	ldr	r3, [r3, #12]
 800dcf0:	4a12      	ldr	r2, [pc, #72]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dcf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dcf6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d015      	beq.n	800dd30 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800dd04:	4b0d      	ldr	r3, [pc, #52]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd12:	490a      	ldr	r1, [pc, #40]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd14:	4313      	orrs	r3, r2
 800dd16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dd1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd22:	d105      	bne.n	800dd30 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800dd24:	4b05      	ldr	r3, [pc, #20]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd26:	68db      	ldr	r3, [r3, #12]
 800dd28:	4a04      	ldr	r2, [pc, #16]	@ (800dd3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800dd2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dd2e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800dd30:	7cbb      	ldrb	r3, [r7, #18]
}
 800dd32:	4618      	mov	r0, r3
 800dd34:	3718      	adds	r7, #24
 800dd36:	46bd      	mov	sp, r7
 800dd38:	bd80      	pop	{r7, pc}
 800dd3a:	bf00      	nop
 800dd3c:	40021000 	.word	0x40021000

0800dd40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b084      	sub	sp, #16
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d101      	bne.n	800dd52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dd4e:	2301      	movs	r3, #1
 800dd50:	e09d      	b.n	800de8e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d108      	bne.n	800dd6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	685b      	ldr	r3, [r3, #4]
 800dd5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dd62:	d009      	beq.n	800dd78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	2200      	movs	r2, #0
 800dd68:	61da      	str	r2, [r3, #28]
 800dd6a:	e005      	b.n	800dd78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	2200      	movs	r2, #0
 800dd70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2200      	movs	r2, #0
 800dd76:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dd84:	b2db      	uxtb	r3, r3
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d106      	bne.n	800dd98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dd92:	6878      	ldr	r0, [r7, #4]
 800dd94:	f7f6 fb8e 	bl	80044b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	2202      	movs	r2, #2
 800dd9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800dda0:	687b      	ldr	r3, [r7, #4]
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	681a      	ldr	r2, [r3, #0]
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ddae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	68db      	ldr	r3, [r3, #12]
 800ddb4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ddb8:	d902      	bls.n	800ddc0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ddba:	2300      	movs	r3, #0
 800ddbc:	60fb      	str	r3, [r7, #12]
 800ddbe:	e002      	b.n	800ddc6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ddc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ddc4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	68db      	ldr	r3, [r3, #12]
 800ddca:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ddce:	d007      	beq.n	800dde0 <HAL_SPI_Init+0xa0>
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	68db      	ldr	r3, [r3, #12]
 800ddd4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ddd8:	d002      	beq.n	800dde0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	2200      	movs	r2, #0
 800ddde:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	685b      	ldr	r3, [r3, #4]
 800dde4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	689b      	ldr	r3, [r3, #8]
 800ddec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ddf0:	431a      	orrs	r2, r3
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	691b      	ldr	r3, [r3, #16]
 800ddf6:	f003 0302 	and.w	r3, r3, #2
 800ddfa:	431a      	orrs	r2, r3
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	695b      	ldr	r3, [r3, #20]
 800de00:	f003 0301 	and.w	r3, r3, #1
 800de04:	431a      	orrs	r2, r3
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	699b      	ldr	r3, [r3, #24]
 800de0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800de0e:	431a      	orrs	r2, r3
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	69db      	ldr	r3, [r3, #28]
 800de14:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800de18:	431a      	orrs	r2, r3
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6a1b      	ldr	r3, [r3, #32]
 800de1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800de22:	ea42 0103 	orr.w	r1, r2, r3
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800de2a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800de2e:	687b      	ldr	r3, [r7, #4]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	430a      	orrs	r2, r1
 800de34:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	699b      	ldr	r3, [r3, #24]
 800de3a:	0c1b      	lsrs	r3, r3, #16
 800de3c:	f003 0204 	and.w	r2, r3, #4
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de44:	f003 0310 	and.w	r3, r3, #16
 800de48:	431a      	orrs	r2, r3
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de4e:	f003 0308 	and.w	r3, r3, #8
 800de52:	431a      	orrs	r2, r3
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	68db      	ldr	r3, [r3, #12]
 800de58:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800de5c:	ea42 0103 	orr.w	r1, r2, r3
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	430a      	orrs	r2, r1
 800de6c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	681b      	ldr	r3, [r3, #0]
 800de72:	69da      	ldr	r2, [r3, #28]
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800de7c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	2200      	movs	r2, #0
 800de82:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2201      	movs	r2, #1
 800de88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800de8c:	2300      	movs	r3, #0
}
 800de8e:	4618      	mov	r0, r3
 800de90:	3710      	adds	r7, #16
 800de92:	46bd      	mov	sp, r7
 800de94:	bd80      	pop	{r7, pc}

0800de96 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800de96:	b580      	push	{r7, lr}
 800de98:	b088      	sub	sp, #32
 800de9a:	af00      	add	r7, sp, #0
 800de9c:	60f8      	str	r0, [r7, #12]
 800de9e:	60b9      	str	r1, [r7, #8]
 800dea0:	603b      	str	r3, [r7, #0]
 800dea2:	4613      	mov	r3, r2
 800dea4:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dea6:	f7f9 fe61 	bl	8007b6c <HAL_GetTick>
 800deaa:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800deac:	88fb      	ldrh	r3, [r7, #6]
 800deae:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800deb6:	b2db      	uxtb	r3, r3
 800deb8:	2b01      	cmp	r3, #1
 800deba:	d001      	beq.n	800dec0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800debc:	2302      	movs	r3, #2
 800debe:	e15c      	b.n	800e17a <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800dec0:	68bb      	ldr	r3, [r7, #8]
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d002      	beq.n	800decc <HAL_SPI_Transmit+0x36>
 800dec6:	88fb      	ldrh	r3, [r7, #6]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d101      	bne.n	800ded0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800decc:	2301      	movs	r3, #1
 800dece:	e154      	b.n	800e17a <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ded6:	2b01      	cmp	r3, #1
 800ded8:	d101      	bne.n	800dede <HAL_SPI_Transmit+0x48>
 800deda:	2302      	movs	r3, #2
 800dedc:	e14d      	b.n	800e17a <HAL_SPI_Transmit+0x2e4>
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	2201      	movs	r2, #1
 800dee2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	2203      	movs	r2, #3
 800deea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	2200      	movs	r2, #0
 800def2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	68ba      	ldr	r2, [r7, #8]
 800def8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	88fa      	ldrh	r2, [r7, #6]
 800defe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	88fa      	ldrh	r2, [r7, #6]
 800df04:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	2200      	movs	r2, #0
 800df0a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	2200      	movs	r2, #0
 800df10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800df14:	68fb      	ldr	r3, [r7, #12]
 800df16:	2200      	movs	r2, #0
 800df18:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800df1c:	68fb      	ldr	r3, [r7, #12]
 800df1e:	2200      	movs	r2, #0
 800df20:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	2200      	movs	r2, #0
 800df26:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	689b      	ldr	r3, [r3, #8]
 800df2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800df30:	d10f      	bne.n	800df52 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	681a      	ldr	r2, [r3, #0]
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800df40:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	681a      	ldr	r2, [r3, #0]
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	681b      	ldr	r3, [r3, #0]
 800df4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800df50:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800df52:	68fb      	ldr	r3, [r7, #12]
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df5c:	2b40      	cmp	r3, #64	@ 0x40
 800df5e:	d007      	beq.n	800df70 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	681a      	ldr	r2, [r3, #0]
 800df66:	68fb      	ldr	r3, [r7, #12]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800df6e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	68db      	ldr	r3, [r3, #12]
 800df74:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800df78:	d952      	bls.n	800e020 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d002      	beq.n	800df88 <HAL_SPI_Transmit+0xf2>
 800df82:	8b7b      	ldrh	r3, [r7, #26]
 800df84:	2b01      	cmp	r3, #1
 800df86:	d145      	bne.n	800e014 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df8c:	881a      	ldrh	r2, [r3, #0]
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	681b      	ldr	r3, [r3, #0]
 800df92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df98:	1c9a      	adds	r2, r3, #2
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dfa2:	b29b      	uxth	r3, r3
 800dfa4:	3b01      	subs	r3, #1
 800dfa6:	b29a      	uxth	r2, r3
 800dfa8:	68fb      	ldr	r3, [r7, #12]
 800dfaa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800dfac:	e032      	b.n	800e014 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	f003 0302 	and.w	r3, r3, #2
 800dfb8:	2b02      	cmp	r3, #2
 800dfba:	d112      	bne.n	800dfe2 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfc0:	881a      	ldrh	r2, [r3, #0]
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dfc8:	68fb      	ldr	r3, [r7, #12]
 800dfca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dfcc:	1c9a      	adds	r2, r3, #2
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dfd6:	b29b      	uxth	r3, r3
 800dfd8:	3b01      	subs	r3, #1
 800dfda:	b29a      	uxth	r2, r3
 800dfdc:	68fb      	ldr	r3, [r7, #12]
 800dfde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dfe0:	e018      	b.n	800e014 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dfe2:	f7f9 fdc3 	bl	8007b6c <HAL_GetTick>
 800dfe6:	4602      	mov	r2, r0
 800dfe8:	69fb      	ldr	r3, [r7, #28]
 800dfea:	1ad3      	subs	r3, r2, r3
 800dfec:	683a      	ldr	r2, [r7, #0]
 800dfee:	429a      	cmp	r2, r3
 800dff0:	d803      	bhi.n	800dffa <HAL_SPI_Transmit+0x164>
 800dff2:	683b      	ldr	r3, [r7, #0]
 800dff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dff8:	d102      	bne.n	800e000 <HAL_SPI_Transmit+0x16a>
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d109      	bne.n	800e014 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	2201      	movs	r2, #1
 800e004:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	2200      	movs	r2, #0
 800e00c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e010:	2303      	movs	r3, #3
 800e012:	e0b2      	b.n	800e17a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e018:	b29b      	uxth	r3, r3
 800e01a:	2b00      	cmp	r3, #0
 800e01c:	d1c7      	bne.n	800dfae <HAL_SPI_Transmit+0x118>
 800e01e:	e083      	b.n	800e128 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	685b      	ldr	r3, [r3, #4]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d002      	beq.n	800e02e <HAL_SPI_Transmit+0x198>
 800e028:	8b7b      	ldrh	r3, [r7, #26]
 800e02a:	2b01      	cmp	r3, #1
 800e02c:	d177      	bne.n	800e11e <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e032:	b29b      	uxth	r3, r3
 800e034:	2b01      	cmp	r3, #1
 800e036:	d912      	bls.n	800e05e <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e03c:	881a      	ldrh	r2, [r3, #0]
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e044:	68fb      	ldr	r3, [r7, #12]
 800e046:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e048:	1c9a      	adds	r2, r3, #2
 800e04a:	68fb      	ldr	r3, [r7, #12]
 800e04c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e052:	b29b      	uxth	r3, r3
 800e054:	3b02      	subs	r3, #2
 800e056:	b29a      	uxth	r2, r3
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e05c:	e05f      	b.n	800e11e <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e062:	68fb      	ldr	r3, [r7, #12]
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	330c      	adds	r3, #12
 800e068:	7812      	ldrb	r2, [r2, #0]
 800e06a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e06c:	68fb      	ldr	r3, [r7, #12]
 800e06e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e070:	1c5a      	adds	r2, r3, #1
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e07a:	b29b      	uxth	r3, r3
 800e07c:	3b01      	subs	r3, #1
 800e07e:	b29a      	uxth	r2, r3
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e084:	e04b      	b.n	800e11e <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e086:	68fb      	ldr	r3, [r7, #12]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	689b      	ldr	r3, [r3, #8]
 800e08c:	f003 0302 	and.w	r3, r3, #2
 800e090:	2b02      	cmp	r3, #2
 800e092:	d12b      	bne.n	800e0ec <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e098:	b29b      	uxth	r3, r3
 800e09a:	2b01      	cmp	r3, #1
 800e09c:	d912      	bls.n	800e0c4 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0a2:	881a      	ldrh	r2, [r3, #0]
 800e0a4:	68fb      	ldr	r3, [r7, #12]
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e0aa:	68fb      	ldr	r3, [r7, #12]
 800e0ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0ae:	1c9a      	adds	r2, r3, #2
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0b8:	b29b      	uxth	r3, r3
 800e0ba:	3b02      	subs	r3, #2
 800e0bc:	b29a      	uxth	r2, r3
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e0c2:	e02c      	b.n	800e11e <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	330c      	adds	r3, #12
 800e0ce:	7812      	ldrb	r2, [r2, #0]
 800e0d0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0d6:	1c5a      	adds	r2, r3, #1
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	3b01      	subs	r3, #1
 800e0e4:	b29a      	uxth	r2, r3
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e0ea:	e018      	b.n	800e11e <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e0ec:	f7f9 fd3e 	bl	8007b6c <HAL_GetTick>
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	69fb      	ldr	r3, [r7, #28]
 800e0f4:	1ad3      	subs	r3, r2, r3
 800e0f6:	683a      	ldr	r2, [r7, #0]
 800e0f8:	429a      	cmp	r2, r3
 800e0fa:	d803      	bhi.n	800e104 <HAL_SPI_Transmit+0x26e>
 800e0fc:	683b      	ldr	r3, [r7, #0]
 800e0fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e102:	d102      	bne.n	800e10a <HAL_SPI_Transmit+0x274>
 800e104:	683b      	ldr	r3, [r7, #0]
 800e106:	2b00      	cmp	r3, #0
 800e108:	d109      	bne.n	800e11e <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e10a:	68fb      	ldr	r3, [r7, #12]
 800e10c:	2201      	movs	r2, #1
 800e10e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e112:	68fb      	ldr	r3, [r7, #12]
 800e114:	2200      	movs	r2, #0
 800e116:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e11a:	2303      	movs	r3, #3
 800e11c:	e02d      	b.n	800e17a <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e11e:	68fb      	ldr	r3, [r7, #12]
 800e120:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e122:	b29b      	uxth	r3, r3
 800e124:	2b00      	cmp	r3, #0
 800e126:	d1ae      	bne.n	800e086 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e128:	69fa      	ldr	r2, [r7, #28]
 800e12a:	6839      	ldr	r1, [r7, #0]
 800e12c:	68f8      	ldr	r0, [r7, #12]
 800e12e:	f000 fb65 	bl	800e7fc <SPI_EndRxTxTransaction>
 800e132:	4603      	mov	r3, r0
 800e134:	2b00      	cmp	r3, #0
 800e136:	d002      	beq.n	800e13e <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e138:	68fb      	ldr	r3, [r7, #12]
 800e13a:	2220      	movs	r2, #32
 800e13c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	689b      	ldr	r3, [r3, #8]
 800e142:	2b00      	cmp	r3, #0
 800e144:	d10a      	bne.n	800e15c <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e146:	2300      	movs	r3, #0
 800e148:	617b      	str	r3, [r7, #20]
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	68db      	ldr	r3, [r3, #12]
 800e150:	617b      	str	r3, [r7, #20]
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	689b      	ldr	r3, [r3, #8]
 800e158:	617b      	str	r3, [r7, #20]
 800e15a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	2201      	movs	r2, #1
 800e160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	2200      	movs	r2, #0
 800e168:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e170:	2b00      	cmp	r3, #0
 800e172:	d001      	beq.n	800e178 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e174:	2301      	movs	r3, #1
 800e176:	e000      	b.n	800e17a <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e178:	2300      	movs	r3, #0
  }
}
 800e17a:	4618      	mov	r0, r3
 800e17c:	3720      	adds	r7, #32
 800e17e:	46bd      	mov	sp, r7
 800e180:	bd80      	pop	{r7, pc}

0800e182 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e182:	b580      	push	{r7, lr}
 800e184:	b08a      	sub	sp, #40	@ 0x28
 800e186:	af00      	add	r7, sp, #0
 800e188:	60f8      	str	r0, [r7, #12]
 800e18a:	60b9      	str	r1, [r7, #8]
 800e18c:	607a      	str	r2, [r7, #4]
 800e18e:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e190:	2301      	movs	r3, #1
 800e192:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e194:	f7f9 fcea 	bl	8007b6c <HAL_GetTick>
 800e198:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e1a0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	685b      	ldr	r3, [r3, #4]
 800e1a6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e1a8:	887b      	ldrh	r3, [r7, #2]
 800e1aa:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e1ac:	887b      	ldrh	r3, [r7, #2]
 800e1ae:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e1b0:	7ffb      	ldrb	r3, [r7, #31]
 800e1b2:	2b01      	cmp	r3, #1
 800e1b4:	d00c      	beq.n	800e1d0 <HAL_SPI_TransmitReceive+0x4e>
 800e1b6:	69bb      	ldr	r3, [r7, #24]
 800e1b8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e1bc:	d106      	bne.n	800e1cc <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	689b      	ldr	r3, [r3, #8]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d102      	bne.n	800e1cc <HAL_SPI_TransmitReceive+0x4a>
 800e1c6:	7ffb      	ldrb	r3, [r7, #31]
 800e1c8:	2b04      	cmp	r3, #4
 800e1ca:	d001      	beq.n	800e1d0 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e1cc:	2302      	movs	r3, #2
 800e1ce:	e1f3      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e1d0:	68bb      	ldr	r3, [r7, #8]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d005      	beq.n	800e1e2 <HAL_SPI_TransmitReceive+0x60>
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	2b00      	cmp	r3, #0
 800e1da:	d002      	beq.n	800e1e2 <HAL_SPI_TransmitReceive+0x60>
 800e1dc:	887b      	ldrh	r3, [r7, #2]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d101      	bne.n	800e1e6 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	e1e8      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e1ec:	2b01      	cmp	r3, #1
 800e1ee:	d101      	bne.n	800e1f4 <HAL_SPI_TransmitReceive+0x72>
 800e1f0:	2302      	movs	r3, #2
 800e1f2:	e1e1      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2201      	movs	r2, #1
 800e1f8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e202:	b2db      	uxtb	r3, r3
 800e204:	2b04      	cmp	r3, #4
 800e206:	d003      	beq.n	800e210 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	2205      	movs	r2, #5
 800e20c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2200      	movs	r2, #0
 800e214:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	687a      	ldr	r2, [r7, #4]
 800e21a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	887a      	ldrh	r2, [r7, #2]
 800e220:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e224:	68fb      	ldr	r3, [r7, #12]
 800e226:	887a      	ldrh	r2, [r7, #2]
 800e228:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	68ba      	ldr	r2, [r7, #8]
 800e230:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	887a      	ldrh	r2, [r7, #2]
 800e236:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	887a      	ldrh	r2, [r7, #2]
 800e23c:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e23e:	68fb      	ldr	r3, [r7, #12]
 800e240:	2200      	movs	r2, #0
 800e242:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	2200      	movs	r2, #0
 800e248:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	68db      	ldr	r3, [r3, #12]
 800e24e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e252:	d802      	bhi.n	800e25a <HAL_SPI_TransmitReceive+0xd8>
 800e254:	8abb      	ldrh	r3, [r7, #20]
 800e256:	2b01      	cmp	r3, #1
 800e258:	d908      	bls.n	800e26c <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	685a      	ldr	r2, [r3, #4]
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e268:	605a      	str	r2, [r3, #4]
 800e26a:	e007      	b.n	800e27c <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	685a      	ldr	r2, [r3, #4]
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e27a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e286:	2b40      	cmp	r3, #64	@ 0x40
 800e288:	d007      	beq.n	800e29a <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	681b      	ldr	r3, [r3, #0]
 800e28e:	681a      	ldr	r2, [r3, #0]
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	681b      	ldr	r3, [r3, #0]
 800e294:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e298:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	68db      	ldr	r3, [r3, #12]
 800e29e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e2a2:	f240 8083 	bls.w	800e3ac <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	685b      	ldr	r3, [r3, #4]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d002      	beq.n	800e2b4 <HAL_SPI_TransmitReceive+0x132>
 800e2ae:	8afb      	ldrh	r3, [r7, #22]
 800e2b0:	2b01      	cmp	r3, #1
 800e2b2:	d16f      	bne.n	800e394 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2b8:	881a      	ldrh	r2, [r3, #0]
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2c4:	1c9a      	adds	r2, r3, #2
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2ce:	b29b      	uxth	r3, r3
 800e2d0:	3b01      	subs	r3, #1
 800e2d2:	b29a      	uxth	r2, r3
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e2d8:	e05c      	b.n	800e394 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	689b      	ldr	r3, [r3, #8]
 800e2e0:	f003 0302 	and.w	r3, r3, #2
 800e2e4:	2b02      	cmp	r3, #2
 800e2e6:	d11b      	bne.n	800e320 <HAL_SPI_TransmitReceive+0x19e>
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2ec:	b29b      	uxth	r3, r3
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	d016      	beq.n	800e320 <HAL_SPI_TransmitReceive+0x19e>
 800e2f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2f4:	2b01      	cmp	r3, #1
 800e2f6:	d113      	bne.n	800e320 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2fc:	881a      	ldrh	r2, [r3, #0]
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e308:	1c9a      	adds	r2, r3, #2
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e312:	b29b      	uxth	r3, r3
 800e314:	3b01      	subs	r3, #1
 800e316:	b29a      	uxth	r2, r3
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e31c:	2300      	movs	r3, #0
 800e31e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	689b      	ldr	r3, [r3, #8]
 800e326:	f003 0301 	and.w	r3, r3, #1
 800e32a:	2b01      	cmp	r3, #1
 800e32c:	d11c      	bne.n	800e368 <HAL_SPI_TransmitReceive+0x1e6>
 800e32e:	68fb      	ldr	r3, [r7, #12]
 800e330:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e334:	b29b      	uxth	r3, r3
 800e336:	2b00      	cmp	r3, #0
 800e338:	d016      	beq.n	800e368 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e33a:	68fb      	ldr	r3, [r7, #12]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	68da      	ldr	r2, [r3, #12]
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e344:	b292      	uxth	r2, r2
 800e346:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e34c:	1c9a      	adds	r2, r3, #2
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e358:	b29b      	uxth	r3, r3
 800e35a:	3b01      	subs	r3, #1
 800e35c:	b29a      	uxth	r2, r3
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e364:	2301      	movs	r3, #1
 800e366:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e368:	f7f9 fc00 	bl	8007b6c <HAL_GetTick>
 800e36c:	4602      	mov	r2, r0
 800e36e:	6a3b      	ldr	r3, [r7, #32]
 800e370:	1ad3      	subs	r3, r2, r3
 800e372:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e374:	429a      	cmp	r2, r3
 800e376:	d80d      	bhi.n	800e394 <HAL_SPI_TransmitReceive+0x212>
 800e378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e37a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e37e:	d009      	beq.n	800e394 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	2201      	movs	r2, #1
 800e384:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	2200      	movs	r2, #0
 800e38c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e390:	2303      	movs	r3, #3
 800e392:	e111      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e394:	68fb      	ldr	r3, [r7, #12]
 800e396:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e398:	b29b      	uxth	r3, r3
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d19d      	bne.n	800e2da <HAL_SPI_TransmitReceive+0x158>
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e3a4:	b29b      	uxth	r3, r3
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d197      	bne.n	800e2da <HAL_SPI_TransmitReceive+0x158>
 800e3aa:	e0e5      	b.n	800e578 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	685b      	ldr	r3, [r3, #4]
 800e3b0:	2b00      	cmp	r3, #0
 800e3b2:	d003      	beq.n	800e3bc <HAL_SPI_TransmitReceive+0x23a>
 800e3b4:	8afb      	ldrh	r3, [r7, #22]
 800e3b6:	2b01      	cmp	r3, #1
 800e3b8:	f040 80d1 	bne.w	800e55e <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e3bc:	68fb      	ldr	r3, [r7, #12]
 800e3be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3c0:	b29b      	uxth	r3, r3
 800e3c2:	2b01      	cmp	r3, #1
 800e3c4:	d912      	bls.n	800e3ec <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3ca:	881a      	ldrh	r2, [r3, #0]
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e3d2:	68fb      	ldr	r3, [r7, #12]
 800e3d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3d6:	1c9a      	adds	r2, r3, #2
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e3e0:	b29b      	uxth	r3, r3
 800e3e2:	3b02      	subs	r3, #2
 800e3e4:	b29a      	uxth	r2, r3
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e3ea:	e0b8      	b.n	800e55e <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	681b      	ldr	r3, [r3, #0]
 800e3f4:	330c      	adds	r3, #12
 800e3f6:	7812      	ldrb	r2, [r2, #0]
 800e3f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3fe:	1c5a      	adds	r2, r3, #1
 800e400:	68fb      	ldr	r3, [r7, #12]
 800e402:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e408:	b29b      	uxth	r3, r3
 800e40a:	3b01      	subs	r3, #1
 800e40c:	b29a      	uxth	r2, r3
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e412:	e0a4      	b.n	800e55e <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	689b      	ldr	r3, [r3, #8]
 800e41a:	f003 0302 	and.w	r3, r3, #2
 800e41e:	2b02      	cmp	r3, #2
 800e420:	d134      	bne.n	800e48c <HAL_SPI_TransmitReceive+0x30a>
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e426:	b29b      	uxth	r3, r3
 800e428:	2b00      	cmp	r3, #0
 800e42a:	d02f      	beq.n	800e48c <HAL_SPI_TransmitReceive+0x30a>
 800e42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e42e:	2b01      	cmp	r3, #1
 800e430:	d12c      	bne.n	800e48c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e436:	b29b      	uxth	r3, r3
 800e438:	2b01      	cmp	r3, #1
 800e43a:	d912      	bls.n	800e462 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e440:	881a      	ldrh	r2, [r3, #0]
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e44c:	1c9a      	adds	r2, r3, #2
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e456:	b29b      	uxth	r3, r3
 800e458:	3b02      	subs	r3, #2
 800e45a:	b29a      	uxth	r2, r3
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e460:	e012      	b.n	800e488 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e466:	68fb      	ldr	r3, [r7, #12]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	330c      	adds	r3, #12
 800e46c:	7812      	ldrb	r2, [r2, #0]
 800e46e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e474:	1c5a      	adds	r2, r3, #1
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e47e:	b29b      	uxth	r3, r3
 800e480:	3b01      	subs	r3, #1
 800e482:	b29a      	uxth	r2, r3
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e488:	2300      	movs	r3, #0
 800e48a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	689b      	ldr	r3, [r3, #8]
 800e492:	f003 0301 	and.w	r3, r3, #1
 800e496:	2b01      	cmp	r3, #1
 800e498:	d148      	bne.n	800e52c <HAL_SPI_TransmitReceive+0x3aa>
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4a0:	b29b      	uxth	r3, r3
 800e4a2:	2b00      	cmp	r3, #0
 800e4a4:	d042      	beq.n	800e52c <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4ac:	b29b      	uxth	r3, r3
 800e4ae:	2b01      	cmp	r3, #1
 800e4b0:	d923      	bls.n	800e4fa <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	68da      	ldr	r2, [r3, #12]
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4bc:	b292      	uxth	r2, r2
 800e4be:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e4c4:	1c9a      	adds	r2, r3, #2
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4d0:	b29b      	uxth	r3, r3
 800e4d2:	3b02      	subs	r3, #2
 800e4d4:	b29a      	uxth	r2, r3
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e4dc:	68fb      	ldr	r3, [r7, #12]
 800e4de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e4e2:	b29b      	uxth	r3, r3
 800e4e4:	2b01      	cmp	r3, #1
 800e4e6:	d81f      	bhi.n	800e528 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	685a      	ldr	r2, [r3, #4]
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e4f6:	605a      	str	r2, [r3, #4]
 800e4f8:	e016      	b.n	800e528 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	f103 020c 	add.w	r2, r3, #12
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e506:	7812      	ldrb	r2, [r2, #0]
 800e508:	b2d2      	uxtb	r2, r2
 800e50a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e510:	1c5a      	adds	r2, r3, #1
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	3b01      	subs	r3, #1
 800e520:	b29a      	uxth	r2, r3
 800e522:	68fb      	ldr	r3, [r7, #12]
 800e524:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e528:	2301      	movs	r3, #1
 800e52a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e52c:	f7f9 fb1e 	bl	8007b6c <HAL_GetTick>
 800e530:	4602      	mov	r2, r0
 800e532:	6a3b      	ldr	r3, [r7, #32]
 800e534:	1ad3      	subs	r3, r2, r3
 800e536:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e538:	429a      	cmp	r2, r3
 800e53a:	d803      	bhi.n	800e544 <HAL_SPI_TransmitReceive+0x3c2>
 800e53c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e542:	d102      	bne.n	800e54a <HAL_SPI_TransmitReceive+0x3c8>
 800e544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e546:	2b00      	cmp	r3, #0
 800e548:	d109      	bne.n	800e55e <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	2201      	movs	r2, #1
 800e54e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	2200      	movs	r2, #0
 800e556:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e55a:	2303      	movs	r3, #3
 800e55c:	e02c      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e562:	b29b      	uxth	r3, r3
 800e564:	2b00      	cmp	r3, #0
 800e566:	f47f af55 	bne.w	800e414 <HAL_SPI_TransmitReceive+0x292>
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e570:	b29b      	uxth	r3, r3
 800e572:	2b00      	cmp	r3, #0
 800e574:	f47f af4e 	bne.w	800e414 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e578:	6a3a      	ldr	r2, [r7, #32]
 800e57a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e57c:	68f8      	ldr	r0, [r7, #12]
 800e57e:	f000 f93d 	bl	800e7fc <SPI_EndRxTxTransaction>
 800e582:	4603      	mov	r3, r0
 800e584:	2b00      	cmp	r3, #0
 800e586:	d008      	beq.n	800e59a <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2220      	movs	r2, #32
 800e58c:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	2200      	movs	r2, #0
 800e592:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e596:	2301      	movs	r3, #1
 800e598:	e00e      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2201      	movs	r2, #1
 800e59e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	2200      	movs	r2, #0
 800e5a6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e5aa:	68fb      	ldr	r3, [r7, #12]
 800e5ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d001      	beq.n	800e5b6 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800e5b2:	2301      	movs	r3, #1
 800e5b4:	e000      	b.n	800e5b8 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800e5b6:	2300      	movs	r3, #0
  }
}
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	3728      	adds	r7, #40	@ 0x28
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	bd80      	pop	{r7, pc}

0800e5c0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e5c0:	b580      	push	{r7, lr}
 800e5c2:	b088      	sub	sp, #32
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	60f8      	str	r0, [r7, #12]
 800e5c8:	60b9      	str	r1, [r7, #8]
 800e5ca:	603b      	str	r3, [r7, #0]
 800e5cc:	4613      	mov	r3, r2
 800e5ce:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e5d0:	f7f9 facc 	bl	8007b6c <HAL_GetTick>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e5d8:	1a9b      	subs	r3, r3, r2
 800e5da:	683a      	ldr	r2, [r7, #0]
 800e5dc:	4413      	add	r3, r2
 800e5de:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e5e0:	f7f9 fac4 	bl	8007b6c <HAL_GetTick>
 800e5e4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e5e6:	4b39      	ldr	r3, [pc, #228]	@ (800e6cc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	015b      	lsls	r3, r3, #5
 800e5ec:	0d1b      	lsrs	r3, r3, #20
 800e5ee:	69fa      	ldr	r2, [r7, #28]
 800e5f0:	fb02 f303 	mul.w	r3, r2, r3
 800e5f4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e5f6:	e054      	b.n	800e6a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e5f8:	683b      	ldr	r3, [r7, #0]
 800e5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5fe:	d050      	beq.n	800e6a2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e600:	f7f9 fab4 	bl	8007b6c <HAL_GetTick>
 800e604:	4602      	mov	r2, r0
 800e606:	69bb      	ldr	r3, [r7, #24]
 800e608:	1ad3      	subs	r3, r2, r3
 800e60a:	69fa      	ldr	r2, [r7, #28]
 800e60c:	429a      	cmp	r2, r3
 800e60e:	d902      	bls.n	800e616 <SPI_WaitFlagStateUntilTimeout+0x56>
 800e610:	69fb      	ldr	r3, [r7, #28]
 800e612:	2b00      	cmp	r3, #0
 800e614:	d13d      	bne.n	800e692 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e616:	68fb      	ldr	r3, [r7, #12]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	685a      	ldr	r2, [r3, #4]
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	681b      	ldr	r3, [r3, #0]
 800e620:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e624:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	685b      	ldr	r3, [r3, #4]
 800e62a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e62e:	d111      	bne.n	800e654 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	689b      	ldr	r3, [r3, #8]
 800e634:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e638:	d004      	beq.n	800e644 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	689b      	ldr	r3, [r3, #8]
 800e63e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e642:	d107      	bne.n	800e654 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	681a      	ldr	r2, [r3, #0]
 800e64a:	68fb      	ldr	r3, [r7, #12]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e652:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e658:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e65c:	d10f      	bne.n	800e67e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	681b      	ldr	r3, [r3, #0]
 800e662:	681a      	ldr	r2, [r3, #0]
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e66c:	601a      	str	r2, [r3, #0]
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	681a      	ldr	r2, [r3, #0]
 800e674:	68fb      	ldr	r3, [r7, #12]
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e67c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	2201      	movs	r2, #1
 800e682:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	2200      	movs	r2, #0
 800e68a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e68e:	2303      	movs	r3, #3
 800e690:	e017      	b.n	800e6c2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e692:	697b      	ldr	r3, [r7, #20]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d101      	bne.n	800e69c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e698:	2300      	movs	r3, #0
 800e69a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e69c:	697b      	ldr	r3, [r7, #20]
 800e69e:	3b01      	subs	r3, #1
 800e6a0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	689a      	ldr	r2, [r3, #8]
 800e6a8:	68bb      	ldr	r3, [r7, #8]
 800e6aa:	4013      	ands	r3, r2
 800e6ac:	68ba      	ldr	r2, [r7, #8]
 800e6ae:	429a      	cmp	r2, r3
 800e6b0:	bf0c      	ite	eq
 800e6b2:	2301      	moveq	r3, #1
 800e6b4:	2300      	movne	r3, #0
 800e6b6:	b2db      	uxtb	r3, r3
 800e6b8:	461a      	mov	r2, r3
 800e6ba:	79fb      	ldrb	r3, [r7, #7]
 800e6bc:	429a      	cmp	r2, r3
 800e6be:	d19b      	bne.n	800e5f8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e6c0:	2300      	movs	r3, #0
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3720      	adds	r7, #32
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}
 800e6ca:	bf00      	nop
 800e6cc:	20000004 	.word	0x20000004

0800e6d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e6d0:	b580      	push	{r7, lr}
 800e6d2:	b08a      	sub	sp, #40	@ 0x28
 800e6d4:	af00      	add	r7, sp, #0
 800e6d6:	60f8      	str	r0, [r7, #12]
 800e6d8:	60b9      	str	r1, [r7, #8]
 800e6da:	607a      	str	r2, [r7, #4]
 800e6dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e6de:	2300      	movs	r3, #0
 800e6e0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e6e2:	f7f9 fa43 	bl	8007b6c <HAL_GetTick>
 800e6e6:	4602      	mov	r2, r0
 800e6e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e6ea:	1a9b      	subs	r3, r3, r2
 800e6ec:	683a      	ldr	r2, [r7, #0]
 800e6ee:	4413      	add	r3, r2
 800e6f0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800e6f2:	f7f9 fa3b 	bl	8007b6c <HAL_GetTick>
 800e6f6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	330c      	adds	r3, #12
 800e6fe:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e700:	4b3d      	ldr	r3, [pc, #244]	@ (800e7f8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e702:	681a      	ldr	r2, [r3, #0]
 800e704:	4613      	mov	r3, r2
 800e706:	009b      	lsls	r3, r3, #2
 800e708:	4413      	add	r3, r2
 800e70a:	00da      	lsls	r2, r3, #3
 800e70c:	1ad3      	subs	r3, r2, r3
 800e70e:	0d1b      	lsrs	r3, r3, #20
 800e710:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e712:	fb02 f303 	mul.w	r3, r2, r3
 800e716:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e718:	e060      	b.n	800e7dc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e71a:	68bb      	ldr	r3, [r7, #8]
 800e71c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e720:	d107      	bne.n	800e732 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	2b00      	cmp	r3, #0
 800e726:	d104      	bne.n	800e732 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e728:	69fb      	ldr	r3, [r7, #28]
 800e72a:	781b      	ldrb	r3, [r3, #0]
 800e72c:	b2db      	uxtb	r3, r3
 800e72e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e730:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e732:	683b      	ldr	r3, [r7, #0]
 800e734:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e738:	d050      	beq.n	800e7dc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e73a:	f7f9 fa17 	bl	8007b6c <HAL_GetTick>
 800e73e:	4602      	mov	r2, r0
 800e740:	6a3b      	ldr	r3, [r7, #32]
 800e742:	1ad3      	subs	r3, r2, r3
 800e744:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e746:	429a      	cmp	r2, r3
 800e748:	d902      	bls.n	800e750 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e74a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d13d      	bne.n	800e7cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	685a      	ldr	r2, [r3, #4]
 800e756:	68fb      	ldr	r3, [r7, #12]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e75e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	685b      	ldr	r3, [r3, #4]
 800e764:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e768:	d111      	bne.n	800e78e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	689b      	ldr	r3, [r3, #8]
 800e76e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e772:	d004      	beq.n	800e77e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	689b      	ldr	r3, [r3, #8]
 800e778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e77c:	d107      	bne.n	800e78e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	681b      	ldr	r3, [r3, #0]
 800e782:	681a      	ldr	r2, [r3, #0]
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	681b      	ldr	r3, [r3, #0]
 800e788:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e78c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e792:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e796:	d10f      	bne.n	800e7b8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	681a      	ldr	r2, [r3, #0]
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e7a6:	601a      	str	r2, [r3, #0]
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	681a      	ldr	r2, [r3, #0]
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e7b6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	2201      	movs	r2, #1
 800e7bc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e7c8:	2303      	movs	r3, #3
 800e7ca:	e010      	b.n	800e7ee <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e7cc:	69bb      	ldr	r3, [r7, #24]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d101      	bne.n	800e7d6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e7d6:	69bb      	ldr	r3, [r7, #24]
 800e7d8:	3b01      	subs	r3, #1
 800e7da:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	681b      	ldr	r3, [r3, #0]
 800e7e0:	689a      	ldr	r2, [r3, #8]
 800e7e2:	68bb      	ldr	r3, [r7, #8]
 800e7e4:	4013      	ands	r3, r2
 800e7e6:	687a      	ldr	r2, [r7, #4]
 800e7e8:	429a      	cmp	r2, r3
 800e7ea:	d196      	bne.n	800e71a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e7ec:	2300      	movs	r3, #0
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3728      	adds	r7, #40	@ 0x28
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	bf00      	nop
 800e7f8:	20000004 	.word	0x20000004

0800e7fc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b086      	sub	sp, #24
 800e800:	af02      	add	r7, sp, #8
 800e802:	60f8      	str	r0, [r7, #12]
 800e804:	60b9      	str	r1, [r7, #8]
 800e806:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	2200      	movs	r2, #0
 800e810:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800e814:	68f8      	ldr	r0, [r7, #12]
 800e816:	f7ff ff5b 	bl	800e6d0 <SPI_WaitFifoStateUntilTimeout>
 800e81a:	4603      	mov	r3, r0
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d007      	beq.n	800e830 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e824:	f043 0220 	orr.w	r2, r3, #32
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e82c:	2303      	movs	r3, #3
 800e82e:	e027      	b.n	800e880 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	9300      	str	r3, [sp, #0]
 800e834:	68bb      	ldr	r3, [r7, #8]
 800e836:	2200      	movs	r2, #0
 800e838:	2180      	movs	r1, #128	@ 0x80
 800e83a:	68f8      	ldr	r0, [r7, #12]
 800e83c:	f7ff fec0 	bl	800e5c0 <SPI_WaitFlagStateUntilTimeout>
 800e840:	4603      	mov	r3, r0
 800e842:	2b00      	cmp	r3, #0
 800e844:	d007      	beq.n	800e856 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e84a:	f043 0220 	orr.w	r2, r3, #32
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e852:	2303      	movs	r3, #3
 800e854:	e014      	b.n	800e880 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	9300      	str	r3, [sp, #0]
 800e85a:	68bb      	ldr	r3, [r7, #8]
 800e85c:	2200      	movs	r2, #0
 800e85e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e862:	68f8      	ldr	r0, [r7, #12]
 800e864:	f7ff ff34 	bl	800e6d0 <SPI_WaitFifoStateUntilTimeout>
 800e868:	4603      	mov	r3, r0
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d007      	beq.n	800e87e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e86e:	68fb      	ldr	r3, [r7, #12]
 800e870:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e872:	f043 0220 	orr.w	r2, r3, #32
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e87a:	2303      	movs	r3, #3
 800e87c:	e000      	b.n	800e880 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e87e:	2300      	movs	r3, #0
}
 800e880:	4618      	mov	r0, r3
 800e882:	3710      	adds	r7, #16
 800e884:	46bd      	mov	sp, r7
 800e886:	bd80      	pop	{r7, pc}

0800e888 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b082      	sub	sp, #8
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d101      	bne.n	800e89a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e896:	2301      	movs	r3, #1
 800e898:	e042      	b.n	800e920 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e89a:	687b      	ldr	r3, [r7, #4]
 800e89c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d106      	bne.n	800e8b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e8ac:	6878      	ldr	r0, [r7, #4]
 800e8ae:	f7f5 fe61 	bl	8004574 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2224      	movs	r2, #36	@ 0x24
 800e8b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	681a      	ldr	r2, [r3, #0]
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	f022 0201 	bic.w	r2, r2, #1
 800e8c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e8ca:	687b      	ldr	r3, [r7, #4]
 800e8cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d002      	beq.n	800e8d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e8d2:	6878      	ldr	r0, [r7, #4]
 800e8d4:	f000 fede 	bl	800f694 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e8d8:	6878      	ldr	r0, [r7, #4]
 800e8da:	f000 fc0f 	bl	800f0fc <UART_SetConfig>
 800e8de:	4603      	mov	r3, r0
 800e8e0:	2b01      	cmp	r3, #1
 800e8e2:	d101      	bne.n	800e8e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e8e4:	2301      	movs	r3, #1
 800e8e6:	e01b      	b.n	800e920 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	685a      	ldr	r2, [r3, #4]
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e8f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e8f8:	687b      	ldr	r3, [r7, #4]
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	689a      	ldr	r2, [r3, #8]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	681b      	ldr	r3, [r3, #0]
 800e902:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e906:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	681b      	ldr	r3, [r3, #0]
 800e90c:	681a      	ldr	r2, [r3, #0]
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	681b      	ldr	r3, [r3, #0]
 800e912:	f042 0201 	orr.w	r2, r2, #1
 800e916:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f000 ff5d 	bl	800f7d8 <UART_CheckIdleState>
 800e91e:	4603      	mov	r3, r0
}
 800e920:	4618      	mov	r0, r3
 800e922:	3708      	adds	r7, #8
 800e924:	46bd      	mov	sp, r7
 800e926:	bd80      	pop	{r7, pc}

0800e928 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800e928:	b580      	push	{r7, lr}
 800e92a:	b08a      	sub	sp, #40	@ 0x28
 800e92c:	af00      	add	r7, sp, #0
 800e92e:	60f8      	str	r0, [r7, #12]
 800e930:	60b9      	str	r1, [r7, #8]
 800e932:	4613      	mov	r3, r2
 800e934:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e93c:	2b20      	cmp	r3, #32
 800e93e:	d167      	bne.n	800ea10 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800e940:	68bb      	ldr	r3, [r7, #8]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d002      	beq.n	800e94c <HAL_UART_Transmit_DMA+0x24>
 800e946:	88fb      	ldrh	r3, [r7, #6]
 800e948:	2b00      	cmp	r3, #0
 800e94a:	d101      	bne.n	800e950 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800e94c:	2301      	movs	r3, #1
 800e94e:	e060      	b.n	800ea12 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	68ba      	ldr	r2, [r7, #8]
 800e954:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	88fa      	ldrh	r2, [r7, #6]
 800e95a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e95e:	68fb      	ldr	r3, [r7, #12]
 800e960:	88fa      	ldrh	r2, [r7, #6]
 800e962:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	2200      	movs	r2, #0
 800e96a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	2221      	movs	r2, #33	@ 0x21
 800e972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d028      	beq.n	800e9d0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e982:	4a26      	ldr	r2, [pc, #152]	@ (800ea1c <HAL_UART_Transmit_DMA+0xf4>)
 800e984:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e98a:	4a25      	ldr	r2, [pc, #148]	@ (800ea20 <HAL_UART_Transmit_DMA+0xf8>)
 800e98c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800e98e:	68fb      	ldr	r3, [r7, #12]
 800e990:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e992:	4a24      	ldr	r2, [pc, #144]	@ (800ea24 <HAL_UART_Transmit_DMA+0xfc>)
 800e994:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800e99a:	2200      	movs	r2, #0
 800e99c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9a6:	4619      	mov	r1, r3
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	3328      	adds	r3, #40	@ 0x28
 800e9ae:	461a      	mov	r2, r3
 800e9b0:	88fb      	ldrh	r3, [r7, #6]
 800e9b2:	f7fb f967 	bl	8009c84 <HAL_DMA_Start_IT>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d009      	beq.n	800e9d0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	2210      	movs	r2, #16
 800e9c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2220      	movs	r2, #32
 800e9c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800e9cc:	2301      	movs	r3, #1
 800e9ce:	e020      	b.n	800ea12 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	2240      	movs	r2, #64	@ 0x40
 800e9d6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	3308      	adds	r3, #8
 800e9de:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e9e0:	697b      	ldr	r3, [r7, #20]
 800e9e2:	e853 3f00 	ldrex	r3, [r3]
 800e9e6:	613b      	str	r3, [r7, #16]
   return(result);
 800e9e8:	693b      	ldr	r3, [r7, #16]
 800e9ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	3308      	adds	r3, #8
 800e9f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e9f8:	623a      	str	r2, [r7, #32]
 800e9fa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e9fc:	69f9      	ldr	r1, [r7, #28]
 800e9fe:	6a3a      	ldr	r2, [r7, #32]
 800ea00:	e841 2300 	strex	r3, r2, [r1]
 800ea04:	61bb      	str	r3, [r7, #24]
   return(result);
 800ea06:	69bb      	ldr	r3, [r7, #24]
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d1e5      	bne.n	800e9d8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	e000      	b.n	800ea12 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800ea10:	2302      	movs	r3, #2
  }
}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3728      	adds	r7, #40	@ 0x28
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
 800ea1a:	bf00      	nop
 800ea1c:	0800fca3 	.word	0x0800fca3
 800ea20:	0800fd3d 	.word	0x0800fd3d
 800ea24:	0800fec3 	.word	0x0800fec3

0800ea28 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b0ba      	sub	sp, #232	@ 0xe8
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	69db      	ldr	r3, [r3, #28]
 800ea36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	681b      	ldr	r3, [r3, #0]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	689b      	ldr	r3, [r3, #8]
 800ea4a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ea4e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ea52:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ea56:	4013      	ands	r3, r2
 800ea58:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ea5c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea60:	2b00      	cmp	r3, #0
 800ea62:	d11b      	bne.n	800ea9c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ea64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea68:	f003 0320 	and.w	r3, r3, #32
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d015      	beq.n	800ea9c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ea70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea74:	f003 0320 	and.w	r3, r3, #32
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	d105      	bne.n	800ea88 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ea7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ea80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d009      	beq.n	800ea9c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	f000 8300 	beq.w	800f092 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ea96:	6878      	ldr	r0, [r7, #4]
 800ea98:	4798      	blx	r3
      }
      return;
 800ea9a:	e2fa      	b.n	800f092 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ea9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	f000 8123 	beq.w	800ecec <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800eaa6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eaaa:	4b8d      	ldr	r3, [pc, #564]	@ (800ece0 <HAL_UART_IRQHandler+0x2b8>)
 800eaac:	4013      	ands	r3, r2
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d106      	bne.n	800eac0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800eab2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800eab6:	4b8b      	ldr	r3, [pc, #556]	@ (800ece4 <HAL_UART_IRQHandler+0x2bc>)
 800eab8:	4013      	ands	r3, r2
 800eaba:	2b00      	cmp	r3, #0
 800eabc:	f000 8116 	beq.w	800ecec <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800eac0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eac4:	f003 0301 	and.w	r3, r3, #1
 800eac8:	2b00      	cmp	r3, #0
 800eaca:	d011      	beq.n	800eaf0 <HAL_UART_IRQHandler+0xc8>
 800eacc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ead0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d00b      	beq.n	800eaf0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	2201      	movs	r2, #1
 800eade:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800eae0:	687b      	ldr	r3, [r7, #4]
 800eae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eae6:	f043 0201 	orr.w	r2, r3, #1
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eaf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eaf4:	f003 0302 	and.w	r3, r3, #2
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d011      	beq.n	800eb20 <HAL_UART_IRQHandler+0xf8>
 800eafc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eb00:	f003 0301 	and.w	r3, r3, #1
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d00b      	beq.n	800eb20 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	681b      	ldr	r3, [r3, #0]
 800eb0c:	2202      	movs	r2, #2
 800eb0e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800eb10:	687b      	ldr	r3, [r7, #4]
 800eb12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb16:	f043 0204 	orr.w	r2, r3, #4
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800eb20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb24:	f003 0304 	and.w	r3, r3, #4
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d011      	beq.n	800eb50 <HAL_UART_IRQHandler+0x128>
 800eb2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eb30:	f003 0301 	and.w	r3, r3, #1
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d00b      	beq.n	800eb50 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	2204      	movs	r2, #4
 800eb3e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb46:	f043 0202 	orr.w	r2, r3, #2
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800eb50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb54:	f003 0308 	and.w	r3, r3, #8
 800eb58:	2b00      	cmp	r3, #0
 800eb5a:	d017      	beq.n	800eb8c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800eb5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb60:	f003 0320 	and.w	r3, r3, #32
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d105      	bne.n	800eb74 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800eb68:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800eb6c:	4b5c      	ldr	r3, [pc, #368]	@ (800ece0 <HAL_UART_IRQHandler+0x2b8>)
 800eb6e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d00b      	beq.n	800eb8c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	2208      	movs	r2, #8
 800eb7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb82:	f043 0208 	orr.w	r2, r3, #8
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800eb8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eb90:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d012      	beq.n	800ebbe <HAL_UART_IRQHandler+0x196>
 800eb98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eb9c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800eba0:	2b00      	cmp	r3, #0
 800eba2:	d00c      	beq.n	800ebbe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	681b      	ldr	r3, [r3, #0]
 800eba8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ebac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebb4:	f043 0220 	orr.w	r2, r3, #32
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	f000 8266 	beq.w	800f096 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ebca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ebce:	f003 0320 	and.w	r3, r3, #32
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d013      	beq.n	800ebfe <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ebd6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ebda:	f003 0320 	and.w	r3, r3, #32
 800ebde:	2b00      	cmp	r3, #0
 800ebe0:	d105      	bne.n	800ebee <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ebe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ebe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d007      	beq.n	800ebfe <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebf2:	2b00      	cmp	r3, #0
 800ebf4:	d003      	beq.n	800ebfe <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ebfa:	6878      	ldr	r0, [r7, #4]
 800ebfc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec04:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	681b      	ldr	r3, [r3, #0]
 800ec0c:	689b      	ldr	r3, [r3, #8]
 800ec0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec12:	2b40      	cmp	r3, #64	@ 0x40
 800ec14:	d005      	beq.n	800ec22 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ec16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ec1a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ec1e:	2b00      	cmp	r3, #0
 800ec20:	d054      	beq.n	800eccc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f000 ffd7 	bl	800fbd6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	689b      	ldr	r3, [r3, #8]
 800ec2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec32:	2b40      	cmp	r3, #64	@ 0x40
 800ec34:	d146      	bne.n	800ecc4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	3308      	adds	r3, #8
 800ec3c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec40:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ec44:	e853 3f00 	ldrex	r3, [r3]
 800ec48:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ec4c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ec50:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ec54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	3308      	adds	r3, #8
 800ec5e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ec62:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ec66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec6a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ec6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ec72:	e841 2300 	strex	r3, r2, [r1]
 800ec76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ec7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d1d9      	bne.n	800ec36 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec88:	2b00      	cmp	r3, #0
 800ec8a:	d017      	beq.n	800ecbc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec92:	4a15      	ldr	r2, [pc, #84]	@ (800ece8 <HAL_UART_IRQHandler+0x2c0>)
 800ec94:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	f7fb f8c5 	bl	8009e2c <HAL_DMA_Abort_IT>
 800eca2:	4603      	mov	r3, r0
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d019      	beq.n	800ecdc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ecae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ecb0:	687a      	ldr	r2, [r7, #4]
 800ecb2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ecb6:	4610      	mov	r0, r2
 800ecb8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecba:	e00f      	b.n	800ecdc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ecbc:	6878      	ldr	r0, [r7, #4]
 800ecbe:	f7f7 fff1 	bl	8006ca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecc2:	e00b      	b.n	800ecdc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f7f7 ffed 	bl	8006ca4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecca:	e007      	b.n	800ecdc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800eccc:	6878      	ldr	r0, [r7, #4]
 800ecce:	f7f7 ffe9 	bl	8006ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ecd2:	687b      	ldr	r3, [r7, #4]
 800ecd4:	2200      	movs	r2, #0
 800ecd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ecda:	e1dc      	b.n	800f096 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ecdc:	bf00      	nop
    return;
 800ecde:	e1da      	b.n	800f096 <HAL_UART_IRQHandler+0x66e>
 800ece0:	10000001 	.word	0x10000001
 800ece4:	04000120 	.word	0x04000120
 800ece8:	0800ff43 	.word	0x0800ff43

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ecf0:	2b01      	cmp	r3, #1
 800ecf2:	f040 8170 	bne.w	800efd6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ecf6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ecfa:	f003 0310 	and.w	r3, r3, #16
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	f000 8169 	beq.w	800efd6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ed04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ed08:	f003 0310 	and.w	r3, r3, #16
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	f000 8162 	beq.w	800efd6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	2210      	movs	r2, #16
 800ed18:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	689b      	ldr	r3, [r3, #8]
 800ed20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed24:	2b40      	cmp	r3, #64	@ 0x40
 800ed26:	f040 80d8 	bne.w	800eeda <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ed2a:	687b      	ldr	r3, [r7, #4]
 800ed2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ed38:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	f000 80af 	beq.w	800eea0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ed48:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ed4c:	429a      	cmp	r2, r3
 800ed4e:	f080 80a7 	bcs.w	800eea0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ed58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	681b      	ldr	r3, [r3, #0]
 800ed66:	f003 0320 	and.w	r3, r3, #32
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	f040 8087 	bne.w	800ee7e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed78:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ed7c:	e853 3f00 	ldrex	r3, [r3]
 800ed80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ed84:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ed88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ed8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	461a      	mov	r2, r3
 800ed96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ed9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ed9e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eda2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800eda6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800edaa:	e841 2300 	strex	r3, r2, [r1]
 800edae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800edb2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d1da      	bne.n	800ed70 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	3308      	adds	r3, #8
 800edc0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edc2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800edc4:	e853 3f00 	ldrex	r3, [r3]
 800edc8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800edca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800edcc:	f023 0301 	bic.w	r3, r3, #1
 800edd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	681b      	ldr	r3, [r3, #0]
 800edd8:	3308      	adds	r3, #8
 800edda:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800edde:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ede2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ede4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ede6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800edea:	e841 2300 	strex	r3, r2, [r1]
 800edee:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800edf0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d1e1      	bne.n	800edba <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	681b      	ldr	r3, [r3, #0]
 800edfa:	3308      	adds	r3, #8
 800edfc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800edfe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ee00:	e853 3f00 	ldrex	r3, [r3]
 800ee04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ee06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ee08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ee0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	3308      	adds	r3, #8
 800ee16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ee1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ee1c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee1e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ee20:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ee22:	e841 2300 	strex	r3, r2, [r1]
 800ee26:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ee28:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d1e3      	bne.n	800edf6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ee2e:	687b      	ldr	r3, [r7, #4]
 800ee30:	2220      	movs	r2, #32
 800ee32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee44:	e853 3f00 	ldrex	r3, [r3]
 800ee48:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ee4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee4c:	f023 0310 	bic.w	r3, r3, #16
 800ee50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	461a      	mov	r2, r3
 800ee5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ee5e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ee60:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee62:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ee64:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ee66:	e841 2300 	strex	r3, r2, [r1]
 800ee6a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ee6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d1e4      	bne.n	800ee3c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f7fa ff7e 	bl	8009d7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2202      	movs	r2, #2
 800ee82:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee90:	b29b      	uxth	r3, r3
 800ee92:	1ad3      	subs	r3, r2, r3
 800ee94:	b29b      	uxth	r3, r3
 800ee96:	4619      	mov	r1, r3
 800ee98:	6878      	ldr	r0, [r7, #4]
 800ee9a:	f7f7 fdaf 	bl	80069fc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800ee9e:	e0fc      	b.n	800f09a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eea6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800eeaa:	429a      	cmp	r2, r3
 800eeac:	f040 80f5 	bne.w	800f09a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800eeb0:	687b      	ldr	r3, [r7, #4]
 800eeb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	f003 0320 	and.w	r3, r3, #32
 800eebe:	2b20      	cmp	r3, #32
 800eec0:	f040 80eb 	bne.w	800f09a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	2202      	movs	r2, #2
 800eec8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800eed0:	4619      	mov	r1, r3
 800eed2:	6878      	ldr	r0, [r7, #4]
 800eed4:	f7f7 fd92 	bl	80069fc <HAL_UARTEx_RxEventCallback>
      return;
 800eed8:	e0df      	b.n	800f09a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eee6:	b29b      	uxth	r3, r3
 800eee8:	1ad3      	subs	r3, r2, r3
 800eeea:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800eef4:	b29b      	uxth	r3, r3
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	f000 80d1 	beq.w	800f09e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800eefc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	f000 80cc 	beq.w	800f09e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef0e:	e853 3f00 	ldrex	r3, [r3]
 800ef12:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ef14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ef1a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	461a      	mov	r2, r3
 800ef24:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ef28:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef2a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ef2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef30:	e841 2300 	strex	r3, r2, [r1]
 800ef34:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ef36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d1e4      	bne.n	800ef06 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	681b      	ldr	r3, [r3, #0]
 800ef40:	3308      	adds	r3, #8
 800ef42:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef46:	e853 3f00 	ldrex	r3, [r3]
 800ef4a:	623b      	str	r3, [r7, #32]
   return(result);
 800ef4c:	6a3b      	ldr	r3, [r7, #32]
 800ef4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ef52:	f023 0301 	bic.w	r3, r3, #1
 800ef56:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	3308      	adds	r3, #8
 800ef60:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ef64:	633a      	str	r2, [r7, #48]	@ 0x30
 800ef66:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef68:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ef6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef6c:	e841 2300 	strex	r3, r2, [r1]
 800ef70:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ef72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d1e1      	bne.n	800ef3c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	2220      	movs	r2, #32
 800ef7c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	2200      	movs	r2, #0
 800ef84:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2200      	movs	r2, #0
 800ef8a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	681b      	ldr	r3, [r3, #0]
 800ef90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef92:	693b      	ldr	r3, [r7, #16]
 800ef94:	e853 3f00 	ldrex	r3, [r3]
 800ef98:	60fb      	str	r3, [r7, #12]
   return(result);
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	f023 0310 	bic.w	r3, r3, #16
 800efa0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	461a      	mov	r2, r3
 800efaa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800efae:	61fb      	str	r3, [r7, #28]
 800efb0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efb2:	69b9      	ldr	r1, [r7, #24]
 800efb4:	69fa      	ldr	r2, [r7, #28]
 800efb6:	e841 2300 	strex	r3, r2, [r1]
 800efba:	617b      	str	r3, [r7, #20]
   return(result);
 800efbc:	697b      	ldr	r3, [r7, #20]
 800efbe:	2b00      	cmp	r3, #0
 800efc0:	d1e4      	bne.n	800ef8c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	2202      	movs	r2, #2
 800efc6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800efc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800efcc:	4619      	mov	r1, r3
 800efce:	6878      	ldr	r0, [r7, #4]
 800efd0:	f7f7 fd14 	bl	80069fc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800efd4:	e063      	b.n	800f09e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800efd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800efda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800efde:	2b00      	cmp	r3, #0
 800efe0:	d00e      	beq.n	800f000 <HAL_UART_IRQHandler+0x5d8>
 800efe2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800efe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800efea:	2b00      	cmp	r3, #0
 800efec:	d008      	beq.n	800f000 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800eff6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800eff8:	6878      	ldr	r0, [r7, #4]
 800effa:	f000 ffdf 	bl	800ffbc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800effe:	e051      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d014      	beq.n	800f036 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f00c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f010:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f014:	2b00      	cmp	r3, #0
 800f016:	d105      	bne.n	800f024 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f018:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f01c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f020:	2b00      	cmp	r3, #0
 800f022:	d008      	beq.n	800f036 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f028:	2b00      	cmp	r3, #0
 800f02a:	d03a      	beq.n	800f0a2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800f030:	6878      	ldr	r0, [r7, #4]
 800f032:	4798      	blx	r3
    }
    return;
 800f034:	e035      	b.n	800f0a2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f03a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f03e:	2b00      	cmp	r3, #0
 800f040:	d009      	beq.n	800f056 <HAL_UART_IRQHandler+0x62e>
 800f042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d003      	beq.n	800f056 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f000 ff89 	bl	800ff66 <UART_EndTransmit_IT>
    return;
 800f054:	e026      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f05a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d009      	beq.n	800f076 <HAL_UART_IRQHandler+0x64e>
 800f062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f066:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800f06a:	2b00      	cmp	r3, #0
 800f06c:	d003      	beq.n	800f076 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f000 ffb8 	bl	800ffe4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f074:	e016      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f076:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f07a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d010      	beq.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
 800f082:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f086:	2b00      	cmp	r3, #0
 800f088:	da0c      	bge.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f08a:	6878      	ldr	r0, [r7, #4]
 800f08c:	f000 ffa0 	bl	800ffd0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f090:	e008      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
      return;
 800f092:	bf00      	nop
 800f094:	e006      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
    return;
 800f096:	bf00      	nop
 800f098:	e004      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
      return;
 800f09a:	bf00      	nop
 800f09c:	e002      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
      return;
 800f09e:	bf00      	nop
 800f0a0:	e000      	b.n	800f0a4 <HAL_UART_IRQHandler+0x67c>
    return;
 800f0a2:	bf00      	nop
  }
}
 800f0a4:	37e8      	adds	r7, #232	@ 0xe8
 800f0a6:	46bd      	mov	sp, r7
 800f0a8:	bd80      	pop	{r7, pc}
 800f0aa:	bf00      	nop

0800f0ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f0ac:	b480      	push	{r7}
 800f0ae:	b083      	sub	sp, #12
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f0b4:	bf00      	nop
 800f0b6:	370c      	adds	r7, #12
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0be:	4770      	bx	lr

0800f0c0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f0c0:	b480      	push	{r7}
 800f0c2:	b083      	sub	sp, #12
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800f0c8:	bf00      	nop
 800f0ca:	370c      	adds	r7, #12
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d2:	4770      	bx	lr

0800f0d4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f0d4:	b480      	push	{r7}
 800f0d6:	b083      	sub	sp, #12
 800f0d8:	af00      	add	r7, sp, #0
 800f0da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f0dc:	bf00      	nop
 800f0de:	370c      	adds	r7, #12
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e6:	4770      	bx	lr

0800f0e8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800f0e8:	b480      	push	{r7}
 800f0ea:	b083      	sub	sp, #12
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800f0f0:	bf00      	nop
 800f0f2:	370c      	adds	r7, #12
 800f0f4:	46bd      	mov	sp, r7
 800f0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fa:	4770      	bx	lr

0800f0fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f0fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f100:	b08c      	sub	sp, #48	@ 0x30
 800f102:	af00      	add	r7, sp, #0
 800f104:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f106:	2300      	movs	r3, #0
 800f108:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f10c:	697b      	ldr	r3, [r7, #20]
 800f10e:	689a      	ldr	r2, [r3, #8]
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	691b      	ldr	r3, [r3, #16]
 800f114:	431a      	orrs	r2, r3
 800f116:	697b      	ldr	r3, [r7, #20]
 800f118:	695b      	ldr	r3, [r3, #20]
 800f11a:	431a      	orrs	r2, r3
 800f11c:	697b      	ldr	r3, [r7, #20]
 800f11e:	69db      	ldr	r3, [r3, #28]
 800f120:	4313      	orrs	r3, r2
 800f122:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f124:	697b      	ldr	r3, [r7, #20]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	681a      	ldr	r2, [r3, #0]
 800f12a:	4bab      	ldr	r3, [pc, #684]	@ (800f3d8 <UART_SetConfig+0x2dc>)
 800f12c:	4013      	ands	r3, r2
 800f12e:	697a      	ldr	r2, [r7, #20]
 800f130:	6812      	ldr	r2, [r2, #0]
 800f132:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f134:	430b      	orrs	r3, r1
 800f136:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f138:	697b      	ldr	r3, [r7, #20]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	685b      	ldr	r3, [r3, #4]
 800f13e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f142:	697b      	ldr	r3, [r7, #20]
 800f144:	68da      	ldr	r2, [r3, #12]
 800f146:	697b      	ldr	r3, [r7, #20]
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	430a      	orrs	r2, r1
 800f14c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f14e:	697b      	ldr	r3, [r7, #20]
 800f150:	699b      	ldr	r3, [r3, #24]
 800f152:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f154:	697b      	ldr	r3, [r7, #20]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	4aa0      	ldr	r2, [pc, #640]	@ (800f3dc <UART_SetConfig+0x2e0>)
 800f15a:	4293      	cmp	r3, r2
 800f15c:	d004      	beq.n	800f168 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f15e:	697b      	ldr	r3, [r7, #20]
 800f160:	6a1b      	ldr	r3, [r3, #32]
 800f162:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f164:	4313      	orrs	r3, r2
 800f166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f168:	697b      	ldr	r3, [r7, #20]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	689b      	ldr	r3, [r3, #8]
 800f16e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f172:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f176:	697a      	ldr	r2, [r7, #20]
 800f178:	6812      	ldr	r2, [r2, #0]
 800f17a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f17c:	430b      	orrs	r3, r1
 800f17e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f180:	697b      	ldr	r3, [r7, #20]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f186:	f023 010f 	bic.w	r1, r3, #15
 800f18a:	697b      	ldr	r3, [r7, #20]
 800f18c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f18e:	697b      	ldr	r3, [r7, #20]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	430a      	orrs	r2, r1
 800f194:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f196:	697b      	ldr	r3, [r7, #20]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	4a91      	ldr	r2, [pc, #580]	@ (800f3e0 <UART_SetConfig+0x2e4>)
 800f19c:	4293      	cmp	r3, r2
 800f19e:	d125      	bne.n	800f1ec <UART_SetConfig+0xf0>
 800f1a0:	4b90      	ldr	r3, [pc, #576]	@ (800f3e4 <UART_SetConfig+0x2e8>)
 800f1a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1a6:	f003 0303 	and.w	r3, r3, #3
 800f1aa:	2b03      	cmp	r3, #3
 800f1ac:	d81a      	bhi.n	800f1e4 <UART_SetConfig+0xe8>
 800f1ae:	a201      	add	r2, pc, #4	@ (adr r2, 800f1b4 <UART_SetConfig+0xb8>)
 800f1b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f1b4:	0800f1c5 	.word	0x0800f1c5
 800f1b8:	0800f1d5 	.word	0x0800f1d5
 800f1bc:	0800f1cd 	.word	0x0800f1cd
 800f1c0:	0800f1dd 	.word	0x0800f1dd
 800f1c4:	2301      	movs	r3, #1
 800f1c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1ca:	e0d6      	b.n	800f37a <UART_SetConfig+0x27e>
 800f1cc:	2302      	movs	r3, #2
 800f1ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1d2:	e0d2      	b.n	800f37a <UART_SetConfig+0x27e>
 800f1d4:	2304      	movs	r3, #4
 800f1d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1da:	e0ce      	b.n	800f37a <UART_SetConfig+0x27e>
 800f1dc:	2308      	movs	r3, #8
 800f1de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1e2:	e0ca      	b.n	800f37a <UART_SetConfig+0x27e>
 800f1e4:	2310      	movs	r3, #16
 800f1e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f1ea:	e0c6      	b.n	800f37a <UART_SetConfig+0x27e>
 800f1ec:	697b      	ldr	r3, [r7, #20]
 800f1ee:	681b      	ldr	r3, [r3, #0]
 800f1f0:	4a7d      	ldr	r2, [pc, #500]	@ (800f3e8 <UART_SetConfig+0x2ec>)
 800f1f2:	4293      	cmp	r3, r2
 800f1f4:	d138      	bne.n	800f268 <UART_SetConfig+0x16c>
 800f1f6:	4b7b      	ldr	r3, [pc, #492]	@ (800f3e4 <UART_SetConfig+0x2e8>)
 800f1f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f1fc:	f003 030c 	and.w	r3, r3, #12
 800f200:	2b0c      	cmp	r3, #12
 800f202:	d82d      	bhi.n	800f260 <UART_SetConfig+0x164>
 800f204:	a201      	add	r2, pc, #4	@ (adr r2, 800f20c <UART_SetConfig+0x110>)
 800f206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f20a:	bf00      	nop
 800f20c:	0800f241 	.word	0x0800f241
 800f210:	0800f261 	.word	0x0800f261
 800f214:	0800f261 	.word	0x0800f261
 800f218:	0800f261 	.word	0x0800f261
 800f21c:	0800f251 	.word	0x0800f251
 800f220:	0800f261 	.word	0x0800f261
 800f224:	0800f261 	.word	0x0800f261
 800f228:	0800f261 	.word	0x0800f261
 800f22c:	0800f249 	.word	0x0800f249
 800f230:	0800f261 	.word	0x0800f261
 800f234:	0800f261 	.word	0x0800f261
 800f238:	0800f261 	.word	0x0800f261
 800f23c:	0800f259 	.word	0x0800f259
 800f240:	2300      	movs	r3, #0
 800f242:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f246:	e098      	b.n	800f37a <UART_SetConfig+0x27e>
 800f248:	2302      	movs	r3, #2
 800f24a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f24e:	e094      	b.n	800f37a <UART_SetConfig+0x27e>
 800f250:	2304      	movs	r3, #4
 800f252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f256:	e090      	b.n	800f37a <UART_SetConfig+0x27e>
 800f258:	2308      	movs	r3, #8
 800f25a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f25e:	e08c      	b.n	800f37a <UART_SetConfig+0x27e>
 800f260:	2310      	movs	r3, #16
 800f262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f266:	e088      	b.n	800f37a <UART_SetConfig+0x27e>
 800f268:	697b      	ldr	r3, [r7, #20]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	4a5f      	ldr	r2, [pc, #380]	@ (800f3ec <UART_SetConfig+0x2f0>)
 800f26e:	4293      	cmp	r3, r2
 800f270:	d125      	bne.n	800f2be <UART_SetConfig+0x1c2>
 800f272:	4b5c      	ldr	r3, [pc, #368]	@ (800f3e4 <UART_SetConfig+0x2e8>)
 800f274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f278:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f27c:	2b30      	cmp	r3, #48	@ 0x30
 800f27e:	d016      	beq.n	800f2ae <UART_SetConfig+0x1b2>
 800f280:	2b30      	cmp	r3, #48	@ 0x30
 800f282:	d818      	bhi.n	800f2b6 <UART_SetConfig+0x1ba>
 800f284:	2b20      	cmp	r3, #32
 800f286:	d00a      	beq.n	800f29e <UART_SetConfig+0x1a2>
 800f288:	2b20      	cmp	r3, #32
 800f28a:	d814      	bhi.n	800f2b6 <UART_SetConfig+0x1ba>
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d002      	beq.n	800f296 <UART_SetConfig+0x19a>
 800f290:	2b10      	cmp	r3, #16
 800f292:	d008      	beq.n	800f2a6 <UART_SetConfig+0x1aa>
 800f294:	e00f      	b.n	800f2b6 <UART_SetConfig+0x1ba>
 800f296:	2300      	movs	r3, #0
 800f298:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f29c:	e06d      	b.n	800f37a <UART_SetConfig+0x27e>
 800f29e:	2302      	movs	r3, #2
 800f2a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2a4:	e069      	b.n	800f37a <UART_SetConfig+0x27e>
 800f2a6:	2304      	movs	r3, #4
 800f2a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2ac:	e065      	b.n	800f37a <UART_SetConfig+0x27e>
 800f2ae:	2308      	movs	r3, #8
 800f2b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2b4:	e061      	b.n	800f37a <UART_SetConfig+0x27e>
 800f2b6:	2310      	movs	r3, #16
 800f2b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2bc:	e05d      	b.n	800f37a <UART_SetConfig+0x27e>
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	4a4b      	ldr	r2, [pc, #300]	@ (800f3f0 <UART_SetConfig+0x2f4>)
 800f2c4:	4293      	cmp	r3, r2
 800f2c6:	d125      	bne.n	800f314 <UART_SetConfig+0x218>
 800f2c8:	4b46      	ldr	r3, [pc, #280]	@ (800f3e4 <UART_SetConfig+0x2e8>)
 800f2ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f2ce:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f2d2:	2bc0      	cmp	r3, #192	@ 0xc0
 800f2d4:	d016      	beq.n	800f304 <UART_SetConfig+0x208>
 800f2d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800f2d8:	d818      	bhi.n	800f30c <UART_SetConfig+0x210>
 800f2da:	2b80      	cmp	r3, #128	@ 0x80
 800f2dc:	d00a      	beq.n	800f2f4 <UART_SetConfig+0x1f8>
 800f2de:	2b80      	cmp	r3, #128	@ 0x80
 800f2e0:	d814      	bhi.n	800f30c <UART_SetConfig+0x210>
 800f2e2:	2b00      	cmp	r3, #0
 800f2e4:	d002      	beq.n	800f2ec <UART_SetConfig+0x1f0>
 800f2e6:	2b40      	cmp	r3, #64	@ 0x40
 800f2e8:	d008      	beq.n	800f2fc <UART_SetConfig+0x200>
 800f2ea:	e00f      	b.n	800f30c <UART_SetConfig+0x210>
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2f2:	e042      	b.n	800f37a <UART_SetConfig+0x27e>
 800f2f4:	2302      	movs	r3, #2
 800f2f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f2fa:	e03e      	b.n	800f37a <UART_SetConfig+0x27e>
 800f2fc:	2304      	movs	r3, #4
 800f2fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f302:	e03a      	b.n	800f37a <UART_SetConfig+0x27e>
 800f304:	2308      	movs	r3, #8
 800f306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f30a:	e036      	b.n	800f37a <UART_SetConfig+0x27e>
 800f30c:	2310      	movs	r3, #16
 800f30e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f312:	e032      	b.n	800f37a <UART_SetConfig+0x27e>
 800f314:	697b      	ldr	r3, [r7, #20]
 800f316:	681b      	ldr	r3, [r3, #0]
 800f318:	4a30      	ldr	r2, [pc, #192]	@ (800f3dc <UART_SetConfig+0x2e0>)
 800f31a:	4293      	cmp	r3, r2
 800f31c:	d12a      	bne.n	800f374 <UART_SetConfig+0x278>
 800f31e:	4b31      	ldr	r3, [pc, #196]	@ (800f3e4 <UART_SetConfig+0x2e8>)
 800f320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f324:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800f328:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f32c:	d01a      	beq.n	800f364 <UART_SetConfig+0x268>
 800f32e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f332:	d81b      	bhi.n	800f36c <UART_SetConfig+0x270>
 800f334:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f338:	d00c      	beq.n	800f354 <UART_SetConfig+0x258>
 800f33a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f33e:	d815      	bhi.n	800f36c <UART_SetConfig+0x270>
 800f340:	2b00      	cmp	r3, #0
 800f342:	d003      	beq.n	800f34c <UART_SetConfig+0x250>
 800f344:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f348:	d008      	beq.n	800f35c <UART_SetConfig+0x260>
 800f34a:	e00f      	b.n	800f36c <UART_SetConfig+0x270>
 800f34c:	2300      	movs	r3, #0
 800f34e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f352:	e012      	b.n	800f37a <UART_SetConfig+0x27e>
 800f354:	2302      	movs	r3, #2
 800f356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f35a:	e00e      	b.n	800f37a <UART_SetConfig+0x27e>
 800f35c:	2304      	movs	r3, #4
 800f35e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f362:	e00a      	b.n	800f37a <UART_SetConfig+0x27e>
 800f364:	2308      	movs	r3, #8
 800f366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f36a:	e006      	b.n	800f37a <UART_SetConfig+0x27e>
 800f36c:	2310      	movs	r3, #16
 800f36e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f372:	e002      	b.n	800f37a <UART_SetConfig+0x27e>
 800f374:	2310      	movs	r3, #16
 800f376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f37a:	697b      	ldr	r3, [r7, #20]
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	4a17      	ldr	r2, [pc, #92]	@ (800f3dc <UART_SetConfig+0x2e0>)
 800f380:	4293      	cmp	r3, r2
 800f382:	f040 80a8 	bne.w	800f4d6 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f386:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f38a:	2b08      	cmp	r3, #8
 800f38c:	d834      	bhi.n	800f3f8 <UART_SetConfig+0x2fc>
 800f38e:	a201      	add	r2, pc, #4	@ (adr r2, 800f394 <UART_SetConfig+0x298>)
 800f390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f394:	0800f3b9 	.word	0x0800f3b9
 800f398:	0800f3f9 	.word	0x0800f3f9
 800f39c:	0800f3c1 	.word	0x0800f3c1
 800f3a0:	0800f3f9 	.word	0x0800f3f9
 800f3a4:	0800f3c7 	.word	0x0800f3c7
 800f3a8:	0800f3f9 	.word	0x0800f3f9
 800f3ac:	0800f3f9 	.word	0x0800f3f9
 800f3b0:	0800f3f9 	.word	0x0800f3f9
 800f3b4:	0800f3cf 	.word	0x0800f3cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f3b8:	f7fe fa60 	bl	800d87c <HAL_RCC_GetPCLK1Freq>
 800f3bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f3be:	e021      	b.n	800f404 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f3c0:	4b0c      	ldr	r3, [pc, #48]	@ (800f3f4 <UART_SetConfig+0x2f8>)
 800f3c2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f3c4:	e01e      	b.n	800f404 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f3c6:	f7fe f9eb 	bl	800d7a0 <HAL_RCC_GetSysClockFreq>
 800f3ca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f3cc:	e01a      	b.n	800f404 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f3ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f3d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f3d4:	e016      	b.n	800f404 <UART_SetConfig+0x308>
 800f3d6:	bf00      	nop
 800f3d8:	cfff69f3 	.word	0xcfff69f3
 800f3dc:	40008000 	.word	0x40008000
 800f3e0:	40013800 	.word	0x40013800
 800f3e4:	40021000 	.word	0x40021000
 800f3e8:	40004400 	.word	0x40004400
 800f3ec:	40004800 	.word	0x40004800
 800f3f0:	40004c00 	.word	0x40004c00
 800f3f4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800f3f8:	2300      	movs	r3, #0
 800f3fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f3fc:	2301      	movs	r3, #1
 800f3fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f402:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f406:	2b00      	cmp	r3, #0
 800f408:	f000 812a 	beq.w	800f660 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f40c:	697b      	ldr	r3, [r7, #20]
 800f40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f410:	4a9e      	ldr	r2, [pc, #632]	@ (800f68c <UART_SetConfig+0x590>)
 800f412:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f416:	461a      	mov	r2, r3
 800f418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f41a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f41e:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	685a      	ldr	r2, [r3, #4]
 800f424:	4613      	mov	r3, r2
 800f426:	005b      	lsls	r3, r3, #1
 800f428:	4413      	add	r3, r2
 800f42a:	69ba      	ldr	r2, [r7, #24]
 800f42c:	429a      	cmp	r2, r3
 800f42e:	d305      	bcc.n	800f43c <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f430:	697b      	ldr	r3, [r7, #20]
 800f432:	685b      	ldr	r3, [r3, #4]
 800f434:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f436:	69ba      	ldr	r2, [r7, #24]
 800f438:	429a      	cmp	r2, r3
 800f43a:	d903      	bls.n	800f444 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 800f43c:	2301      	movs	r3, #1
 800f43e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f442:	e10d      	b.n	800f660 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f446:	2200      	movs	r2, #0
 800f448:	60bb      	str	r3, [r7, #8]
 800f44a:	60fa      	str	r2, [r7, #12]
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f450:	4a8e      	ldr	r2, [pc, #568]	@ (800f68c <UART_SetConfig+0x590>)
 800f452:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f456:	b29b      	uxth	r3, r3
 800f458:	2200      	movs	r2, #0
 800f45a:	603b      	str	r3, [r7, #0]
 800f45c:	607a      	str	r2, [r7, #4]
 800f45e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f462:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f466:	f7f1 fbc7 	bl	8000bf8 <__aeabi_uldivmod>
 800f46a:	4602      	mov	r2, r0
 800f46c:	460b      	mov	r3, r1
 800f46e:	4610      	mov	r0, r2
 800f470:	4619      	mov	r1, r3
 800f472:	f04f 0200 	mov.w	r2, #0
 800f476:	f04f 0300 	mov.w	r3, #0
 800f47a:	020b      	lsls	r3, r1, #8
 800f47c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f480:	0202      	lsls	r2, r0, #8
 800f482:	6979      	ldr	r1, [r7, #20]
 800f484:	6849      	ldr	r1, [r1, #4]
 800f486:	0849      	lsrs	r1, r1, #1
 800f488:	2000      	movs	r0, #0
 800f48a:	460c      	mov	r4, r1
 800f48c:	4605      	mov	r5, r0
 800f48e:	eb12 0804 	adds.w	r8, r2, r4
 800f492:	eb43 0905 	adc.w	r9, r3, r5
 800f496:	697b      	ldr	r3, [r7, #20]
 800f498:	685b      	ldr	r3, [r3, #4]
 800f49a:	2200      	movs	r2, #0
 800f49c:	469a      	mov	sl, r3
 800f49e:	4693      	mov	fp, r2
 800f4a0:	4652      	mov	r2, sl
 800f4a2:	465b      	mov	r3, fp
 800f4a4:	4640      	mov	r0, r8
 800f4a6:	4649      	mov	r1, r9
 800f4a8:	f7f1 fba6 	bl	8000bf8 <__aeabi_uldivmod>
 800f4ac:	4602      	mov	r2, r0
 800f4ae:	460b      	mov	r3, r1
 800f4b0:	4613      	mov	r3, r2
 800f4b2:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f4b4:	6a3b      	ldr	r3, [r7, #32]
 800f4b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f4ba:	d308      	bcc.n	800f4ce <UART_SetConfig+0x3d2>
 800f4bc:	6a3b      	ldr	r3, [r7, #32]
 800f4be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f4c2:	d204      	bcs.n	800f4ce <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	6a3a      	ldr	r2, [r7, #32]
 800f4ca:	60da      	str	r2, [r3, #12]
 800f4cc:	e0c8      	b.n	800f660 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800f4ce:	2301      	movs	r3, #1
 800f4d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f4d4:	e0c4      	b.n	800f660 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f4d6:	697b      	ldr	r3, [r7, #20]
 800f4d8:	69db      	ldr	r3, [r3, #28]
 800f4da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f4de:	d167      	bne.n	800f5b0 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800f4e0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f4e4:	2b08      	cmp	r3, #8
 800f4e6:	d828      	bhi.n	800f53a <UART_SetConfig+0x43e>
 800f4e8:	a201      	add	r2, pc, #4	@ (adr r2, 800f4f0 <UART_SetConfig+0x3f4>)
 800f4ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f4ee:	bf00      	nop
 800f4f0:	0800f515 	.word	0x0800f515
 800f4f4:	0800f51d 	.word	0x0800f51d
 800f4f8:	0800f525 	.word	0x0800f525
 800f4fc:	0800f53b 	.word	0x0800f53b
 800f500:	0800f52b 	.word	0x0800f52b
 800f504:	0800f53b 	.word	0x0800f53b
 800f508:	0800f53b 	.word	0x0800f53b
 800f50c:	0800f53b 	.word	0x0800f53b
 800f510:	0800f533 	.word	0x0800f533
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f514:	f7fe f9b2 	bl	800d87c <HAL_RCC_GetPCLK1Freq>
 800f518:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f51a:	e014      	b.n	800f546 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f51c:	f7fe f9c4 	bl	800d8a8 <HAL_RCC_GetPCLK2Freq>
 800f520:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f522:	e010      	b.n	800f546 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f524:	4b5a      	ldr	r3, [pc, #360]	@ (800f690 <UART_SetConfig+0x594>)
 800f526:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f528:	e00d      	b.n	800f546 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f52a:	f7fe f939 	bl	800d7a0 <HAL_RCC_GetSysClockFreq>
 800f52e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f530:	e009      	b.n	800f546 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f532:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f536:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f538:	e005      	b.n	800f546 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800f53a:	2300      	movs	r3, #0
 800f53c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f53e:	2301      	movs	r3, #1
 800f540:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f544:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f548:	2b00      	cmp	r3, #0
 800f54a:	f000 8089 	beq.w	800f660 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f54e:	697b      	ldr	r3, [r7, #20]
 800f550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f552:	4a4e      	ldr	r2, [pc, #312]	@ (800f68c <UART_SetConfig+0x590>)
 800f554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f558:	461a      	mov	r2, r3
 800f55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f55c:	fbb3 f3f2 	udiv	r3, r3, r2
 800f560:	005a      	lsls	r2, r3, #1
 800f562:	697b      	ldr	r3, [r7, #20]
 800f564:	685b      	ldr	r3, [r3, #4]
 800f566:	085b      	lsrs	r3, r3, #1
 800f568:	441a      	add	r2, r3
 800f56a:	697b      	ldr	r3, [r7, #20]
 800f56c:	685b      	ldr	r3, [r3, #4]
 800f56e:	fbb2 f3f3 	udiv	r3, r2, r3
 800f572:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f574:	6a3b      	ldr	r3, [r7, #32]
 800f576:	2b0f      	cmp	r3, #15
 800f578:	d916      	bls.n	800f5a8 <UART_SetConfig+0x4ac>
 800f57a:	6a3b      	ldr	r3, [r7, #32]
 800f57c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f580:	d212      	bcs.n	800f5a8 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f582:	6a3b      	ldr	r3, [r7, #32]
 800f584:	b29b      	uxth	r3, r3
 800f586:	f023 030f 	bic.w	r3, r3, #15
 800f58a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f58c:	6a3b      	ldr	r3, [r7, #32]
 800f58e:	085b      	lsrs	r3, r3, #1
 800f590:	b29b      	uxth	r3, r3
 800f592:	f003 0307 	and.w	r3, r3, #7
 800f596:	b29a      	uxth	r2, r3
 800f598:	8bfb      	ldrh	r3, [r7, #30]
 800f59a:	4313      	orrs	r3, r2
 800f59c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f59e:	697b      	ldr	r3, [r7, #20]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	8bfa      	ldrh	r2, [r7, #30]
 800f5a4:	60da      	str	r2, [r3, #12]
 800f5a6:	e05b      	b.n	800f660 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f5a8:	2301      	movs	r3, #1
 800f5aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f5ae:	e057      	b.n	800f660 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f5b0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f5b4:	2b08      	cmp	r3, #8
 800f5b6:	d828      	bhi.n	800f60a <UART_SetConfig+0x50e>
 800f5b8:	a201      	add	r2, pc, #4	@ (adr r2, 800f5c0 <UART_SetConfig+0x4c4>)
 800f5ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5be:	bf00      	nop
 800f5c0:	0800f5e5 	.word	0x0800f5e5
 800f5c4:	0800f5ed 	.word	0x0800f5ed
 800f5c8:	0800f5f5 	.word	0x0800f5f5
 800f5cc:	0800f60b 	.word	0x0800f60b
 800f5d0:	0800f5fb 	.word	0x0800f5fb
 800f5d4:	0800f60b 	.word	0x0800f60b
 800f5d8:	0800f60b 	.word	0x0800f60b
 800f5dc:	0800f60b 	.word	0x0800f60b
 800f5e0:	0800f603 	.word	0x0800f603
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f5e4:	f7fe f94a 	bl	800d87c <HAL_RCC_GetPCLK1Freq>
 800f5e8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5ea:	e014      	b.n	800f616 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f5ec:	f7fe f95c 	bl	800d8a8 <HAL_RCC_GetPCLK2Freq>
 800f5f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f5f2:	e010      	b.n	800f616 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f5f4:	4b26      	ldr	r3, [pc, #152]	@ (800f690 <UART_SetConfig+0x594>)
 800f5f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f5f8:	e00d      	b.n	800f616 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f5fa:	f7fe f8d1 	bl	800d7a0 <HAL_RCC_GetSysClockFreq>
 800f5fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f600:	e009      	b.n	800f616 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f602:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800f606:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f608:	e005      	b.n	800f616 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800f60a:	2300      	movs	r3, #0
 800f60c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f60e:	2301      	movs	r3, #1
 800f610:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f614:	bf00      	nop
    }

    if (pclk != 0U)
 800f616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d021      	beq.n	800f660 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f61c:	697b      	ldr	r3, [r7, #20]
 800f61e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f620:	4a1a      	ldr	r2, [pc, #104]	@ (800f68c <UART_SetConfig+0x590>)
 800f622:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f626:	461a      	mov	r2, r3
 800f628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f62a:	fbb3 f2f2 	udiv	r2, r3, r2
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	685b      	ldr	r3, [r3, #4]
 800f632:	085b      	lsrs	r3, r3, #1
 800f634:	441a      	add	r2, r3
 800f636:	697b      	ldr	r3, [r7, #20]
 800f638:	685b      	ldr	r3, [r3, #4]
 800f63a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f63e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f640:	6a3b      	ldr	r3, [r7, #32]
 800f642:	2b0f      	cmp	r3, #15
 800f644:	d909      	bls.n	800f65a <UART_SetConfig+0x55e>
 800f646:	6a3b      	ldr	r3, [r7, #32]
 800f648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f64c:	d205      	bcs.n	800f65a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f64e:	6a3b      	ldr	r3, [r7, #32]
 800f650:	b29a      	uxth	r2, r3
 800f652:	697b      	ldr	r3, [r7, #20]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	60da      	str	r2, [r3, #12]
 800f658:	e002      	b.n	800f660 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800f65a:	2301      	movs	r3, #1
 800f65c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f660:	697b      	ldr	r3, [r7, #20]
 800f662:	2201      	movs	r2, #1
 800f664:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	2201      	movs	r2, #1
 800f66c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f670:	697b      	ldr	r3, [r7, #20]
 800f672:	2200      	movs	r2, #0
 800f674:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f676:	697b      	ldr	r3, [r7, #20]
 800f678:	2200      	movs	r2, #0
 800f67a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f67c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f680:	4618      	mov	r0, r3
 800f682:	3730      	adds	r7, #48	@ 0x30
 800f684:	46bd      	mov	sp, r7
 800f686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f68a:	bf00      	nop
 800f68c:	0801c0e0 	.word	0x0801c0e0
 800f690:	00f42400 	.word	0x00f42400

0800f694 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f694:	b480      	push	{r7}
 800f696:	b083      	sub	sp, #12
 800f698:	af00      	add	r7, sp, #0
 800f69a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f69c:	687b      	ldr	r3, [r7, #4]
 800f69e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6a0:	f003 0308 	and.w	r3, r3, #8
 800f6a4:	2b00      	cmp	r3, #0
 800f6a6:	d00a      	beq.n	800f6be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	681b      	ldr	r3, [r3, #0]
 800f6ac:	685b      	ldr	r3, [r3, #4]
 800f6ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	430a      	orrs	r2, r1
 800f6bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6c2:	f003 0301 	and.w	r3, r3, #1
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	d00a      	beq.n	800f6e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	681b      	ldr	r3, [r3, #0]
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	681b      	ldr	r3, [r3, #0]
 800f6dc:	430a      	orrs	r2, r1
 800f6de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f6e4:	f003 0302 	and.w	r3, r3, #2
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d00a      	beq.n	800f702 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	681b      	ldr	r3, [r3, #0]
 800f6f0:	685b      	ldr	r3, [r3, #4]
 800f6f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	430a      	orrs	r2, r1
 800f700:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f706:	f003 0304 	and.w	r3, r3, #4
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d00a      	beq.n	800f724 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	685b      	ldr	r3, [r3, #4]
 800f714:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f71c:	687b      	ldr	r3, [r7, #4]
 800f71e:	681b      	ldr	r3, [r3, #0]
 800f720:	430a      	orrs	r2, r1
 800f722:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f728:	f003 0310 	and.w	r3, r3, #16
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d00a      	beq.n	800f746 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	689b      	ldr	r3, [r3, #8]
 800f736:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f73e:	687b      	ldr	r3, [r7, #4]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	430a      	orrs	r2, r1
 800f744:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f746:	687b      	ldr	r3, [r7, #4]
 800f748:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f74a:	f003 0320 	and.w	r3, r3, #32
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d00a      	beq.n	800f768 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	689b      	ldr	r3, [r3, #8]
 800f758:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	430a      	orrs	r2, r1
 800f766:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f76c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f770:	2b00      	cmp	r3, #0
 800f772:	d01a      	beq.n	800f7aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	685b      	ldr	r3, [r3, #4]
 800f77a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	681b      	ldr	r3, [r3, #0]
 800f786:	430a      	orrs	r2, r1
 800f788:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f78e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f792:	d10a      	bne.n	800f7aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	681b      	ldr	r3, [r3, #0]
 800f798:	685b      	ldr	r3, [r3, #4]
 800f79a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	430a      	orrs	r2, r1
 800f7a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d00a      	beq.n	800f7cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	685b      	ldr	r3, [r3, #4]
 800f7bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f7c4:	687b      	ldr	r3, [r7, #4]
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	430a      	orrs	r2, r1
 800f7ca:	605a      	str	r2, [r3, #4]
  }
}
 800f7cc:	bf00      	nop
 800f7ce:	370c      	adds	r7, #12
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7d6:	4770      	bx	lr

0800f7d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b098      	sub	sp, #96	@ 0x60
 800f7dc:	af02      	add	r7, sp, #8
 800f7de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f7e8:	f7f8 f9c0 	bl	8007b6c <HAL_GetTick>
 800f7ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	681b      	ldr	r3, [r3, #0]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	f003 0308 	and.w	r3, r3, #8
 800f7f8:	2b08      	cmp	r3, #8
 800f7fa:	d12f      	bne.n	800f85c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f7fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f800:	9300      	str	r3, [sp, #0]
 800f802:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f804:	2200      	movs	r2, #0
 800f806:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f80a:	6878      	ldr	r0, [r7, #4]
 800f80c:	f000 f88e 	bl	800f92c <UART_WaitOnFlagUntilTimeout>
 800f810:	4603      	mov	r3, r0
 800f812:	2b00      	cmp	r3, #0
 800f814:	d022      	beq.n	800f85c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	681b      	ldr	r3, [r3, #0]
 800f81a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f81e:	e853 3f00 	ldrex	r3, [r3]
 800f822:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f824:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f826:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f82a:	653b      	str	r3, [r7, #80]	@ 0x50
 800f82c:	687b      	ldr	r3, [r7, #4]
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	461a      	mov	r2, r3
 800f832:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f834:	647b      	str	r3, [r7, #68]	@ 0x44
 800f836:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f838:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f83a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f83c:	e841 2300 	strex	r3, r2, [r1]
 800f840:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f842:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f844:	2b00      	cmp	r3, #0
 800f846:	d1e6      	bne.n	800f816 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f848:	687b      	ldr	r3, [r7, #4]
 800f84a:	2220      	movs	r2, #32
 800f84c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f850:	687b      	ldr	r3, [r7, #4]
 800f852:	2200      	movs	r2, #0
 800f854:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f858:	2303      	movs	r3, #3
 800f85a:	e063      	b.n	800f924 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	681b      	ldr	r3, [r3, #0]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	f003 0304 	and.w	r3, r3, #4
 800f866:	2b04      	cmp	r3, #4
 800f868:	d149      	bne.n	800f8fe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f86a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f86e:	9300      	str	r3, [sp, #0]
 800f870:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f872:	2200      	movs	r2, #0
 800f874:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f878:	6878      	ldr	r0, [r7, #4]
 800f87a:	f000 f857 	bl	800f92c <UART_WaitOnFlagUntilTimeout>
 800f87e:	4603      	mov	r3, r0
 800f880:	2b00      	cmp	r3, #0
 800f882:	d03c      	beq.n	800f8fe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f884:	687b      	ldr	r3, [r7, #4]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f88c:	e853 3f00 	ldrex	r3, [r3]
 800f890:	623b      	str	r3, [r7, #32]
   return(result);
 800f892:	6a3b      	ldr	r3, [r7, #32]
 800f894:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	461a      	mov	r2, r3
 800f8a0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f8a2:	633b      	str	r3, [r7, #48]	@ 0x30
 800f8a4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f8a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f8aa:	e841 2300 	strex	r3, r2, [r1]
 800f8ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f8b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	d1e6      	bne.n	800f884 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	3308      	adds	r3, #8
 800f8bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8be:	693b      	ldr	r3, [r7, #16]
 800f8c0:	e853 3f00 	ldrex	r3, [r3]
 800f8c4:	60fb      	str	r3, [r7, #12]
   return(result);
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	f023 0301 	bic.w	r3, r3, #1
 800f8cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	3308      	adds	r3, #8
 800f8d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f8d6:	61fa      	str	r2, [r7, #28]
 800f8d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8da:	69b9      	ldr	r1, [r7, #24]
 800f8dc:	69fa      	ldr	r2, [r7, #28]
 800f8de:	e841 2300 	strex	r3, r2, [r1]
 800f8e2:	617b      	str	r3, [r7, #20]
   return(result);
 800f8e4:	697b      	ldr	r3, [r7, #20]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d1e5      	bne.n	800f8b6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	2220      	movs	r2, #32
 800f8ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f8f2:	687b      	ldr	r3, [r7, #4]
 800f8f4:	2200      	movs	r2, #0
 800f8f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f8fa:	2303      	movs	r3, #3
 800f8fc:	e012      	b.n	800f924 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	2220      	movs	r2, #32
 800f902:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2220      	movs	r2, #32
 800f90a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	2200      	movs	r2, #0
 800f912:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	2200      	movs	r2, #0
 800f918:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	2200      	movs	r2, #0
 800f91e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f922:	2300      	movs	r3, #0
}
 800f924:	4618      	mov	r0, r3
 800f926:	3758      	adds	r7, #88	@ 0x58
 800f928:	46bd      	mov	sp, r7
 800f92a:	bd80      	pop	{r7, pc}

0800f92c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f92c:	b580      	push	{r7, lr}
 800f92e:	b084      	sub	sp, #16
 800f930:	af00      	add	r7, sp, #0
 800f932:	60f8      	str	r0, [r7, #12]
 800f934:	60b9      	str	r1, [r7, #8]
 800f936:	603b      	str	r3, [r7, #0]
 800f938:	4613      	mov	r3, r2
 800f93a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f93c:	e04f      	b.n	800f9de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f93e:	69bb      	ldr	r3, [r7, #24]
 800f940:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f944:	d04b      	beq.n	800f9de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f946:	f7f8 f911 	bl	8007b6c <HAL_GetTick>
 800f94a:	4602      	mov	r2, r0
 800f94c:	683b      	ldr	r3, [r7, #0]
 800f94e:	1ad3      	subs	r3, r2, r3
 800f950:	69ba      	ldr	r2, [r7, #24]
 800f952:	429a      	cmp	r2, r3
 800f954:	d302      	bcc.n	800f95c <UART_WaitOnFlagUntilTimeout+0x30>
 800f956:	69bb      	ldr	r3, [r7, #24]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d101      	bne.n	800f960 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f95c:	2303      	movs	r3, #3
 800f95e:	e04e      	b.n	800f9fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	f003 0304 	and.w	r3, r3, #4
 800f96a:	2b00      	cmp	r3, #0
 800f96c:	d037      	beq.n	800f9de <UART_WaitOnFlagUntilTimeout+0xb2>
 800f96e:	68bb      	ldr	r3, [r7, #8]
 800f970:	2b80      	cmp	r3, #128	@ 0x80
 800f972:	d034      	beq.n	800f9de <UART_WaitOnFlagUntilTimeout+0xb2>
 800f974:	68bb      	ldr	r3, [r7, #8]
 800f976:	2b40      	cmp	r3, #64	@ 0x40
 800f978:	d031      	beq.n	800f9de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	69db      	ldr	r3, [r3, #28]
 800f980:	f003 0308 	and.w	r3, r3, #8
 800f984:	2b08      	cmp	r3, #8
 800f986:	d110      	bne.n	800f9aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	2208      	movs	r2, #8
 800f98e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f990:	68f8      	ldr	r0, [r7, #12]
 800f992:	f000 f920 	bl	800fbd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	2208      	movs	r2, #8
 800f99a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f99e:	68fb      	ldr	r3, [r7, #12]
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f9a6:	2301      	movs	r3, #1
 800f9a8:	e029      	b.n	800f9fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	69db      	ldr	r3, [r3, #28]
 800f9b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f9b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f9b8:	d111      	bne.n	800f9de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f9ba:	68fb      	ldr	r3, [r7, #12]
 800f9bc:	681b      	ldr	r3, [r3, #0]
 800f9be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f9c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f9c4:	68f8      	ldr	r0, [r7, #12]
 800f9c6:	f000 f906 	bl	800fbd6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f9ca:	68fb      	ldr	r3, [r7, #12]
 800f9cc:	2220      	movs	r2, #32
 800f9ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f9d2:	68fb      	ldr	r3, [r7, #12]
 800f9d4:	2200      	movs	r2, #0
 800f9d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f9da:	2303      	movs	r3, #3
 800f9dc:	e00f      	b.n	800f9fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	681b      	ldr	r3, [r3, #0]
 800f9e2:	69da      	ldr	r2, [r3, #28]
 800f9e4:	68bb      	ldr	r3, [r7, #8]
 800f9e6:	4013      	ands	r3, r2
 800f9e8:	68ba      	ldr	r2, [r7, #8]
 800f9ea:	429a      	cmp	r2, r3
 800f9ec:	bf0c      	ite	eq
 800f9ee:	2301      	moveq	r3, #1
 800f9f0:	2300      	movne	r3, #0
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	79fb      	ldrb	r3, [r7, #7]
 800f9f8:	429a      	cmp	r2, r3
 800f9fa:	d0a0      	beq.n	800f93e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f9fc:	2300      	movs	r3, #0
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	3710      	adds	r7, #16
 800fa02:	46bd      	mov	sp, r7
 800fa04:	bd80      	pop	{r7, pc}
	...

0800fa08 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b096      	sub	sp, #88	@ 0x58
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	60f8      	str	r0, [r7, #12]
 800fa10:	60b9      	str	r1, [r7, #8]
 800fa12:	4613      	mov	r3, r2
 800fa14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	68ba      	ldr	r2, [r7, #8]
 800fa1a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800fa1c:	68fb      	ldr	r3, [r7, #12]
 800fa1e:	88fa      	ldrh	r2, [r7, #6]
 800fa20:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	2200      	movs	r2, #0
 800fa28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	2222      	movs	r2, #34	@ 0x22
 800fa30:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d02d      	beq.n	800fa9a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa44:	4a40      	ldr	r2, [pc, #256]	@ (800fb48 <UART_Start_Receive_DMA+0x140>)
 800fa46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa4e:	4a3f      	ldr	r2, [pc, #252]	@ (800fb4c <UART_Start_Receive_DMA+0x144>)
 800fa50:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa58:	4a3d      	ldr	r2, [pc, #244]	@ (800fb50 <UART_Start_Receive_DMA+0x148>)
 800fa5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800fa5c:	68fb      	ldr	r3, [r7, #12]
 800fa5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fa62:	2200      	movs	r2, #0
 800fa64:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	681b      	ldr	r3, [r3, #0]
 800fa70:	3324      	adds	r3, #36	@ 0x24
 800fa72:	4619      	mov	r1, r3
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa78:	461a      	mov	r2, r3
 800fa7a:	88fb      	ldrh	r3, [r7, #6]
 800fa7c:	f7fa f902 	bl	8009c84 <HAL_DMA_Start_IT>
 800fa80:	4603      	mov	r3, r0
 800fa82:	2b00      	cmp	r3, #0
 800fa84:	d009      	beq.n	800fa9a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	2210      	movs	r2, #16
 800fa8a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	2220      	movs	r2, #32
 800fa92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800fa96:	2301      	movs	r3, #1
 800fa98:	e051      	b.n	800fb3e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800fa9a:	68fb      	ldr	r3, [r7, #12]
 800fa9c:	691b      	ldr	r3, [r3, #16]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d018      	beq.n	800fad4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	681b      	ldr	r3, [r3, #0]
 800faa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800faaa:	e853 3f00 	ldrex	r3, [r3]
 800faae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fab6:	657b      	str	r3, [r7, #84]	@ 0x54
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	461a      	mov	r2, r3
 800fabe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fac0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fac2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fac4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800fac6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fac8:	e841 2300 	strex	r3, r2, [r1]
 800facc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800face:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d1e6      	bne.n	800faa2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	3308      	adds	r3, #8
 800fada:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fadc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fade:	e853 3f00 	ldrex	r3, [r3]
 800fae2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fae6:	f043 0301 	orr.w	r3, r3, #1
 800faea:	653b      	str	r3, [r7, #80]	@ 0x50
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	681b      	ldr	r3, [r3, #0]
 800faf0:	3308      	adds	r3, #8
 800faf2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800faf4:	637a      	str	r2, [r7, #52]	@ 0x34
 800faf6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800faf8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800fafa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fafc:	e841 2300 	strex	r3, r2, [r1]
 800fb00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800fb02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	d1e5      	bne.n	800fad4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	3308      	adds	r3, #8
 800fb0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb10:	697b      	ldr	r3, [r7, #20]
 800fb12:	e853 3f00 	ldrex	r3, [r3]
 800fb16:	613b      	str	r3, [r7, #16]
   return(result);
 800fb18:	693b      	ldr	r3, [r7, #16]
 800fb1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fb1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	3308      	adds	r3, #8
 800fb26:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fb28:	623a      	str	r2, [r7, #32]
 800fb2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb2c:	69f9      	ldr	r1, [r7, #28]
 800fb2e:	6a3a      	ldr	r2, [r7, #32]
 800fb30:	e841 2300 	strex	r3, r2, [r1]
 800fb34:	61bb      	str	r3, [r7, #24]
   return(result);
 800fb36:	69bb      	ldr	r3, [r7, #24]
 800fb38:	2b00      	cmp	r3, #0
 800fb3a:	d1e5      	bne.n	800fb08 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800fb3c:	2300      	movs	r3, #0
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	3758      	adds	r7, #88	@ 0x58
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}
 800fb46:	bf00      	nop
 800fb48:	0800fd59 	.word	0x0800fd59
 800fb4c:	0800fe85 	.word	0x0800fe85
 800fb50:	0800fec3 	.word	0x0800fec3

0800fb54 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800fb54:	b480      	push	{r7}
 800fb56:	b08f      	sub	sp, #60	@ 0x3c
 800fb58:	af00      	add	r7, sp, #0
 800fb5a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	681b      	ldr	r3, [r3, #0]
 800fb60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb62:	6a3b      	ldr	r3, [r7, #32]
 800fb64:	e853 3f00 	ldrex	r3, [r3]
 800fb68:	61fb      	str	r3, [r7, #28]
   return(result);
 800fb6a:	69fb      	ldr	r3, [r7, #28]
 800fb6c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800fb70:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb72:	687b      	ldr	r3, [r7, #4]
 800fb74:	681b      	ldr	r3, [r3, #0]
 800fb76:	461a      	mov	r2, r3
 800fb78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fb7c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fb80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fb82:	e841 2300 	strex	r3, r2, [r1]
 800fb86:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fb88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d1e6      	bne.n	800fb5c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	3308      	adds	r3, #8
 800fb94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	e853 3f00 	ldrex	r3, [r3]
 800fb9c:	60bb      	str	r3, [r7, #8]
   return(result);
 800fb9e:	68bb      	ldr	r3, [r7, #8]
 800fba0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800fba4:	633b      	str	r3, [r7, #48]	@ 0x30
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	681b      	ldr	r3, [r3, #0]
 800fbaa:	3308      	adds	r3, #8
 800fbac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fbae:	61ba      	str	r2, [r7, #24]
 800fbb0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbb2:	6979      	ldr	r1, [r7, #20]
 800fbb4:	69ba      	ldr	r2, [r7, #24]
 800fbb6:	e841 2300 	strex	r3, r2, [r1]
 800fbba:	613b      	str	r3, [r7, #16]
   return(result);
 800fbbc:	693b      	ldr	r3, [r7, #16]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d1e5      	bne.n	800fb8e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	2220      	movs	r2, #32
 800fbc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800fbca:	bf00      	nop
 800fbcc:	373c      	adds	r7, #60	@ 0x3c
 800fbce:	46bd      	mov	sp, r7
 800fbd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd4:	4770      	bx	lr

0800fbd6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fbd6:	b480      	push	{r7}
 800fbd8:	b095      	sub	sp, #84	@ 0x54
 800fbda:	af00      	add	r7, sp, #0
 800fbdc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbe6:	e853 3f00 	ldrex	r3, [r3]
 800fbea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800fbec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fbee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fbf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	461a      	mov	r2, r3
 800fbfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fbfc:	643b      	str	r3, [r7, #64]	@ 0x40
 800fbfe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc00:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800fc02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800fc04:	e841 2300 	strex	r3, r2, [r1]
 800fc08:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800fc0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d1e6      	bne.n	800fbde <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fc10:	687b      	ldr	r3, [r7, #4]
 800fc12:	681b      	ldr	r3, [r3, #0]
 800fc14:	3308      	adds	r3, #8
 800fc16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc18:	6a3b      	ldr	r3, [r7, #32]
 800fc1a:	e853 3f00 	ldrex	r3, [r3]
 800fc1e:	61fb      	str	r3, [r7, #28]
   return(result);
 800fc20:	69fb      	ldr	r3, [r7, #28]
 800fc22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fc26:	f023 0301 	bic.w	r3, r3, #1
 800fc2a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	3308      	adds	r3, #8
 800fc32:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc34:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800fc36:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc38:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800fc3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800fc3c:	e841 2300 	strex	r3, r2, [r1]
 800fc40:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800fc42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc44:	2b00      	cmp	r3, #0
 800fc46:	d1e3      	bne.n	800fc10 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc4c:	2b01      	cmp	r3, #1
 800fc4e:	d118      	bne.n	800fc82 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	e853 3f00 	ldrex	r3, [r3]
 800fc5c:	60bb      	str	r3, [r7, #8]
   return(result);
 800fc5e:	68bb      	ldr	r3, [r7, #8]
 800fc60:	f023 0310 	bic.w	r3, r3, #16
 800fc64:	647b      	str	r3, [r7, #68]	@ 0x44
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	461a      	mov	r2, r3
 800fc6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fc6e:	61bb      	str	r3, [r7, #24]
 800fc70:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fc72:	6979      	ldr	r1, [r7, #20]
 800fc74:	69ba      	ldr	r2, [r7, #24]
 800fc76:	e841 2300 	strex	r3, r2, [r1]
 800fc7a:	613b      	str	r3, [r7, #16]
   return(result);
 800fc7c:	693b      	ldr	r3, [r7, #16]
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d1e6      	bne.n	800fc50 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2220      	movs	r2, #32
 800fc86:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	2200      	movs	r2, #0
 800fc94:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800fc96:	bf00      	nop
 800fc98:	3754      	adds	r7, #84	@ 0x54
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fca0:	4770      	bx	lr

0800fca2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800fca2:	b580      	push	{r7, lr}
 800fca4:	b090      	sub	sp, #64	@ 0x40
 800fca6:	af00      	add	r7, sp, #0
 800fca8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	681b      	ldr	r3, [r3, #0]
 800fcb6:	f003 0320 	and.w	r3, r3, #32
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d137      	bne.n	800fd2e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800fcbe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fcc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	3308      	adds	r3, #8
 800fccc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcd0:	e853 3f00 	ldrex	r3, [r3]
 800fcd4:	623b      	str	r3, [r7, #32]
   return(result);
 800fcd6:	6a3b      	ldr	r3, [r7, #32]
 800fcd8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fcdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fcde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	3308      	adds	r3, #8
 800fce4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800fce6:	633a      	str	r2, [r7, #48]	@ 0x30
 800fce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fcec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fcee:	e841 2300 	strex	r3, r2, [r1]
 800fcf2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fcf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcf6:	2b00      	cmp	r3, #0
 800fcf8:	d1e5      	bne.n	800fcc6 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800fcfa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd00:	693b      	ldr	r3, [r7, #16]
 800fd02:	e853 3f00 	ldrex	r3, [r3]
 800fd06:	60fb      	str	r3, [r7, #12]
   return(result);
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fd0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800fd10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd12:	681b      	ldr	r3, [r3, #0]
 800fd14:	461a      	mov	r2, r3
 800fd16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fd18:	61fb      	str	r3, [r7, #28]
 800fd1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd1c:	69b9      	ldr	r1, [r7, #24]
 800fd1e:	69fa      	ldr	r2, [r7, #28]
 800fd20:	e841 2300 	strex	r3, r2, [r1]
 800fd24:	617b      	str	r3, [r7, #20]
   return(result);
 800fd26:	697b      	ldr	r3, [r7, #20]
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d1e6      	bne.n	800fcfa <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fd2c:	e002      	b.n	800fd34 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800fd2e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800fd30:	f7ff f9bc 	bl	800f0ac <HAL_UART_TxCpltCallback>
}
 800fd34:	bf00      	nop
 800fd36:	3740      	adds	r7, #64	@ 0x40
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	bd80      	pop	{r7, pc}

0800fd3c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b084      	sub	sp, #16
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd48:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800fd4a:	68f8      	ldr	r0, [r7, #12]
 800fd4c:	f7ff f9b8 	bl	800f0c0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fd50:	bf00      	nop
 800fd52:	3710      	adds	r7, #16
 800fd54:	46bd      	mov	sp, r7
 800fd56:	bd80      	pop	{r7, pc}

0800fd58 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b09c      	sub	sp, #112	@ 0x70
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd64:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	681b      	ldr	r3, [r3, #0]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	f003 0320 	and.w	r3, r3, #32
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d171      	bne.n	800fe58 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800fd74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd76:	2200      	movs	r2, #0
 800fd78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fd7c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd7e:	681b      	ldr	r3, [r3, #0]
 800fd80:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fd84:	e853 3f00 	ldrex	r3, [r3]
 800fd88:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fd8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fd8c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fd90:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fd92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd94:	681b      	ldr	r3, [r3, #0]
 800fd96:	461a      	mov	r2, r3
 800fd98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd9a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fd9c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd9e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fda0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fda2:	e841 2300 	strex	r3, r2, [r1]
 800fda6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fda8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d1e6      	bne.n	800fd7c <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fdae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdb0:	681b      	ldr	r3, [r3, #0]
 800fdb2:	3308      	adds	r3, #8
 800fdb4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fdb8:	e853 3f00 	ldrex	r3, [r3]
 800fdbc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fdbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdc0:	f023 0301 	bic.w	r3, r3, #1
 800fdc4:	667b      	str	r3, [r7, #100]	@ 0x64
 800fdc6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdc8:	681b      	ldr	r3, [r3, #0]
 800fdca:	3308      	adds	r3, #8
 800fdcc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fdce:	647a      	str	r2, [r7, #68]	@ 0x44
 800fdd0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fdd2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fdd4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fdd6:	e841 2300 	strex	r3, r2, [r1]
 800fdda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fddc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fdde:	2b00      	cmp	r3, #0
 800fde0:	d1e5      	bne.n	800fdae <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fde2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	3308      	adds	r3, #8
 800fde8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fdea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdec:	e853 3f00 	ldrex	r3, [r3]
 800fdf0:	623b      	str	r3, [r7, #32]
   return(result);
 800fdf2:	6a3b      	ldr	r3, [r7, #32]
 800fdf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fdf8:	663b      	str	r3, [r7, #96]	@ 0x60
 800fdfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	3308      	adds	r3, #8
 800fe00:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fe02:	633a      	str	r2, [r7, #48]	@ 0x30
 800fe04:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fe08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe0a:	e841 2300 	strex	r3, r2, [r1]
 800fe0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fe10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe12:	2b00      	cmp	r3, #0
 800fe14:	d1e5      	bne.n	800fde2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fe16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe18:	2220      	movs	r2, #32
 800fe1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe22:	2b01      	cmp	r3, #1
 800fe24:	d118      	bne.n	800fe58 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fe26:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fe2c:	693b      	ldr	r3, [r7, #16]
 800fe2e:	e853 3f00 	ldrex	r3, [r3]
 800fe32:	60fb      	str	r3, [r7, #12]
   return(result);
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	f023 0310 	bic.w	r3, r3, #16
 800fe3a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fe3c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	461a      	mov	r2, r3
 800fe42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fe44:	61fb      	str	r3, [r7, #28]
 800fe46:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fe48:	69b9      	ldr	r1, [r7, #24]
 800fe4a:	69fa      	ldr	r2, [r7, #28]
 800fe4c:	e841 2300 	strex	r3, r2, [r1]
 800fe50:	617b      	str	r3, [r7, #20]
   return(result);
 800fe52:	697b      	ldr	r3, [r7, #20]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d1e6      	bne.n	800fe26 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fe58:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe60:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe62:	2b01      	cmp	r3, #1
 800fe64:	d107      	bne.n	800fe76 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fe66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fe6c:	4619      	mov	r1, r3
 800fe6e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fe70:	f7f6 fdc4 	bl	80069fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fe74:	e002      	b.n	800fe7c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800fe76:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fe78:	f7ff f92c 	bl	800f0d4 <HAL_UART_RxCpltCallback>
}
 800fe7c:	bf00      	nop
 800fe7e:	3770      	adds	r7, #112	@ 0x70
 800fe80:	46bd      	mov	sp, r7
 800fe82:	bd80      	pop	{r7, pc}

0800fe84 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fe84:	b580      	push	{r7, lr}
 800fe86:	b084      	sub	sp, #16
 800fe88:	af00      	add	r7, sp, #0
 800fe8a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe90:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	2201      	movs	r2, #1
 800fe96:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fe9c:	2b01      	cmp	r3, #1
 800fe9e:	d109      	bne.n	800feb4 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800fea6:	085b      	lsrs	r3, r3, #1
 800fea8:	b29b      	uxth	r3, r3
 800feaa:	4619      	mov	r1, r3
 800feac:	68f8      	ldr	r0, [r7, #12]
 800feae:	f7f6 fda5 	bl	80069fc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800feb2:	e002      	b.n	800feba <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800feb4:	68f8      	ldr	r0, [r7, #12]
 800feb6:	f7ff f917 	bl	800f0e8 <HAL_UART_RxHalfCpltCallback>
}
 800feba:	bf00      	nop
 800febc:	3710      	adds	r7, #16
 800febe:	46bd      	mov	sp, r7
 800fec0:	bd80      	pop	{r7, pc}

0800fec2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fec2:	b580      	push	{r7, lr}
 800fec4:	b086      	sub	sp, #24
 800fec6:	af00      	add	r7, sp, #0
 800fec8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fece:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fed6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800fed8:	697b      	ldr	r3, [r7, #20]
 800feda:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800fede:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800fee0:	697b      	ldr	r3, [r7, #20]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	689b      	ldr	r3, [r3, #8]
 800fee6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800feea:	2b80      	cmp	r3, #128	@ 0x80
 800feec:	d109      	bne.n	800ff02 <UART_DMAError+0x40>
 800feee:	693b      	ldr	r3, [r7, #16]
 800fef0:	2b21      	cmp	r3, #33	@ 0x21
 800fef2:	d106      	bne.n	800ff02 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800fef4:	697b      	ldr	r3, [r7, #20]
 800fef6:	2200      	movs	r2, #0
 800fef8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800fefc:	6978      	ldr	r0, [r7, #20]
 800fefe:	f7ff fe29 	bl	800fb54 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ff02:	697b      	ldr	r3, [r7, #20]
 800ff04:	681b      	ldr	r3, [r3, #0]
 800ff06:	689b      	ldr	r3, [r3, #8]
 800ff08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ff0c:	2b40      	cmp	r3, #64	@ 0x40
 800ff0e:	d109      	bne.n	800ff24 <UART_DMAError+0x62>
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	2b22      	cmp	r3, #34	@ 0x22
 800ff14:	d106      	bne.n	800ff24 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	2200      	movs	r2, #0
 800ff1a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800ff1e:	6978      	ldr	r0, [r7, #20]
 800ff20:	f7ff fe59 	bl	800fbd6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ff24:	697b      	ldr	r3, [r7, #20]
 800ff26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff2a:	f043 0210 	orr.w	r2, r3, #16
 800ff2e:	697b      	ldr	r3, [r7, #20]
 800ff30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ff34:	6978      	ldr	r0, [r7, #20]
 800ff36:	f7f6 feb5 	bl	8006ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ff3a:	bf00      	nop
 800ff3c:	3718      	adds	r7, #24
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}

0800ff42 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ff42:	b580      	push	{r7, lr}
 800ff44:	b084      	sub	sp, #16
 800ff46:	af00      	add	r7, sp, #0
 800ff48:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff4e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	2200      	movs	r2, #0
 800ff54:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ff58:	68f8      	ldr	r0, [r7, #12]
 800ff5a:	f7f6 fea3 	bl	8006ca4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ff5e:	bf00      	nop
 800ff60:	3710      	adds	r7, #16
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}

0800ff66 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ff66:	b580      	push	{r7, lr}
 800ff68:	b088      	sub	sp, #32
 800ff6a:	af00      	add	r7, sp, #0
 800ff6c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	681b      	ldr	r3, [r3, #0]
 800ff72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	e853 3f00 	ldrex	r3, [r3]
 800ff7a:	60bb      	str	r3, [r7, #8]
   return(result);
 800ff7c:	68bb      	ldr	r3, [r7, #8]
 800ff7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ff82:	61fb      	str	r3, [r7, #28]
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	681b      	ldr	r3, [r3, #0]
 800ff88:	461a      	mov	r2, r3
 800ff8a:	69fb      	ldr	r3, [r7, #28]
 800ff8c:	61bb      	str	r3, [r7, #24]
 800ff8e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff90:	6979      	ldr	r1, [r7, #20]
 800ff92:	69ba      	ldr	r2, [r7, #24]
 800ff94:	e841 2300 	strex	r3, r2, [r1]
 800ff98:	613b      	str	r3, [r7, #16]
   return(result);
 800ff9a:	693b      	ldr	r3, [r7, #16]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d1e6      	bne.n	800ff6e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2220      	movs	r2, #32
 800ffa4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	2200      	movs	r2, #0
 800ffac:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ffae:	6878      	ldr	r0, [r7, #4]
 800ffb0:	f7ff f87c 	bl	800f0ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ffb4:	bf00      	nop
 800ffb6:	3720      	adds	r7, #32
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}

0800ffbc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ffbc:	b480      	push	{r7}
 800ffbe:	b083      	sub	sp, #12
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ffc4:	bf00      	nop
 800ffc6:	370c      	adds	r7, #12
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffce:	4770      	bx	lr

0800ffd0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ffd0:	b480      	push	{r7}
 800ffd2:	b083      	sub	sp, #12
 800ffd4:	af00      	add	r7, sp, #0
 800ffd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ffd8:	bf00      	nop
 800ffda:	370c      	adds	r7, #12
 800ffdc:	46bd      	mov	sp, r7
 800ffde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffe2:	4770      	bx	lr

0800ffe4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ffe4:	b480      	push	{r7}
 800ffe6:	b083      	sub	sp, #12
 800ffe8:	af00      	add	r7, sp, #0
 800ffea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ffec:	bf00      	nop
 800ffee:	370c      	adds	r7, #12
 800fff0:	46bd      	mov	sp, r7
 800fff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fff6:	4770      	bx	lr

0800fff8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800fff8:	b480      	push	{r7}
 800fffa:	b085      	sub	sp, #20
 800fffc:	af00      	add	r7, sp, #0
 800fffe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010006:	2b01      	cmp	r3, #1
 8010008:	d101      	bne.n	801000e <HAL_UARTEx_DisableFifoMode+0x16>
 801000a:	2302      	movs	r3, #2
 801000c:	e027      	b.n	801005e <HAL_UARTEx_DisableFifoMode+0x66>
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	2201      	movs	r2, #1
 8010012:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	2224      	movs	r2, #36	@ 0x24
 801001a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801001e:	687b      	ldr	r3, [r7, #4]
 8010020:	681b      	ldr	r3, [r3, #0]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010026:	687b      	ldr	r3, [r7, #4]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	681a      	ldr	r2, [r3, #0]
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	f022 0201 	bic.w	r2, r2, #1
 8010034:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801003c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801003e:	687b      	ldr	r3, [r7, #4]
 8010040:	2200      	movs	r2, #0
 8010042:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	68fa      	ldr	r2, [r7, #12]
 801004a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	2220      	movs	r2, #32
 8010050:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	2200      	movs	r2, #0
 8010058:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801005c:	2300      	movs	r3, #0
}
 801005e:	4618      	mov	r0, r3
 8010060:	3714      	adds	r7, #20
 8010062:	46bd      	mov	sp, r7
 8010064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010068:	4770      	bx	lr

0801006a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801006a:	b580      	push	{r7, lr}
 801006c:	b084      	sub	sp, #16
 801006e:	af00      	add	r7, sp, #0
 8010070:	6078      	str	r0, [r7, #4]
 8010072:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 801007a:	2b01      	cmp	r3, #1
 801007c:	d101      	bne.n	8010082 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801007e:	2302      	movs	r3, #2
 8010080:	e02d      	b.n	80100de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	2201      	movs	r2, #1
 8010086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	2224      	movs	r2, #36	@ 0x24
 801008e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	681b      	ldr	r3, [r3, #0]
 8010098:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801009a:	687b      	ldr	r3, [r7, #4]
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	681a      	ldr	r2, [r3, #0]
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	f022 0201 	bic.w	r2, r2, #1
 80100a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80100aa:	687b      	ldr	r3, [r7, #4]
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	689b      	ldr	r3, [r3, #8]
 80100b0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	683a      	ldr	r2, [r7, #0]
 80100ba:	430a      	orrs	r2, r1
 80100bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80100be:	6878      	ldr	r0, [r7, #4]
 80100c0:	f000 f8a4 	bl	801020c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80100c4:	687b      	ldr	r3, [r7, #4]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	68fa      	ldr	r2, [r7, #12]
 80100ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	2220      	movs	r2, #32
 80100d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	2200      	movs	r2, #0
 80100d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80100dc:	2300      	movs	r3, #0
}
 80100de:	4618      	mov	r0, r3
 80100e0:	3710      	adds	r7, #16
 80100e2:	46bd      	mov	sp, r7
 80100e4:	bd80      	pop	{r7, pc}

080100e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80100e6:	b580      	push	{r7, lr}
 80100e8:	b084      	sub	sp, #16
 80100ea:	af00      	add	r7, sp, #0
 80100ec:	6078      	str	r0, [r7, #4]
 80100ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80100f6:	2b01      	cmp	r3, #1
 80100f8:	d101      	bne.n	80100fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80100fa:	2302      	movs	r3, #2
 80100fc:	e02d      	b.n	801015a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	2201      	movs	r2, #1
 8010102:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	2224      	movs	r2, #36	@ 0x24
 801010a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	681b      	ldr	r3, [r3, #0]
 8010114:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	681b      	ldr	r3, [r3, #0]
 801011a:	681a      	ldr	r2, [r3, #0]
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	f022 0201 	bic.w	r2, r2, #1
 8010124:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	681b      	ldr	r3, [r3, #0]
 801012a:	689b      	ldr	r3, [r3, #8]
 801012c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	683a      	ldr	r2, [r7, #0]
 8010136:	430a      	orrs	r2, r1
 8010138:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801013a:	6878      	ldr	r0, [r7, #4]
 801013c:	f000 f866 	bl	801020c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010140:	687b      	ldr	r3, [r7, #4]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	68fa      	ldr	r2, [r7, #12]
 8010146:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	2220      	movs	r2, #32
 801014c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	2200      	movs	r2, #0
 8010154:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010158:	2300      	movs	r3, #0
}
 801015a:	4618      	mov	r0, r3
 801015c:	3710      	adds	r7, #16
 801015e:	46bd      	mov	sp, r7
 8010160:	bd80      	pop	{r7, pc}

08010162 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010162:	b580      	push	{r7, lr}
 8010164:	b08c      	sub	sp, #48	@ 0x30
 8010166:	af00      	add	r7, sp, #0
 8010168:	60f8      	str	r0, [r7, #12]
 801016a:	60b9      	str	r1, [r7, #8]
 801016c:	4613      	mov	r3, r2
 801016e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8010176:	2b20      	cmp	r3, #32
 8010178:	d142      	bne.n	8010200 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 801017a:	68bb      	ldr	r3, [r7, #8]
 801017c:	2b00      	cmp	r3, #0
 801017e:	d002      	beq.n	8010186 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8010180:	88fb      	ldrh	r3, [r7, #6]
 8010182:	2b00      	cmp	r3, #0
 8010184:	d101      	bne.n	801018a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8010186:	2301      	movs	r3, #1
 8010188:	e03b      	b.n	8010202 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 801018a:	68fb      	ldr	r3, [r7, #12]
 801018c:	2201      	movs	r2, #1
 801018e:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010190:	68fb      	ldr	r3, [r7, #12]
 8010192:	2200      	movs	r2, #0
 8010194:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8010196:	88fb      	ldrh	r3, [r7, #6]
 8010198:	461a      	mov	r2, r3
 801019a:	68b9      	ldr	r1, [r7, #8]
 801019c:	68f8      	ldr	r0, [r7, #12]
 801019e:	f7ff fc33 	bl	800fa08 <UART_Start_Receive_DMA>
 80101a2:	4603      	mov	r3, r0
 80101a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80101a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d124      	bne.n	80101fa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80101b4:	2b01      	cmp	r3, #1
 80101b6:	d11d      	bne.n	80101f4 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	681b      	ldr	r3, [r3, #0]
 80101bc:	2210      	movs	r2, #16
 80101be:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101c0:	68fb      	ldr	r3, [r7, #12]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101c6:	69bb      	ldr	r3, [r7, #24]
 80101c8:	e853 3f00 	ldrex	r3, [r3]
 80101cc:	617b      	str	r3, [r7, #20]
   return(result);
 80101ce:	697b      	ldr	r3, [r7, #20]
 80101d0:	f043 0310 	orr.w	r3, r3, #16
 80101d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	461a      	mov	r2, r3
 80101dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101de:	627b      	str	r3, [r7, #36]	@ 0x24
 80101e0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101e2:	6a39      	ldr	r1, [r7, #32]
 80101e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80101e6:	e841 2300 	strex	r3, r2, [r1]
 80101ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80101ec:	69fb      	ldr	r3, [r7, #28]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	d1e6      	bne.n	80101c0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80101f2:	e002      	b.n	80101fa <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80101f4:	2301      	movs	r3, #1
 80101f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80101fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80101fe:	e000      	b.n	8010202 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8010200:	2302      	movs	r3, #2
  }
}
 8010202:	4618      	mov	r0, r3
 8010204:	3730      	adds	r7, #48	@ 0x30
 8010206:	46bd      	mov	sp, r7
 8010208:	bd80      	pop	{r7, pc}
	...

0801020c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801020c:	b480      	push	{r7}
 801020e:	b085      	sub	sp, #20
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010218:	2b00      	cmp	r3, #0
 801021a:	d108      	bne.n	801022e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	2201      	movs	r2, #1
 8010220:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	2201      	movs	r2, #1
 8010228:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801022c:	e031      	b.n	8010292 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801022e:	2308      	movs	r3, #8
 8010230:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010232:	2308      	movs	r3, #8
 8010234:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	689b      	ldr	r3, [r3, #8]
 801023c:	0e5b      	lsrs	r3, r3, #25
 801023e:	b2db      	uxtb	r3, r3
 8010240:	f003 0307 	and.w	r3, r3, #7
 8010244:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	689b      	ldr	r3, [r3, #8]
 801024c:	0f5b      	lsrs	r3, r3, #29
 801024e:	b2db      	uxtb	r3, r3
 8010250:	f003 0307 	and.w	r3, r3, #7
 8010254:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010256:	7bbb      	ldrb	r3, [r7, #14]
 8010258:	7b3a      	ldrb	r2, [r7, #12]
 801025a:	4911      	ldr	r1, [pc, #68]	@ (80102a0 <UARTEx_SetNbDataToProcess+0x94>)
 801025c:	5c8a      	ldrb	r2, [r1, r2]
 801025e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010262:	7b3a      	ldrb	r2, [r7, #12]
 8010264:	490f      	ldr	r1, [pc, #60]	@ (80102a4 <UARTEx_SetNbDataToProcess+0x98>)
 8010266:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010268:	fb93 f3f2 	sdiv	r3, r3, r2
 801026c:	b29a      	uxth	r2, r3
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010274:	7bfb      	ldrb	r3, [r7, #15]
 8010276:	7b7a      	ldrb	r2, [r7, #13]
 8010278:	4909      	ldr	r1, [pc, #36]	@ (80102a0 <UARTEx_SetNbDataToProcess+0x94>)
 801027a:	5c8a      	ldrb	r2, [r1, r2]
 801027c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010280:	7b7a      	ldrb	r2, [r7, #13]
 8010282:	4908      	ldr	r1, [pc, #32]	@ (80102a4 <UARTEx_SetNbDataToProcess+0x98>)
 8010284:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010286:	fb93 f3f2 	sdiv	r3, r3, r2
 801028a:	b29a      	uxth	r2, r3
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010292:	bf00      	nop
 8010294:	3714      	adds	r7, #20
 8010296:	46bd      	mov	sp, r7
 8010298:	f85d 7b04 	ldr.w	r7, [sp], #4
 801029c:	4770      	bx	lr
 801029e:	bf00      	nop
 80102a0:	0801c0f8 	.word	0x0801c0f8
 80102a4:	0801c100 	.word	0x0801c100

080102a8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80102a8:	b480      	push	{r7}
 80102aa:	b085      	sub	sp, #20
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80102b0:	687b      	ldr	r3, [r7, #4]
 80102b2:	2200      	movs	r2, #0
 80102b4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80102b8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80102bc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	b29a      	uxth	r2, r3
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80102c8:	2300      	movs	r3, #0
}
 80102ca:	4618      	mov	r0, r3
 80102cc:	3714      	adds	r7, #20
 80102ce:	46bd      	mov	sp, r7
 80102d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102d4:	4770      	bx	lr

080102d6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80102d6:	b480      	push	{r7}
 80102d8:	b085      	sub	sp, #20
 80102da:	af00      	add	r7, sp, #0
 80102dc:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80102de:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 80102e2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80102ea:	b29a      	uxth	r2, r3
 80102ec:	68fb      	ldr	r3, [r7, #12]
 80102ee:	b29b      	uxth	r3, r3
 80102f0:	43db      	mvns	r3, r3
 80102f2:	b29b      	uxth	r3, r3
 80102f4:	4013      	ands	r3, r2
 80102f6:	b29a      	uxth	r2, r3
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80102fe:	2300      	movs	r3, #0
}
 8010300:	4618      	mov	r0, r3
 8010302:	3714      	adds	r7, #20
 8010304:	46bd      	mov	sp, r7
 8010306:	f85d 7b04 	ldr.w	r7, [sp], #4
 801030a:	4770      	bx	lr

0801030c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 801030c:	b480      	push	{r7}
 801030e:	b085      	sub	sp, #20
 8010310:	af00      	add	r7, sp, #0
 8010312:	60f8      	str	r0, [r7, #12]
 8010314:	1d3b      	adds	r3, r7, #4
 8010316:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	2201      	movs	r2, #1
 801031e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	2200      	movs	r2, #0
 8010326:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	2200      	movs	r2, #0
 801032e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	2200      	movs	r2, #0
 8010336:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 801033a:	2300      	movs	r3, #0
}
 801033c:	4618      	mov	r0, r3
 801033e:	3714      	adds	r7, #20
 8010340:	46bd      	mov	sp, r7
 8010342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010346:	4770      	bx	lr

08010348 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010348:	b480      	push	{r7}
 801034a:	b0a7      	sub	sp, #156	@ 0x9c
 801034c:	af00      	add	r7, sp, #0
 801034e:	6078      	str	r0, [r7, #4]
 8010350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8010352:	2300      	movs	r3, #0
 8010354:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8010358:	687a      	ldr	r2, [r7, #4]
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	781b      	ldrb	r3, [r3, #0]
 801035e:	009b      	lsls	r3, r3, #2
 8010360:	4413      	add	r3, r2
 8010362:	881b      	ldrh	r3, [r3, #0]
 8010364:	b29b      	uxth	r3, r3
 8010366:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 801036a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801036e:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8010372:	683b      	ldr	r3, [r7, #0]
 8010374:	78db      	ldrb	r3, [r3, #3]
 8010376:	2b03      	cmp	r3, #3
 8010378:	d81f      	bhi.n	80103ba <USB_ActivateEndpoint+0x72>
 801037a:	a201      	add	r2, pc, #4	@ (adr r2, 8010380 <USB_ActivateEndpoint+0x38>)
 801037c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010380:	08010391 	.word	0x08010391
 8010384:	080103ad 	.word	0x080103ad
 8010388:	080103c3 	.word	0x080103c3
 801038c:	0801039f 	.word	0x0801039f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8010390:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8010394:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8010398:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 801039c:	e012      	b.n	80103c4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 801039e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80103a2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80103a6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80103aa:	e00b      	b.n	80103c4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80103ac:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80103b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80103b4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 80103b8:	e004      	b.n	80103c4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80103ba:	2301      	movs	r3, #1
 80103bc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 80103c0:	e000      	b.n	80103c4 <USB_ActivateEndpoint+0x7c>
      break;
 80103c2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80103c4:	687a      	ldr	r2, [r7, #4]
 80103c6:	683b      	ldr	r3, [r7, #0]
 80103c8:	781b      	ldrb	r3, [r3, #0]
 80103ca:	009b      	lsls	r3, r3, #2
 80103cc:	441a      	add	r2, r3
 80103ce:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80103d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80103d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80103da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80103de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80103e2:	b29b      	uxth	r3, r3
 80103e4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80103e6:	687a      	ldr	r2, [r7, #4]
 80103e8:	683b      	ldr	r3, [r7, #0]
 80103ea:	781b      	ldrb	r3, [r3, #0]
 80103ec:	009b      	lsls	r3, r3, #2
 80103ee:	4413      	add	r3, r2
 80103f0:	881b      	ldrh	r3, [r3, #0]
 80103f2:	b29b      	uxth	r3, r3
 80103f4:	b21b      	sxth	r3, r3
 80103f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80103fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80103fe:	b21a      	sxth	r2, r3
 8010400:	683b      	ldr	r3, [r7, #0]
 8010402:	781b      	ldrb	r3, [r3, #0]
 8010404:	b21b      	sxth	r3, r3
 8010406:	4313      	orrs	r3, r2
 8010408:	b21b      	sxth	r3, r3
 801040a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 801040e:	687a      	ldr	r2, [r7, #4]
 8010410:	683b      	ldr	r3, [r7, #0]
 8010412:	781b      	ldrb	r3, [r3, #0]
 8010414:	009b      	lsls	r3, r3, #2
 8010416:	441a      	add	r2, r3
 8010418:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 801041c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010420:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010424:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010428:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801042c:	b29b      	uxth	r3, r3
 801042e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8010430:	683b      	ldr	r3, [r7, #0]
 8010432:	7b1b      	ldrb	r3, [r3, #12]
 8010434:	2b00      	cmp	r3, #0
 8010436:	f040 8180 	bne.w	801073a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 801043a:	683b      	ldr	r3, [r7, #0]
 801043c:	785b      	ldrb	r3, [r3, #1]
 801043e:	2b00      	cmp	r3, #0
 8010440:	f000 8084 	beq.w	801054c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	61bb      	str	r3, [r7, #24]
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801044e:	b29b      	uxth	r3, r3
 8010450:	461a      	mov	r2, r3
 8010452:	69bb      	ldr	r3, [r7, #24]
 8010454:	4413      	add	r3, r2
 8010456:	61bb      	str	r3, [r7, #24]
 8010458:	683b      	ldr	r3, [r7, #0]
 801045a:	781b      	ldrb	r3, [r3, #0]
 801045c:	00da      	lsls	r2, r3, #3
 801045e:	69bb      	ldr	r3, [r7, #24]
 8010460:	4413      	add	r3, r2
 8010462:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8010466:	617b      	str	r3, [r7, #20]
 8010468:	683b      	ldr	r3, [r7, #0]
 801046a:	88db      	ldrh	r3, [r3, #6]
 801046c:	085b      	lsrs	r3, r3, #1
 801046e:	b29b      	uxth	r3, r3
 8010470:	005b      	lsls	r3, r3, #1
 8010472:	b29a      	uxth	r2, r3
 8010474:	697b      	ldr	r3, [r7, #20]
 8010476:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010478:	687a      	ldr	r2, [r7, #4]
 801047a:	683b      	ldr	r3, [r7, #0]
 801047c:	781b      	ldrb	r3, [r3, #0]
 801047e:	009b      	lsls	r3, r3, #2
 8010480:	4413      	add	r3, r2
 8010482:	881b      	ldrh	r3, [r3, #0]
 8010484:	827b      	strh	r3, [r7, #18]
 8010486:	8a7b      	ldrh	r3, [r7, #18]
 8010488:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801048c:	2b00      	cmp	r3, #0
 801048e:	d01b      	beq.n	80104c8 <USB_ActivateEndpoint+0x180>
 8010490:	687a      	ldr	r2, [r7, #4]
 8010492:	683b      	ldr	r3, [r7, #0]
 8010494:	781b      	ldrb	r3, [r3, #0]
 8010496:	009b      	lsls	r3, r3, #2
 8010498:	4413      	add	r3, r2
 801049a:	881b      	ldrh	r3, [r3, #0]
 801049c:	b29b      	uxth	r3, r3
 801049e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80104a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80104a6:	823b      	strh	r3, [r7, #16]
 80104a8:	687a      	ldr	r2, [r7, #4]
 80104aa:	683b      	ldr	r3, [r7, #0]
 80104ac:	781b      	ldrb	r3, [r3, #0]
 80104ae:	009b      	lsls	r3, r3, #2
 80104b0:	441a      	add	r2, r3
 80104b2:	8a3b      	ldrh	r3, [r7, #16]
 80104b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80104b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80104bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80104c0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80104c4:	b29b      	uxth	r3, r3
 80104c6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80104c8:	683b      	ldr	r3, [r7, #0]
 80104ca:	78db      	ldrb	r3, [r3, #3]
 80104cc:	2b01      	cmp	r3, #1
 80104ce:	d020      	beq.n	8010512 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80104d0:	687a      	ldr	r2, [r7, #4]
 80104d2:	683b      	ldr	r3, [r7, #0]
 80104d4:	781b      	ldrb	r3, [r3, #0]
 80104d6:	009b      	lsls	r3, r3, #2
 80104d8:	4413      	add	r3, r2
 80104da:	881b      	ldrh	r3, [r3, #0]
 80104dc:	b29b      	uxth	r3, r3
 80104de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80104e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80104e6:	81bb      	strh	r3, [r7, #12]
 80104e8:	89bb      	ldrh	r3, [r7, #12]
 80104ea:	f083 0320 	eor.w	r3, r3, #32
 80104ee:	81bb      	strh	r3, [r7, #12]
 80104f0:	687a      	ldr	r2, [r7, #4]
 80104f2:	683b      	ldr	r3, [r7, #0]
 80104f4:	781b      	ldrb	r3, [r3, #0]
 80104f6:	009b      	lsls	r3, r3, #2
 80104f8:	441a      	add	r2, r3
 80104fa:	89bb      	ldrh	r3, [r7, #12]
 80104fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010500:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010504:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010508:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801050c:	b29b      	uxth	r3, r3
 801050e:	8013      	strh	r3, [r2, #0]
 8010510:	e3f9      	b.n	8010d06 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010512:	687a      	ldr	r2, [r7, #4]
 8010514:	683b      	ldr	r3, [r7, #0]
 8010516:	781b      	ldrb	r3, [r3, #0]
 8010518:	009b      	lsls	r3, r3, #2
 801051a:	4413      	add	r3, r2
 801051c:	881b      	ldrh	r3, [r3, #0]
 801051e:	b29b      	uxth	r3, r3
 8010520:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010524:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010528:	81fb      	strh	r3, [r7, #14]
 801052a:	687a      	ldr	r2, [r7, #4]
 801052c:	683b      	ldr	r3, [r7, #0]
 801052e:	781b      	ldrb	r3, [r3, #0]
 8010530:	009b      	lsls	r3, r3, #2
 8010532:	441a      	add	r2, r3
 8010534:	89fb      	ldrh	r3, [r7, #14]
 8010536:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801053a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801053e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010546:	b29b      	uxth	r3, r3
 8010548:	8013      	strh	r3, [r2, #0]
 801054a:	e3dc      	b.n	8010d06 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010556:	b29b      	uxth	r3, r3
 8010558:	461a      	mov	r2, r3
 801055a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801055c:	4413      	add	r3, r2
 801055e:	633b      	str	r3, [r7, #48]	@ 0x30
 8010560:	683b      	ldr	r3, [r7, #0]
 8010562:	781b      	ldrb	r3, [r3, #0]
 8010564:	00da      	lsls	r2, r3, #3
 8010566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010568:	4413      	add	r3, r2
 801056a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 801056e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8010570:	683b      	ldr	r3, [r7, #0]
 8010572:	88db      	ldrh	r3, [r3, #6]
 8010574:	085b      	lsrs	r3, r3, #1
 8010576:	b29b      	uxth	r3, r3
 8010578:	005b      	lsls	r3, r3, #1
 801057a:	b29a      	uxth	r2, r3
 801057c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801057e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801058a:	b29b      	uxth	r3, r3
 801058c:	461a      	mov	r2, r3
 801058e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010590:	4413      	add	r3, r2
 8010592:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010594:	683b      	ldr	r3, [r7, #0]
 8010596:	781b      	ldrb	r3, [r3, #0]
 8010598:	00da      	lsls	r2, r3, #3
 801059a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801059c:	4413      	add	r3, r2
 801059e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80105a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80105a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105a6:	881b      	ldrh	r3, [r3, #0]
 80105a8:	b29b      	uxth	r3, r3
 80105aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80105ae:	b29a      	uxth	r2, r3
 80105b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105b2:	801a      	strh	r2, [r3, #0]
 80105b4:	683b      	ldr	r3, [r7, #0]
 80105b6:	691b      	ldr	r3, [r3, #16]
 80105b8:	2b00      	cmp	r3, #0
 80105ba:	d10a      	bne.n	80105d2 <USB_ActivateEndpoint+0x28a>
 80105bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105be:	881b      	ldrh	r3, [r3, #0]
 80105c0:	b29b      	uxth	r3, r3
 80105c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80105c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80105ca:	b29a      	uxth	r2, r3
 80105cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ce:	801a      	strh	r2, [r3, #0]
 80105d0:	e041      	b.n	8010656 <USB_ActivateEndpoint+0x30e>
 80105d2:	683b      	ldr	r3, [r7, #0]
 80105d4:	691b      	ldr	r3, [r3, #16]
 80105d6:	2b3e      	cmp	r3, #62	@ 0x3e
 80105d8:	d81c      	bhi.n	8010614 <USB_ActivateEndpoint+0x2cc>
 80105da:	683b      	ldr	r3, [r7, #0]
 80105dc:	691b      	ldr	r3, [r3, #16]
 80105de:	085b      	lsrs	r3, r3, #1
 80105e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80105e4:	683b      	ldr	r3, [r7, #0]
 80105e6:	691b      	ldr	r3, [r3, #16]
 80105e8:	f003 0301 	and.w	r3, r3, #1
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d004      	beq.n	80105fa <USB_ActivateEndpoint+0x2b2>
 80105f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80105f4:	3301      	adds	r3, #1
 80105f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80105fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105fc:	881b      	ldrh	r3, [r3, #0]
 80105fe:	b29a      	uxth	r2, r3
 8010600:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010604:	b29b      	uxth	r3, r3
 8010606:	029b      	lsls	r3, r3, #10
 8010608:	b29b      	uxth	r3, r3
 801060a:	4313      	orrs	r3, r2
 801060c:	b29a      	uxth	r2, r3
 801060e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010610:	801a      	strh	r2, [r3, #0]
 8010612:	e020      	b.n	8010656 <USB_ActivateEndpoint+0x30e>
 8010614:	683b      	ldr	r3, [r7, #0]
 8010616:	691b      	ldr	r3, [r3, #16]
 8010618:	095b      	lsrs	r3, r3, #5
 801061a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801061e:	683b      	ldr	r3, [r7, #0]
 8010620:	691b      	ldr	r3, [r3, #16]
 8010622:	f003 031f 	and.w	r3, r3, #31
 8010626:	2b00      	cmp	r3, #0
 8010628:	d104      	bne.n	8010634 <USB_ActivateEndpoint+0x2ec>
 801062a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801062e:	3b01      	subs	r3, #1
 8010630:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8010634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010636:	881b      	ldrh	r3, [r3, #0]
 8010638:	b29a      	uxth	r2, r3
 801063a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801063e:	b29b      	uxth	r3, r3
 8010640:	029b      	lsls	r3, r3, #10
 8010642:	b29b      	uxth	r3, r3
 8010644:	4313      	orrs	r3, r2
 8010646:	b29b      	uxth	r3, r3
 8010648:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801064c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010650:	b29a      	uxth	r2, r3
 8010652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010654:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010656:	687a      	ldr	r2, [r7, #4]
 8010658:	683b      	ldr	r3, [r7, #0]
 801065a:	781b      	ldrb	r3, [r3, #0]
 801065c:	009b      	lsls	r3, r3, #2
 801065e:	4413      	add	r3, r2
 8010660:	881b      	ldrh	r3, [r3, #0]
 8010662:	847b      	strh	r3, [r7, #34]	@ 0x22
 8010664:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8010666:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801066a:	2b00      	cmp	r3, #0
 801066c:	d01b      	beq.n	80106a6 <USB_ActivateEndpoint+0x35e>
 801066e:	687a      	ldr	r2, [r7, #4]
 8010670:	683b      	ldr	r3, [r7, #0]
 8010672:	781b      	ldrb	r3, [r3, #0]
 8010674:	009b      	lsls	r3, r3, #2
 8010676:	4413      	add	r3, r2
 8010678:	881b      	ldrh	r3, [r3, #0]
 801067a:	b29b      	uxth	r3, r3
 801067c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010680:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010684:	843b      	strh	r3, [r7, #32]
 8010686:	687a      	ldr	r2, [r7, #4]
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	781b      	ldrb	r3, [r3, #0]
 801068c:	009b      	lsls	r3, r3, #2
 801068e:	441a      	add	r2, r3
 8010690:	8c3b      	ldrh	r3, [r7, #32]
 8010692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801069a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801069e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80106a2:	b29b      	uxth	r3, r3
 80106a4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80106a6:	683b      	ldr	r3, [r7, #0]
 80106a8:	781b      	ldrb	r3, [r3, #0]
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d124      	bne.n	80106f8 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80106ae:	687a      	ldr	r2, [r7, #4]
 80106b0:	683b      	ldr	r3, [r7, #0]
 80106b2:	781b      	ldrb	r3, [r3, #0]
 80106b4:	009b      	lsls	r3, r3, #2
 80106b6:	4413      	add	r3, r2
 80106b8:	881b      	ldrh	r3, [r3, #0]
 80106ba:	b29b      	uxth	r3, r3
 80106bc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80106c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80106c4:	83bb      	strh	r3, [r7, #28]
 80106c6:	8bbb      	ldrh	r3, [r7, #28]
 80106c8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80106cc:	83bb      	strh	r3, [r7, #28]
 80106ce:	8bbb      	ldrh	r3, [r7, #28]
 80106d0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80106d4:	83bb      	strh	r3, [r7, #28]
 80106d6:	687a      	ldr	r2, [r7, #4]
 80106d8:	683b      	ldr	r3, [r7, #0]
 80106da:	781b      	ldrb	r3, [r3, #0]
 80106dc:	009b      	lsls	r3, r3, #2
 80106de:	441a      	add	r2, r3
 80106e0:	8bbb      	ldrh	r3, [r7, #28]
 80106e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80106e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80106ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80106ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	8013      	strh	r3, [r2, #0]
 80106f6:	e306      	b.n	8010d06 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80106f8:	687a      	ldr	r2, [r7, #4]
 80106fa:	683b      	ldr	r3, [r7, #0]
 80106fc:	781b      	ldrb	r3, [r3, #0]
 80106fe:	009b      	lsls	r3, r3, #2
 8010700:	4413      	add	r3, r2
 8010702:	881b      	ldrh	r3, [r3, #0]
 8010704:	b29b      	uxth	r3, r3
 8010706:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 801070a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801070e:	83fb      	strh	r3, [r7, #30]
 8010710:	8bfb      	ldrh	r3, [r7, #30]
 8010712:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010716:	83fb      	strh	r3, [r7, #30]
 8010718:	687a      	ldr	r2, [r7, #4]
 801071a:	683b      	ldr	r3, [r7, #0]
 801071c:	781b      	ldrb	r3, [r3, #0]
 801071e:	009b      	lsls	r3, r3, #2
 8010720:	441a      	add	r2, r3
 8010722:	8bfb      	ldrh	r3, [r7, #30]
 8010724:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010728:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801072c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010734:	b29b      	uxth	r3, r3
 8010736:	8013      	strh	r3, [r2, #0]
 8010738:	e2e5      	b.n	8010d06 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801073a:	683b      	ldr	r3, [r7, #0]
 801073c:	78db      	ldrb	r3, [r3, #3]
 801073e:	2b02      	cmp	r3, #2
 8010740:	d11e      	bne.n	8010780 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8010742:	687a      	ldr	r2, [r7, #4]
 8010744:	683b      	ldr	r3, [r7, #0]
 8010746:	781b      	ldrb	r3, [r3, #0]
 8010748:	009b      	lsls	r3, r3, #2
 801074a:	4413      	add	r3, r2
 801074c:	881b      	ldrh	r3, [r3, #0]
 801074e:	b29b      	uxth	r3, r3
 8010750:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010754:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010758:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 801075c:	687a      	ldr	r2, [r7, #4]
 801075e:	683b      	ldr	r3, [r7, #0]
 8010760:	781b      	ldrb	r3, [r3, #0]
 8010762:	009b      	lsls	r3, r3, #2
 8010764:	441a      	add	r2, r3
 8010766:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 801076a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801076e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010772:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801077a:	b29b      	uxth	r3, r3
 801077c:	8013      	strh	r3, [r2, #0]
 801077e:	e01d      	b.n	80107bc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8010780:	687a      	ldr	r2, [r7, #4]
 8010782:	683b      	ldr	r3, [r7, #0]
 8010784:	781b      	ldrb	r3, [r3, #0]
 8010786:	009b      	lsls	r3, r3, #2
 8010788:	4413      	add	r3, r2
 801078a:	881b      	ldrh	r3, [r3, #0]
 801078c:	b29b      	uxth	r3, r3
 801078e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010796:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 801079a:	687a      	ldr	r2, [r7, #4]
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	781b      	ldrb	r3, [r3, #0]
 80107a0:	009b      	lsls	r3, r3, #2
 80107a2:	441a      	add	r2, r3
 80107a4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 80107a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80107ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80107b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80107b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80107b8:	b29b      	uxth	r3, r3
 80107ba:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80107c6:	b29b      	uxth	r3, r3
 80107c8:	461a      	mov	r2, r3
 80107ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80107cc:	4413      	add	r3, r2
 80107ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	781b      	ldrb	r3, [r3, #0]
 80107d4:	00da      	lsls	r2, r3, #3
 80107d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80107d8:	4413      	add	r3, r2
 80107da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80107de:	67bb      	str	r3, [r7, #120]	@ 0x78
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	891b      	ldrh	r3, [r3, #8]
 80107e4:	085b      	lsrs	r3, r3, #1
 80107e6:	b29b      	uxth	r3, r3
 80107e8:	005b      	lsls	r3, r3, #1
 80107ea:	b29a      	uxth	r2, r3
 80107ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80107ee:	801a      	strh	r2, [r3, #0]
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	677b      	str	r3, [r7, #116]	@ 0x74
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80107fa:	b29b      	uxth	r3, r3
 80107fc:	461a      	mov	r2, r3
 80107fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8010800:	4413      	add	r3, r2
 8010802:	677b      	str	r3, [r7, #116]	@ 0x74
 8010804:	683b      	ldr	r3, [r7, #0]
 8010806:	781b      	ldrb	r3, [r3, #0]
 8010808:	00da      	lsls	r2, r3, #3
 801080a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801080c:	4413      	add	r3, r2
 801080e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8010812:	673b      	str	r3, [r7, #112]	@ 0x70
 8010814:	683b      	ldr	r3, [r7, #0]
 8010816:	895b      	ldrh	r3, [r3, #10]
 8010818:	085b      	lsrs	r3, r3, #1
 801081a:	b29b      	uxth	r3, r3
 801081c:	005b      	lsls	r3, r3, #1
 801081e:	b29a      	uxth	r2, r3
 8010820:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8010822:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8010824:	683b      	ldr	r3, [r7, #0]
 8010826:	785b      	ldrb	r3, [r3, #1]
 8010828:	2b00      	cmp	r3, #0
 801082a:	f040 81af 	bne.w	8010b8c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801082e:	687a      	ldr	r2, [r7, #4]
 8010830:	683b      	ldr	r3, [r7, #0]
 8010832:	781b      	ldrb	r3, [r3, #0]
 8010834:	009b      	lsls	r3, r3, #2
 8010836:	4413      	add	r3, r2
 8010838:	881b      	ldrh	r3, [r3, #0]
 801083a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 801083e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 8010842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010846:	2b00      	cmp	r3, #0
 8010848:	d01d      	beq.n	8010886 <USB_ActivateEndpoint+0x53e>
 801084a:	687a      	ldr	r2, [r7, #4]
 801084c:	683b      	ldr	r3, [r7, #0]
 801084e:	781b      	ldrb	r3, [r3, #0]
 8010850:	009b      	lsls	r3, r3, #2
 8010852:	4413      	add	r3, r2
 8010854:	881b      	ldrh	r3, [r3, #0]
 8010856:	b29b      	uxth	r3, r3
 8010858:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801085c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010860:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 8010864:	687a      	ldr	r2, [r7, #4]
 8010866:	683b      	ldr	r3, [r7, #0]
 8010868:	781b      	ldrb	r3, [r3, #0]
 801086a:	009b      	lsls	r3, r3, #2
 801086c:	441a      	add	r2, r3
 801086e:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8010872:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010876:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801087a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801087e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010882:	b29b      	uxth	r3, r3
 8010884:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010886:	687a      	ldr	r2, [r7, #4]
 8010888:	683b      	ldr	r3, [r7, #0]
 801088a:	781b      	ldrb	r3, [r3, #0]
 801088c:	009b      	lsls	r3, r3, #2
 801088e:	4413      	add	r3, r2
 8010890:	881b      	ldrh	r3, [r3, #0]
 8010892:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8010896:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 801089a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d01d      	beq.n	80108de <USB_ActivateEndpoint+0x596>
 80108a2:	687a      	ldr	r2, [r7, #4]
 80108a4:	683b      	ldr	r3, [r7, #0]
 80108a6:	781b      	ldrb	r3, [r3, #0]
 80108a8:	009b      	lsls	r3, r3, #2
 80108aa:	4413      	add	r3, r2
 80108ac:	881b      	ldrh	r3, [r3, #0]
 80108ae:	b29b      	uxth	r3, r3
 80108b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80108b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80108b8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 80108bc:	687a      	ldr	r2, [r7, #4]
 80108be:	683b      	ldr	r3, [r7, #0]
 80108c0:	781b      	ldrb	r3, [r3, #0]
 80108c2:	009b      	lsls	r3, r3, #2
 80108c4:	441a      	add	r2, r3
 80108c6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80108ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80108ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80108d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80108d6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80108da:	b29b      	uxth	r3, r3
 80108dc:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80108de:	683b      	ldr	r3, [r7, #0]
 80108e0:	785b      	ldrb	r3, [r3, #1]
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d16b      	bne.n	80109be <USB_ActivateEndpoint+0x676>
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80108f0:	b29b      	uxth	r3, r3
 80108f2:	461a      	mov	r2, r3
 80108f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80108f6:	4413      	add	r3, r2
 80108f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80108fa:	683b      	ldr	r3, [r7, #0]
 80108fc:	781b      	ldrb	r3, [r3, #0]
 80108fe:	00da      	lsls	r2, r3, #3
 8010900:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010902:	4413      	add	r3, r2
 8010904:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8010908:	64bb      	str	r3, [r7, #72]	@ 0x48
 801090a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801090c:	881b      	ldrh	r3, [r3, #0]
 801090e:	b29b      	uxth	r3, r3
 8010910:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010914:	b29a      	uxth	r2, r3
 8010916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010918:	801a      	strh	r2, [r3, #0]
 801091a:	683b      	ldr	r3, [r7, #0]
 801091c:	691b      	ldr	r3, [r3, #16]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d10a      	bne.n	8010938 <USB_ActivateEndpoint+0x5f0>
 8010922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010924:	881b      	ldrh	r3, [r3, #0]
 8010926:	b29b      	uxth	r3, r3
 8010928:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801092c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010930:	b29a      	uxth	r2, r3
 8010932:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010934:	801a      	strh	r2, [r3, #0]
 8010936:	e05d      	b.n	80109f4 <USB_ActivateEndpoint+0x6ac>
 8010938:	683b      	ldr	r3, [r7, #0]
 801093a:	691b      	ldr	r3, [r3, #16]
 801093c:	2b3e      	cmp	r3, #62	@ 0x3e
 801093e:	d81c      	bhi.n	801097a <USB_ActivateEndpoint+0x632>
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	691b      	ldr	r3, [r3, #16]
 8010944:	085b      	lsrs	r3, r3, #1
 8010946:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801094a:	683b      	ldr	r3, [r7, #0]
 801094c:	691b      	ldr	r3, [r3, #16]
 801094e:	f003 0301 	and.w	r3, r3, #1
 8010952:	2b00      	cmp	r3, #0
 8010954:	d004      	beq.n	8010960 <USB_ActivateEndpoint+0x618>
 8010956:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801095a:	3301      	adds	r3, #1
 801095c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010960:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010962:	881b      	ldrh	r3, [r3, #0]
 8010964:	b29a      	uxth	r2, r3
 8010966:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 801096a:	b29b      	uxth	r3, r3
 801096c:	029b      	lsls	r3, r3, #10
 801096e:	b29b      	uxth	r3, r3
 8010970:	4313      	orrs	r3, r2
 8010972:	b29a      	uxth	r2, r3
 8010974:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010976:	801a      	strh	r2, [r3, #0]
 8010978:	e03c      	b.n	80109f4 <USB_ActivateEndpoint+0x6ac>
 801097a:	683b      	ldr	r3, [r7, #0]
 801097c:	691b      	ldr	r3, [r3, #16]
 801097e:	095b      	lsrs	r3, r3, #5
 8010980:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	691b      	ldr	r3, [r3, #16]
 8010988:	f003 031f 	and.w	r3, r3, #31
 801098c:	2b00      	cmp	r3, #0
 801098e:	d104      	bne.n	801099a <USB_ActivateEndpoint+0x652>
 8010990:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010994:	3b01      	subs	r3, #1
 8010996:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801099a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801099c:	881b      	ldrh	r3, [r3, #0]
 801099e:	b29a      	uxth	r2, r3
 80109a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80109a4:	b29b      	uxth	r3, r3
 80109a6:	029b      	lsls	r3, r3, #10
 80109a8:	b29b      	uxth	r3, r3
 80109aa:	4313      	orrs	r3, r2
 80109ac:	b29b      	uxth	r3, r3
 80109ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80109b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80109b6:	b29a      	uxth	r2, r3
 80109b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109ba:	801a      	strh	r2, [r3, #0]
 80109bc:	e01a      	b.n	80109f4 <USB_ActivateEndpoint+0x6ac>
 80109be:	683b      	ldr	r3, [r7, #0]
 80109c0:	785b      	ldrb	r3, [r3, #1]
 80109c2:	2b01      	cmp	r3, #1
 80109c4:	d116      	bne.n	80109f4 <USB_ActivateEndpoint+0x6ac>
 80109c6:	687b      	ldr	r3, [r7, #4]
 80109c8:	657b      	str	r3, [r7, #84]	@ 0x54
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80109d0:	b29b      	uxth	r3, r3
 80109d2:	461a      	mov	r2, r3
 80109d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80109d6:	4413      	add	r3, r2
 80109d8:	657b      	str	r3, [r7, #84]	@ 0x54
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	781b      	ldrb	r3, [r3, #0]
 80109de:	00da      	lsls	r2, r3, #3
 80109e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80109e2:	4413      	add	r3, r2
 80109e4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80109e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80109ea:	683b      	ldr	r3, [r7, #0]
 80109ec:	691b      	ldr	r3, [r3, #16]
 80109ee:	b29a      	uxth	r2, r3
 80109f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80109f2:	801a      	strh	r2, [r3, #0]
 80109f4:	687b      	ldr	r3, [r7, #4]
 80109f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80109f8:	683b      	ldr	r3, [r7, #0]
 80109fa:	785b      	ldrb	r3, [r3, #1]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d16b      	bne.n	8010ad8 <USB_ActivateEndpoint+0x790>
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a04:	687b      	ldr	r3, [r7, #4]
 8010a06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010a0a:	b29b      	uxth	r3, r3
 8010a0c:	461a      	mov	r2, r3
 8010a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a10:	4413      	add	r3, r2
 8010a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010a14:	683b      	ldr	r3, [r7, #0]
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	00da      	lsls	r2, r3, #3
 8010a1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a1c:	4413      	add	r3, r2
 8010a1e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010a22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010a24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a26:	881b      	ldrh	r3, [r3, #0]
 8010a28:	b29b      	uxth	r3, r3
 8010a2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010a2e:	b29a      	uxth	r2, r3
 8010a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a32:	801a      	strh	r2, [r3, #0]
 8010a34:	683b      	ldr	r3, [r7, #0]
 8010a36:	691b      	ldr	r3, [r3, #16]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d10a      	bne.n	8010a52 <USB_ActivateEndpoint+0x70a>
 8010a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a3e:	881b      	ldrh	r3, [r3, #0]
 8010a40:	b29b      	uxth	r3, r3
 8010a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010a4a:	b29a      	uxth	r2, r3
 8010a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a4e:	801a      	strh	r2, [r3, #0]
 8010a50:	e05b      	b.n	8010b0a <USB_ActivateEndpoint+0x7c2>
 8010a52:	683b      	ldr	r3, [r7, #0]
 8010a54:	691b      	ldr	r3, [r3, #16]
 8010a56:	2b3e      	cmp	r3, #62	@ 0x3e
 8010a58:	d81c      	bhi.n	8010a94 <USB_ActivateEndpoint+0x74c>
 8010a5a:	683b      	ldr	r3, [r7, #0]
 8010a5c:	691b      	ldr	r3, [r3, #16]
 8010a5e:	085b      	lsrs	r3, r3, #1
 8010a60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010a64:	683b      	ldr	r3, [r7, #0]
 8010a66:	691b      	ldr	r3, [r3, #16]
 8010a68:	f003 0301 	and.w	r3, r3, #1
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d004      	beq.n	8010a7a <USB_ActivateEndpoint+0x732>
 8010a70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010a74:	3301      	adds	r3, #1
 8010a76:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a7c:	881b      	ldrh	r3, [r3, #0]
 8010a7e:	b29a      	uxth	r2, r3
 8010a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010a84:	b29b      	uxth	r3, r3
 8010a86:	029b      	lsls	r3, r3, #10
 8010a88:	b29b      	uxth	r3, r3
 8010a8a:	4313      	orrs	r3, r2
 8010a8c:	b29a      	uxth	r2, r3
 8010a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a90:	801a      	strh	r2, [r3, #0]
 8010a92:	e03a      	b.n	8010b0a <USB_ActivateEndpoint+0x7c2>
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	691b      	ldr	r3, [r3, #16]
 8010a98:	095b      	lsrs	r3, r3, #5
 8010a9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010a9e:	683b      	ldr	r3, [r7, #0]
 8010aa0:	691b      	ldr	r3, [r3, #16]
 8010aa2:	f003 031f 	and.w	r3, r3, #31
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d104      	bne.n	8010ab4 <USB_ActivateEndpoint+0x76c>
 8010aaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010aae:	3b01      	subs	r3, #1
 8010ab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8010ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ab6:	881b      	ldrh	r3, [r3, #0]
 8010ab8:	b29a      	uxth	r2, r3
 8010aba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8010abe:	b29b      	uxth	r3, r3
 8010ac0:	029b      	lsls	r3, r3, #10
 8010ac2:	b29b      	uxth	r3, r3
 8010ac4:	4313      	orrs	r3, r2
 8010ac6:	b29b      	uxth	r3, r3
 8010ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8010acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8010ad0:	b29a      	uxth	r2, r3
 8010ad2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ad4:	801a      	strh	r2, [r3, #0]
 8010ad6:	e018      	b.n	8010b0a <USB_ActivateEndpoint+0x7c2>
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	785b      	ldrb	r3, [r3, #1]
 8010adc:	2b01      	cmp	r3, #1
 8010ade:	d114      	bne.n	8010b0a <USB_ActivateEndpoint+0x7c2>
 8010ae0:	687b      	ldr	r3, [r7, #4]
 8010ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8010ae6:	b29b      	uxth	r3, r3
 8010ae8:	461a      	mov	r2, r3
 8010aea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010aec:	4413      	add	r3, r2
 8010aee:	647b      	str	r3, [r7, #68]	@ 0x44
 8010af0:	683b      	ldr	r3, [r7, #0]
 8010af2:	781b      	ldrb	r3, [r3, #0]
 8010af4:	00da      	lsls	r2, r3, #3
 8010af6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010af8:	4413      	add	r3, r2
 8010afa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8010afe:	643b      	str	r3, [r7, #64]	@ 0x40
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	691b      	ldr	r3, [r3, #16]
 8010b04:	b29a      	uxth	r2, r3
 8010b06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010b08:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010b0a:	687a      	ldr	r2, [r7, #4]
 8010b0c:	683b      	ldr	r3, [r7, #0]
 8010b0e:	781b      	ldrb	r3, [r3, #0]
 8010b10:	009b      	lsls	r3, r3, #2
 8010b12:	4413      	add	r3, r2
 8010b14:	881b      	ldrh	r3, [r3, #0]
 8010b16:	b29b      	uxth	r3, r3
 8010b18:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010b20:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010b22:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010b24:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010b28:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010b2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010b2c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010b30:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8010b32:	687a      	ldr	r2, [r7, #4]
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	781b      	ldrb	r3, [r3, #0]
 8010b38:	009b      	lsls	r3, r3, #2
 8010b3a:	441a      	add	r2, r3
 8010b3c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010b3e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b42:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b4e:	b29b      	uxth	r3, r3
 8010b50:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010b52:	687a      	ldr	r2, [r7, #4]
 8010b54:	683b      	ldr	r3, [r7, #0]
 8010b56:	781b      	ldrb	r3, [r3, #0]
 8010b58:	009b      	lsls	r3, r3, #2
 8010b5a:	4413      	add	r3, r2
 8010b5c:	881b      	ldrh	r3, [r3, #0]
 8010b5e:	b29b      	uxth	r3, r3
 8010b60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010b64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010b68:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8010b6a:	687a      	ldr	r2, [r7, #4]
 8010b6c:	683b      	ldr	r3, [r7, #0]
 8010b6e:	781b      	ldrb	r3, [r3, #0]
 8010b70:	009b      	lsls	r3, r3, #2
 8010b72:	441a      	add	r2, r3
 8010b74:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8010b76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010b7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010b7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010b82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010b86:	b29b      	uxth	r3, r3
 8010b88:	8013      	strh	r3, [r2, #0]
 8010b8a:	e0bc      	b.n	8010d06 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010b8c:	687a      	ldr	r2, [r7, #4]
 8010b8e:	683b      	ldr	r3, [r7, #0]
 8010b90:	781b      	ldrb	r3, [r3, #0]
 8010b92:	009b      	lsls	r3, r3, #2
 8010b94:	4413      	add	r3, r2
 8010b96:	881b      	ldrh	r3, [r3, #0]
 8010b98:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 8010b9c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8010ba0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010ba4:	2b00      	cmp	r3, #0
 8010ba6:	d01d      	beq.n	8010be4 <USB_ActivateEndpoint+0x89c>
 8010ba8:	687a      	ldr	r2, [r7, #4]
 8010baa:	683b      	ldr	r3, [r7, #0]
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	009b      	lsls	r3, r3, #2
 8010bb0:	4413      	add	r3, r2
 8010bb2:	881b      	ldrh	r3, [r3, #0]
 8010bb4:	b29b      	uxth	r3, r3
 8010bb6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010bba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010bbe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8010bc2:	687a      	ldr	r2, [r7, #4]
 8010bc4:	683b      	ldr	r3, [r7, #0]
 8010bc6:	781b      	ldrb	r3, [r3, #0]
 8010bc8:	009b      	lsls	r3, r3, #2
 8010bca:	441a      	add	r2, r3
 8010bcc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8010bd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010bd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010bd8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010bdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010be0:	b29b      	uxth	r3, r3
 8010be2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010be4:	687a      	ldr	r2, [r7, #4]
 8010be6:	683b      	ldr	r3, [r7, #0]
 8010be8:	781b      	ldrb	r3, [r3, #0]
 8010bea:	009b      	lsls	r3, r3, #2
 8010bec:	4413      	add	r3, r2
 8010bee:	881b      	ldrh	r3, [r3, #0]
 8010bf0:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8010bf4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8010bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d01d      	beq.n	8010c3c <USB_ActivateEndpoint+0x8f4>
 8010c00:	687a      	ldr	r2, [r7, #4]
 8010c02:	683b      	ldr	r3, [r7, #0]
 8010c04:	781b      	ldrb	r3, [r3, #0]
 8010c06:	009b      	lsls	r3, r3, #2
 8010c08:	4413      	add	r3, r2
 8010c0a:	881b      	ldrh	r3, [r3, #0]
 8010c0c:	b29b      	uxth	r3, r3
 8010c0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010c16:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 8010c1a:	687a      	ldr	r2, [r7, #4]
 8010c1c:	683b      	ldr	r3, [r7, #0]
 8010c1e:	781b      	ldrb	r3, [r3, #0]
 8010c20:	009b      	lsls	r3, r3, #2
 8010c22:	441a      	add	r2, r3
 8010c24:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 8010c28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c34:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010c38:	b29b      	uxth	r3, r3
 8010c3a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	78db      	ldrb	r3, [r3, #3]
 8010c40:	2b01      	cmp	r3, #1
 8010c42:	d024      	beq.n	8010c8e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8010c44:	687a      	ldr	r2, [r7, #4]
 8010c46:	683b      	ldr	r3, [r7, #0]
 8010c48:	781b      	ldrb	r3, [r3, #0]
 8010c4a:	009b      	lsls	r3, r3, #2
 8010c4c:	4413      	add	r3, r2
 8010c4e:	881b      	ldrh	r3, [r3, #0]
 8010c50:	b29b      	uxth	r3, r3
 8010c52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010c56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010c5a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010c5e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8010c62:	f083 0320 	eor.w	r3, r3, #32
 8010c66:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8010c6a:	687a      	ldr	r2, [r7, #4]
 8010c6c:	683b      	ldr	r3, [r7, #0]
 8010c6e:	781b      	ldrb	r3, [r3, #0]
 8010c70:	009b      	lsls	r3, r3, #2
 8010c72:	441a      	add	r2, r3
 8010c74:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8010c78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010c7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010c80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010c84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010c88:	b29b      	uxth	r3, r3
 8010c8a:	8013      	strh	r3, [r2, #0]
 8010c8c:	e01d      	b.n	8010cca <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010c8e:	687a      	ldr	r2, [r7, #4]
 8010c90:	683b      	ldr	r3, [r7, #0]
 8010c92:	781b      	ldrb	r3, [r3, #0]
 8010c94:	009b      	lsls	r3, r3, #2
 8010c96:	4413      	add	r3, r2
 8010c98:	881b      	ldrh	r3, [r3, #0]
 8010c9a:	b29b      	uxth	r3, r3
 8010c9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010ca0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010ca4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8010ca8:	687a      	ldr	r2, [r7, #4]
 8010caa:	683b      	ldr	r3, [r7, #0]
 8010cac:	781b      	ldrb	r3, [r3, #0]
 8010cae:	009b      	lsls	r3, r3, #2
 8010cb0:	441a      	add	r2, r3
 8010cb2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8010cb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010cc6:	b29b      	uxth	r3, r3
 8010cc8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010cca:	687a      	ldr	r2, [r7, #4]
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	781b      	ldrb	r3, [r3, #0]
 8010cd0:	009b      	lsls	r3, r3, #2
 8010cd2:	4413      	add	r3, r2
 8010cd4:	881b      	ldrh	r3, [r3, #0]
 8010cd6:	b29b      	uxth	r3, r3
 8010cd8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010cdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ce0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8010ce4:	687a      	ldr	r2, [r7, #4]
 8010ce6:	683b      	ldr	r3, [r7, #0]
 8010ce8:	781b      	ldrb	r3, [r3, #0]
 8010cea:	009b      	lsls	r3, r3, #2
 8010cec:	441a      	add	r2, r3
 8010cee:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8010cf2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010cf6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010cfa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010cfe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010d02:	b29b      	uxth	r3, r3
 8010d04:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8010d06:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	379c      	adds	r7, #156	@ 0x9c
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d14:	4770      	bx	lr
 8010d16:	bf00      	nop

08010d18 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010d18:	b480      	push	{r7}
 8010d1a:	b08d      	sub	sp, #52	@ 0x34
 8010d1c:	af00      	add	r7, sp, #0
 8010d1e:	6078      	str	r0, [r7, #4]
 8010d20:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8010d22:	683b      	ldr	r3, [r7, #0]
 8010d24:	7b1b      	ldrb	r3, [r3, #12]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	f040 808e 	bne.w	8010e48 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8010d2c:	683b      	ldr	r3, [r7, #0]
 8010d2e:	785b      	ldrb	r3, [r3, #1]
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	d044      	beq.n	8010dbe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010d34:	687a      	ldr	r2, [r7, #4]
 8010d36:	683b      	ldr	r3, [r7, #0]
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	009b      	lsls	r3, r3, #2
 8010d3c:	4413      	add	r3, r2
 8010d3e:	881b      	ldrh	r3, [r3, #0]
 8010d40:	81bb      	strh	r3, [r7, #12]
 8010d42:	89bb      	ldrh	r3, [r7, #12]
 8010d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010d48:	2b00      	cmp	r3, #0
 8010d4a:	d01b      	beq.n	8010d84 <USB_DeactivateEndpoint+0x6c>
 8010d4c:	687a      	ldr	r2, [r7, #4]
 8010d4e:	683b      	ldr	r3, [r7, #0]
 8010d50:	781b      	ldrb	r3, [r3, #0]
 8010d52:	009b      	lsls	r3, r3, #2
 8010d54:	4413      	add	r3, r2
 8010d56:	881b      	ldrh	r3, [r3, #0]
 8010d58:	b29b      	uxth	r3, r3
 8010d5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010d62:	817b      	strh	r3, [r7, #10]
 8010d64:	687a      	ldr	r2, [r7, #4]
 8010d66:	683b      	ldr	r3, [r7, #0]
 8010d68:	781b      	ldrb	r3, [r3, #0]
 8010d6a:	009b      	lsls	r3, r3, #2
 8010d6c:	441a      	add	r2, r3
 8010d6e:	897b      	ldrh	r3, [r7, #10]
 8010d70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010d74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010d78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010d7c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010d80:	b29b      	uxth	r3, r3
 8010d82:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010d84:	687a      	ldr	r2, [r7, #4]
 8010d86:	683b      	ldr	r3, [r7, #0]
 8010d88:	781b      	ldrb	r3, [r3, #0]
 8010d8a:	009b      	lsls	r3, r3, #2
 8010d8c:	4413      	add	r3, r2
 8010d8e:	881b      	ldrh	r3, [r3, #0]
 8010d90:	b29b      	uxth	r3, r3
 8010d92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010d96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010d9a:	813b      	strh	r3, [r7, #8]
 8010d9c:	687a      	ldr	r2, [r7, #4]
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	781b      	ldrb	r3, [r3, #0]
 8010da2:	009b      	lsls	r3, r3, #2
 8010da4:	441a      	add	r2, r3
 8010da6:	893b      	ldrh	r3, [r7, #8]
 8010da8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010dac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010db0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010db4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010db8:	b29b      	uxth	r3, r3
 8010dba:	8013      	strh	r3, [r2, #0]
 8010dbc:	e192      	b.n	80110e4 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010dbe:	687a      	ldr	r2, [r7, #4]
 8010dc0:	683b      	ldr	r3, [r7, #0]
 8010dc2:	781b      	ldrb	r3, [r3, #0]
 8010dc4:	009b      	lsls	r3, r3, #2
 8010dc6:	4413      	add	r3, r2
 8010dc8:	881b      	ldrh	r3, [r3, #0]
 8010dca:	827b      	strh	r3, [r7, #18]
 8010dcc:	8a7b      	ldrh	r3, [r7, #18]
 8010dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d01b      	beq.n	8010e0e <USB_DeactivateEndpoint+0xf6>
 8010dd6:	687a      	ldr	r2, [r7, #4]
 8010dd8:	683b      	ldr	r3, [r7, #0]
 8010dda:	781b      	ldrb	r3, [r3, #0]
 8010ddc:	009b      	lsls	r3, r3, #2
 8010dde:	4413      	add	r3, r2
 8010de0:	881b      	ldrh	r3, [r3, #0]
 8010de2:	b29b      	uxth	r3, r3
 8010de4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010de8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010dec:	823b      	strh	r3, [r7, #16]
 8010dee:	687a      	ldr	r2, [r7, #4]
 8010df0:	683b      	ldr	r3, [r7, #0]
 8010df2:	781b      	ldrb	r3, [r3, #0]
 8010df4:	009b      	lsls	r3, r3, #2
 8010df6:	441a      	add	r2, r3
 8010df8:	8a3b      	ldrh	r3, [r7, #16]
 8010dfa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010dfe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e02:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010e06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e0a:	b29b      	uxth	r3, r3
 8010e0c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010e0e:	687a      	ldr	r2, [r7, #4]
 8010e10:	683b      	ldr	r3, [r7, #0]
 8010e12:	781b      	ldrb	r3, [r3, #0]
 8010e14:	009b      	lsls	r3, r3, #2
 8010e16:	4413      	add	r3, r2
 8010e18:	881b      	ldrh	r3, [r3, #0]
 8010e1a:	b29b      	uxth	r3, r3
 8010e1c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010e20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e24:	81fb      	strh	r3, [r7, #14]
 8010e26:	687a      	ldr	r2, [r7, #4]
 8010e28:	683b      	ldr	r3, [r7, #0]
 8010e2a:	781b      	ldrb	r3, [r3, #0]
 8010e2c:	009b      	lsls	r3, r3, #2
 8010e2e:	441a      	add	r2, r3
 8010e30:	89fb      	ldrh	r3, [r7, #14]
 8010e32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010e3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e42:	b29b      	uxth	r3, r3
 8010e44:	8013      	strh	r3, [r2, #0]
 8010e46:	e14d      	b.n	80110e4 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	785b      	ldrb	r3, [r3, #1]
 8010e4c:	2b00      	cmp	r3, #0
 8010e4e:	f040 80a5 	bne.w	8010f9c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010e52:	687a      	ldr	r2, [r7, #4]
 8010e54:	683b      	ldr	r3, [r7, #0]
 8010e56:	781b      	ldrb	r3, [r3, #0]
 8010e58:	009b      	lsls	r3, r3, #2
 8010e5a:	4413      	add	r3, r2
 8010e5c:	881b      	ldrh	r3, [r3, #0]
 8010e5e:	843b      	strh	r3, [r7, #32]
 8010e60:	8c3b      	ldrh	r3, [r7, #32]
 8010e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d01b      	beq.n	8010ea2 <USB_DeactivateEndpoint+0x18a>
 8010e6a:	687a      	ldr	r2, [r7, #4]
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	781b      	ldrb	r3, [r3, #0]
 8010e70:	009b      	lsls	r3, r3, #2
 8010e72:	4413      	add	r3, r2
 8010e74:	881b      	ldrh	r3, [r3, #0]
 8010e76:	b29b      	uxth	r3, r3
 8010e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010e7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010e80:	83fb      	strh	r3, [r7, #30]
 8010e82:	687a      	ldr	r2, [r7, #4]
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	781b      	ldrb	r3, [r3, #0]
 8010e88:	009b      	lsls	r3, r3, #2
 8010e8a:	441a      	add	r2, r3
 8010e8c:	8bfb      	ldrh	r3, [r7, #30]
 8010e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010e96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e9e:	b29b      	uxth	r3, r3
 8010ea0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010ea2:	687a      	ldr	r2, [r7, #4]
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	781b      	ldrb	r3, [r3, #0]
 8010ea8:	009b      	lsls	r3, r3, #2
 8010eaa:	4413      	add	r3, r2
 8010eac:	881b      	ldrh	r3, [r3, #0]
 8010eae:	83bb      	strh	r3, [r7, #28]
 8010eb0:	8bbb      	ldrh	r3, [r7, #28]
 8010eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d01b      	beq.n	8010ef2 <USB_DeactivateEndpoint+0x1da>
 8010eba:	687a      	ldr	r2, [r7, #4]
 8010ebc:	683b      	ldr	r3, [r7, #0]
 8010ebe:	781b      	ldrb	r3, [r3, #0]
 8010ec0:	009b      	lsls	r3, r3, #2
 8010ec2:	4413      	add	r3, r2
 8010ec4:	881b      	ldrh	r3, [r3, #0]
 8010ec6:	b29b      	uxth	r3, r3
 8010ec8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010ecc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010ed0:	837b      	strh	r3, [r7, #26]
 8010ed2:	687a      	ldr	r2, [r7, #4]
 8010ed4:	683b      	ldr	r3, [r7, #0]
 8010ed6:	781b      	ldrb	r3, [r3, #0]
 8010ed8:	009b      	lsls	r3, r3, #2
 8010eda:	441a      	add	r2, r3
 8010edc:	8b7b      	ldrh	r3, [r7, #26]
 8010ede:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010ee2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010ee6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010eea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010eee:	b29b      	uxth	r3, r3
 8010ef0:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8010ef2:	687a      	ldr	r2, [r7, #4]
 8010ef4:	683b      	ldr	r3, [r7, #0]
 8010ef6:	781b      	ldrb	r3, [r3, #0]
 8010ef8:	009b      	lsls	r3, r3, #2
 8010efa:	4413      	add	r3, r2
 8010efc:	881b      	ldrh	r3, [r3, #0]
 8010efe:	b29b      	uxth	r3, r3
 8010f00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f08:	833b      	strh	r3, [r7, #24]
 8010f0a:	687a      	ldr	r2, [r7, #4]
 8010f0c:	683b      	ldr	r3, [r7, #0]
 8010f0e:	781b      	ldrb	r3, [r3, #0]
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	441a      	add	r2, r3
 8010f14:	8b3b      	ldrh	r3, [r7, #24]
 8010f16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010f26:	b29b      	uxth	r3, r3
 8010f28:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8010f2a:	687a      	ldr	r2, [r7, #4]
 8010f2c:	683b      	ldr	r3, [r7, #0]
 8010f2e:	781b      	ldrb	r3, [r3, #0]
 8010f30:	009b      	lsls	r3, r3, #2
 8010f32:	4413      	add	r3, r2
 8010f34:	881b      	ldrh	r3, [r3, #0]
 8010f36:	b29b      	uxth	r3, r3
 8010f38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010f3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010f40:	82fb      	strh	r3, [r7, #22]
 8010f42:	687a      	ldr	r2, [r7, #4]
 8010f44:	683b      	ldr	r3, [r7, #0]
 8010f46:	781b      	ldrb	r3, [r3, #0]
 8010f48:	009b      	lsls	r3, r3, #2
 8010f4a:	441a      	add	r2, r3
 8010f4c:	8afb      	ldrh	r3, [r7, #22]
 8010f4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f5e:	b29b      	uxth	r3, r3
 8010f60:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8010f62:	687a      	ldr	r2, [r7, #4]
 8010f64:	683b      	ldr	r3, [r7, #0]
 8010f66:	781b      	ldrb	r3, [r3, #0]
 8010f68:	009b      	lsls	r3, r3, #2
 8010f6a:	4413      	add	r3, r2
 8010f6c:	881b      	ldrh	r3, [r3, #0]
 8010f6e:	b29b      	uxth	r3, r3
 8010f70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010f78:	82bb      	strh	r3, [r7, #20]
 8010f7a:	687a      	ldr	r2, [r7, #4]
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	781b      	ldrb	r3, [r3, #0]
 8010f80:	009b      	lsls	r3, r3, #2
 8010f82:	441a      	add	r2, r3
 8010f84:	8abb      	ldrh	r3, [r7, #20]
 8010f86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010f8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010f8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010f96:	b29b      	uxth	r3, r3
 8010f98:	8013      	strh	r3, [r2, #0]
 8010f9a:	e0a3      	b.n	80110e4 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8010f9c:	687a      	ldr	r2, [r7, #4]
 8010f9e:	683b      	ldr	r3, [r7, #0]
 8010fa0:	781b      	ldrb	r3, [r3, #0]
 8010fa2:	009b      	lsls	r3, r3, #2
 8010fa4:	4413      	add	r3, r2
 8010fa6:	881b      	ldrh	r3, [r3, #0]
 8010fa8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8010faa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8010fac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d01b      	beq.n	8010fec <USB_DeactivateEndpoint+0x2d4>
 8010fb4:	687a      	ldr	r2, [r7, #4]
 8010fb6:	683b      	ldr	r3, [r7, #0]
 8010fb8:	781b      	ldrb	r3, [r3, #0]
 8010fba:	009b      	lsls	r3, r3, #2
 8010fbc:	4413      	add	r3, r2
 8010fbe:	881b      	ldrh	r3, [r3, #0]
 8010fc0:	b29b      	uxth	r3, r3
 8010fc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010fc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010fca:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8010fcc:	687a      	ldr	r2, [r7, #4]
 8010fce:	683b      	ldr	r3, [r7, #0]
 8010fd0:	781b      	ldrb	r3, [r3, #0]
 8010fd2:	009b      	lsls	r3, r3, #2
 8010fd4:	441a      	add	r2, r3
 8010fd6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8010fd8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010fdc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010fe0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010fe4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010fe8:	b29b      	uxth	r3, r3
 8010fea:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010fec:	687a      	ldr	r2, [r7, #4]
 8010fee:	683b      	ldr	r3, [r7, #0]
 8010ff0:	781b      	ldrb	r3, [r3, #0]
 8010ff2:	009b      	lsls	r3, r3, #2
 8010ff4:	4413      	add	r3, r2
 8010ff6:	881b      	ldrh	r3, [r3, #0]
 8010ff8:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8010ffa:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8010ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011000:	2b00      	cmp	r3, #0
 8011002:	d01b      	beq.n	801103c <USB_DeactivateEndpoint+0x324>
 8011004:	687a      	ldr	r2, [r7, #4]
 8011006:	683b      	ldr	r3, [r7, #0]
 8011008:	781b      	ldrb	r3, [r3, #0]
 801100a:	009b      	lsls	r3, r3, #2
 801100c:	4413      	add	r3, r2
 801100e:	881b      	ldrh	r3, [r3, #0]
 8011010:	b29b      	uxth	r3, r3
 8011012:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011016:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801101a:	853b      	strh	r3, [r7, #40]	@ 0x28
 801101c:	687a      	ldr	r2, [r7, #4]
 801101e:	683b      	ldr	r3, [r7, #0]
 8011020:	781b      	ldrb	r3, [r3, #0]
 8011022:	009b      	lsls	r3, r3, #2
 8011024:	441a      	add	r2, r3
 8011026:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8011028:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801102c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011034:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011038:	b29b      	uxth	r3, r3
 801103a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 801103c:	687a      	ldr	r2, [r7, #4]
 801103e:	683b      	ldr	r3, [r7, #0]
 8011040:	781b      	ldrb	r3, [r3, #0]
 8011042:	009b      	lsls	r3, r3, #2
 8011044:	4413      	add	r3, r2
 8011046:	881b      	ldrh	r3, [r3, #0]
 8011048:	b29b      	uxth	r3, r3
 801104a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801104e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011052:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8011054:	687a      	ldr	r2, [r7, #4]
 8011056:	683b      	ldr	r3, [r7, #0]
 8011058:	781b      	ldrb	r3, [r3, #0]
 801105a:	009b      	lsls	r3, r3, #2
 801105c:	441a      	add	r2, r3
 801105e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011060:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011064:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011068:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 801106c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011070:	b29b      	uxth	r3, r3
 8011072:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8011074:	687a      	ldr	r2, [r7, #4]
 8011076:	683b      	ldr	r3, [r7, #0]
 8011078:	781b      	ldrb	r3, [r3, #0]
 801107a:	009b      	lsls	r3, r3, #2
 801107c:	4413      	add	r3, r2
 801107e:	881b      	ldrh	r3, [r3, #0]
 8011080:	b29b      	uxth	r3, r3
 8011082:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011086:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801108a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 801108c:	687a      	ldr	r2, [r7, #4]
 801108e:	683b      	ldr	r3, [r7, #0]
 8011090:	781b      	ldrb	r3, [r3, #0]
 8011092:	009b      	lsls	r3, r3, #2
 8011094:	441a      	add	r2, r3
 8011096:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011098:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801109c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110a8:	b29b      	uxth	r3, r3
 80110aa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80110ac:	687a      	ldr	r2, [r7, #4]
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	781b      	ldrb	r3, [r3, #0]
 80110b2:	009b      	lsls	r3, r3, #2
 80110b4:	4413      	add	r3, r2
 80110b6:	881b      	ldrh	r3, [r3, #0]
 80110b8:	b29b      	uxth	r3, r3
 80110ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80110be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80110c2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80110c4:	687a      	ldr	r2, [r7, #4]
 80110c6:	683b      	ldr	r3, [r7, #0]
 80110c8:	781b      	ldrb	r3, [r3, #0]
 80110ca:	009b      	lsls	r3, r3, #2
 80110cc:	441a      	add	r2, r3
 80110ce:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80110d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80110d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80110d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80110dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80110e0:	b29b      	uxth	r3, r3
 80110e2:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 80110e4:	2300      	movs	r3, #0
}
 80110e6:	4618      	mov	r0, r3
 80110e8:	3734      	adds	r7, #52	@ 0x34
 80110ea:	46bd      	mov	sp, r7
 80110ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f0:	4770      	bx	lr

080110f2 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80110f2:	b580      	push	{r7, lr}
 80110f4:	b0ac      	sub	sp, #176	@ 0xb0
 80110f6:	af00      	add	r7, sp, #0
 80110f8:	6078      	str	r0, [r7, #4]
 80110fa:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 80110fc:	683b      	ldr	r3, [r7, #0]
 80110fe:	785b      	ldrb	r3, [r3, #1]
 8011100:	2b01      	cmp	r3, #1
 8011102:	f040 84ca 	bne.w	8011a9a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8011106:	683b      	ldr	r3, [r7, #0]
 8011108:	699a      	ldr	r2, [r3, #24]
 801110a:	683b      	ldr	r3, [r7, #0]
 801110c:	691b      	ldr	r3, [r3, #16]
 801110e:	429a      	cmp	r2, r3
 8011110:	d904      	bls.n	801111c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8011112:	683b      	ldr	r3, [r7, #0]
 8011114:	691b      	ldr	r3, [r3, #16]
 8011116:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 801111a:	e003      	b.n	8011124 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 801111c:	683b      	ldr	r3, [r7, #0]
 801111e:	699b      	ldr	r3, [r3, #24]
 8011120:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8011124:	683b      	ldr	r3, [r7, #0]
 8011126:	7b1b      	ldrb	r3, [r3, #12]
 8011128:	2b00      	cmp	r3, #0
 801112a:	d122      	bne.n	8011172 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 801112c:	683b      	ldr	r3, [r7, #0]
 801112e:	6959      	ldr	r1, [r3, #20]
 8011130:	683b      	ldr	r3, [r7, #0]
 8011132:	88da      	ldrh	r2, [r3, #6]
 8011134:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011138:	b29b      	uxth	r3, r3
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f000 febd 	bl	8011eba <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	613b      	str	r3, [r7, #16]
 8011144:	687b      	ldr	r3, [r7, #4]
 8011146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801114a:	b29b      	uxth	r3, r3
 801114c:	461a      	mov	r2, r3
 801114e:	693b      	ldr	r3, [r7, #16]
 8011150:	4413      	add	r3, r2
 8011152:	613b      	str	r3, [r7, #16]
 8011154:	683b      	ldr	r3, [r7, #0]
 8011156:	781b      	ldrb	r3, [r3, #0]
 8011158:	00da      	lsls	r2, r3, #3
 801115a:	693b      	ldr	r3, [r7, #16]
 801115c:	4413      	add	r3, r2
 801115e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011162:	60fb      	str	r3, [r7, #12]
 8011164:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011168:	b29a      	uxth	r2, r3
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	801a      	strh	r2, [r3, #0]
 801116e:	f000 bc6f 	b.w	8011a50 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8011172:	683b      	ldr	r3, [r7, #0]
 8011174:	78db      	ldrb	r3, [r3, #3]
 8011176:	2b02      	cmp	r3, #2
 8011178:	f040 831e 	bne.w	80117b8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801117c:	683b      	ldr	r3, [r7, #0]
 801117e:	6a1a      	ldr	r2, [r3, #32]
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	691b      	ldr	r3, [r3, #16]
 8011184:	429a      	cmp	r2, r3
 8011186:	f240 82cf 	bls.w	8011728 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801118a:	687a      	ldr	r2, [r7, #4]
 801118c:	683b      	ldr	r3, [r7, #0]
 801118e:	781b      	ldrb	r3, [r3, #0]
 8011190:	009b      	lsls	r3, r3, #2
 8011192:	4413      	add	r3, r2
 8011194:	881b      	ldrh	r3, [r3, #0]
 8011196:	b29b      	uxth	r3, r3
 8011198:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801119c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80111a0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80111a4:	687a      	ldr	r2, [r7, #4]
 80111a6:	683b      	ldr	r3, [r7, #0]
 80111a8:	781b      	ldrb	r3, [r3, #0]
 80111aa:	009b      	lsls	r3, r3, #2
 80111ac:	441a      	add	r2, r3
 80111ae:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80111b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80111b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80111ba:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80111be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111c2:	b29b      	uxth	r3, r3
 80111c4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80111c6:	683b      	ldr	r3, [r7, #0]
 80111c8:	6a1a      	ldr	r2, [r3, #32]
 80111ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80111ce:	1ad2      	subs	r2, r2, r3
 80111d0:	683b      	ldr	r3, [r7, #0]
 80111d2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80111d4:	687a      	ldr	r2, [r7, #4]
 80111d6:	683b      	ldr	r3, [r7, #0]
 80111d8:	781b      	ldrb	r3, [r3, #0]
 80111da:	009b      	lsls	r3, r3, #2
 80111dc:	4413      	add	r3, r2
 80111de:	881b      	ldrh	r3, [r3, #0]
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80111e6:	2b00      	cmp	r3, #0
 80111e8:	f000 814f 	beq.w	801148a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	633b      	str	r3, [r7, #48]	@ 0x30
 80111f0:	683b      	ldr	r3, [r7, #0]
 80111f2:	785b      	ldrb	r3, [r3, #1]
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	d16b      	bne.n	80112d0 <USB_EPStartXfer+0x1de>
 80111f8:	687b      	ldr	r3, [r7, #4]
 80111fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011202:	b29b      	uxth	r3, r3
 8011204:	461a      	mov	r2, r3
 8011206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011208:	4413      	add	r3, r2
 801120a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801120c:	683b      	ldr	r3, [r7, #0]
 801120e:	781b      	ldrb	r3, [r3, #0]
 8011210:	00da      	lsls	r2, r3, #3
 8011212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011214:	4413      	add	r3, r2
 8011216:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801121a:	627b      	str	r3, [r7, #36]	@ 0x24
 801121c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801121e:	881b      	ldrh	r3, [r3, #0]
 8011220:	b29b      	uxth	r3, r3
 8011222:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011226:	b29a      	uxth	r2, r3
 8011228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801122a:	801a      	strh	r2, [r3, #0]
 801122c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011230:	2b00      	cmp	r3, #0
 8011232:	d10a      	bne.n	801124a <USB_EPStartXfer+0x158>
 8011234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011236:	881b      	ldrh	r3, [r3, #0]
 8011238:	b29b      	uxth	r3, r3
 801123a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801123e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011242:	b29a      	uxth	r2, r3
 8011244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011246:	801a      	strh	r2, [r3, #0]
 8011248:	e05b      	b.n	8011302 <USB_EPStartXfer+0x210>
 801124a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801124e:	2b3e      	cmp	r3, #62	@ 0x3e
 8011250:	d81c      	bhi.n	801128c <USB_EPStartXfer+0x19a>
 8011252:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011256:	085b      	lsrs	r3, r3, #1
 8011258:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 801125c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011260:	f003 0301 	and.w	r3, r3, #1
 8011264:	2b00      	cmp	r3, #0
 8011266:	d004      	beq.n	8011272 <USB_EPStartXfer+0x180>
 8011268:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801126c:	3301      	adds	r3, #1
 801126e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011274:	881b      	ldrh	r3, [r3, #0]
 8011276:	b29a      	uxth	r2, r3
 8011278:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801127c:	b29b      	uxth	r3, r3
 801127e:	029b      	lsls	r3, r3, #10
 8011280:	b29b      	uxth	r3, r3
 8011282:	4313      	orrs	r3, r2
 8011284:	b29a      	uxth	r2, r3
 8011286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011288:	801a      	strh	r2, [r3, #0]
 801128a:	e03a      	b.n	8011302 <USB_EPStartXfer+0x210>
 801128c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011290:	095b      	lsrs	r3, r3, #5
 8011292:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8011296:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801129a:	f003 031f 	and.w	r3, r3, #31
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d104      	bne.n	80112ac <USB_EPStartXfer+0x1ba>
 80112a2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80112a6:	3b01      	subs	r3, #1
 80112a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80112ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ae:	881b      	ldrh	r3, [r3, #0]
 80112b0:	b29a      	uxth	r2, r3
 80112b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80112b6:	b29b      	uxth	r3, r3
 80112b8:	029b      	lsls	r3, r3, #10
 80112ba:	b29b      	uxth	r3, r3
 80112bc:	4313      	orrs	r3, r2
 80112be:	b29b      	uxth	r3, r3
 80112c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80112c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80112c8:	b29a      	uxth	r2, r3
 80112ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112cc:	801a      	strh	r2, [r3, #0]
 80112ce:	e018      	b.n	8011302 <USB_EPStartXfer+0x210>
 80112d0:	683b      	ldr	r3, [r7, #0]
 80112d2:	785b      	ldrb	r3, [r3, #1]
 80112d4:	2b01      	cmp	r3, #1
 80112d6:	d114      	bne.n	8011302 <USB_EPStartXfer+0x210>
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80112de:	b29b      	uxth	r3, r3
 80112e0:	461a      	mov	r2, r3
 80112e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112e4:	4413      	add	r3, r2
 80112e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80112e8:	683b      	ldr	r3, [r7, #0]
 80112ea:	781b      	ldrb	r3, [r3, #0]
 80112ec:	00da      	lsls	r2, r3, #3
 80112ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80112f0:	4413      	add	r3, r2
 80112f2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80112f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80112fc:	b29a      	uxth	r2, r3
 80112fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011300:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8011302:	683b      	ldr	r3, [r7, #0]
 8011304:	895b      	ldrh	r3, [r3, #10]
 8011306:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801130a:	683b      	ldr	r3, [r7, #0]
 801130c:	6959      	ldr	r1, [r3, #20]
 801130e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011312:	b29b      	uxth	r3, r3
 8011314:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011318:	6878      	ldr	r0, [r7, #4]
 801131a:	f000 fdce 	bl	8011eba <USB_WritePMA>
            ep->xfer_buff += len;
 801131e:	683b      	ldr	r3, [r7, #0]
 8011320:	695a      	ldr	r2, [r3, #20]
 8011322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011326:	441a      	add	r2, r3
 8011328:	683b      	ldr	r3, [r7, #0]
 801132a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801132c:	683b      	ldr	r3, [r7, #0]
 801132e:	6a1a      	ldr	r2, [r3, #32]
 8011330:	683b      	ldr	r3, [r7, #0]
 8011332:	691b      	ldr	r3, [r3, #16]
 8011334:	429a      	cmp	r2, r3
 8011336:	d907      	bls.n	8011348 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8011338:	683b      	ldr	r3, [r7, #0]
 801133a:	6a1a      	ldr	r2, [r3, #32]
 801133c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011340:	1ad2      	subs	r2, r2, r3
 8011342:	683b      	ldr	r3, [r7, #0]
 8011344:	621a      	str	r2, [r3, #32]
 8011346:	e006      	b.n	8011356 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8011348:	683b      	ldr	r3, [r7, #0]
 801134a:	6a1b      	ldr	r3, [r3, #32]
 801134c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8011350:	683b      	ldr	r3, [r7, #0]
 8011352:	2200      	movs	r2, #0
 8011354:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011356:	683b      	ldr	r3, [r7, #0]
 8011358:	785b      	ldrb	r3, [r3, #1]
 801135a:	2b00      	cmp	r3, #0
 801135c:	d16b      	bne.n	8011436 <USB_EPStartXfer+0x344>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	61bb      	str	r3, [r7, #24]
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011368:	b29b      	uxth	r3, r3
 801136a:	461a      	mov	r2, r3
 801136c:	69bb      	ldr	r3, [r7, #24]
 801136e:	4413      	add	r3, r2
 8011370:	61bb      	str	r3, [r7, #24]
 8011372:	683b      	ldr	r3, [r7, #0]
 8011374:	781b      	ldrb	r3, [r3, #0]
 8011376:	00da      	lsls	r2, r3, #3
 8011378:	69bb      	ldr	r3, [r7, #24]
 801137a:	4413      	add	r3, r2
 801137c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011380:	617b      	str	r3, [r7, #20]
 8011382:	697b      	ldr	r3, [r7, #20]
 8011384:	881b      	ldrh	r3, [r3, #0]
 8011386:	b29b      	uxth	r3, r3
 8011388:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801138c:	b29a      	uxth	r2, r3
 801138e:	697b      	ldr	r3, [r7, #20]
 8011390:	801a      	strh	r2, [r3, #0]
 8011392:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011396:	2b00      	cmp	r3, #0
 8011398:	d10a      	bne.n	80113b0 <USB_EPStartXfer+0x2be>
 801139a:	697b      	ldr	r3, [r7, #20]
 801139c:	881b      	ldrh	r3, [r3, #0]
 801139e:	b29b      	uxth	r3, r3
 80113a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80113a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80113a8:	b29a      	uxth	r2, r3
 80113aa:	697b      	ldr	r3, [r7, #20]
 80113ac:	801a      	strh	r2, [r3, #0]
 80113ae:	e05d      	b.n	801146c <USB_EPStartXfer+0x37a>
 80113b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80113b6:	d81c      	bhi.n	80113f2 <USB_EPStartXfer+0x300>
 80113b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113bc:	085b      	lsrs	r3, r3, #1
 80113be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80113c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113c6:	f003 0301 	and.w	r3, r3, #1
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d004      	beq.n	80113d8 <USB_EPStartXfer+0x2e6>
 80113ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80113d2:	3301      	adds	r3, #1
 80113d4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80113d8:	697b      	ldr	r3, [r7, #20]
 80113da:	881b      	ldrh	r3, [r3, #0]
 80113dc:	b29a      	uxth	r2, r3
 80113de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80113e2:	b29b      	uxth	r3, r3
 80113e4:	029b      	lsls	r3, r3, #10
 80113e6:	b29b      	uxth	r3, r3
 80113e8:	4313      	orrs	r3, r2
 80113ea:	b29a      	uxth	r2, r3
 80113ec:	697b      	ldr	r3, [r7, #20]
 80113ee:	801a      	strh	r2, [r3, #0]
 80113f0:	e03c      	b.n	801146c <USB_EPStartXfer+0x37a>
 80113f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80113f6:	095b      	lsrs	r3, r3, #5
 80113f8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80113fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011400:	f003 031f 	and.w	r3, r3, #31
 8011404:	2b00      	cmp	r3, #0
 8011406:	d104      	bne.n	8011412 <USB_EPStartXfer+0x320>
 8011408:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801140c:	3b01      	subs	r3, #1
 801140e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8011412:	697b      	ldr	r3, [r7, #20]
 8011414:	881b      	ldrh	r3, [r3, #0]
 8011416:	b29a      	uxth	r2, r3
 8011418:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801141c:	b29b      	uxth	r3, r3
 801141e:	029b      	lsls	r3, r3, #10
 8011420:	b29b      	uxth	r3, r3
 8011422:	4313      	orrs	r3, r2
 8011424:	b29b      	uxth	r3, r3
 8011426:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801142a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801142e:	b29a      	uxth	r2, r3
 8011430:	697b      	ldr	r3, [r7, #20]
 8011432:	801a      	strh	r2, [r3, #0]
 8011434:	e01a      	b.n	801146c <USB_EPStartXfer+0x37a>
 8011436:	683b      	ldr	r3, [r7, #0]
 8011438:	785b      	ldrb	r3, [r3, #1]
 801143a:	2b01      	cmp	r3, #1
 801143c:	d116      	bne.n	801146c <USB_EPStartXfer+0x37a>
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	623b      	str	r3, [r7, #32]
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011448:	b29b      	uxth	r3, r3
 801144a:	461a      	mov	r2, r3
 801144c:	6a3b      	ldr	r3, [r7, #32]
 801144e:	4413      	add	r3, r2
 8011450:	623b      	str	r3, [r7, #32]
 8011452:	683b      	ldr	r3, [r7, #0]
 8011454:	781b      	ldrb	r3, [r3, #0]
 8011456:	00da      	lsls	r2, r3, #3
 8011458:	6a3b      	ldr	r3, [r7, #32]
 801145a:	4413      	add	r3, r2
 801145c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011460:	61fb      	str	r3, [r7, #28]
 8011462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011466:	b29a      	uxth	r2, r3
 8011468:	69fb      	ldr	r3, [r7, #28]
 801146a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	891b      	ldrh	r3, [r3, #8]
 8011470:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011474:	683b      	ldr	r3, [r7, #0]
 8011476:	6959      	ldr	r1, [r3, #20]
 8011478:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801147c:	b29b      	uxth	r3, r3
 801147e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011482:	6878      	ldr	r0, [r7, #4]
 8011484:	f000 fd19 	bl	8011eba <USB_WritePMA>
 8011488:	e2e2      	b.n	8011a50 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801148a:	683b      	ldr	r3, [r7, #0]
 801148c:	785b      	ldrb	r3, [r3, #1]
 801148e:	2b00      	cmp	r3, #0
 8011490:	d16b      	bne.n	801156a <USB_EPStartXfer+0x478>
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011496:	687b      	ldr	r3, [r7, #4]
 8011498:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801149c:	b29b      	uxth	r3, r3
 801149e:	461a      	mov	r2, r3
 80114a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114a2:	4413      	add	r3, r2
 80114a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80114a6:	683b      	ldr	r3, [r7, #0]
 80114a8:	781b      	ldrb	r3, [r3, #0]
 80114aa:	00da      	lsls	r2, r3, #3
 80114ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114ae:	4413      	add	r3, r2
 80114b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80114b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80114b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114b8:	881b      	ldrh	r3, [r3, #0]
 80114ba:	b29b      	uxth	r3, r3
 80114bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80114c0:	b29a      	uxth	r2, r3
 80114c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114c4:	801a      	strh	r2, [r3, #0]
 80114c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d10a      	bne.n	80114e4 <USB_EPStartXfer+0x3f2>
 80114ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114d0:	881b      	ldrh	r3, [r3, #0]
 80114d2:	b29b      	uxth	r3, r3
 80114d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80114d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80114dc:	b29a      	uxth	r2, r3
 80114de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80114e0:	801a      	strh	r2, [r3, #0]
 80114e2:	e05d      	b.n	80115a0 <USB_EPStartXfer+0x4ae>
 80114e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114e8:	2b3e      	cmp	r3, #62	@ 0x3e
 80114ea:	d81c      	bhi.n	8011526 <USB_EPStartXfer+0x434>
 80114ec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114f0:	085b      	lsrs	r3, r3, #1
 80114f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80114f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80114fa:	f003 0301 	and.w	r3, r3, #1
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d004      	beq.n	801150c <USB_EPStartXfer+0x41a>
 8011502:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011506:	3301      	adds	r3, #1
 8011508:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801150c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801150e:	881b      	ldrh	r3, [r3, #0]
 8011510:	b29a      	uxth	r2, r3
 8011512:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011516:	b29b      	uxth	r3, r3
 8011518:	029b      	lsls	r3, r3, #10
 801151a:	b29b      	uxth	r3, r3
 801151c:	4313      	orrs	r3, r2
 801151e:	b29a      	uxth	r2, r3
 8011520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011522:	801a      	strh	r2, [r3, #0]
 8011524:	e03c      	b.n	80115a0 <USB_EPStartXfer+0x4ae>
 8011526:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801152a:	095b      	lsrs	r3, r3, #5
 801152c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011530:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011534:	f003 031f 	and.w	r3, r3, #31
 8011538:	2b00      	cmp	r3, #0
 801153a:	d104      	bne.n	8011546 <USB_EPStartXfer+0x454>
 801153c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011540:	3b01      	subs	r3, #1
 8011542:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8011546:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011548:	881b      	ldrh	r3, [r3, #0]
 801154a:	b29a      	uxth	r2, r3
 801154c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011550:	b29b      	uxth	r3, r3
 8011552:	029b      	lsls	r3, r3, #10
 8011554:	b29b      	uxth	r3, r3
 8011556:	4313      	orrs	r3, r2
 8011558:	b29b      	uxth	r3, r3
 801155a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 801155e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011562:	b29a      	uxth	r2, r3
 8011564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011566:	801a      	strh	r2, [r3, #0]
 8011568:	e01a      	b.n	80115a0 <USB_EPStartXfer+0x4ae>
 801156a:	683b      	ldr	r3, [r7, #0]
 801156c:	785b      	ldrb	r3, [r3, #1]
 801156e:	2b01      	cmp	r3, #1
 8011570:	d116      	bne.n	80115a0 <USB_EPStartXfer+0x4ae>
 8011572:	687b      	ldr	r3, [r7, #4]
 8011574:	653b      	str	r3, [r7, #80]	@ 0x50
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801157c:	b29b      	uxth	r3, r3
 801157e:	461a      	mov	r2, r3
 8011580:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011582:	4413      	add	r3, r2
 8011584:	653b      	str	r3, [r7, #80]	@ 0x50
 8011586:	683b      	ldr	r3, [r7, #0]
 8011588:	781b      	ldrb	r3, [r3, #0]
 801158a:	00da      	lsls	r2, r3, #3
 801158c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801158e:	4413      	add	r3, r2
 8011590:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011594:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011596:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801159a:	b29a      	uxth	r2, r3
 801159c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801159e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80115a0:	683b      	ldr	r3, [r7, #0]
 80115a2:	891b      	ldrh	r3, [r3, #8]
 80115a4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80115a8:	683b      	ldr	r3, [r7, #0]
 80115aa:	6959      	ldr	r1, [r3, #20]
 80115ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115b0:	b29b      	uxth	r3, r3
 80115b2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80115b6:	6878      	ldr	r0, [r7, #4]
 80115b8:	f000 fc7f 	bl	8011eba <USB_WritePMA>
            ep->xfer_buff += len;
 80115bc:	683b      	ldr	r3, [r7, #0]
 80115be:	695a      	ldr	r2, [r3, #20]
 80115c0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115c4:	441a      	add	r2, r3
 80115c6:	683b      	ldr	r3, [r7, #0]
 80115c8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80115ca:	683b      	ldr	r3, [r7, #0]
 80115cc:	6a1a      	ldr	r2, [r3, #32]
 80115ce:	683b      	ldr	r3, [r7, #0]
 80115d0:	691b      	ldr	r3, [r3, #16]
 80115d2:	429a      	cmp	r2, r3
 80115d4:	d907      	bls.n	80115e6 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 80115d6:	683b      	ldr	r3, [r7, #0]
 80115d8:	6a1a      	ldr	r2, [r3, #32]
 80115da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80115de:	1ad2      	subs	r2, r2, r3
 80115e0:	683b      	ldr	r3, [r7, #0]
 80115e2:	621a      	str	r2, [r3, #32]
 80115e4:	e006      	b.n	80115f4 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 80115e6:	683b      	ldr	r3, [r7, #0]
 80115e8:	6a1b      	ldr	r3, [r3, #32]
 80115ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 80115ee:	683b      	ldr	r3, [r7, #0]
 80115f0:	2200      	movs	r2, #0
 80115f2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80115f4:	687b      	ldr	r3, [r7, #4]
 80115f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80115f8:	683b      	ldr	r3, [r7, #0]
 80115fa:	785b      	ldrb	r3, [r3, #1]
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d16b      	bne.n	80116d8 <USB_EPStartXfer+0x5e6>
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 801160a:	b29b      	uxth	r3, r3
 801160c:	461a      	mov	r2, r3
 801160e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011610:	4413      	add	r3, r2
 8011612:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011614:	683b      	ldr	r3, [r7, #0]
 8011616:	781b      	ldrb	r3, [r3, #0]
 8011618:	00da      	lsls	r2, r3, #3
 801161a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801161c:	4413      	add	r3, r2
 801161e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8011622:	637b      	str	r3, [r7, #52]	@ 0x34
 8011624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011626:	881b      	ldrh	r3, [r3, #0]
 8011628:	b29b      	uxth	r3, r3
 801162a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801162e:	b29a      	uxth	r2, r3
 8011630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011632:	801a      	strh	r2, [r3, #0]
 8011634:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011638:	2b00      	cmp	r3, #0
 801163a:	d10a      	bne.n	8011652 <USB_EPStartXfer+0x560>
 801163c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801163e:	881b      	ldrh	r3, [r3, #0]
 8011640:	b29b      	uxth	r3, r3
 8011642:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011646:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 801164a:	b29a      	uxth	r2, r3
 801164c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801164e:	801a      	strh	r2, [r3, #0]
 8011650:	e05b      	b.n	801170a <USB_EPStartXfer+0x618>
 8011652:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011656:	2b3e      	cmp	r3, #62	@ 0x3e
 8011658:	d81c      	bhi.n	8011694 <USB_EPStartXfer+0x5a2>
 801165a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801165e:	085b      	lsrs	r3, r3, #1
 8011660:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8011664:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011668:	f003 0301 	and.w	r3, r3, #1
 801166c:	2b00      	cmp	r3, #0
 801166e:	d004      	beq.n	801167a <USB_EPStartXfer+0x588>
 8011670:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011674:	3301      	adds	r3, #1
 8011676:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801167a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801167c:	881b      	ldrh	r3, [r3, #0]
 801167e:	b29a      	uxth	r2, r3
 8011680:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011684:	b29b      	uxth	r3, r3
 8011686:	029b      	lsls	r3, r3, #10
 8011688:	b29b      	uxth	r3, r3
 801168a:	4313      	orrs	r3, r2
 801168c:	b29a      	uxth	r2, r3
 801168e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011690:	801a      	strh	r2, [r3, #0]
 8011692:	e03a      	b.n	801170a <USB_EPStartXfer+0x618>
 8011694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011698:	095b      	lsrs	r3, r3, #5
 801169a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 801169e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80116a2:	f003 031f 	and.w	r3, r3, #31
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d104      	bne.n	80116b4 <USB_EPStartXfer+0x5c2>
 80116aa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80116ae:	3b01      	subs	r3, #1
 80116b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80116b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116b6:	881b      	ldrh	r3, [r3, #0]
 80116b8:	b29a      	uxth	r2, r3
 80116ba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80116be:	b29b      	uxth	r3, r3
 80116c0:	029b      	lsls	r3, r3, #10
 80116c2:	b29b      	uxth	r3, r3
 80116c4:	4313      	orrs	r3, r2
 80116c6:	b29b      	uxth	r3, r3
 80116c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80116cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80116d0:	b29a      	uxth	r2, r3
 80116d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80116d4:	801a      	strh	r2, [r3, #0]
 80116d6:	e018      	b.n	801170a <USB_EPStartXfer+0x618>
 80116d8:	683b      	ldr	r3, [r7, #0]
 80116da:	785b      	ldrb	r3, [r3, #1]
 80116dc:	2b01      	cmp	r3, #1
 80116de:	d114      	bne.n	801170a <USB_EPStartXfer+0x618>
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80116e6:	b29b      	uxth	r3, r3
 80116e8:	461a      	mov	r2, r3
 80116ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80116ec:	4413      	add	r3, r2
 80116ee:	643b      	str	r3, [r7, #64]	@ 0x40
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	781b      	ldrb	r3, [r3, #0]
 80116f4:	00da      	lsls	r2, r3, #3
 80116f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80116f8:	4413      	add	r3, r2
 80116fa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80116fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8011700:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011704:	b29a      	uxth	r2, r3
 8011706:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011708:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 801170a:	683b      	ldr	r3, [r7, #0]
 801170c:	895b      	ldrh	r3, [r3, #10]
 801170e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011712:	683b      	ldr	r3, [r7, #0]
 8011714:	6959      	ldr	r1, [r3, #20]
 8011716:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801171a:	b29b      	uxth	r3, r3
 801171c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011720:	6878      	ldr	r0, [r7, #4]
 8011722:	f000 fbca 	bl	8011eba <USB_WritePMA>
 8011726:	e193      	b.n	8011a50 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8011728:	683b      	ldr	r3, [r7, #0]
 801172a:	6a1b      	ldr	r3, [r3, #32]
 801172c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8011730:	687a      	ldr	r2, [r7, #4]
 8011732:	683b      	ldr	r3, [r7, #0]
 8011734:	781b      	ldrb	r3, [r3, #0]
 8011736:	009b      	lsls	r3, r3, #2
 8011738:	4413      	add	r3, r2
 801173a:	881b      	ldrh	r3, [r3, #0]
 801173c:	b29b      	uxth	r3, r3
 801173e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011742:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011746:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 801174a:	687a      	ldr	r2, [r7, #4]
 801174c:	683b      	ldr	r3, [r7, #0]
 801174e:	781b      	ldrb	r3, [r3, #0]
 8011750:	009b      	lsls	r3, r3, #2
 8011752:	441a      	add	r2, r3
 8011754:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8011758:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801175c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011760:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011764:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011768:	b29b      	uxth	r3, r3
 801176a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011776:	b29b      	uxth	r3, r3
 8011778:	461a      	mov	r2, r3
 801177a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801177c:	4413      	add	r3, r2
 801177e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011780:	683b      	ldr	r3, [r7, #0]
 8011782:	781b      	ldrb	r3, [r3, #0]
 8011784:	00da      	lsls	r2, r3, #3
 8011786:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011788:	4413      	add	r3, r2
 801178a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801178e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011790:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011794:	b29a      	uxth	r2, r3
 8011796:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8011798:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801179a:	683b      	ldr	r3, [r7, #0]
 801179c:	891b      	ldrh	r3, [r3, #8]
 801179e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	6959      	ldr	r1, [r3, #20]
 80117a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117aa:	b29b      	uxth	r3, r3
 80117ac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80117b0:	6878      	ldr	r0, [r7, #4]
 80117b2:	f000 fb82 	bl	8011eba <USB_WritePMA>
 80117b6:	e14b      	b.n	8011a50 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	6a1a      	ldr	r2, [r3, #32]
 80117bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80117c0:	1ad2      	subs	r2, r2, r3
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80117c6:	687a      	ldr	r2, [r7, #4]
 80117c8:	683b      	ldr	r3, [r7, #0]
 80117ca:	781b      	ldrb	r3, [r3, #0]
 80117cc:	009b      	lsls	r3, r3, #2
 80117ce:	4413      	add	r3, r2
 80117d0:	881b      	ldrh	r3, [r3, #0]
 80117d2:	b29b      	uxth	r3, r3
 80117d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80117d8:	2b00      	cmp	r3, #0
 80117da:	f000 809a 	beq.w	8011912 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	673b      	str	r3, [r7, #112]	@ 0x70
 80117e2:	683b      	ldr	r3, [r7, #0]
 80117e4:	785b      	ldrb	r3, [r3, #1]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d16b      	bne.n	80118c2 <USB_EPStartXfer+0x7d0>
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80117f4:	b29b      	uxth	r3, r3
 80117f6:	461a      	mov	r2, r3
 80117f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80117fa:	4413      	add	r3, r2
 80117fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80117fe:	683b      	ldr	r3, [r7, #0]
 8011800:	781b      	ldrb	r3, [r3, #0]
 8011802:	00da      	lsls	r2, r3, #3
 8011804:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8011806:	4413      	add	r3, r2
 8011808:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 801180c:	667b      	str	r3, [r7, #100]	@ 0x64
 801180e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011810:	881b      	ldrh	r3, [r3, #0]
 8011812:	b29b      	uxth	r3, r3
 8011814:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011818:	b29a      	uxth	r2, r3
 801181a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801181c:	801a      	strh	r2, [r3, #0]
 801181e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011822:	2b00      	cmp	r3, #0
 8011824:	d10a      	bne.n	801183c <USB_EPStartXfer+0x74a>
 8011826:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011828:	881b      	ldrh	r3, [r3, #0]
 801182a:	b29b      	uxth	r3, r3
 801182c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011830:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011834:	b29a      	uxth	r2, r3
 8011836:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011838:	801a      	strh	r2, [r3, #0]
 801183a:	e05b      	b.n	80118f4 <USB_EPStartXfer+0x802>
 801183c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011840:	2b3e      	cmp	r3, #62	@ 0x3e
 8011842:	d81c      	bhi.n	801187e <USB_EPStartXfer+0x78c>
 8011844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011848:	085b      	lsrs	r3, r3, #1
 801184a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801184e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011852:	f003 0301 	and.w	r3, r3, #1
 8011856:	2b00      	cmp	r3, #0
 8011858:	d004      	beq.n	8011864 <USB_EPStartXfer+0x772>
 801185a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801185e:	3301      	adds	r3, #1
 8011860:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011864:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011866:	881b      	ldrh	r3, [r3, #0]
 8011868:	b29a      	uxth	r2, r3
 801186a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801186e:	b29b      	uxth	r3, r3
 8011870:	029b      	lsls	r3, r3, #10
 8011872:	b29b      	uxth	r3, r3
 8011874:	4313      	orrs	r3, r2
 8011876:	b29a      	uxth	r2, r3
 8011878:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801187a:	801a      	strh	r2, [r3, #0]
 801187c:	e03a      	b.n	80118f4 <USB_EPStartXfer+0x802>
 801187e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011882:	095b      	lsrs	r3, r3, #5
 8011884:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8011888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801188c:	f003 031f 	and.w	r3, r3, #31
 8011890:	2b00      	cmp	r3, #0
 8011892:	d104      	bne.n	801189e <USB_EPStartXfer+0x7ac>
 8011894:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011898:	3b01      	subs	r3, #1
 801189a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 801189e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118a0:	881b      	ldrh	r3, [r3, #0]
 80118a2:	b29a      	uxth	r2, r3
 80118a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80118a8:	b29b      	uxth	r3, r3
 80118aa:	029b      	lsls	r3, r3, #10
 80118ac:	b29b      	uxth	r3, r3
 80118ae:	4313      	orrs	r3, r2
 80118b0:	b29b      	uxth	r3, r3
 80118b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80118b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80118ba:	b29a      	uxth	r2, r3
 80118bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118be:	801a      	strh	r2, [r3, #0]
 80118c0:	e018      	b.n	80118f4 <USB_EPStartXfer+0x802>
 80118c2:	683b      	ldr	r3, [r7, #0]
 80118c4:	785b      	ldrb	r3, [r3, #1]
 80118c6:	2b01      	cmp	r3, #1
 80118c8:	d114      	bne.n	80118f4 <USB_EPStartXfer+0x802>
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80118d0:	b29b      	uxth	r3, r3
 80118d2:	461a      	mov	r2, r3
 80118d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80118d6:	4413      	add	r3, r2
 80118d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80118da:	683b      	ldr	r3, [r7, #0]
 80118dc:	781b      	ldrb	r3, [r3, #0]
 80118de:	00da      	lsls	r2, r3, #3
 80118e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80118e2:	4413      	add	r3, r2
 80118e4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80118e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80118ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80118ee:	b29a      	uxth	r2, r3
 80118f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80118f2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80118f4:	683b      	ldr	r3, [r7, #0]
 80118f6:	895b      	ldrh	r3, [r3, #10]
 80118f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80118fc:	683b      	ldr	r3, [r7, #0]
 80118fe:	6959      	ldr	r1, [r3, #20]
 8011900:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011904:	b29b      	uxth	r3, r3
 8011906:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 801190a:	6878      	ldr	r0, [r7, #4]
 801190c:	f000 fad5 	bl	8011eba <USB_WritePMA>
 8011910:	e09e      	b.n	8011a50 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8011912:	683b      	ldr	r3, [r7, #0]
 8011914:	785b      	ldrb	r3, [r3, #1]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d16b      	bne.n	80119f2 <USB_EPStartXfer+0x900>
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011924:	b29b      	uxth	r3, r3
 8011926:	461a      	mov	r2, r3
 8011928:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801192a:	4413      	add	r3, r2
 801192c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 801192e:	683b      	ldr	r3, [r7, #0]
 8011930:	781b      	ldrb	r3, [r3, #0]
 8011932:	00da      	lsls	r2, r3, #3
 8011934:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8011936:	4413      	add	r3, r2
 8011938:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 801193c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801193e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011940:	881b      	ldrh	r3, [r3, #0]
 8011942:	b29b      	uxth	r3, r3
 8011944:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8011948:	b29a      	uxth	r2, r3
 801194a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801194c:	801a      	strh	r2, [r3, #0]
 801194e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011952:	2b00      	cmp	r3, #0
 8011954:	d10a      	bne.n	801196c <USB_EPStartXfer+0x87a>
 8011956:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011958:	881b      	ldrh	r3, [r3, #0]
 801195a:	b29b      	uxth	r3, r3
 801195c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011960:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011964:	b29a      	uxth	r2, r3
 8011966:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011968:	801a      	strh	r2, [r3, #0]
 801196a:	e063      	b.n	8011a34 <USB_EPStartXfer+0x942>
 801196c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011970:	2b3e      	cmp	r3, #62	@ 0x3e
 8011972:	d81c      	bhi.n	80119ae <USB_EPStartXfer+0x8bc>
 8011974:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011978:	085b      	lsrs	r3, r3, #1
 801197a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 801197e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011982:	f003 0301 	and.w	r3, r3, #1
 8011986:	2b00      	cmp	r3, #0
 8011988:	d004      	beq.n	8011994 <USB_EPStartXfer+0x8a2>
 801198a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801198e:	3301      	adds	r3, #1
 8011990:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011994:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011996:	881b      	ldrh	r3, [r3, #0]
 8011998:	b29a      	uxth	r2, r3
 801199a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801199e:	b29b      	uxth	r3, r3
 80119a0:	029b      	lsls	r3, r3, #10
 80119a2:	b29b      	uxth	r3, r3
 80119a4:	4313      	orrs	r3, r2
 80119a6:	b29a      	uxth	r2, r3
 80119a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80119aa:	801a      	strh	r2, [r3, #0]
 80119ac:	e042      	b.n	8011a34 <USB_EPStartXfer+0x942>
 80119ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119b2:	095b      	lsrs	r3, r3, #5
 80119b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80119b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80119bc:	f003 031f 	and.w	r3, r3, #31
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d104      	bne.n	80119ce <USB_EPStartXfer+0x8dc>
 80119c4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80119c8:	3b01      	subs	r3, #1
 80119ca:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80119ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80119d0:	881b      	ldrh	r3, [r3, #0]
 80119d2:	b29a      	uxth	r2, r3
 80119d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80119d8:	b29b      	uxth	r3, r3
 80119da:	029b      	lsls	r3, r3, #10
 80119dc:	b29b      	uxth	r3, r3
 80119de:	4313      	orrs	r3, r2
 80119e0:	b29b      	uxth	r3, r3
 80119e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80119e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80119ea:	b29a      	uxth	r2, r3
 80119ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80119ee:	801a      	strh	r2, [r3, #0]
 80119f0:	e020      	b.n	8011a34 <USB_EPStartXfer+0x942>
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	785b      	ldrb	r3, [r3, #1]
 80119f6:	2b01      	cmp	r3, #1
 80119f8:	d11c      	bne.n	8011a34 <USB_EPStartXfer+0x942>
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8011a06:	b29b      	uxth	r3, r3
 8011a08:	461a      	mov	r2, r3
 8011a0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011a0e:	4413      	add	r3, r2
 8011a10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8011a14:	683b      	ldr	r3, [r7, #0]
 8011a16:	781b      	ldrb	r3, [r3, #0]
 8011a18:	00da      	lsls	r2, r3, #3
 8011a1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011a1e:	4413      	add	r3, r2
 8011a20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8011a24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8011a28:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a2c:	b29a      	uxth	r2, r3
 8011a2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8011a32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8011a34:	683b      	ldr	r3, [r7, #0]
 8011a36:	891b      	ldrh	r3, [r3, #8]
 8011a38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8011a3c:	683b      	ldr	r3, [r7, #0]
 8011a3e:	6959      	ldr	r1, [r3, #20]
 8011a40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011a44:	b29b      	uxth	r3, r3
 8011a46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8011a4a:	6878      	ldr	r0, [r7, #4]
 8011a4c:	f000 fa35 	bl	8011eba <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8011a50:	687a      	ldr	r2, [r7, #4]
 8011a52:	683b      	ldr	r3, [r7, #0]
 8011a54:	781b      	ldrb	r3, [r3, #0]
 8011a56:	009b      	lsls	r3, r3, #2
 8011a58:	4413      	add	r3, r2
 8011a5a:	881b      	ldrh	r3, [r3, #0]
 8011a5c:	b29b      	uxth	r3, r3
 8011a5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011a62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011a66:	817b      	strh	r3, [r7, #10]
 8011a68:	897b      	ldrh	r3, [r7, #10]
 8011a6a:	f083 0310 	eor.w	r3, r3, #16
 8011a6e:	817b      	strh	r3, [r7, #10]
 8011a70:	897b      	ldrh	r3, [r7, #10]
 8011a72:	f083 0320 	eor.w	r3, r3, #32
 8011a76:	817b      	strh	r3, [r7, #10]
 8011a78:	687a      	ldr	r2, [r7, #4]
 8011a7a:	683b      	ldr	r3, [r7, #0]
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	009b      	lsls	r3, r3, #2
 8011a80:	441a      	add	r2, r3
 8011a82:	897b      	ldrh	r3, [r7, #10]
 8011a84:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011a88:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011a8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011a90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011a94:	b29b      	uxth	r3, r3
 8011a96:	8013      	strh	r3, [r2, #0]
 8011a98:	e0d5      	b.n	8011c46 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	7b1b      	ldrb	r3, [r3, #12]
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d156      	bne.n	8011b50 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8011aa2:	683b      	ldr	r3, [r7, #0]
 8011aa4:	699b      	ldr	r3, [r3, #24]
 8011aa6:	2b00      	cmp	r3, #0
 8011aa8:	d122      	bne.n	8011af0 <USB_EPStartXfer+0x9fe>
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	78db      	ldrb	r3, [r3, #3]
 8011aae:	2b00      	cmp	r3, #0
 8011ab0:	d11e      	bne.n	8011af0 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8011ab2:	687a      	ldr	r2, [r7, #4]
 8011ab4:	683b      	ldr	r3, [r7, #0]
 8011ab6:	781b      	ldrb	r3, [r3, #0]
 8011ab8:	009b      	lsls	r3, r3, #2
 8011aba:	4413      	add	r3, r2
 8011abc:	881b      	ldrh	r3, [r3, #0]
 8011abe:	b29b      	uxth	r3, r3
 8011ac0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011ac4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011ac8:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 8011acc:	687a      	ldr	r2, [r7, #4]
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	781b      	ldrb	r3, [r3, #0]
 8011ad2:	009b      	lsls	r3, r3, #2
 8011ad4:	441a      	add	r2, r3
 8011ad6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8011ada:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011ade:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011ae2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8011ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011aea:	b29b      	uxth	r3, r3
 8011aec:	8013      	strh	r3, [r2, #0]
 8011aee:	e01d      	b.n	8011b2c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8011af0:	687a      	ldr	r2, [r7, #4]
 8011af2:	683b      	ldr	r3, [r7, #0]
 8011af4:	781b      	ldrb	r3, [r3, #0]
 8011af6:	009b      	lsls	r3, r3, #2
 8011af8:	4413      	add	r3, r2
 8011afa:	881b      	ldrh	r3, [r3, #0]
 8011afc:	b29b      	uxth	r3, r3
 8011afe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8011b02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011b06:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 8011b0a:	687a      	ldr	r2, [r7, #4]
 8011b0c:	683b      	ldr	r3, [r7, #0]
 8011b0e:	781b      	ldrb	r3, [r3, #0]
 8011b10:	009b      	lsls	r3, r3, #2
 8011b12:	441a      	add	r2, r3
 8011b14:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8011b18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011b1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011b20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011b24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011b28:	b29b      	uxth	r3, r3
 8011b2a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8011b2c:	683b      	ldr	r3, [r7, #0]
 8011b2e:	699a      	ldr	r2, [r3, #24]
 8011b30:	683b      	ldr	r3, [r7, #0]
 8011b32:	691b      	ldr	r3, [r3, #16]
 8011b34:	429a      	cmp	r2, r3
 8011b36:	d907      	bls.n	8011b48 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	699a      	ldr	r2, [r3, #24]
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	691b      	ldr	r3, [r3, #16]
 8011b40:	1ad2      	subs	r2, r2, r3
 8011b42:	683b      	ldr	r3, [r7, #0]
 8011b44:	619a      	str	r2, [r3, #24]
 8011b46:	e054      	b.n	8011bf2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8011b48:	683b      	ldr	r3, [r7, #0]
 8011b4a:	2200      	movs	r2, #0
 8011b4c:	619a      	str	r2, [r3, #24]
 8011b4e:	e050      	b.n	8011bf2 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8011b50:	683b      	ldr	r3, [r7, #0]
 8011b52:	78db      	ldrb	r3, [r3, #3]
 8011b54:	2b02      	cmp	r3, #2
 8011b56:	d142      	bne.n	8011bde <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8011b58:	683b      	ldr	r3, [r7, #0]
 8011b5a:	69db      	ldr	r3, [r3, #28]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d048      	beq.n	8011bf2 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8011b60:	687a      	ldr	r2, [r7, #4]
 8011b62:	683b      	ldr	r3, [r7, #0]
 8011b64:	781b      	ldrb	r3, [r3, #0]
 8011b66:	009b      	lsls	r3, r3, #2
 8011b68:	4413      	add	r3, r2
 8011b6a:	881b      	ldrh	r3, [r3, #0]
 8011b6c:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011b70:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011b74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d005      	beq.n	8011b88 <USB_EPStartXfer+0xa96>
 8011b7c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b84:	2b00      	cmp	r3, #0
 8011b86:	d10b      	bne.n	8011ba0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011b88:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011b8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d12e      	bne.n	8011bf2 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8011b94:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8011b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d128      	bne.n	8011bf2 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8011ba0:	687a      	ldr	r2, [r7, #4]
 8011ba2:	683b      	ldr	r3, [r7, #0]
 8011ba4:	781b      	ldrb	r3, [r3, #0]
 8011ba6:	009b      	lsls	r3, r3, #2
 8011ba8:	4413      	add	r3, r2
 8011baa:	881b      	ldrh	r3, [r3, #0]
 8011bac:	b29b      	uxth	r3, r3
 8011bae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011bb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011bb6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8011bba:	687a      	ldr	r2, [r7, #4]
 8011bbc:	683b      	ldr	r3, [r7, #0]
 8011bbe:	781b      	ldrb	r3, [r3, #0]
 8011bc0:	009b      	lsls	r3, r3, #2
 8011bc2:	441a      	add	r2, r3
 8011bc4:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8011bc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011bcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011bd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011bd4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011bd8:	b29b      	uxth	r3, r3
 8011bda:	8013      	strh	r3, [r2, #0]
 8011bdc:	e009      	b.n	8011bf2 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8011bde:	683b      	ldr	r3, [r7, #0]
 8011be0:	78db      	ldrb	r3, [r3, #3]
 8011be2:	2b01      	cmp	r3, #1
 8011be4:	d103      	bne.n	8011bee <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8011be6:	683b      	ldr	r3, [r7, #0]
 8011be8:	2200      	movs	r2, #0
 8011bea:	619a      	str	r2, [r3, #24]
 8011bec:	e001      	b.n	8011bf2 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 8011bee:	2301      	movs	r3, #1
 8011bf0:	e02a      	b.n	8011c48 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011bf2:	687a      	ldr	r2, [r7, #4]
 8011bf4:	683b      	ldr	r3, [r7, #0]
 8011bf6:	781b      	ldrb	r3, [r3, #0]
 8011bf8:	009b      	lsls	r3, r3, #2
 8011bfa:	4413      	add	r3, r2
 8011bfc:	881b      	ldrh	r3, [r3, #0]
 8011bfe:	b29b      	uxth	r3, r3
 8011c00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011c08:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011c0c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011c10:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011c14:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011c18:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011c1c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011c20:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8011c24:	687a      	ldr	r2, [r7, #4]
 8011c26:	683b      	ldr	r3, [r7, #0]
 8011c28:	781b      	ldrb	r3, [r3, #0]
 8011c2a:	009b      	lsls	r3, r3, #2
 8011c2c:	441a      	add	r2, r3
 8011c2e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8011c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c42:	b29b      	uxth	r3, r3
 8011c44:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011c46:	2300      	movs	r3, #0
}
 8011c48:	4618      	mov	r0, r3
 8011c4a:	37b0      	adds	r7, #176	@ 0xb0
 8011c4c:	46bd      	mov	sp, r7
 8011c4e:	bd80      	pop	{r7, pc}

08011c50 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011c50:	b480      	push	{r7}
 8011c52:	b085      	sub	sp, #20
 8011c54:	af00      	add	r7, sp, #0
 8011c56:	6078      	str	r0, [r7, #4]
 8011c58:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011c5a:	683b      	ldr	r3, [r7, #0]
 8011c5c:	785b      	ldrb	r3, [r3, #1]
 8011c5e:	2b00      	cmp	r3, #0
 8011c60:	d020      	beq.n	8011ca4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8011c62:	687a      	ldr	r2, [r7, #4]
 8011c64:	683b      	ldr	r3, [r7, #0]
 8011c66:	781b      	ldrb	r3, [r3, #0]
 8011c68:	009b      	lsls	r3, r3, #2
 8011c6a:	4413      	add	r3, r2
 8011c6c:	881b      	ldrh	r3, [r3, #0]
 8011c6e:	b29b      	uxth	r3, r3
 8011c70:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011c74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c78:	81bb      	strh	r3, [r7, #12]
 8011c7a:	89bb      	ldrh	r3, [r7, #12]
 8011c7c:	f083 0310 	eor.w	r3, r3, #16
 8011c80:	81bb      	strh	r3, [r7, #12]
 8011c82:	687a      	ldr	r2, [r7, #4]
 8011c84:	683b      	ldr	r3, [r7, #0]
 8011c86:	781b      	ldrb	r3, [r3, #0]
 8011c88:	009b      	lsls	r3, r3, #2
 8011c8a:	441a      	add	r2, r3
 8011c8c:	89bb      	ldrh	r3, [r7, #12]
 8011c8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011c92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011c96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011c9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c9e:	b29b      	uxth	r3, r3
 8011ca0:	8013      	strh	r3, [r2, #0]
 8011ca2:	e01f      	b.n	8011ce4 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8011ca4:	687a      	ldr	r2, [r7, #4]
 8011ca6:	683b      	ldr	r3, [r7, #0]
 8011ca8:	781b      	ldrb	r3, [r3, #0]
 8011caa:	009b      	lsls	r3, r3, #2
 8011cac:	4413      	add	r3, r2
 8011cae:	881b      	ldrh	r3, [r3, #0]
 8011cb0:	b29b      	uxth	r3, r3
 8011cb2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011cb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011cba:	81fb      	strh	r3, [r7, #14]
 8011cbc:	89fb      	ldrh	r3, [r7, #14]
 8011cbe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011cc2:	81fb      	strh	r3, [r7, #14]
 8011cc4:	687a      	ldr	r2, [r7, #4]
 8011cc6:	683b      	ldr	r3, [r7, #0]
 8011cc8:	781b      	ldrb	r3, [r3, #0]
 8011cca:	009b      	lsls	r3, r3, #2
 8011ccc:	441a      	add	r2, r3
 8011cce:	89fb      	ldrh	r3, [r7, #14]
 8011cd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011cd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011cd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011cdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ce0:	b29b      	uxth	r3, r3
 8011ce2:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011ce4:	2300      	movs	r3, #0
}
 8011ce6:	4618      	mov	r0, r3
 8011ce8:	3714      	adds	r7, #20
 8011cea:	46bd      	mov	sp, r7
 8011cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cf0:	4770      	bx	lr

08011cf2 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8011cf2:	b480      	push	{r7}
 8011cf4:	b087      	sub	sp, #28
 8011cf6:	af00      	add	r7, sp, #0
 8011cf8:	6078      	str	r0, [r7, #4]
 8011cfa:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8011cfc:	683b      	ldr	r3, [r7, #0]
 8011cfe:	785b      	ldrb	r3, [r3, #1]
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	d04c      	beq.n	8011d9e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8011d04:	687a      	ldr	r2, [r7, #4]
 8011d06:	683b      	ldr	r3, [r7, #0]
 8011d08:	781b      	ldrb	r3, [r3, #0]
 8011d0a:	009b      	lsls	r3, r3, #2
 8011d0c:	4413      	add	r3, r2
 8011d0e:	881b      	ldrh	r3, [r3, #0]
 8011d10:	823b      	strh	r3, [r7, #16]
 8011d12:	8a3b      	ldrh	r3, [r7, #16]
 8011d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d01b      	beq.n	8011d54 <USB_EPClearStall+0x62>
 8011d1c:	687a      	ldr	r2, [r7, #4]
 8011d1e:	683b      	ldr	r3, [r7, #0]
 8011d20:	781b      	ldrb	r3, [r3, #0]
 8011d22:	009b      	lsls	r3, r3, #2
 8011d24:	4413      	add	r3, r2
 8011d26:	881b      	ldrh	r3, [r3, #0]
 8011d28:	b29b      	uxth	r3, r3
 8011d2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011d32:	81fb      	strh	r3, [r7, #14]
 8011d34:	687a      	ldr	r2, [r7, #4]
 8011d36:	683b      	ldr	r3, [r7, #0]
 8011d38:	781b      	ldrb	r3, [r3, #0]
 8011d3a:	009b      	lsls	r3, r3, #2
 8011d3c:	441a      	add	r2, r3
 8011d3e:	89fb      	ldrh	r3, [r7, #14]
 8011d40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8011d50:	b29b      	uxth	r3, r3
 8011d52:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8011d54:	683b      	ldr	r3, [r7, #0]
 8011d56:	78db      	ldrb	r3, [r3, #3]
 8011d58:	2b01      	cmp	r3, #1
 8011d5a:	d06c      	beq.n	8011e36 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8011d5c:	687a      	ldr	r2, [r7, #4]
 8011d5e:	683b      	ldr	r3, [r7, #0]
 8011d60:	781b      	ldrb	r3, [r3, #0]
 8011d62:	009b      	lsls	r3, r3, #2
 8011d64:	4413      	add	r3, r2
 8011d66:	881b      	ldrh	r3, [r3, #0]
 8011d68:	b29b      	uxth	r3, r3
 8011d6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011d6e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011d72:	81bb      	strh	r3, [r7, #12]
 8011d74:	89bb      	ldrh	r3, [r7, #12]
 8011d76:	f083 0320 	eor.w	r3, r3, #32
 8011d7a:	81bb      	strh	r3, [r7, #12]
 8011d7c:	687a      	ldr	r2, [r7, #4]
 8011d7e:	683b      	ldr	r3, [r7, #0]
 8011d80:	781b      	ldrb	r3, [r3, #0]
 8011d82:	009b      	lsls	r3, r3, #2
 8011d84:	441a      	add	r2, r3
 8011d86:	89bb      	ldrh	r3, [r7, #12]
 8011d88:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011d8c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011d90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011d94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011d98:	b29b      	uxth	r3, r3
 8011d9a:	8013      	strh	r3, [r2, #0]
 8011d9c:	e04b      	b.n	8011e36 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8011d9e:	687a      	ldr	r2, [r7, #4]
 8011da0:	683b      	ldr	r3, [r7, #0]
 8011da2:	781b      	ldrb	r3, [r3, #0]
 8011da4:	009b      	lsls	r3, r3, #2
 8011da6:	4413      	add	r3, r2
 8011da8:	881b      	ldrh	r3, [r3, #0]
 8011daa:	82fb      	strh	r3, [r7, #22]
 8011dac:	8afb      	ldrh	r3, [r7, #22]
 8011dae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d01b      	beq.n	8011dee <USB_EPClearStall+0xfc>
 8011db6:	687a      	ldr	r2, [r7, #4]
 8011db8:	683b      	ldr	r3, [r7, #0]
 8011dba:	781b      	ldrb	r3, [r3, #0]
 8011dbc:	009b      	lsls	r3, r3, #2
 8011dbe:	4413      	add	r3, r2
 8011dc0:	881b      	ldrh	r3, [r3, #0]
 8011dc2:	b29b      	uxth	r3, r3
 8011dc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8011dc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dcc:	82bb      	strh	r3, [r7, #20]
 8011dce:	687a      	ldr	r2, [r7, #4]
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	009b      	lsls	r3, r3, #2
 8011dd6:	441a      	add	r2, r3
 8011dd8:	8abb      	ldrh	r3, [r7, #20]
 8011dda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011dde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011de2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8011de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011dea:	b29b      	uxth	r3, r3
 8011dec:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8011dee:	687a      	ldr	r2, [r7, #4]
 8011df0:	683b      	ldr	r3, [r7, #0]
 8011df2:	781b      	ldrb	r3, [r3, #0]
 8011df4:	009b      	lsls	r3, r3, #2
 8011df6:	4413      	add	r3, r2
 8011df8:	881b      	ldrh	r3, [r3, #0]
 8011dfa:	b29b      	uxth	r3, r3
 8011dfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8011e00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011e04:	827b      	strh	r3, [r7, #18]
 8011e06:	8a7b      	ldrh	r3, [r7, #18]
 8011e08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8011e0c:	827b      	strh	r3, [r7, #18]
 8011e0e:	8a7b      	ldrh	r3, [r7, #18]
 8011e10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8011e14:	827b      	strh	r3, [r7, #18]
 8011e16:	687a      	ldr	r2, [r7, #4]
 8011e18:	683b      	ldr	r3, [r7, #0]
 8011e1a:	781b      	ldrb	r3, [r3, #0]
 8011e1c:	009b      	lsls	r3, r3, #2
 8011e1e:	441a      	add	r2, r3
 8011e20:	8a7b      	ldrh	r3, [r7, #18]
 8011e22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8011e26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8011e2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8011e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011e32:	b29b      	uxth	r3, r3
 8011e34:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8011e36:	2300      	movs	r3, #0
}
 8011e38:	4618      	mov	r0, r3
 8011e3a:	371c      	adds	r7, #28
 8011e3c:	46bd      	mov	sp, r7
 8011e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e42:	4770      	bx	lr

08011e44 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8011e44:	b480      	push	{r7}
 8011e46:	b083      	sub	sp, #12
 8011e48:	af00      	add	r7, sp, #0
 8011e4a:	6078      	str	r0, [r7, #4]
 8011e4c:	460b      	mov	r3, r1
 8011e4e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8011e50:	78fb      	ldrb	r3, [r7, #3]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d103      	bne.n	8011e5e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8011e56:	687b      	ldr	r3, [r7, #4]
 8011e58:	2280      	movs	r2, #128	@ 0x80
 8011e5a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8011e5e:	2300      	movs	r3, #0
}
 8011e60:	4618      	mov	r0, r3
 8011e62:	370c      	adds	r7, #12
 8011e64:	46bd      	mov	sp, r7
 8011e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e6a:	4770      	bx	lr

08011e6c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8011e6c:	b480      	push	{r7}
 8011e6e:	b083      	sub	sp, #12
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8011e7a:	b29b      	uxth	r3, r3
 8011e7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8011e80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8011e84:	b29a      	uxth	r2, r3
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8011e8c:	2300      	movs	r3, #0
}
 8011e8e:	4618      	mov	r0, r3
 8011e90:	370c      	adds	r7, #12
 8011e92:	46bd      	mov	sp, r7
 8011e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e98:	4770      	bx	lr

08011e9a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8011e9a:	b480      	push	{r7}
 8011e9c:	b085      	sub	sp, #20
 8011e9e:	af00      	add	r7, sp, #0
 8011ea0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8011ea8:	b29b      	uxth	r3, r3
 8011eaa:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8011eac:	68fb      	ldr	r3, [r7, #12]
}
 8011eae:	4618      	mov	r0, r3
 8011eb0:	3714      	adds	r7, #20
 8011eb2:	46bd      	mov	sp, r7
 8011eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eb8:	4770      	bx	lr

08011eba <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011eba:	b480      	push	{r7}
 8011ebc:	b08b      	sub	sp, #44	@ 0x2c
 8011ebe:	af00      	add	r7, sp, #0
 8011ec0:	60f8      	str	r0, [r7, #12]
 8011ec2:	60b9      	str	r1, [r7, #8]
 8011ec4:	4611      	mov	r1, r2
 8011ec6:	461a      	mov	r2, r3
 8011ec8:	460b      	mov	r3, r1
 8011eca:	80fb      	strh	r3, [r7, #6]
 8011ecc:	4613      	mov	r3, r2
 8011ece:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8011ed0:	88bb      	ldrh	r3, [r7, #4]
 8011ed2:	3301      	adds	r3, #1
 8011ed4:	085b      	lsrs	r3, r3, #1
 8011ed6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011ed8:	68fb      	ldr	r3, [r7, #12]
 8011eda:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011edc:	68bb      	ldr	r3, [r7, #8]
 8011ede:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011ee0:	88fa      	ldrh	r2, [r7, #6]
 8011ee2:	697b      	ldr	r3, [r7, #20]
 8011ee4:	4413      	add	r3, r2
 8011ee6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011eea:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011eec:	69bb      	ldr	r3, [r7, #24]
 8011eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8011ef0:	e01c      	b.n	8011f2c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8011ef2:	69fb      	ldr	r3, [r7, #28]
 8011ef4:	781b      	ldrb	r3, [r3, #0]
 8011ef6:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8011ef8:	69fb      	ldr	r3, [r7, #28]
 8011efa:	3301      	adds	r3, #1
 8011efc:	781b      	ldrb	r3, [r3, #0]
 8011efe:	b21b      	sxth	r3, r3
 8011f00:	021b      	lsls	r3, r3, #8
 8011f02:	b21a      	sxth	r2, r3
 8011f04:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8011f08:	4313      	orrs	r3, r2
 8011f0a:	b21b      	sxth	r3, r3
 8011f0c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8011f0e:	6a3b      	ldr	r3, [r7, #32]
 8011f10:	8a7a      	ldrh	r2, [r7, #18]
 8011f12:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8011f14:	6a3b      	ldr	r3, [r7, #32]
 8011f16:	3302      	adds	r3, #2
 8011f18:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8011f1a:	69fb      	ldr	r3, [r7, #28]
 8011f1c:	3301      	adds	r3, #1
 8011f1e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8011f20:	69fb      	ldr	r3, [r7, #28]
 8011f22:	3301      	adds	r3, #1
 8011f24:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f28:	3b01      	subs	r3, #1
 8011f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8011f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d1df      	bne.n	8011ef2 <USB_WritePMA+0x38>
  }
}
 8011f32:	bf00      	nop
 8011f34:	bf00      	nop
 8011f36:	372c      	adds	r7, #44	@ 0x2c
 8011f38:	46bd      	mov	sp, r7
 8011f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f3e:	4770      	bx	lr

08011f40 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8011f40:	b480      	push	{r7}
 8011f42:	b08b      	sub	sp, #44	@ 0x2c
 8011f44:	af00      	add	r7, sp, #0
 8011f46:	60f8      	str	r0, [r7, #12]
 8011f48:	60b9      	str	r1, [r7, #8]
 8011f4a:	4611      	mov	r1, r2
 8011f4c:	461a      	mov	r2, r3
 8011f4e:	460b      	mov	r3, r1
 8011f50:	80fb      	strh	r3, [r7, #6]
 8011f52:	4613      	mov	r3, r2
 8011f54:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8011f56:	88bb      	ldrh	r3, [r7, #4]
 8011f58:	085b      	lsrs	r3, r3, #1
 8011f5a:	b29b      	uxth	r3, r3
 8011f5c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8011f5e:	68fb      	ldr	r3, [r7, #12]
 8011f60:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8011f62:	68bb      	ldr	r3, [r7, #8]
 8011f64:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8011f66:	88fa      	ldrh	r2, [r7, #6]
 8011f68:	697b      	ldr	r3, [r7, #20]
 8011f6a:	4413      	add	r3, r2
 8011f6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011f70:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8011f72:	69bb      	ldr	r3, [r7, #24]
 8011f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8011f76:	e018      	b.n	8011faa <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8011f78:	6a3b      	ldr	r3, [r7, #32]
 8011f7a:	881b      	ldrh	r3, [r3, #0]
 8011f7c:	b29b      	uxth	r3, r3
 8011f7e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8011f80:	6a3b      	ldr	r3, [r7, #32]
 8011f82:	3302      	adds	r3, #2
 8011f84:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011f86:	693b      	ldr	r3, [r7, #16]
 8011f88:	b2da      	uxtb	r2, r3
 8011f8a:	69fb      	ldr	r3, [r7, #28]
 8011f8c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011f8e:	69fb      	ldr	r3, [r7, #28]
 8011f90:	3301      	adds	r3, #1
 8011f92:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8011f94:	693b      	ldr	r3, [r7, #16]
 8011f96:	0a1b      	lsrs	r3, r3, #8
 8011f98:	b2da      	uxtb	r2, r3
 8011f9a:	69fb      	ldr	r3, [r7, #28]
 8011f9c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8011f9e:	69fb      	ldr	r3, [r7, #28]
 8011fa0:	3301      	adds	r3, #1
 8011fa2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8011fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fa6:	3b01      	subs	r3, #1
 8011fa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8011faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d1e3      	bne.n	8011f78 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8011fb0:	88bb      	ldrh	r3, [r7, #4]
 8011fb2:	f003 0301 	and.w	r3, r3, #1
 8011fb6:	b29b      	uxth	r3, r3
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d007      	beq.n	8011fcc <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8011fbc:	6a3b      	ldr	r3, [r7, #32]
 8011fbe:	881b      	ldrh	r3, [r3, #0]
 8011fc0:	b29b      	uxth	r3, r3
 8011fc2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8011fc4:	693b      	ldr	r3, [r7, #16]
 8011fc6:	b2da      	uxtb	r2, r3
 8011fc8:	69fb      	ldr	r3, [r7, #28]
 8011fca:	701a      	strb	r2, [r3, #0]
  }
}
 8011fcc:	bf00      	nop
 8011fce:	372c      	adds	r7, #44	@ 0x2c
 8011fd0:	46bd      	mov	sp, r7
 8011fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fd6:	4770      	bx	lr

08011fd8 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8011fd8:	b580      	push	{r7, lr}
 8011fda:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8011fdc:	4907      	ldr	r1, [pc, #28]	@ (8011ffc <MX_FATFS_Init+0x24>)
 8011fde:	4808      	ldr	r0, [pc, #32]	@ (8012000 <MX_FATFS_Init+0x28>)
 8011fe0:	f004 fc44 	bl	801686c <FATFS_LinkDriver>
 8011fe4:	4603      	mov	r3, r0
 8011fe6:	2b00      	cmp	r3, #0
 8011fe8:	d002      	beq.n	8011ff0 <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8011fea:	f04f 33ff 	mov.w	r3, #4294967295
 8011fee:	e003      	b.n	8011ff8 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 8011ff0:	4b04      	ldr	r3, [pc, #16]	@ (8012004 <MX_FATFS_Init+0x2c>)
 8011ff2:	2201      	movs	r2, #1
 8011ff4:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8011ff6:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8011ff8:	4618      	mov	r0, r3
 8011ffa:	bd80      	pop	{r7, pc}
 8011ffc:	20002904 	.word	0x20002904
 8012000:	20000014 	.word	0x20000014
 8012004:	20002908 	.word	0x20002908

08012008 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8012008:	b480      	push	{r7}
 801200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 801200c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 801200e:	4618      	mov	r0, r3
 8012010:	46bd      	mov	sp, r7
 8012012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012016:	4770      	bx	lr

08012018 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8012018:	b580      	push	{r7, lr}
 801201a:	b082      	sub	sp, #8
 801201c:	af00      	add	r7, sp, #0
 801201e:	4603      	mov	r3, r0
 8012020:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 8012022:	79fb      	ldrb	r3, [r7, #7]
 8012024:	4618      	mov	r0, r3
 8012026:	f7f5 f9bf 	bl	80073a8 <USER_SPI_initialize>
 801202a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 801202c:	4618      	mov	r0, r3
 801202e:	3708      	adds	r7, #8
 8012030:	46bd      	mov	sp, r7
 8012032:	bd80      	pop	{r7, pc}

08012034 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b082      	sub	sp, #8
 8012038:	af00      	add	r7, sp, #0
 801203a:	4603      	mov	r3, r0
 801203c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv); //ADD THIS LINE
 801203e:	79fb      	ldrb	r3, [r7, #7]
 8012040:	4618      	mov	r0, r3
 8012042:	f7f5 fa9d 	bl	8007580 <USER_SPI_status>
 8012046:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8012048:	4618      	mov	r0, r3
 801204a:	3708      	adds	r7, #8
 801204c:	46bd      	mov	sp, r7
 801204e:	bd80      	pop	{r7, pc}

08012050 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b084      	sub	sp, #16
 8012054:	af00      	add	r7, sp, #0
 8012056:	60b9      	str	r1, [r7, #8]
 8012058:	607a      	str	r2, [r7, #4]
 801205a:	603b      	str	r3, [r7, #0]
 801205c:	4603      	mov	r3, r0
 801205e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 8012060:	7bf8      	ldrb	r0, [r7, #15]
 8012062:	683b      	ldr	r3, [r7, #0]
 8012064:	687a      	ldr	r2, [r7, #4]
 8012066:	68b9      	ldr	r1, [r7, #8]
 8012068:	f7f5 faa0 	bl	80075ac <USER_SPI_read>
 801206c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 801206e:	4618      	mov	r0, r3
 8012070:	3710      	adds	r7, #16
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}

08012076 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8012076:	b580      	push	{r7, lr}
 8012078:	b084      	sub	sp, #16
 801207a:	af00      	add	r7, sp, #0
 801207c:	60b9      	str	r1, [r7, #8]
 801207e:	607a      	str	r2, [r7, #4]
 8012080:	603b      	str	r3, [r7, #0]
 8012082:	4603      	mov	r3, r0
 8012084:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8012086:	7bf8      	ldrb	r0, [r7, #15]
 8012088:	683b      	ldr	r3, [r7, #0]
 801208a:	687a      	ldr	r2, [r7, #4]
 801208c:	68b9      	ldr	r1, [r7, #8]
 801208e:	f7f5 faf3 	bl	8007678 <USER_SPI_write>
 8012092:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8012094:	4618      	mov	r0, r3
 8012096:	3710      	adds	r7, #16
 8012098:	46bd      	mov	sp, r7
 801209a:	bd80      	pop	{r7, pc}

0801209c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 801209c:	b580      	push	{r7, lr}
 801209e:	b082      	sub	sp, #8
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	4603      	mov	r3, r0
 80120a4:	603a      	str	r2, [r7, #0]
 80120a6:	71fb      	strb	r3, [r7, #7]
 80120a8:	460b      	mov	r3, r1
 80120aa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 80120ac:	79b9      	ldrb	r1, [r7, #6]
 80120ae:	79fb      	ldrb	r3, [r7, #7]
 80120b0:	683a      	ldr	r2, [r7, #0]
 80120b2:	4618      	mov	r0, r3
 80120b4:	f7f5 fb5c 	bl	8007770 <USER_SPI_ioctl>
 80120b8:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80120ba:	4618      	mov	r0, r3
 80120bc:	3708      	adds	r7, #8
 80120be:	46bd      	mov	sp, r7
 80120c0:	bd80      	pop	{r7, pc}

080120c2 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80120c2:	b580      	push	{r7, lr}
 80120c4:	b084      	sub	sp, #16
 80120c6:	af00      	add	r7, sp, #0
 80120c8:	6078      	str	r0, [r7, #4]
 80120ca:	460b      	mov	r3, r1
 80120cc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80120ce:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80120d2:	f005 f961 	bl	8017398 <USBD_static_malloc>
 80120d6:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80120d8:	68fb      	ldr	r3, [r7, #12]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d105      	bne.n	80120ea <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	2200      	movs	r2, #0
 80120e2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 80120e6:	2302      	movs	r3, #2
 80120e8:	e066      	b.n	80121b8 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	68fa      	ldr	r2, [r7, #12]
 80120ee:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	7c1b      	ldrb	r3, [r3, #16]
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d119      	bne.n	801212e <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80120fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80120fe:	2202      	movs	r2, #2
 8012100:	2181      	movs	r1, #129	@ 0x81
 8012102:	6878      	ldr	r0, [r7, #4]
 8012104:	f004 ffef 	bl	80170e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	2201      	movs	r2, #1
 801210c:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801210e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012112:	2202      	movs	r2, #2
 8012114:	2101      	movs	r1, #1
 8012116:	6878      	ldr	r0, [r7, #4]
 8012118:	f004 ffe5 	bl	80170e6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	2201      	movs	r2, #1
 8012120:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	2210      	movs	r2, #16
 8012128:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 801212c:	e016      	b.n	801215c <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 801212e:	2340      	movs	r3, #64	@ 0x40
 8012130:	2202      	movs	r2, #2
 8012132:	2181      	movs	r1, #129	@ 0x81
 8012134:	6878      	ldr	r0, [r7, #4]
 8012136:	f004 ffd6 	bl	80170e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	2201      	movs	r2, #1
 801213e:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8012140:	2340      	movs	r3, #64	@ 0x40
 8012142:	2202      	movs	r2, #2
 8012144:	2101      	movs	r1, #1
 8012146:	6878      	ldr	r0, [r7, #4]
 8012148:	f004 ffcd 	bl	80170e6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801214c:	687b      	ldr	r3, [r7, #4]
 801214e:	2201      	movs	r2, #1
 8012150:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	2210      	movs	r2, #16
 8012158:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801215c:	2308      	movs	r3, #8
 801215e:	2203      	movs	r2, #3
 8012160:	2182      	movs	r1, #130	@ 0x82
 8012162:	6878      	ldr	r0, [r7, #4]
 8012164:	f004 ffbf 	bl	80170e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8012168:	687b      	ldr	r3, [r7, #4]
 801216a:	2201      	movs	r2, #1
 801216c:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	2200      	movs	r2, #0
 801217e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012182:	68fb      	ldr	r3, [r7, #12]
 8012184:	2200      	movs	r2, #0
 8012186:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	7c1b      	ldrb	r3, [r3, #16]
 801218e:	2b00      	cmp	r3, #0
 8012190:	d109      	bne.n	80121a6 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8012192:	68fb      	ldr	r3, [r7, #12]
 8012194:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012198:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801219c:	2101      	movs	r1, #1
 801219e:	6878      	ldr	r0, [r7, #4]
 80121a0:	f005 f890 	bl	80172c4 <USBD_LL_PrepareReceive>
 80121a4:	e007      	b.n	80121b6 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80121a6:	68fb      	ldr	r3, [r7, #12]
 80121a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80121ac:	2340      	movs	r3, #64	@ 0x40
 80121ae:	2101      	movs	r1, #1
 80121b0:	6878      	ldr	r0, [r7, #4]
 80121b2:	f005 f887 	bl	80172c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80121b6:	2300      	movs	r3, #0
}
 80121b8:	4618      	mov	r0, r3
 80121ba:	3710      	adds	r7, #16
 80121bc:	46bd      	mov	sp, r7
 80121be:	bd80      	pop	{r7, pc}

080121c0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80121c0:	b580      	push	{r7, lr}
 80121c2:	b082      	sub	sp, #8
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
 80121c8:	460b      	mov	r3, r1
 80121ca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80121cc:	2181      	movs	r1, #129	@ 0x81
 80121ce:	6878      	ldr	r0, [r7, #4]
 80121d0:	f004 ffaf 	bl	8017132 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80121d4:	687b      	ldr	r3, [r7, #4]
 80121d6:	2200      	movs	r2, #0
 80121d8:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80121da:	2101      	movs	r1, #1
 80121dc:	6878      	ldr	r0, [r7, #4]
 80121de:	f004 ffa8 	bl	8017132 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	2200      	movs	r2, #0
 80121e6:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80121ea:	2182      	movs	r1, #130	@ 0x82
 80121ec:	6878      	ldr	r0, [r7, #4]
 80121ee:	f004 ffa0 	bl	8017132 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80121f2:	687b      	ldr	r3, [r7, #4]
 80121f4:	2200      	movs	r2, #0
 80121f6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80121fa:	687b      	ldr	r3, [r7, #4]
 80121fc:	2200      	movs	r2, #0
 80121fe:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8012202:	687b      	ldr	r3, [r7, #4]
 8012204:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012208:	2b00      	cmp	r3, #0
 801220a:	d00e      	beq.n	801222a <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012212:	685b      	ldr	r3, [r3, #4]
 8012214:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012216:	687b      	ldr	r3, [r7, #4]
 8012218:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801221c:	4618      	mov	r0, r3
 801221e:	f005 f8c9 	bl	80173b4 <USBD_static_free>
    pdev->pClassData = NULL;
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	2200      	movs	r2, #0
 8012226:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801222a:	2300      	movs	r3, #0
}
 801222c:	4618      	mov	r0, r3
 801222e:	3708      	adds	r7, #8
 8012230:	46bd      	mov	sp, r7
 8012232:	bd80      	pop	{r7, pc}

08012234 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012234:	b580      	push	{r7, lr}
 8012236:	b086      	sub	sp, #24
 8012238:	af00      	add	r7, sp, #0
 801223a:	6078      	str	r0, [r7, #4]
 801223c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012244:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012246:	2300      	movs	r3, #0
 8012248:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801224a:	2300      	movs	r3, #0
 801224c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801224e:	2300      	movs	r3, #0
 8012250:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8012252:	693b      	ldr	r3, [r7, #16]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d101      	bne.n	801225c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8012258:	2303      	movs	r3, #3
 801225a:	e0af      	b.n	80123bc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801225c:	683b      	ldr	r3, [r7, #0]
 801225e:	781b      	ldrb	r3, [r3, #0]
 8012260:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012264:	2b00      	cmp	r3, #0
 8012266:	d03f      	beq.n	80122e8 <USBD_CDC_Setup+0xb4>
 8012268:	2b20      	cmp	r3, #32
 801226a:	f040 809f 	bne.w	80123ac <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801226e:	683b      	ldr	r3, [r7, #0]
 8012270:	88db      	ldrh	r3, [r3, #6]
 8012272:	2b00      	cmp	r3, #0
 8012274:	d02e      	beq.n	80122d4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012276:	683b      	ldr	r3, [r7, #0]
 8012278:	781b      	ldrb	r3, [r3, #0]
 801227a:	b25b      	sxtb	r3, r3
 801227c:	2b00      	cmp	r3, #0
 801227e:	da16      	bge.n	80122ae <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012286:	689b      	ldr	r3, [r3, #8]
 8012288:	683a      	ldr	r2, [r7, #0]
 801228a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 801228c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801228e:	683a      	ldr	r2, [r7, #0]
 8012290:	88d2      	ldrh	r2, [r2, #6]
 8012292:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	88db      	ldrh	r3, [r3, #6]
 8012298:	2b07      	cmp	r3, #7
 801229a:	bf28      	it	cs
 801229c:	2307      	movcs	r3, #7
 801229e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80122a0:	693b      	ldr	r3, [r7, #16]
 80122a2:	89fa      	ldrh	r2, [r7, #14]
 80122a4:	4619      	mov	r1, r3
 80122a6:	6878      	ldr	r0, [r7, #4]
 80122a8:	f001 facf 	bl	801384a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80122ac:	e085      	b.n	80123ba <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 80122ae:	683b      	ldr	r3, [r7, #0]
 80122b0:	785a      	ldrb	r2, [r3, #1]
 80122b2:	693b      	ldr	r3, [r7, #16]
 80122b4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80122b8:	683b      	ldr	r3, [r7, #0]
 80122ba:	88db      	ldrh	r3, [r3, #6]
 80122bc:	b2da      	uxtb	r2, r3
 80122be:	693b      	ldr	r3, [r7, #16]
 80122c0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80122c4:	6939      	ldr	r1, [r7, #16]
 80122c6:	683b      	ldr	r3, [r7, #0]
 80122c8:	88db      	ldrh	r3, [r3, #6]
 80122ca:	461a      	mov	r2, r3
 80122cc:	6878      	ldr	r0, [r7, #4]
 80122ce:	f001 fae8 	bl	80138a2 <USBD_CtlPrepareRx>
      break;
 80122d2:	e072      	b.n	80123ba <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80122d4:	687b      	ldr	r3, [r7, #4]
 80122d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80122da:	689b      	ldr	r3, [r3, #8]
 80122dc:	683a      	ldr	r2, [r7, #0]
 80122de:	7850      	ldrb	r0, [r2, #1]
 80122e0:	2200      	movs	r2, #0
 80122e2:	6839      	ldr	r1, [r7, #0]
 80122e4:	4798      	blx	r3
      break;
 80122e6:	e068      	b.n	80123ba <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80122e8:	683b      	ldr	r3, [r7, #0]
 80122ea:	785b      	ldrb	r3, [r3, #1]
 80122ec:	2b0b      	cmp	r3, #11
 80122ee:	d852      	bhi.n	8012396 <USBD_CDC_Setup+0x162>
 80122f0:	a201      	add	r2, pc, #4	@ (adr r2, 80122f8 <USBD_CDC_Setup+0xc4>)
 80122f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122f6:	bf00      	nop
 80122f8:	08012329 	.word	0x08012329
 80122fc:	080123a5 	.word	0x080123a5
 8012300:	08012397 	.word	0x08012397
 8012304:	08012397 	.word	0x08012397
 8012308:	08012397 	.word	0x08012397
 801230c:	08012397 	.word	0x08012397
 8012310:	08012397 	.word	0x08012397
 8012314:	08012397 	.word	0x08012397
 8012318:	08012397 	.word	0x08012397
 801231c:	08012397 	.word	0x08012397
 8012320:	08012353 	.word	0x08012353
 8012324:	0801237d 	.word	0x0801237d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801232e:	b2db      	uxtb	r3, r3
 8012330:	2b03      	cmp	r3, #3
 8012332:	d107      	bne.n	8012344 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012334:	f107 030a 	add.w	r3, r7, #10
 8012338:	2202      	movs	r2, #2
 801233a:	4619      	mov	r1, r3
 801233c:	6878      	ldr	r0, [r7, #4]
 801233e:	f001 fa84 	bl	801384a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012342:	e032      	b.n	80123aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012344:	6839      	ldr	r1, [r7, #0]
 8012346:	6878      	ldr	r0, [r7, #4]
 8012348:	f001 fa0e 	bl	8013768 <USBD_CtlError>
            ret = USBD_FAIL;
 801234c:	2303      	movs	r3, #3
 801234e:	75fb      	strb	r3, [r7, #23]
          break;
 8012350:	e02b      	b.n	80123aa <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012358:	b2db      	uxtb	r3, r3
 801235a:	2b03      	cmp	r3, #3
 801235c:	d107      	bne.n	801236e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801235e:	f107 030d 	add.w	r3, r7, #13
 8012362:	2201      	movs	r2, #1
 8012364:	4619      	mov	r1, r3
 8012366:	6878      	ldr	r0, [r7, #4]
 8012368:	f001 fa6f 	bl	801384a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801236c:	e01d      	b.n	80123aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 801236e:	6839      	ldr	r1, [r7, #0]
 8012370:	6878      	ldr	r0, [r7, #4]
 8012372:	f001 f9f9 	bl	8013768 <USBD_CtlError>
            ret = USBD_FAIL;
 8012376:	2303      	movs	r3, #3
 8012378:	75fb      	strb	r3, [r7, #23]
          break;
 801237a:	e016      	b.n	80123aa <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012382:	b2db      	uxtb	r3, r3
 8012384:	2b03      	cmp	r3, #3
 8012386:	d00f      	beq.n	80123a8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8012388:	6839      	ldr	r1, [r7, #0]
 801238a:	6878      	ldr	r0, [r7, #4]
 801238c:	f001 f9ec 	bl	8013768 <USBD_CtlError>
            ret = USBD_FAIL;
 8012390:	2303      	movs	r3, #3
 8012392:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012394:	e008      	b.n	80123a8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012396:	6839      	ldr	r1, [r7, #0]
 8012398:	6878      	ldr	r0, [r7, #4]
 801239a:	f001 f9e5 	bl	8013768 <USBD_CtlError>
          ret = USBD_FAIL;
 801239e:	2303      	movs	r3, #3
 80123a0:	75fb      	strb	r3, [r7, #23]
          break;
 80123a2:	e002      	b.n	80123aa <USBD_CDC_Setup+0x176>
          break;
 80123a4:	bf00      	nop
 80123a6:	e008      	b.n	80123ba <USBD_CDC_Setup+0x186>
          break;
 80123a8:	bf00      	nop
      }
      break;
 80123aa:	e006      	b.n	80123ba <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 80123ac:	6839      	ldr	r1, [r7, #0]
 80123ae:	6878      	ldr	r0, [r7, #4]
 80123b0:	f001 f9da 	bl	8013768 <USBD_CtlError>
      ret = USBD_FAIL;
 80123b4:	2303      	movs	r3, #3
 80123b6:	75fb      	strb	r3, [r7, #23]
      break;
 80123b8:	bf00      	nop
  }

  return (uint8_t)ret;
 80123ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80123bc:	4618      	mov	r0, r3
 80123be:	3718      	adds	r7, #24
 80123c0:	46bd      	mov	sp, r7
 80123c2:	bd80      	pop	{r7, pc}

080123c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80123c4:	b580      	push	{r7, lr}
 80123c6:	b084      	sub	sp, #16
 80123c8:	af00      	add	r7, sp, #0
 80123ca:	6078      	str	r0, [r7, #4]
 80123cc:	460b      	mov	r3, r1
 80123ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80123d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80123d8:	687b      	ldr	r3, [r7, #4]
 80123da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d101      	bne.n	80123e6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80123e2:	2303      	movs	r3, #3
 80123e4:	e04f      	b.n	8012486 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80123ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80123ee:	78fa      	ldrb	r2, [r7, #3]
 80123f0:	6879      	ldr	r1, [r7, #4]
 80123f2:	4613      	mov	r3, r2
 80123f4:	009b      	lsls	r3, r3, #2
 80123f6:	4413      	add	r3, r2
 80123f8:	009b      	lsls	r3, r3, #2
 80123fa:	440b      	add	r3, r1
 80123fc:	3318      	adds	r3, #24
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	2b00      	cmp	r3, #0
 8012402:	d029      	beq.n	8012458 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8012404:	78fa      	ldrb	r2, [r7, #3]
 8012406:	6879      	ldr	r1, [r7, #4]
 8012408:	4613      	mov	r3, r2
 801240a:	009b      	lsls	r3, r3, #2
 801240c:	4413      	add	r3, r2
 801240e:	009b      	lsls	r3, r3, #2
 8012410:	440b      	add	r3, r1
 8012412:	3318      	adds	r3, #24
 8012414:	681a      	ldr	r2, [r3, #0]
 8012416:	78f9      	ldrb	r1, [r7, #3]
 8012418:	68f8      	ldr	r0, [r7, #12]
 801241a:	460b      	mov	r3, r1
 801241c:	009b      	lsls	r3, r3, #2
 801241e:	440b      	add	r3, r1
 8012420:	00db      	lsls	r3, r3, #3
 8012422:	4403      	add	r3, r0
 8012424:	3320      	adds	r3, #32
 8012426:	681b      	ldr	r3, [r3, #0]
 8012428:	fbb2 f1f3 	udiv	r1, r2, r3
 801242c:	fb01 f303 	mul.w	r3, r1, r3
 8012430:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8012432:	2b00      	cmp	r3, #0
 8012434:	d110      	bne.n	8012458 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8012436:	78fa      	ldrb	r2, [r7, #3]
 8012438:	6879      	ldr	r1, [r7, #4]
 801243a:	4613      	mov	r3, r2
 801243c:	009b      	lsls	r3, r3, #2
 801243e:	4413      	add	r3, r2
 8012440:	009b      	lsls	r3, r3, #2
 8012442:	440b      	add	r3, r1
 8012444:	3318      	adds	r3, #24
 8012446:	2200      	movs	r2, #0
 8012448:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801244a:	78f9      	ldrb	r1, [r7, #3]
 801244c:	2300      	movs	r3, #0
 801244e:	2200      	movs	r2, #0
 8012450:	6878      	ldr	r0, [r7, #4]
 8012452:	f004 ff16 	bl	8017282 <USBD_LL_Transmit>
 8012456:	e015      	b.n	8012484 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8012458:	68bb      	ldr	r3, [r7, #8]
 801245a:	2200      	movs	r2, #0
 801245c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012460:	687b      	ldr	r3, [r7, #4]
 8012462:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012466:	691b      	ldr	r3, [r3, #16]
 8012468:	2b00      	cmp	r3, #0
 801246a:	d00b      	beq.n	8012484 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012472:	691b      	ldr	r3, [r3, #16]
 8012474:	68ba      	ldr	r2, [r7, #8]
 8012476:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801247a:	68ba      	ldr	r2, [r7, #8]
 801247c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8012480:	78fa      	ldrb	r2, [r7, #3]
 8012482:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012484:	2300      	movs	r3, #0
}
 8012486:	4618      	mov	r0, r3
 8012488:	3710      	adds	r7, #16
 801248a:	46bd      	mov	sp, r7
 801248c:	bd80      	pop	{r7, pc}

0801248e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801248e:	b580      	push	{r7, lr}
 8012490:	b084      	sub	sp, #16
 8012492:	af00      	add	r7, sp, #0
 8012494:	6078      	str	r0, [r7, #4]
 8012496:	460b      	mov	r3, r1
 8012498:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80124a0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80124a2:	687b      	ldr	r3, [r7, #4]
 80124a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	d101      	bne.n	80124b0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80124ac:	2303      	movs	r3, #3
 80124ae:	e015      	b.n	80124dc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80124b0:	78fb      	ldrb	r3, [r7, #3]
 80124b2:	4619      	mov	r1, r3
 80124b4:	6878      	ldr	r0, [r7, #4]
 80124b6:	f004 ff26 	bl	8017306 <USBD_LL_GetRxDataSize>
 80124ba:	4602      	mov	r2, r0
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80124c8:	68db      	ldr	r3, [r3, #12]
 80124ca:	68fa      	ldr	r2, [r7, #12]
 80124cc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80124d0:	68fa      	ldr	r2, [r7, #12]
 80124d2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80124d6:	4611      	mov	r1, r2
 80124d8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80124da:	2300      	movs	r3, #0
}
 80124dc:	4618      	mov	r0, r3
 80124de:	3710      	adds	r7, #16
 80124e0:	46bd      	mov	sp, r7
 80124e2:	bd80      	pop	{r7, pc}

080124e4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80124e4:	b580      	push	{r7, lr}
 80124e6:	b084      	sub	sp, #16
 80124e8:	af00      	add	r7, sp, #0
 80124ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80124f2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d101      	bne.n	80124fe <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80124fa:	2303      	movs	r3, #3
 80124fc:	e01a      	b.n	8012534 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012504:	2b00      	cmp	r3, #0
 8012506:	d014      	beq.n	8012532 <USBD_CDC_EP0_RxReady+0x4e>
 8012508:	68fb      	ldr	r3, [r7, #12]
 801250a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801250e:	2bff      	cmp	r3, #255	@ 0xff
 8012510:	d00f      	beq.n	8012532 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012512:	687b      	ldr	r3, [r7, #4]
 8012514:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8012518:	689b      	ldr	r3, [r3, #8]
 801251a:	68fa      	ldr	r2, [r7, #12]
 801251c:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 8012520:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012522:	68fa      	ldr	r2, [r7, #12]
 8012524:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012528:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801252a:	68fb      	ldr	r3, [r7, #12]
 801252c:	22ff      	movs	r2, #255	@ 0xff
 801252e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012532:	2300      	movs	r3, #0
}
 8012534:	4618      	mov	r0, r3
 8012536:	3710      	adds	r7, #16
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}

0801253c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801253c:	b480      	push	{r7}
 801253e:	b083      	sub	sp, #12
 8012540:	af00      	add	r7, sp, #0
 8012542:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	2243      	movs	r2, #67	@ 0x43
 8012548:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 801254a:	4b03      	ldr	r3, [pc, #12]	@ (8012558 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 801254c:	4618      	mov	r0, r3
 801254e:	370c      	adds	r7, #12
 8012550:	46bd      	mov	sp, r7
 8012552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012556:	4770      	bx	lr
 8012558:	200000b0 	.word	0x200000b0

0801255c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801255c:	b480      	push	{r7}
 801255e:	b083      	sub	sp, #12
 8012560:	af00      	add	r7, sp, #0
 8012562:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	2243      	movs	r2, #67	@ 0x43
 8012568:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 801256a:	4b03      	ldr	r3, [pc, #12]	@ (8012578 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 801256c:	4618      	mov	r0, r3
 801256e:	370c      	adds	r7, #12
 8012570:	46bd      	mov	sp, r7
 8012572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012576:	4770      	bx	lr
 8012578:	2000006c 	.word	0x2000006c

0801257c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801257c:	b480      	push	{r7}
 801257e:	b083      	sub	sp, #12
 8012580:	af00      	add	r7, sp, #0
 8012582:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	2243      	movs	r2, #67	@ 0x43
 8012588:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 801258a:	4b03      	ldr	r3, [pc, #12]	@ (8012598 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 801258c:	4618      	mov	r0, r3
 801258e:	370c      	adds	r7, #12
 8012590:	46bd      	mov	sp, r7
 8012592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012596:	4770      	bx	lr
 8012598:	200000f4 	.word	0x200000f4

0801259c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801259c:	b480      	push	{r7}
 801259e:	b083      	sub	sp, #12
 80125a0:	af00      	add	r7, sp, #0
 80125a2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80125a4:	687b      	ldr	r3, [r7, #4]
 80125a6:	220a      	movs	r2, #10
 80125a8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80125aa:	4b03      	ldr	r3, [pc, #12]	@ (80125b8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80125ac:	4618      	mov	r0, r3
 80125ae:	370c      	adds	r7, #12
 80125b0:	46bd      	mov	sp, r7
 80125b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125b6:	4770      	bx	lr
 80125b8:	20000028 	.word	0x20000028

080125bc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80125bc:	b480      	push	{r7}
 80125be:	b083      	sub	sp, #12
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	6078      	str	r0, [r7, #4]
 80125c4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80125c6:	683b      	ldr	r3, [r7, #0]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d101      	bne.n	80125d0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80125cc:	2303      	movs	r3, #3
 80125ce:	e004      	b.n	80125da <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 80125d0:	687b      	ldr	r3, [r7, #4]
 80125d2:	683a      	ldr	r2, [r7, #0]
 80125d4:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80125d8:	2300      	movs	r3, #0
}
 80125da:	4618      	mov	r0, r3
 80125dc:	370c      	adds	r7, #12
 80125de:	46bd      	mov	sp, r7
 80125e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125e4:	4770      	bx	lr

080125e6 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80125e6:	b480      	push	{r7}
 80125e8:	b087      	sub	sp, #28
 80125ea:	af00      	add	r7, sp, #0
 80125ec:	60f8      	str	r0, [r7, #12]
 80125ee:	60b9      	str	r1, [r7, #8]
 80125f0:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80125f2:	68fb      	ldr	r3, [r7, #12]
 80125f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80125f8:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80125fa:	697b      	ldr	r3, [r7, #20]
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d101      	bne.n	8012604 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8012600:	2303      	movs	r3, #3
 8012602:	e008      	b.n	8012616 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8012604:	697b      	ldr	r3, [r7, #20]
 8012606:	68ba      	ldr	r2, [r7, #8]
 8012608:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801260c:	697b      	ldr	r3, [r7, #20]
 801260e:	687a      	ldr	r2, [r7, #4]
 8012610:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8012614:	2300      	movs	r3, #0
}
 8012616:	4618      	mov	r0, r3
 8012618:	371c      	adds	r7, #28
 801261a:	46bd      	mov	sp, r7
 801261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012620:	4770      	bx	lr

08012622 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012622:	b480      	push	{r7}
 8012624:	b085      	sub	sp, #20
 8012626:	af00      	add	r7, sp, #0
 8012628:	6078      	str	r0, [r7, #4]
 801262a:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012632:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	2b00      	cmp	r3, #0
 8012638:	d101      	bne.n	801263e <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 801263a:	2303      	movs	r3, #3
 801263c:	e004      	b.n	8012648 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 801263e:	68fb      	ldr	r3, [r7, #12]
 8012640:	683a      	ldr	r2, [r7, #0]
 8012642:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012646:	2300      	movs	r3, #0
}
 8012648:	4618      	mov	r0, r3
 801264a:	3714      	adds	r7, #20
 801264c:	46bd      	mov	sp, r7
 801264e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012652:	4770      	bx	lr

08012654 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8012654:	b580      	push	{r7, lr}
 8012656:	b084      	sub	sp, #16
 8012658:	af00      	add	r7, sp, #0
 801265a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012662:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8012664:	2301      	movs	r3, #1
 8012666:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801266e:	2b00      	cmp	r3, #0
 8012670:	d101      	bne.n	8012676 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012672:	2303      	movs	r3, #3
 8012674:	e01a      	b.n	80126ac <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 8012676:	68bb      	ldr	r3, [r7, #8]
 8012678:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801267c:	2b00      	cmp	r3, #0
 801267e:	d114      	bne.n	80126aa <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8012680:	68bb      	ldr	r3, [r7, #8]
 8012682:	2201      	movs	r2, #1
 8012684:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8012688:	68bb      	ldr	r3, [r7, #8]
 801268a:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8012692:	68bb      	ldr	r3, [r7, #8]
 8012694:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8012698:	68bb      	ldr	r3, [r7, #8]
 801269a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801269e:	2181      	movs	r1, #129	@ 0x81
 80126a0:	6878      	ldr	r0, [r7, #4]
 80126a2:	f004 fdee 	bl	8017282 <USBD_LL_Transmit>

    ret = USBD_OK;
 80126a6:	2300      	movs	r3, #0
 80126a8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80126aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80126ac:	4618      	mov	r0, r3
 80126ae:	3710      	adds	r7, #16
 80126b0:	46bd      	mov	sp, r7
 80126b2:	bd80      	pop	{r7, pc}

080126b4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80126b4:	b580      	push	{r7, lr}
 80126b6:	b084      	sub	sp, #16
 80126b8:	af00      	add	r7, sp, #0
 80126ba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80126c2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80126c4:	687b      	ldr	r3, [r7, #4]
 80126c6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d101      	bne.n	80126d2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 80126ce:	2303      	movs	r3, #3
 80126d0:	e016      	b.n	8012700 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	7c1b      	ldrb	r3, [r3, #16]
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d109      	bne.n	80126ee <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80126e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80126e4:	2101      	movs	r1, #1
 80126e6:	6878      	ldr	r0, [r7, #4]
 80126e8:	f004 fdec 	bl	80172c4 <USBD_LL_PrepareReceive>
 80126ec:	e007      	b.n	80126fe <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80126f4:	2340      	movs	r3, #64	@ 0x40
 80126f6:	2101      	movs	r1, #1
 80126f8:	6878      	ldr	r0, [r7, #4]
 80126fa:	f004 fde3 	bl	80172c4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80126fe:	2300      	movs	r3, #0
}
 8012700:	4618      	mov	r0, r3
 8012702:	3710      	adds	r7, #16
 8012704:	46bd      	mov	sp, r7
 8012706:	bd80      	pop	{r7, pc}

08012708 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012708:	b580      	push	{r7, lr}
 801270a:	b086      	sub	sp, #24
 801270c:	af00      	add	r7, sp, #0
 801270e:	60f8      	str	r0, [r7, #12]
 8012710:	60b9      	str	r1, [r7, #8]
 8012712:	4613      	mov	r3, r2
 8012714:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012716:	68fb      	ldr	r3, [r7, #12]
 8012718:	2b00      	cmp	r3, #0
 801271a:	d101      	bne.n	8012720 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 801271c:	2303      	movs	r3, #3
 801271e:	e01f      	b.n	8012760 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012720:	68fb      	ldr	r3, [r7, #12]
 8012722:	2200      	movs	r2, #0
 8012724:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	2200      	movs	r2, #0
 801272c:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 8012730:	68fb      	ldr	r3, [r7, #12]
 8012732:	2200      	movs	r2, #0
 8012734:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012738:	68bb      	ldr	r3, [r7, #8]
 801273a:	2b00      	cmp	r3, #0
 801273c:	d003      	beq.n	8012746 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801273e:	68fb      	ldr	r3, [r7, #12]
 8012740:	68ba      	ldr	r2, [r7, #8]
 8012742:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	2201      	movs	r2, #1
 801274a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801274e:	68fb      	ldr	r3, [r7, #12]
 8012750:	79fa      	ldrb	r2, [r7, #7]
 8012752:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012754:	68f8      	ldr	r0, [r7, #12]
 8012756:	f004 fc4b 	bl	8016ff0 <USBD_LL_Init>
 801275a:	4603      	mov	r3, r0
 801275c:	75fb      	strb	r3, [r7, #23]

  return ret;
 801275e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012760:	4618      	mov	r0, r3
 8012762:	3718      	adds	r7, #24
 8012764:	46bd      	mov	sp, r7
 8012766:	bd80      	pop	{r7, pc}

08012768 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b084      	sub	sp, #16
 801276c:	af00      	add	r7, sp, #0
 801276e:	6078      	str	r0, [r7, #4]
 8012770:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012772:	2300      	movs	r3, #0
 8012774:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	2b00      	cmp	r3, #0
 801277a:	d101      	bne.n	8012780 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 801277c:	2303      	movs	r3, #3
 801277e:	e016      	b.n	80127ae <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012780:	687b      	ldr	r3, [r7, #4]
 8012782:	683a      	ldr	r2, [r7, #0]
 8012784:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801278e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012790:	2b00      	cmp	r3, #0
 8012792:	d00b      	beq.n	80127ac <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012794:	687b      	ldr	r3, [r7, #4]
 8012796:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801279a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801279c:	f107 020e 	add.w	r2, r7, #14
 80127a0:	4610      	mov	r0, r2
 80127a2:	4798      	blx	r3
 80127a4:	4602      	mov	r2, r0
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 80127ac:	2300      	movs	r3, #0
}
 80127ae:	4618      	mov	r0, r3
 80127b0:	3710      	adds	r7, #16
 80127b2:	46bd      	mov	sp, r7
 80127b4:	bd80      	pop	{r7, pc}

080127b6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80127b6:	b580      	push	{r7, lr}
 80127b8:	b082      	sub	sp, #8
 80127ba:	af00      	add	r7, sp, #0
 80127bc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80127be:	6878      	ldr	r0, [r7, #4]
 80127c0:	f004 fc76 	bl	80170b0 <USBD_LL_Start>
 80127c4:	4603      	mov	r3, r0
}
 80127c6:	4618      	mov	r0, r3
 80127c8:	3708      	adds	r7, #8
 80127ca:	46bd      	mov	sp, r7
 80127cc:	bd80      	pop	{r7, pc}

080127ce <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80127ce:	b480      	push	{r7}
 80127d0:	b083      	sub	sp, #12
 80127d2:	af00      	add	r7, sp, #0
 80127d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80127d6:	2300      	movs	r3, #0
}
 80127d8:	4618      	mov	r0, r3
 80127da:	370c      	adds	r7, #12
 80127dc:	46bd      	mov	sp, r7
 80127de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127e2:	4770      	bx	lr

080127e4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b084      	sub	sp, #16
 80127e8:	af00      	add	r7, sp, #0
 80127ea:	6078      	str	r0, [r7, #4]
 80127ec:	460b      	mov	r3, r1
 80127ee:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80127f0:	2303      	movs	r3, #3
 80127f2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d009      	beq.n	8012812 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	78fa      	ldrb	r2, [r7, #3]
 8012808:	4611      	mov	r1, r2
 801280a:	6878      	ldr	r0, [r7, #4]
 801280c:	4798      	blx	r3
 801280e:	4603      	mov	r3, r0
 8012810:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8012812:	7bfb      	ldrb	r3, [r7, #15]
}
 8012814:	4618      	mov	r0, r3
 8012816:	3710      	adds	r7, #16
 8012818:	46bd      	mov	sp, r7
 801281a:	bd80      	pop	{r7, pc}

0801281c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801281c:	b580      	push	{r7, lr}
 801281e:	b082      	sub	sp, #8
 8012820:	af00      	add	r7, sp, #0
 8012822:	6078      	str	r0, [r7, #4]
 8012824:	460b      	mov	r3, r1
 8012826:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801282e:	2b00      	cmp	r3, #0
 8012830:	d007      	beq.n	8012842 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012838:	685b      	ldr	r3, [r3, #4]
 801283a:	78fa      	ldrb	r2, [r7, #3]
 801283c:	4611      	mov	r1, r2
 801283e:	6878      	ldr	r0, [r7, #4]
 8012840:	4798      	blx	r3
  }

  return USBD_OK;
 8012842:	2300      	movs	r3, #0
}
 8012844:	4618      	mov	r0, r3
 8012846:	3708      	adds	r7, #8
 8012848:	46bd      	mov	sp, r7
 801284a:	bd80      	pop	{r7, pc}

0801284c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801284c:	b580      	push	{r7, lr}
 801284e:	b084      	sub	sp, #16
 8012850:	af00      	add	r7, sp, #0
 8012852:	6078      	str	r0, [r7, #4]
 8012854:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801285c:	6839      	ldr	r1, [r7, #0]
 801285e:	4618      	mov	r0, r3
 8012860:	f000 ff48 	bl	80136f4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012864:	687b      	ldr	r3, [r7, #4]
 8012866:	2201      	movs	r2, #1
 8012868:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012872:	461a      	mov	r2, r3
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801287a:	687b      	ldr	r3, [r7, #4]
 801287c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012880:	f003 031f 	and.w	r3, r3, #31
 8012884:	2b02      	cmp	r3, #2
 8012886:	d01a      	beq.n	80128be <USBD_LL_SetupStage+0x72>
 8012888:	2b02      	cmp	r3, #2
 801288a:	d822      	bhi.n	80128d2 <USBD_LL_SetupStage+0x86>
 801288c:	2b00      	cmp	r3, #0
 801288e:	d002      	beq.n	8012896 <USBD_LL_SetupStage+0x4a>
 8012890:	2b01      	cmp	r3, #1
 8012892:	d00a      	beq.n	80128aa <USBD_LL_SetupStage+0x5e>
 8012894:	e01d      	b.n	80128d2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801289c:	4619      	mov	r1, r3
 801289e:	6878      	ldr	r0, [r7, #4]
 80128a0:	f000 f9f0 	bl	8012c84 <USBD_StdDevReq>
 80128a4:	4603      	mov	r3, r0
 80128a6:	73fb      	strb	r3, [r7, #15]
      break;
 80128a8:	e020      	b.n	80128ec <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80128aa:	687b      	ldr	r3, [r7, #4]
 80128ac:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80128b0:	4619      	mov	r1, r3
 80128b2:	6878      	ldr	r0, [r7, #4]
 80128b4:	f000 fa54 	bl	8012d60 <USBD_StdItfReq>
 80128b8:	4603      	mov	r3, r0
 80128ba:	73fb      	strb	r3, [r7, #15]
      break;
 80128bc:	e016      	b.n	80128ec <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80128c4:	4619      	mov	r1, r3
 80128c6:	6878      	ldr	r0, [r7, #4]
 80128c8:	f000 fa93 	bl	8012df2 <USBD_StdEPReq>
 80128cc:	4603      	mov	r3, r0
 80128ce:	73fb      	strb	r3, [r7, #15]
      break;
 80128d0:	e00c      	b.n	80128ec <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80128d8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80128dc:	b2db      	uxtb	r3, r3
 80128de:	4619      	mov	r1, r3
 80128e0:	6878      	ldr	r0, [r7, #4]
 80128e2:	f004 fc45 	bl	8017170 <USBD_LL_StallEP>
 80128e6:	4603      	mov	r3, r0
 80128e8:	73fb      	strb	r3, [r7, #15]
      break;
 80128ea:	bf00      	nop
  }

  return ret;
 80128ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80128ee:	4618      	mov	r0, r3
 80128f0:	3710      	adds	r7, #16
 80128f2:	46bd      	mov	sp, r7
 80128f4:	bd80      	pop	{r7, pc}

080128f6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80128f6:	b580      	push	{r7, lr}
 80128f8:	b086      	sub	sp, #24
 80128fa:	af00      	add	r7, sp, #0
 80128fc:	60f8      	str	r0, [r7, #12]
 80128fe:	460b      	mov	r3, r1
 8012900:	607a      	str	r2, [r7, #4]
 8012902:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012904:	7afb      	ldrb	r3, [r7, #11]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d138      	bne.n	801297c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012910:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012912:	68fb      	ldr	r3, [r7, #12]
 8012914:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012918:	2b03      	cmp	r3, #3
 801291a:	d14a      	bne.n	80129b2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801291c:	693b      	ldr	r3, [r7, #16]
 801291e:	689a      	ldr	r2, [r3, #8]
 8012920:	693b      	ldr	r3, [r7, #16]
 8012922:	68db      	ldr	r3, [r3, #12]
 8012924:	429a      	cmp	r2, r3
 8012926:	d913      	bls.n	8012950 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012928:	693b      	ldr	r3, [r7, #16]
 801292a:	689a      	ldr	r2, [r3, #8]
 801292c:	693b      	ldr	r3, [r7, #16]
 801292e:	68db      	ldr	r3, [r3, #12]
 8012930:	1ad2      	subs	r2, r2, r3
 8012932:	693b      	ldr	r3, [r7, #16]
 8012934:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012936:	693b      	ldr	r3, [r7, #16]
 8012938:	68da      	ldr	r2, [r3, #12]
 801293a:	693b      	ldr	r3, [r7, #16]
 801293c:	689b      	ldr	r3, [r3, #8]
 801293e:	4293      	cmp	r3, r2
 8012940:	bf28      	it	cs
 8012942:	4613      	movcs	r3, r2
 8012944:	461a      	mov	r2, r3
 8012946:	6879      	ldr	r1, [r7, #4]
 8012948:	68f8      	ldr	r0, [r7, #12]
 801294a:	f000 ffc7 	bl	80138dc <USBD_CtlContinueRx>
 801294e:	e030      	b.n	80129b2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012956:	b2db      	uxtb	r3, r3
 8012958:	2b03      	cmp	r3, #3
 801295a:	d10b      	bne.n	8012974 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801295c:	68fb      	ldr	r3, [r7, #12]
 801295e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012962:	691b      	ldr	r3, [r3, #16]
 8012964:	2b00      	cmp	r3, #0
 8012966:	d005      	beq.n	8012974 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801296e:	691b      	ldr	r3, [r3, #16]
 8012970:	68f8      	ldr	r0, [r7, #12]
 8012972:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012974:	68f8      	ldr	r0, [r7, #12]
 8012976:	f000 ffc2 	bl	80138fe <USBD_CtlSendStatus>
 801297a:	e01a      	b.n	80129b2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012982:	b2db      	uxtb	r3, r3
 8012984:	2b03      	cmp	r3, #3
 8012986:	d114      	bne.n	80129b2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801298e:	699b      	ldr	r3, [r3, #24]
 8012990:	2b00      	cmp	r3, #0
 8012992:	d00e      	beq.n	80129b2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801299a:	699b      	ldr	r3, [r3, #24]
 801299c:	7afa      	ldrb	r2, [r7, #11]
 801299e:	4611      	mov	r1, r2
 80129a0:	68f8      	ldr	r0, [r7, #12]
 80129a2:	4798      	blx	r3
 80129a4:	4603      	mov	r3, r0
 80129a6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80129a8:	7dfb      	ldrb	r3, [r7, #23]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d001      	beq.n	80129b2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80129ae:	7dfb      	ldrb	r3, [r7, #23]
 80129b0:	e000      	b.n	80129b4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80129b2:	2300      	movs	r3, #0
}
 80129b4:	4618      	mov	r0, r3
 80129b6:	3718      	adds	r7, #24
 80129b8:	46bd      	mov	sp, r7
 80129ba:	bd80      	pop	{r7, pc}

080129bc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80129bc:	b580      	push	{r7, lr}
 80129be:	b086      	sub	sp, #24
 80129c0:	af00      	add	r7, sp, #0
 80129c2:	60f8      	str	r0, [r7, #12]
 80129c4:	460b      	mov	r3, r1
 80129c6:	607a      	str	r2, [r7, #4]
 80129c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80129ca:	7afb      	ldrb	r3, [r7, #11]
 80129cc:	2b00      	cmp	r3, #0
 80129ce:	d16b      	bne.n	8012aa8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	3314      	adds	r3, #20
 80129d4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80129dc:	2b02      	cmp	r3, #2
 80129de:	d156      	bne.n	8012a8e <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80129e0:	693b      	ldr	r3, [r7, #16]
 80129e2:	689a      	ldr	r2, [r3, #8]
 80129e4:	693b      	ldr	r3, [r7, #16]
 80129e6:	68db      	ldr	r3, [r3, #12]
 80129e8:	429a      	cmp	r2, r3
 80129ea:	d914      	bls.n	8012a16 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80129ec:	693b      	ldr	r3, [r7, #16]
 80129ee:	689a      	ldr	r2, [r3, #8]
 80129f0:	693b      	ldr	r3, [r7, #16]
 80129f2:	68db      	ldr	r3, [r3, #12]
 80129f4:	1ad2      	subs	r2, r2, r3
 80129f6:	693b      	ldr	r3, [r7, #16]
 80129f8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80129fa:	693b      	ldr	r3, [r7, #16]
 80129fc:	689b      	ldr	r3, [r3, #8]
 80129fe:	461a      	mov	r2, r3
 8012a00:	6879      	ldr	r1, [r7, #4]
 8012a02:	68f8      	ldr	r0, [r7, #12]
 8012a04:	f000 ff3c 	bl	8013880 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012a08:	2300      	movs	r3, #0
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	2100      	movs	r1, #0
 8012a0e:	68f8      	ldr	r0, [r7, #12]
 8012a10:	f004 fc58 	bl	80172c4 <USBD_LL_PrepareReceive>
 8012a14:	e03b      	b.n	8012a8e <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012a16:	693b      	ldr	r3, [r7, #16]
 8012a18:	68da      	ldr	r2, [r3, #12]
 8012a1a:	693b      	ldr	r3, [r7, #16]
 8012a1c:	689b      	ldr	r3, [r3, #8]
 8012a1e:	429a      	cmp	r2, r3
 8012a20:	d11c      	bne.n	8012a5c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012a22:	693b      	ldr	r3, [r7, #16]
 8012a24:	685a      	ldr	r2, [r3, #4]
 8012a26:	693b      	ldr	r3, [r7, #16]
 8012a28:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012a2a:	429a      	cmp	r2, r3
 8012a2c:	d316      	bcc.n	8012a5c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012a2e:	693b      	ldr	r3, [r7, #16]
 8012a30:	685a      	ldr	r2, [r3, #4]
 8012a32:	68fb      	ldr	r3, [r7, #12]
 8012a34:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012a38:	429a      	cmp	r2, r3
 8012a3a:	d20f      	bcs.n	8012a5c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012a3c:	2200      	movs	r2, #0
 8012a3e:	2100      	movs	r1, #0
 8012a40:	68f8      	ldr	r0, [r7, #12]
 8012a42:	f000 ff1d 	bl	8013880 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	2200      	movs	r2, #0
 8012a4a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012a4e:	2300      	movs	r3, #0
 8012a50:	2200      	movs	r2, #0
 8012a52:	2100      	movs	r1, #0
 8012a54:	68f8      	ldr	r0, [r7, #12]
 8012a56:	f004 fc35 	bl	80172c4 <USBD_LL_PrepareReceive>
 8012a5a:	e018      	b.n	8012a8e <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a5c:	68fb      	ldr	r3, [r7, #12]
 8012a5e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012a62:	b2db      	uxtb	r3, r3
 8012a64:	2b03      	cmp	r3, #3
 8012a66:	d10b      	bne.n	8012a80 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a6e:	68db      	ldr	r3, [r3, #12]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d005      	beq.n	8012a80 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8012a74:	68fb      	ldr	r3, [r7, #12]
 8012a76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012a7a:	68db      	ldr	r3, [r3, #12]
 8012a7c:	68f8      	ldr	r0, [r7, #12]
 8012a7e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012a80:	2180      	movs	r1, #128	@ 0x80
 8012a82:	68f8      	ldr	r0, [r7, #12]
 8012a84:	f004 fb74 	bl	8017170 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012a88:	68f8      	ldr	r0, [r7, #12]
 8012a8a:	f000 ff4b 	bl	8013924 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012a94:	2b01      	cmp	r3, #1
 8012a96:	d122      	bne.n	8012ade <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8012a98:	68f8      	ldr	r0, [r7, #12]
 8012a9a:	f7ff fe98 	bl	80127ce <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	2200      	movs	r2, #0
 8012aa2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012aa6:	e01a      	b.n	8012ade <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012aae:	b2db      	uxtb	r3, r3
 8012ab0:	2b03      	cmp	r3, #3
 8012ab2:	d114      	bne.n	8012ade <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8012ab4:	68fb      	ldr	r3, [r7, #12]
 8012ab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012aba:	695b      	ldr	r3, [r3, #20]
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d00e      	beq.n	8012ade <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ac6:	695b      	ldr	r3, [r3, #20]
 8012ac8:	7afa      	ldrb	r2, [r7, #11]
 8012aca:	4611      	mov	r1, r2
 8012acc:	68f8      	ldr	r0, [r7, #12]
 8012ace:	4798      	blx	r3
 8012ad0:	4603      	mov	r3, r0
 8012ad2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8012ad4:	7dfb      	ldrb	r3, [r7, #23]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d001      	beq.n	8012ade <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8012ada:	7dfb      	ldrb	r3, [r7, #23]
 8012adc:	e000      	b.n	8012ae0 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8012ade:	2300      	movs	r3, #0
}
 8012ae0:	4618      	mov	r0, r3
 8012ae2:	3718      	adds	r7, #24
 8012ae4:	46bd      	mov	sp, r7
 8012ae6:	bd80      	pop	{r7, pc}

08012ae8 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b082      	sub	sp, #8
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	2201      	movs	r2, #1
 8012af4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	2200      	movs	r2, #0
 8012afc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	2200      	movs	r2, #0
 8012b04:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	2200      	movs	r2, #0
 8012b0a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 8012b0e:	687b      	ldr	r3, [r7, #4]
 8012b10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d101      	bne.n	8012b1c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8012b18:	2303      	movs	r3, #3
 8012b1a:	e02f      	b.n	8012b7c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8012b1c:	687b      	ldr	r3, [r7, #4]
 8012b1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	d00f      	beq.n	8012b46 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8012b26:	687b      	ldr	r3, [r7, #4]
 8012b28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b2c:	685b      	ldr	r3, [r3, #4]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d009      	beq.n	8012b46 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b38:	685b      	ldr	r3, [r3, #4]
 8012b3a:	687a      	ldr	r2, [r7, #4]
 8012b3c:	6852      	ldr	r2, [r2, #4]
 8012b3e:	b2d2      	uxtb	r2, r2
 8012b40:	4611      	mov	r1, r2
 8012b42:	6878      	ldr	r0, [r7, #4]
 8012b44:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012b46:	2340      	movs	r3, #64	@ 0x40
 8012b48:	2200      	movs	r2, #0
 8012b4a:	2100      	movs	r1, #0
 8012b4c:	6878      	ldr	r0, [r7, #4]
 8012b4e:	f004 faca 	bl	80170e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2201      	movs	r2, #1
 8012b56:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	2240      	movs	r2, #64	@ 0x40
 8012b5e:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012b62:	2340      	movs	r3, #64	@ 0x40
 8012b64:	2200      	movs	r2, #0
 8012b66:	2180      	movs	r1, #128	@ 0x80
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f004 fabc 	bl	80170e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	2201      	movs	r2, #1
 8012b72:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	2240      	movs	r2, #64	@ 0x40
 8012b78:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8012b7a:	2300      	movs	r3, #0
}
 8012b7c:	4618      	mov	r0, r3
 8012b7e:	3708      	adds	r7, #8
 8012b80:	46bd      	mov	sp, r7
 8012b82:	bd80      	pop	{r7, pc}

08012b84 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012b84:	b480      	push	{r7}
 8012b86:	b083      	sub	sp, #12
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	6078      	str	r0, [r7, #4]
 8012b8c:	460b      	mov	r3, r1
 8012b8e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	78fa      	ldrb	r2, [r7, #3]
 8012b94:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012b96:	2300      	movs	r3, #0
}
 8012b98:	4618      	mov	r0, r3
 8012b9a:	370c      	adds	r7, #12
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ba2:	4770      	bx	lr

08012ba4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012ba4:	b480      	push	{r7}
 8012ba6:	b083      	sub	sp, #12
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012bb2:	b2da      	uxtb	r2, r3
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	2204      	movs	r2, #4
 8012bbe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012bc2:	2300      	movs	r3, #0
}
 8012bc4:	4618      	mov	r0, r3
 8012bc6:	370c      	adds	r7, #12
 8012bc8:	46bd      	mov	sp, r7
 8012bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bce:	4770      	bx	lr

08012bd0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012bd0:	b480      	push	{r7}
 8012bd2:	b083      	sub	sp, #12
 8012bd4:	af00      	add	r7, sp, #0
 8012bd6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012bde:	b2db      	uxtb	r3, r3
 8012be0:	2b04      	cmp	r3, #4
 8012be2:	d106      	bne.n	8012bf2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012be4:	687b      	ldr	r3, [r7, #4]
 8012be6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012bea:	b2da      	uxtb	r2, r3
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012bf2:	2300      	movs	r3, #0
}
 8012bf4:	4618      	mov	r0, r3
 8012bf6:	370c      	adds	r7, #12
 8012bf8:	46bd      	mov	sp, r7
 8012bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bfe:	4770      	bx	lr

08012c00 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012c00:	b580      	push	{r7, lr}
 8012c02:	b082      	sub	sp, #8
 8012c04:	af00      	add	r7, sp, #0
 8012c06:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c0e:	2b00      	cmp	r3, #0
 8012c10:	d101      	bne.n	8012c16 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8012c12:	2303      	movs	r3, #3
 8012c14:	e012      	b.n	8012c3c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c1c:	b2db      	uxtb	r3, r3
 8012c1e:	2b03      	cmp	r3, #3
 8012c20:	d10b      	bne.n	8012c3a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8012c22:	687b      	ldr	r3, [r7, #4]
 8012c24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c28:	69db      	ldr	r3, [r3, #28]
 8012c2a:	2b00      	cmp	r3, #0
 8012c2c:	d005      	beq.n	8012c3a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8012c2e:	687b      	ldr	r3, [r7, #4]
 8012c30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012c34:	69db      	ldr	r3, [r3, #28]
 8012c36:	6878      	ldr	r0, [r7, #4]
 8012c38:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012c3a:	2300      	movs	r3, #0
}
 8012c3c:	4618      	mov	r0, r3
 8012c3e:	3708      	adds	r7, #8
 8012c40:	46bd      	mov	sp, r7
 8012c42:	bd80      	pop	{r7, pc}

08012c44 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012c44:	b480      	push	{r7}
 8012c46:	b087      	sub	sp, #28
 8012c48:	af00      	add	r7, sp, #0
 8012c4a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012c50:	697b      	ldr	r3, [r7, #20]
 8012c52:	781b      	ldrb	r3, [r3, #0]
 8012c54:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012c56:	697b      	ldr	r3, [r7, #20]
 8012c58:	3301      	adds	r3, #1
 8012c5a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012c5c:	697b      	ldr	r3, [r7, #20]
 8012c5e:	781b      	ldrb	r3, [r3, #0]
 8012c60:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012c62:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012c66:	021b      	lsls	r3, r3, #8
 8012c68:	b21a      	sxth	r2, r3
 8012c6a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012c6e:	4313      	orrs	r3, r2
 8012c70:	b21b      	sxth	r3, r3
 8012c72:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012c74:	89fb      	ldrh	r3, [r7, #14]
}
 8012c76:	4618      	mov	r0, r3
 8012c78:	371c      	adds	r7, #28
 8012c7a:	46bd      	mov	sp, r7
 8012c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c80:	4770      	bx	lr
	...

08012c84 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c84:	b580      	push	{r7, lr}
 8012c86:	b084      	sub	sp, #16
 8012c88:	af00      	add	r7, sp, #0
 8012c8a:	6078      	str	r0, [r7, #4]
 8012c8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012c8e:	2300      	movs	r3, #0
 8012c90:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012c92:	683b      	ldr	r3, [r7, #0]
 8012c94:	781b      	ldrb	r3, [r3, #0]
 8012c96:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012c9a:	2b40      	cmp	r3, #64	@ 0x40
 8012c9c:	d005      	beq.n	8012caa <USBD_StdDevReq+0x26>
 8012c9e:	2b40      	cmp	r3, #64	@ 0x40
 8012ca0:	d853      	bhi.n	8012d4a <USBD_StdDevReq+0xc6>
 8012ca2:	2b00      	cmp	r3, #0
 8012ca4:	d00b      	beq.n	8012cbe <USBD_StdDevReq+0x3a>
 8012ca6:	2b20      	cmp	r3, #32
 8012ca8:	d14f      	bne.n	8012d4a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012caa:	687b      	ldr	r3, [r7, #4]
 8012cac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cb0:	689b      	ldr	r3, [r3, #8]
 8012cb2:	6839      	ldr	r1, [r7, #0]
 8012cb4:	6878      	ldr	r0, [r7, #4]
 8012cb6:	4798      	blx	r3
 8012cb8:	4603      	mov	r3, r0
 8012cba:	73fb      	strb	r3, [r7, #15]
      break;
 8012cbc:	e04a      	b.n	8012d54 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012cbe:	683b      	ldr	r3, [r7, #0]
 8012cc0:	785b      	ldrb	r3, [r3, #1]
 8012cc2:	2b09      	cmp	r3, #9
 8012cc4:	d83b      	bhi.n	8012d3e <USBD_StdDevReq+0xba>
 8012cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8012ccc <USBD_StdDevReq+0x48>)
 8012cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ccc:	08012d21 	.word	0x08012d21
 8012cd0:	08012d35 	.word	0x08012d35
 8012cd4:	08012d3f 	.word	0x08012d3f
 8012cd8:	08012d2b 	.word	0x08012d2b
 8012cdc:	08012d3f 	.word	0x08012d3f
 8012ce0:	08012cff 	.word	0x08012cff
 8012ce4:	08012cf5 	.word	0x08012cf5
 8012ce8:	08012d3f 	.word	0x08012d3f
 8012cec:	08012d17 	.word	0x08012d17
 8012cf0:	08012d09 	.word	0x08012d09
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012cf4:	6839      	ldr	r1, [r7, #0]
 8012cf6:	6878      	ldr	r0, [r7, #4]
 8012cf8:	f000 f9de 	bl	80130b8 <USBD_GetDescriptor>
          break;
 8012cfc:	e024      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012cfe:	6839      	ldr	r1, [r7, #0]
 8012d00:	6878      	ldr	r0, [r7, #4]
 8012d02:	f000 fb6d 	bl	80133e0 <USBD_SetAddress>
          break;
 8012d06:	e01f      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012d08:	6839      	ldr	r1, [r7, #0]
 8012d0a:	6878      	ldr	r0, [r7, #4]
 8012d0c:	f000 fbac 	bl	8013468 <USBD_SetConfig>
 8012d10:	4603      	mov	r3, r0
 8012d12:	73fb      	strb	r3, [r7, #15]
          break;
 8012d14:	e018      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012d16:	6839      	ldr	r1, [r7, #0]
 8012d18:	6878      	ldr	r0, [r7, #4]
 8012d1a:	f000 fc4b 	bl	80135b4 <USBD_GetConfig>
          break;
 8012d1e:	e013      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012d20:	6839      	ldr	r1, [r7, #0]
 8012d22:	6878      	ldr	r0, [r7, #4]
 8012d24:	f000 fc7c 	bl	8013620 <USBD_GetStatus>
          break;
 8012d28:	e00e      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012d2a:	6839      	ldr	r1, [r7, #0]
 8012d2c:	6878      	ldr	r0, [r7, #4]
 8012d2e:	f000 fcab 	bl	8013688 <USBD_SetFeature>
          break;
 8012d32:	e009      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012d34:	6839      	ldr	r1, [r7, #0]
 8012d36:	6878      	ldr	r0, [r7, #4]
 8012d38:	f000 fcba 	bl	80136b0 <USBD_ClrFeature>
          break;
 8012d3c:	e004      	b.n	8012d48 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8012d3e:	6839      	ldr	r1, [r7, #0]
 8012d40:	6878      	ldr	r0, [r7, #4]
 8012d42:	f000 fd11 	bl	8013768 <USBD_CtlError>
          break;
 8012d46:	bf00      	nop
      }
      break;
 8012d48:	e004      	b.n	8012d54 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8012d4a:	6839      	ldr	r1, [r7, #0]
 8012d4c:	6878      	ldr	r0, [r7, #4]
 8012d4e:	f000 fd0b 	bl	8013768 <USBD_CtlError>
      break;
 8012d52:	bf00      	nop
  }

  return ret;
 8012d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d56:	4618      	mov	r0, r3
 8012d58:	3710      	adds	r7, #16
 8012d5a:	46bd      	mov	sp, r7
 8012d5c:	bd80      	pop	{r7, pc}
 8012d5e:	bf00      	nop

08012d60 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012d60:	b580      	push	{r7, lr}
 8012d62:	b084      	sub	sp, #16
 8012d64:	af00      	add	r7, sp, #0
 8012d66:	6078      	str	r0, [r7, #4]
 8012d68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012d6e:	683b      	ldr	r3, [r7, #0]
 8012d70:	781b      	ldrb	r3, [r3, #0]
 8012d72:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012d76:	2b40      	cmp	r3, #64	@ 0x40
 8012d78:	d005      	beq.n	8012d86 <USBD_StdItfReq+0x26>
 8012d7a:	2b40      	cmp	r3, #64	@ 0x40
 8012d7c:	d82f      	bhi.n	8012dde <USBD_StdItfReq+0x7e>
 8012d7e:	2b00      	cmp	r3, #0
 8012d80:	d001      	beq.n	8012d86 <USBD_StdItfReq+0x26>
 8012d82:	2b20      	cmp	r3, #32
 8012d84:	d12b      	bne.n	8012dde <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d8c:	b2db      	uxtb	r3, r3
 8012d8e:	3b01      	subs	r3, #1
 8012d90:	2b02      	cmp	r3, #2
 8012d92:	d81d      	bhi.n	8012dd0 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012d94:	683b      	ldr	r3, [r7, #0]
 8012d96:	889b      	ldrh	r3, [r3, #4]
 8012d98:	b2db      	uxtb	r3, r3
 8012d9a:	2b01      	cmp	r3, #1
 8012d9c:	d813      	bhi.n	8012dc6 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012da4:	689b      	ldr	r3, [r3, #8]
 8012da6:	6839      	ldr	r1, [r7, #0]
 8012da8:	6878      	ldr	r0, [r7, #4]
 8012daa:	4798      	blx	r3
 8012dac:	4603      	mov	r3, r0
 8012dae:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012db0:	683b      	ldr	r3, [r7, #0]
 8012db2:	88db      	ldrh	r3, [r3, #6]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d110      	bne.n	8012dda <USBD_StdItfReq+0x7a>
 8012db8:	7bfb      	ldrb	r3, [r7, #15]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d10d      	bne.n	8012dda <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012dbe:	6878      	ldr	r0, [r7, #4]
 8012dc0:	f000 fd9d 	bl	80138fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012dc4:	e009      	b.n	8012dda <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8012dc6:	6839      	ldr	r1, [r7, #0]
 8012dc8:	6878      	ldr	r0, [r7, #4]
 8012dca:	f000 fccd 	bl	8013768 <USBD_CtlError>
          break;
 8012dce:	e004      	b.n	8012dda <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8012dd0:	6839      	ldr	r1, [r7, #0]
 8012dd2:	6878      	ldr	r0, [r7, #4]
 8012dd4:	f000 fcc8 	bl	8013768 <USBD_CtlError>
          break;
 8012dd8:	e000      	b.n	8012ddc <USBD_StdItfReq+0x7c>
          break;
 8012dda:	bf00      	nop
      }
      break;
 8012ddc:	e004      	b.n	8012de8 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8012dde:	6839      	ldr	r1, [r7, #0]
 8012de0:	6878      	ldr	r0, [r7, #4]
 8012de2:	f000 fcc1 	bl	8013768 <USBD_CtlError>
      break;
 8012de6:	bf00      	nop
  }

  return ret;
 8012de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8012dea:	4618      	mov	r0, r3
 8012dec:	3710      	adds	r7, #16
 8012dee:	46bd      	mov	sp, r7
 8012df0:	bd80      	pop	{r7, pc}

08012df2 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012df2:	b580      	push	{r7, lr}
 8012df4:	b084      	sub	sp, #16
 8012df6:	af00      	add	r7, sp, #0
 8012df8:	6078      	str	r0, [r7, #4]
 8012dfa:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012dfc:	2300      	movs	r3, #0
 8012dfe:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012e00:	683b      	ldr	r3, [r7, #0]
 8012e02:	889b      	ldrh	r3, [r3, #4]
 8012e04:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012e06:	683b      	ldr	r3, [r7, #0]
 8012e08:	781b      	ldrb	r3, [r3, #0]
 8012e0a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012e0e:	2b40      	cmp	r3, #64	@ 0x40
 8012e10:	d007      	beq.n	8012e22 <USBD_StdEPReq+0x30>
 8012e12:	2b40      	cmp	r3, #64	@ 0x40
 8012e14:	f200 8145 	bhi.w	80130a2 <USBD_StdEPReq+0x2b0>
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d00c      	beq.n	8012e36 <USBD_StdEPReq+0x44>
 8012e1c:	2b20      	cmp	r3, #32
 8012e1e:	f040 8140 	bne.w	80130a2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012e22:	687b      	ldr	r3, [r7, #4]
 8012e24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012e28:	689b      	ldr	r3, [r3, #8]
 8012e2a:	6839      	ldr	r1, [r7, #0]
 8012e2c:	6878      	ldr	r0, [r7, #4]
 8012e2e:	4798      	blx	r3
 8012e30:	4603      	mov	r3, r0
 8012e32:	73fb      	strb	r3, [r7, #15]
      break;
 8012e34:	e13a      	b.n	80130ac <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012e36:	683b      	ldr	r3, [r7, #0]
 8012e38:	785b      	ldrb	r3, [r3, #1]
 8012e3a:	2b03      	cmp	r3, #3
 8012e3c:	d007      	beq.n	8012e4e <USBD_StdEPReq+0x5c>
 8012e3e:	2b03      	cmp	r3, #3
 8012e40:	f300 8129 	bgt.w	8013096 <USBD_StdEPReq+0x2a4>
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d07f      	beq.n	8012f48 <USBD_StdEPReq+0x156>
 8012e48:	2b01      	cmp	r3, #1
 8012e4a:	d03c      	beq.n	8012ec6 <USBD_StdEPReq+0xd4>
 8012e4c:	e123      	b.n	8013096 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e54:	b2db      	uxtb	r3, r3
 8012e56:	2b02      	cmp	r3, #2
 8012e58:	d002      	beq.n	8012e60 <USBD_StdEPReq+0x6e>
 8012e5a:	2b03      	cmp	r3, #3
 8012e5c:	d016      	beq.n	8012e8c <USBD_StdEPReq+0x9a>
 8012e5e:	e02c      	b.n	8012eba <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012e60:	7bbb      	ldrb	r3, [r7, #14]
 8012e62:	2b00      	cmp	r3, #0
 8012e64:	d00d      	beq.n	8012e82 <USBD_StdEPReq+0x90>
 8012e66:	7bbb      	ldrb	r3, [r7, #14]
 8012e68:	2b80      	cmp	r3, #128	@ 0x80
 8012e6a:	d00a      	beq.n	8012e82 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012e6c:	7bbb      	ldrb	r3, [r7, #14]
 8012e6e:	4619      	mov	r1, r3
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f004 f97d 	bl	8017170 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012e76:	2180      	movs	r1, #128	@ 0x80
 8012e78:	6878      	ldr	r0, [r7, #4]
 8012e7a:	f004 f979 	bl	8017170 <USBD_LL_StallEP>
 8012e7e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012e80:	e020      	b.n	8012ec4 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8012e82:	6839      	ldr	r1, [r7, #0]
 8012e84:	6878      	ldr	r0, [r7, #4]
 8012e86:	f000 fc6f 	bl	8013768 <USBD_CtlError>
              break;
 8012e8a:	e01b      	b.n	8012ec4 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012e8c:	683b      	ldr	r3, [r7, #0]
 8012e8e:	885b      	ldrh	r3, [r3, #2]
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d10e      	bne.n	8012eb2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012e94:	7bbb      	ldrb	r3, [r7, #14]
 8012e96:	2b00      	cmp	r3, #0
 8012e98:	d00b      	beq.n	8012eb2 <USBD_StdEPReq+0xc0>
 8012e9a:	7bbb      	ldrb	r3, [r7, #14]
 8012e9c:	2b80      	cmp	r3, #128	@ 0x80
 8012e9e:	d008      	beq.n	8012eb2 <USBD_StdEPReq+0xc0>
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	88db      	ldrh	r3, [r3, #6]
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d104      	bne.n	8012eb2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8012ea8:	7bbb      	ldrb	r3, [r7, #14]
 8012eaa:	4619      	mov	r1, r3
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f004 f95f 	bl	8017170 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8012eb2:	6878      	ldr	r0, [r7, #4]
 8012eb4:	f000 fd23 	bl	80138fe <USBD_CtlSendStatus>

              break;
 8012eb8:	e004      	b.n	8012ec4 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8012eba:	6839      	ldr	r1, [r7, #0]
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f000 fc53 	bl	8013768 <USBD_CtlError>
              break;
 8012ec2:	bf00      	nop
          }
          break;
 8012ec4:	e0ec      	b.n	80130a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8012ec6:	687b      	ldr	r3, [r7, #4]
 8012ec8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ecc:	b2db      	uxtb	r3, r3
 8012ece:	2b02      	cmp	r3, #2
 8012ed0:	d002      	beq.n	8012ed8 <USBD_StdEPReq+0xe6>
 8012ed2:	2b03      	cmp	r3, #3
 8012ed4:	d016      	beq.n	8012f04 <USBD_StdEPReq+0x112>
 8012ed6:	e030      	b.n	8012f3a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012ed8:	7bbb      	ldrb	r3, [r7, #14]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d00d      	beq.n	8012efa <USBD_StdEPReq+0x108>
 8012ede:	7bbb      	ldrb	r3, [r7, #14]
 8012ee0:	2b80      	cmp	r3, #128	@ 0x80
 8012ee2:	d00a      	beq.n	8012efa <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012ee4:	7bbb      	ldrb	r3, [r7, #14]
 8012ee6:	4619      	mov	r1, r3
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	f004 f941 	bl	8017170 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8012eee:	2180      	movs	r1, #128	@ 0x80
 8012ef0:	6878      	ldr	r0, [r7, #4]
 8012ef2:	f004 f93d 	bl	8017170 <USBD_LL_StallEP>
 8012ef6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012ef8:	e025      	b.n	8012f46 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8012efa:	6839      	ldr	r1, [r7, #0]
 8012efc:	6878      	ldr	r0, [r7, #4]
 8012efe:	f000 fc33 	bl	8013768 <USBD_CtlError>
              break;
 8012f02:	e020      	b.n	8012f46 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	885b      	ldrh	r3, [r3, #2]
 8012f08:	2b00      	cmp	r3, #0
 8012f0a:	d11b      	bne.n	8012f44 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012f0c:	7bbb      	ldrb	r3, [r7, #14]
 8012f0e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012f12:	2b00      	cmp	r3, #0
 8012f14:	d004      	beq.n	8012f20 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8012f16:	7bbb      	ldrb	r3, [r7, #14]
 8012f18:	4619      	mov	r1, r3
 8012f1a:	6878      	ldr	r0, [r7, #4]
 8012f1c:	f004 f947 	bl	80171ae <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012f20:	6878      	ldr	r0, [r7, #4]
 8012f22:	f000 fcec 	bl	80138fe <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012f26:	687b      	ldr	r3, [r7, #4]
 8012f28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012f2c:	689b      	ldr	r3, [r3, #8]
 8012f2e:	6839      	ldr	r1, [r7, #0]
 8012f30:	6878      	ldr	r0, [r7, #4]
 8012f32:	4798      	blx	r3
 8012f34:	4603      	mov	r3, r0
 8012f36:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8012f38:	e004      	b.n	8012f44 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8012f3a:	6839      	ldr	r1, [r7, #0]
 8012f3c:	6878      	ldr	r0, [r7, #4]
 8012f3e:	f000 fc13 	bl	8013768 <USBD_CtlError>
              break;
 8012f42:	e000      	b.n	8012f46 <USBD_StdEPReq+0x154>
              break;
 8012f44:	bf00      	nop
          }
          break;
 8012f46:	e0ab      	b.n	80130a0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f4e:	b2db      	uxtb	r3, r3
 8012f50:	2b02      	cmp	r3, #2
 8012f52:	d002      	beq.n	8012f5a <USBD_StdEPReq+0x168>
 8012f54:	2b03      	cmp	r3, #3
 8012f56:	d032      	beq.n	8012fbe <USBD_StdEPReq+0x1cc>
 8012f58:	e097      	b.n	801308a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012f5a:	7bbb      	ldrb	r3, [r7, #14]
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d007      	beq.n	8012f70 <USBD_StdEPReq+0x17e>
 8012f60:	7bbb      	ldrb	r3, [r7, #14]
 8012f62:	2b80      	cmp	r3, #128	@ 0x80
 8012f64:	d004      	beq.n	8012f70 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8012f66:	6839      	ldr	r1, [r7, #0]
 8012f68:	6878      	ldr	r0, [r7, #4]
 8012f6a:	f000 fbfd 	bl	8013768 <USBD_CtlError>
                break;
 8012f6e:	e091      	b.n	8013094 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012f70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	da0b      	bge.n	8012f90 <USBD_StdEPReq+0x19e>
 8012f78:	7bbb      	ldrb	r3, [r7, #14]
 8012f7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8012f7e:	4613      	mov	r3, r2
 8012f80:	009b      	lsls	r3, r3, #2
 8012f82:	4413      	add	r3, r2
 8012f84:	009b      	lsls	r3, r3, #2
 8012f86:	3310      	adds	r3, #16
 8012f88:	687a      	ldr	r2, [r7, #4]
 8012f8a:	4413      	add	r3, r2
 8012f8c:	3304      	adds	r3, #4
 8012f8e:	e00b      	b.n	8012fa8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012f90:	7bbb      	ldrb	r3, [r7, #14]
 8012f92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012f96:	4613      	mov	r3, r2
 8012f98:	009b      	lsls	r3, r3, #2
 8012f9a:	4413      	add	r3, r2
 8012f9c:	009b      	lsls	r3, r3, #2
 8012f9e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8012fa2:	687a      	ldr	r2, [r7, #4]
 8012fa4:	4413      	add	r3, r2
 8012fa6:	3304      	adds	r3, #4
 8012fa8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8012faa:	68bb      	ldr	r3, [r7, #8]
 8012fac:	2200      	movs	r2, #0
 8012fae:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012fb0:	68bb      	ldr	r3, [r7, #8]
 8012fb2:	2202      	movs	r2, #2
 8012fb4:	4619      	mov	r1, r3
 8012fb6:	6878      	ldr	r0, [r7, #4]
 8012fb8:	f000 fc47 	bl	801384a <USBD_CtlSendData>
              break;
 8012fbc:	e06a      	b.n	8013094 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8012fbe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012fc2:	2b00      	cmp	r3, #0
 8012fc4:	da11      	bge.n	8012fea <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8012fc6:	7bbb      	ldrb	r3, [r7, #14]
 8012fc8:	f003 020f 	and.w	r2, r3, #15
 8012fcc:	6879      	ldr	r1, [r7, #4]
 8012fce:	4613      	mov	r3, r2
 8012fd0:	009b      	lsls	r3, r3, #2
 8012fd2:	4413      	add	r3, r2
 8012fd4:	009b      	lsls	r3, r3, #2
 8012fd6:	440b      	add	r3, r1
 8012fd8:	3324      	adds	r3, #36	@ 0x24
 8012fda:	881b      	ldrh	r3, [r3, #0]
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	d117      	bne.n	8013010 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8012fe0:	6839      	ldr	r1, [r7, #0]
 8012fe2:	6878      	ldr	r0, [r7, #4]
 8012fe4:	f000 fbc0 	bl	8013768 <USBD_CtlError>
                  break;
 8012fe8:	e054      	b.n	8013094 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8012fea:	7bbb      	ldrb	r3, [r7, #14]
 8012fec:	f003 020f 	and.w	r2, r3, #15
 8012ff0:	6879      	ldr	r1, [r7, #4]
 8012ff2:	4613      	mov	r3, r2
 8012ff4:	009b      	lsls	r3, r3, #2
 8012ff6:	4413      	add	r3, r2
 8012ff8:	009b      	lsls	r3, r3, #2
 8012ffa:	440b      	add	r3, r1
 8012ffc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013000:	881b      	ldrh	r3, [r3, #0]
 8013002:	2b00      	cmp	r3, #0
 8013004:	d104      	bne.n	8013010 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8013006:	6839      	ldr	r1, [r7, #0]
 8013008:	6878      	ldr	r0, [r7, #4]
 801300a:	f000 fbad 	bl	8013768 <USBD_CtlError>
                  break;
 801300e:	e041      	b.n	8013094 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013010:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013014:	2b00      	cmp	r3, #0
 8013016:	da0b      	bge.n	8013030 <USBD_StdEPReq+0x23e>
 8013018:	7bbb      	ldrb	r3, [r7, #14]
 801301a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801301e:	4613      	mov	r3, r2
 8013020:	009b      	lsls	r3, r3, #2
 8013022:	4413      	add	r3, r2
 8013024:	009b      	lsls	r3, r3, #2
 8013026:	3310      	adds	r3, #16
 8013028:	687a      	ldr	r2, [r7, #4]
 801302a:	4413      	add	r3, r2
 801302c:	3304      	adds	r3, #4
 801302e:	e00b      	b.n	8013048 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013030:	7bbb      	ldrb	r3, [r7, #14]
 8013032:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013036:	4613      	mov	r3, r2
 8013038:	009b      	lsls	r3, r3, #2
 801303a:	4413      	add	r3, r2
 801303c:	009b      	lsls	r3, r3, #2
 801303e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013042:	687a      	ldr	r2, [r7, #4]
 8013044:	4413      	add	r3, r2
 8013046:	3304      	adds	r3, #4
 8013048:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801304a:	7bbb      	ldrb	r3, [r7, #14]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d002      	beq.n	8013056 <USBD_StdEPReq+0x264>
 8013050:	7bbb      	ldrb	r3, [r7, #14]
 8013052:	2b80      	cmp	r3, #128	@ 0x80
 8013054:	d103      	bne.n	801305e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8013056:	68bb      	ldr	r3, [r7, #8]
 8013058:	2200      	movs	r2, #0
 801305a:	601a      	str	r2, [r3, #0]
 801305c:	e00e      	b.n	801307c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801305e:	7bbb      	ldrb	r3, [r7, #14]
 8013060:	4619      	mov	r1, r3
 8013062:	6878      	ldr	r0, [r7, #4]
 8013064:	f004 f8c2 	bl	80171ec <USBD_LL_IsStallEP>
 8013068:	4603      	mov	r3, r0
 801306a:	2b00      	cmp	r3, #0
 801306c:	d003      	beq.n	8013076 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 801306e:	68bb      	ldr	r3, [r7, #8]
 8013070:	2201      	movs	r2, #1
 8013072:	601a      	str	r2, [r3, #0]
 8013074:	e002      	b.n	801307c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8013076:	68bb      	ldr	r3, [r7, #8]
 8013078:	2200      	movs	r2, #0
 801307a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801307c:	68bb      	ldr	r3, [r7, #8]
 801307e:	2202      	movs	r2, #2
 8013080:	4619      	mov	r1, r3
 8013082:	6878      	ldr	r0, [r7, #4]
 8013084:	f000 fbe1 	bl	801384a <USBD_CtlSendData>
              break;
 8013088:	e004      	b.n	8013094 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801308a:	6839      	ldr	r1, [r7, #0]
 801308c:	6878      	ldr	r0, [r7, #4]
 801308e:	f000 fb6b 	bl	8013768 <USBD_CtlError>
              break;
 8013092:	bf00      	nop
          }
          break;
 8013094:	e004      	b.n	80130a0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8013096:	6839      	ldr	r1, [r7, #0]
 8013098:	6878      	ldr	r0, [r7, #4]
 801309a:	f000 fb65 	bl	8013768 <USBD_CtlError>
          break;
 801309e:	bf00      	nop
      }
      break;
 80130a0:	e004      	b.n	80130ac <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80130a2:	6839      	ldr	r1, [r7, #0]
 80130a4:	6878      	ldr	r0, [r7, #4]
 80130a6:	f000 fb5f 	bl	8013768 <USBD_CtlError>
      break;
 80130aa:	bf00      	nop
  }

  return ret;
 80130ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80130ae:	4618      	mov	r0, r3
 80130b0:	3710      	adds	r7, #16
 80130b2:	46bd      	mov	sp, r7
 80130b4:	bd80      	pop	{r7, pc}
	...

080130b8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	af00      	add	r7, sp, #0
 80130be:	6078      	str	r0, [r7, #4]
 80130c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80130c2:	2300      	movs	r3, #0
 80130c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80130c6:	2300      	movs	r3, #0
 80130c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80130ca:	2300      	movs	r3, #0
 80130cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80130ce:	683b      	ldr	r3, [r7, #0]
 80130d0:	885b      	ldrh	r3, [r3, #2]
 80130d2:	0a1b      	lsrs	r3, r3, #8
 80130d4:	b29b      	uxth	r3, r3
 80130d6:	3b01      	subs	r3, #1
 80130d8:	2b0e      	cmp	r3, #14
 80130da:	f200 8152 	bhi.w	8013382 <USBD_GetDescriptor+0x2ca>
 80130de:	a201      	add	r2, pc, #4	@ (adr r2, 80130e4 <USBD_GetDescriptor+0x2c>)
 80130e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80130e4:	08013155 	.word	0x08013155
 80130e8:	0801316d 	.word	0x0801316d
 80130ec:	080131ad 	.word	0x080131ad
 80130f0:	08013383 	.word	0x08013383
 80130f4:	08013383 	.word	0x08013383
 80130f8:	08013323 	.word	0x08013323
 80130fc:	0801334f 	.word	0x0801334f
 8013100:	08013383 	.word	0x08013383
 8013104:	08013383 	.word	0x08013383
 8013108:	08013383 	.word	0x08013383
 801310c:	08013383 	.word	0x08013383
 8013110:	08013383 	.word	0x08013383
 8013114:	08013383 	.word	0x08013383
 8013118:	08013383 	.word	0x08013383
 801311c:	08013121 	.word	0x08013121
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013120:	687b      	ldr	r3, [r7, #4]
 8013122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013126:	69db      	ldr	r3, [r3, #28]
 8013128:	2b00      	cmp	r3, #0
 801312a:	d00b      	beq.n	8013144 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801312c:	687b      	ldr	r3, [r7, #4]
 801312e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013132:	69db      	ldr	r3, [r3, #28]
 8013134:	687a      	ldr	r2, [r7, #4]
 8013136:	7c12      	ldrb	r2, [r2, #16]
 8013138:	f107 0108 	add.w	r1, r7, #8
 801313c:	4610      	mov	r0, r2
 801313e:	4798      	blx	r3
 8013140:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013142:	e126      	b.n	8013392 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013144:	6839      	ldr	r1, [r7, #0]
 8013146:	6878      	ldr	r0, [r7, #4]
 8013148:	f000 fb0e 	bl	8013768 <USBD_CtlError>
        err++;
 801314c:	7afb      	ldrb	r3, [r7, #11]
 801314e:	3301      	adds	r3, #1
 8013150:	72fb      	strb	r3, [r7, #11]
      break;
 8013152:	e11e      	b.n	8013392 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	687a      	ldr	r2, [r7, #4]
 801315e:	7c12      	ldrb	r2, [r2, #16]
 8013160:	f107 0108 	add.w	r1, r7, #8
 8013164:	4610      	mov	r0, r2
 8013166:	4798      	blx	r3
 8013168:	60f8      	str	r0, [r7, #12]
      break;
 801316a:	e112      	b.n	8013392 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801316c:	687b      	ldr	r3, [r7, #4]
 801316e:	7c1b      	ldrb	r3, [r3, #16]
 8013170:	2b00      	cmp	r3, #0
 8013172:	d10d      	bne.n	8013190 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8013174:	687b      	ldr	r3, [r7, #4]
 8013176:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801317a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801317c:	f107 0208 	add.w	r2, r7, #8
 8013180:	4610      	mov	r0, r2
 8013182:	4798      	blx	r3
 8013184:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	3301      	adds	r3, #1
 801318a:	2202      	movs	r2, #2
 801318c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801318e:	e100      	b.n	8013392 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013198:	f107 0208 	add.w	r2, r7, #8
 801319c:	4610      	mov	r0, r2
 801319e:	4798      	blx	r3
 80131a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	3301      	adds	r3, #1
 80131a6:	2202      	movs	r2, #2
 80131a8:	701a      	strb	r2, [r3, #0]
      break;
 80131aa:	e0f2      	b.n	8013392 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80131ac:	683b      	ldr	r3, [r7, #0]
 80131ae:	885b      	ldrh	r3, [r3, #2]
 80131b0:	b2db      	uxtb	r3, r3
 80131b2:	2b05      	cmp	r3, #5
 80131b4:	f200 80ac 	bhi.w	8013310 <USBD_GetDescriptor+0x258>
 80131b8:	a201      	add	r2, pc, #4	@ (adr r2, 80131c0 <USBD_GetDescriptor+0x108>)
 80131ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80131be:	bf00      	nop
 80131c0:	080131d9 	.word	0x080131d9
 80131c4:	0801320d 	.word	0x0801320d
 80131c8:	08013241 	.word	0x08013241
 80131cc:	08013275 	.word	0x08013275
 80131d0:	080132a9 	.word	0x080132a9
 80131d4:	080132dd 	.word	0x080132dd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80131d8:	687b      	ldr	r3, [r7, #4]
 80131da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131de:	685b      	ldr	r3, [r3, #4]
 80131e0:	2b00      	cmp	r3, #0
 80131e2:	d00b      	beq.n	80131fc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80131ea:	685b      	ldr	r3, [r3, #4]
 80131ec:	687a      	ldr	r2, [r7, #4]
 80131ee:	7c12      	ldrb	r2, [r2, #16]
 80131f0:	f107 0108 	add.w	r1, r7, #8
 80131f4:	4610      	mov	r0, r2
 80131f6:	4798      	blx	r3
 80131f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80131fa:	e091      	b.n	8013320 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80131fc:	6839      	ldr	r1, [r7, #0]
 80131fe:	6878      	ldr	r0, [r7, #4]
 8013200:	f000 fab2 	bl	8013768 <USBD_CtlError>
            err++;
 8013204:	7afb      	ldrb	r3, [r7, #11]
 8013206:	3301      	adds	r3, #1
 8013208:	72fb      	strb	r3, [r7, #11]
          break;
 801320a:	e089      	b.n	8013320 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801320c:	687b      	ldr	r3, [r7, #4]
 801320e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013212:	689b      	ldr	r3, [r3, #8]
 8013214:	2b00      	cmp	r3, #0
 8013216:	d00b      	beq.n	8013230 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801321e:	689b      	ldr	r3, [r3, #8]
 8013220:	687a      	ldr	r2, [r7, #4]
 8013222:	7c12      	ldrb	r2, [r2, #16]
 8013224:	f107 0108 	add.w	r1, r7, #8
 8013228:	4610      	mov	r0, r2
 801322a:	4798      	blx	r3
 801322c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801322e:	e077      	b.n	8013320 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013230:	6839      	ldr	r1, [r7, #0]
 8013232:	6878      	ldr	r0, [r7, #4]
 8013234:	f000 fa98 	bl	8013768 <USBD_CtlError>
            err++;
 8013238:	7afb      	ldrb	r3, [r7, #11]
 801323a:	3301      	adds	r3, #1
 801323c:	72fb      	strb	r3, [r7, #11]
          break;
 801323e:	e06f      	b.n	8013320 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013246:	68db      	ldr	r3, [r3, #12]
 8013248:	2b00      	cmp	r3, #0
 801324a:	d00b      	beq.n	8013264 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013252:	68db      	ldr	r3, [r3, #12]
 8013254:	687a      	ldr	r2, [r7, #4]
 8013256:	7c12      	ldrb	r2, [r2, #16]
 8013258:	f107 0108 	add.w	r1, r7, #8
 801325c:	4610      	mov	r0, r2
 801325e:	4798      	blx	r3
 8013260:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013262:	e05d      	b.n	8013320 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013264:	6839      	ldr	r1, [r7, #0]
 8013266:	6878      	ldr	r0, [r7, #4]
 8013268:	f000 fa7e 	bl	8013768 <USBD_CtlError>
            err++;
 801326c:	7afb      	ldrb	r3, [r7, #11]
 801326e:	3301      	adds	r3, #1
 8013270:	72fb      	strb	r3, [r7, #11]
          break;
 8013272:	e055      	b.n	8013320 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801327a:	691b      	ldr	r3, [r3, #16]
 801327c:	2b00      	cmp	r3, #0
 801327e:	d00b      	beq.n	8013298 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013280:	687b      	ldr	r3, [r7, #4]
 8013282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013286:	691b      	ldr	r3, [r3, #16]
 8013288:	687a      	ldr	r2, [r7, #4]
 801328a:	7c12      	ldrb	r2, [r2, #16]
 801328c:	f107 0108 	add.w	r1, r7, #8
 8013290:	4610      	mov	r0, r2
 8013292:	4798      	blx	r3
 8013294:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013296:	e043      	b.n	8013320 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013298:	6839      	ldr	r1, [r7, #0]
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	f000 fa64 	bl	8013768 <USBD_CtlError>
            err++;
 80132a0:	7afb      	ldrb	r3, [r7, #11]
 80132a2:	3301      	adds	r3, #1
 80132a4:	72fb      	strb	r3, [r7, #11]
          break;
 80132a6:	e03b      	b.n	8013320 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80132a8:	687b      	ldr	r3, [r7, #4]
 80132aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132ae:	695b      	ldr	r3, [r3, #20]
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d00b      	beq.n	80132cc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132ba:	695b      	ldr	r3, [r3, #20]
 80132bc:	687a      	ldr	r2, [r7, #4]
 80132be:	7c12      	ldrb	r2, [r2, #16]
 80132c0:	f107 0108 	add.w	r1, r7, #8
 80132c4:	4610      	mov	r0, r2
 80132c6:	4798      	blx	r3
 80132c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132ca:	e029      	b.n	8013320 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80132cc:	6839      	ldr	r1, [r7, #0]
 80132ce:	6878      	ldr	r0, [r7, #4]
 80132d0:	f000 fa4a 	bl	8013768 <USBD_CtlError>
            err++;
 80132d4:	7afb      	ldrb	r3, [r7, #11]
 80132d6:	3301      	adds	r3, #1
 80132d8:	72fb      	strb	r3, [r7, #11]
          break;
 80132da:	e021      	b.n	8013320 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132e2:	699b      	ldr	r3, [r3, #24]
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d00b      	beq.n	8013300 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80132ee:	699b      	ldr	r3, [r3, #24]
 80132f0:	687a      	ldr	r2, [r7, #4]
 80132f2:	7c12      	ldrb	r2, [r2, #16]
 80132f4:	f107 0108 	add.w	r1, r7, #8
 80132f8:	4610      	mov	r0, r2
 80132fa:	4798      	blx	r3
 80132fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80132fe:	e00f      	b.n	8013320 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013300:	6839      	ldr	r1, [r7, #0]
 8013302:	6878      	ldr	r0, [r7, #4]
 8013304:	f000 fa30 	bl	8013768 <USBD_CtlError>
            err++;
 8013308:	7afb      	ldrb	r3, [r7, #11]
 801330a:	3301      	adds	r3, #1
 801330c:	72fb      	strb	r3, [r7, #11]
          break;
 801330e:	e007      	b.n	8013320 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013310:	6839      	ldr	r1, [r7, #0]
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f000 fa28 	bl	8013768 <USBD_CtlError>
          err++;
 8013318:	7afb      	ldrb	r3, [r7, #11]
 801331a:	3301      	adds	r3, #1
 801331c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 801331e:	bf00      	nop
      }
      break;
 8013320:	e037      	b.n	8013392 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	7c1b      	ldrb	r3, [r3, #16]
 8013326:	2b00      	cmp	r3, #0
 8013328:	d109      	bne.n	801333e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 801332a:	687b      	ldr	r3, [r7, #4]
 801332c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013332:	f107 0208 	add.w	r2, r7, #8
 8013336:	4610      	mov	r0, r2
 8013338:	4798      	blx	r3
 801333a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801333c:	e029      	b.n	8013392 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801333e:	6839      	ldr	r1, [r7, #0]
 8013340:	6878      	ldr	r0, [r7, #4]
 8013342:	f000 fa11 	bl	8013768 <USBD_CtlError>
        err++;
 8013346:	7afb      	ldrb	r3, [r7, #11]
 8013348:	3301      	adds	r3, #1
 801334a:	72fb      	strb	r3, [r7, #11]
      break;
 801334c:	e021      	b.n	8013392 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	7c1b      	ldrb	r3, [r3, #16]
 8013352:	2b00      	cmp	r3, #0
 8013354:	d10d      	bne.n	8013372 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801335e:	f107 0208 	add.w	r2, r7, #8
 8013362:	4610      	mov	r0, r2
 8013364:	4798      	blx	r3
 8013366:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013368:	68fb      	ldr	r3, [r7, #12]
 801336a:	3301      	adds	r3, #1
 801336c:	2207      	movs	r2, #7
 801336e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013370:	e00f      	b.n	8013392 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013372:	6839      	ldr	r1, [r7, #0]
 8013374:	6878      	ldr	r0, [r7, #4]
 8013376:	f000 f9f7 	bl	8013768 <USBD_CtlError>
        err++;
 801337a:	7afb      	ldrb	r3, [r7, #11]
 801337c:	3301      	adds	r3, #1
 801337e:	72fb      	strb	r3, [r7, #11]
      break;
 8013380:	e007      	b.n	8013392 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8013382:	6839      	ldr	r1, [r7, #0]
 8013384:	6878      	ldr	r0, [r7, #4]
 8013386:	f000 f9ef 	bl	8013768 <USBD_CtlError>
      err++;
 801338a:	7afb      	ldrb	r3, [r7, #11]
 801338c:	3301      	adds	r3, #1
 801338e:	72fb      	strb	r3, [r7, #11]
      break;
 8013390:	bf00      	nop
  }

  if (err != 0U)
 8013392:	7afb      	ldrb	r3, [r7, #11]
 8013394:	2b00      	cmp	r3, #0
 8013396:	d11e      	bne.n	80133d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8013398:	683b      	ldr	r3, [r7, #0]
 801339a:	88db      	ldrh	r3, [r3, #6]
 801339c:	2b00      	cmp	r3, #0
 801339e:	d016      	beq.n	80133ce <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80133a0:	893b      	ldrh	r3, [r7, #8]
 80133a2:	2b00      	cmp	r3, #0
 80133a4:	d00e      	beq.n	80133c4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80133a6:	683b      	ldr	r3, [r7, #0]
 80133a8:	88da      	ldrh	r2, [r3, #6]
 80133aa:	893b      	ldrh	r3, [r7, #8]
 80133ac:	4293      	cmp	r3, r2
 80133ae:	bf28      	it	cs
 80133b0:	4613      	movcs	r3, r2
 80133b2:	b29b      	uxth	r3, r3
 80133b4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80133b6:	893b      	ldrh	r3, [r7, #8]
 80133b8:	461a      	mov	r2, r3
 80133ba:	68f9      	ldr	r1, [r7, #12]
 80133bc:	6878      	ldr	r0, [r7, #4]
 80133be:	f000 fa44 	bl	801384a <USBD_CtlSendData>
 80133c2:	e009      	b.n	80133d8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80133c4:	6839      	ldr	r1, [r7, #0]
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f000 f9ce 	bl	8013768 <USBD_CtlError>
 80133cc:	e004      	b.n	80133d8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80133ce:	6878      	ldr	r0, [r7, #4]
 80133d0:	f000 fa95 	bl	80138fe <USBD_CtlSendStatus>
 80133d4:	e000      	b.n	80133d8 <USBD_GetDescriptor+0x320>
    return;
 80133d6:	bf00      	nop
  }
}
 80133d8:	3710      	adds	r7, #16
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}
 80133de:	bf00      	nop

080133e0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b084      	sub	sp, #16
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
 80133e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80133ea:	683b      	ldr	r3, [r7, #0]
 80133ec:	889b      	ldrh	r3, [r3, #4]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d131      	bne.n	8013456 <USBD_SetAddress+0x76>
 80133f2:	683b      	ldr	r3, [r7, #0]
 80133f4:	88db      	ldrh	r3, [r3, #6]
 80133f6:	2b00      	cmp	r3, #0
 80133f8:	d12d      	bne.n	8013456 <USBD_SetAddress+0x76>
 80133fa:	683b      	ldr	r3, [r7, #0]
 80133fc:	885b      	ldrh	r3, [r3, #2]
 80133fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8013400:	d829      	bhi.n	8013456 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013402:	683b      	ldr	r3, [r7, #0]
 8013404:	885b      	ldrh	r3, [r3, #2]
 8013406:	b2db      	uxtb	r3, r3
 8013408:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801340c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013414:	b2db      	uxtb	r3, r3
 8013416:	2b03      	cmp	r3, #3
 8013418:	d104      	bne.n	8013424 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801341a:	6839      	ldr	r1, [r7, #0]
 801341c:	6878      	ldr	r0, [r7, #4]
 801341e:	f000 f9a3 	bl	8013768 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013422:	e01d      	b.n	8013460 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	7bfa      	ldrb	r2, [r7, #15]
 8013428:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801342c:	7bfb      	ldrb	r3, [r7, #15]
 801342e:	4619      	mov	r1, r3
 8013430:	6878      	ldr	r0, [r7, #4]
 8013432:	f003 ff07 	bl	8017244 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013436:	6878      	ldr	r0, [r7, #4]
 8013438:	f000 fa61 	bl	80138fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801343c:	7bfb      	ldrb	r3, [r7, #15]
 801343e:	2b00      	cmp	r3, #0
 8013440:	d004      	beq.n	801344c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	2202      	movs	r2, #2
 8013446:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801344a:	e009      	b.n	8013460 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801344c:	687b      	ldr	r3, [r7, #4]
 801344e:	2201      	movs	r2, #1
 8013450:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013454:	e004      	b.n	8013460 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013456:	6839      	ldr	r1, [r7, #0]
 8013458:	6878      	ldr	r0, [r7, #4]
 801345a:	f000 f985 	bl	8013768 <USBD_CtlError>
  }
}
 801345e:	bf00      	nop
 8013460:	bf00      	nop
 8013462:	3710      	adds	r7, #16
 8013464:	46bd      	mov	sp, r7
 8013466:	bd80      	pop	{r7, pc}

08013468 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b084      	sub	sp, #16
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]
 8013470:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013472:	2300      	movs	r3, #0
 8013474:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013476:	683b      	ldr	r3, [r7, #0]
 8013478:	885b      	ldrh	r3, [r3, #2]
 801347a:	b2da      	uxtb	r2, r3
 801347c:	4b4c      	ldr	r3, [pc, #304]	@ (80135b0 <USBD_SetConfig+0x148>)
 801347e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013480:	4b4b      	ldr	r3, [pc, #300]	@ (80135b0 <USBD_SetConfig+0x148>)
 8013482:	781b      	ldrb	r3, [r3, #0]
 8013484:	2b01      	cmp	r3, #1
 8013486:	d905      	bls.n	8013494 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013488:	6839      	ldr	r1, [r7, #0]
 801348a:	6878      	ldr	r0, [r7, #4]
 801348c:	f000 f96c 	bl	8013768 <USBD_CtlError>
    return USBD_FAIL;
 8013490:	2303      	movs	r3, #3
 8013492:	e088      	b.n	80135a6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801349a:	b2db      	uxtb	r3, r3
 801349c:	2b02      	cmp	r3, #2
 801349e:	d002      	beq.n	80134a6 <USBD_SetConfig+0x3e>
 80134a0:	2b03      	cmp	r3, #3
 80134a2:	d025      	beq.n	80134f0 <USBD_SetConfig+0x88>
 80134a4:	e071      	b.n	801358a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80134a6:	4b42      	ldr	r3, [pc, #264]	@ (80135b0 <USBD_SetConfig+0x148>)
 80134a8:	781b      	ldrb	r3, [r3, #0]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d01c      	beq.n	80134e8 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80134ae:	4b40      	ldr	r3, [pc, #256]	@ (80135b0 <USBD_SetConfig+0x148>)
 80134b0:	781b      	ldrb	r3, [r3, #0]
 80134b2:	461a      	mov	r2, r3
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80134b8:	4b3d      	ldr	r3, [pc, #244]	@ (80135b0 <USBD_SetConfig+0x148>)
 80134ba:	781b      	ldrb	r3, [r3, #0]
 80134bc:	4619      	mov	r1, r3
 80134be:	6878      	ldr	r0, [r7, #4]
 80134c0:	f7ff f990 	bl	80127e4 <USBD_SetClassConfig>
 80134c4:	4603      	mov	r3, r0
 80134c6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80134c8:	7bfb      	ldrb	r3, [r7, #15]
 80134ca:	2b00      	cmp	r3, #0
 80134cc:	d004      	beq.n	80134d8 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 80134ce:	6839      	ldr	r1, [r7, #0]
 80134d0:	6878      	ldr	r0, [r7, #4]
 80134d2:	f000 f949 	bl	8013768 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80134d6:	e065      	b.n	80135a4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80134d8:	6878      	ldr	r0, [r7, #4]
 80134da:	f000 fa10 	bl	80138fe <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	2203      	movs	r2, #3
 80134e2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80134e6:	e05d      	b.n	80135a4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80134e8:	6878      	ldr	r0, [r7, #4]
 80134ea:	f000 fa08 	bl	80138fe <USBD_CtlSendStatus>
      break;
 80134ee:	e059      	b.n	80135a4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80134f0:	4b2f      	ldr	r3, [pc, #188]	@ (80135b0 <USBD_SetConfig+0x148>)
 80134f2:	781b      	ldrb	r3, [r3, #0]
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d112      	bne.n	801351e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	2202      	movs	r2, #2
 80134fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013500:	4b2b      	ldr	r3, [pc, #172]	@ (80135b0 <USBD_SetConfig+0x148>)
 8013502:	781b      	ldrb	r3, [r3, #0]
 8013504:	461a      	mov	r2, r3
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801350a:	4b29      	ldr	r3, [pc, #164]	@ (80135b0 <USBD_SetConfig+0x148>)
 801350c:	781b      	ldrb	r3, [r3, #0]
 801350e:	4619      	mov	r1, r3
 8013510:	6878      	ldr	r0, [r7, #4]
 8013512:	f7ff f983 	bl	801281c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013516:	6878      	ldr	r0, [r7, #4]
 8013518:	f000 f9f1 	bl	80138fe <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801351c:	e042      	b.n	80135a4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801351e:	4b24      	ldr	r3, [pc, #144]	@ (80135b0 <USBD_SetConfig+0x148>)
 8013520:	781b      	ldrb	r3, [r3, #0]
 8013522:	461a      	mov	r2, r3
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	685b      	ldr	r3, [r3, #4]
 8013528:	429a      	cmp	r2, r3
 801352a:	d02a      	beq.n	8013582 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	685b      	ldr	r3, [r3, #4]
 8013530:	b2db      	uxtb	r3, r3
 8013532:	4619      	mov	r1, r3
 8013534:	6878      	ldr	r0, [r7, #4]
 8013536:	f7ff f971 	bl	801281c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801353a:	4b1d      	ldr	r3, [pc, #116]	@ (80135b0 <USBD_SetConfig+0x148>)
 801353c:	781b      	ldrb	r3, [r3, #0]
 801353e:	461a      	mov	r2, r3
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013544:	4b1a      	ldr	r3, [pc, #104]	@ (80135b0 <USBD_SetConfig+0x148>)
 8013546:	781b      	ldrb	r3, [r3, #0]
 8013548:	4619      	mov	r1, r3
 801354a:	6878      	ldr	r0, [r7, #4]
 801354c:	f7ff f94a 	bl	80127e4 <USBD_SetClassConfig>
 8013550:	4603      	mov	r3, r0
 8013552:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013554:	7bfb      	ldrb	r3, [r7, #15]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d00f      	beq.n	801357a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801355a:	6839      	ldr	r1, [r7, #0]
 801355c:	6878      	ldr	r0, [r7, #4]
 801355e:	f000 f903 	bl	8013768 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	685b      	ldr	r3, [r3, #4]
 8013566:	b2db      	uxtb	r3, r3
 8013568:	4619      	mov	r1, r3
 801356a:	6878      	ldr	r0, [r7, #4]
 801356c:	f7ff f956 	bl	801281c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	2202      	movs	r2, #2
 8013574:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013578:	e014      	b.n	80135a4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 801357a:	6878      	ldr	r0, [r7, #4]
 801357c:	f000 f9bf 	bl	80138fe <USBD_CtlSendStatus>
      break;
 8013580:	e010      	b.n	80135a4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013582:	6878      	ldr	r0, [r7, #4]
 8013584:	f000 f9bb 	bl	80138fe <USBD_CtlSendStatus>
      break;
 8013588:	e00c      	b.n	80135a4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 801358a:	6839      	ldr	r1, [r7, #0]
 801358c:	6878      	ldr	r0, [r7, #4]
 801358e:	f000 f8eb 	bl	8013768 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013592:	4b07      	ldr	r3, [pc, #28]	@ (80135b0 <USBD_SetConfig+0x148>)
 8013594:	781b      	ldrb	r3, [r3, #0]
 8013596:	4619      	mov	r1, r3
 8013598:	6878      	ldr	r0, [r7, #4]
 801359a:	f7ff f93f 	bl	801281c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801359e:	2303      	movs	r3, #3
 80135a0:	73fb      	strb	r3, [r7, #15]
      break;
 80135a2:	bf00      	nop
  }

  return ret;
 80135a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80135a6:	4618      	mov	r0, r3
 80135a8:	3710      	adds	r7, #16
 80135aa:	46bd      	mov	sp, r7
 80135ac:	bd80      	pop	{r7, pc}
 80135ae:	bf00      	nop
 80135b0:	20002909 	.word	0x20002909

080135b4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80135b4:	b580      	push	{r7, lr}
 80135b6:	b082      	sub	sp, #8
 80135b8:	af00      	add	r7, sp, #0
 80135ba:	6078      	str	r0, [r7, #4]
 80135bc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80135be:	683b      	ldr	r3, [r7, #0]
 80135c0:	88db      	ldrh	r3, [r3, #6]
 80135c2:	2b01      	cmp	r3, #1
 80135c4:	d004      	beq.n	80135d0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80135c6:	6839      	ldr	r1, [r7, #0]
 80135c8:	6878      	ldr	r0, [r7, #4]
 80135ca:	f000 f8cd 	bl	8013768 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80135ce:	e023      	b.n	8013618 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80135d6:	b2db      	uxtb	r3, r3
 80135d8:	2b02      	cmp	r3, #2
 80135da:	dc02      	bgt.n	80135e2 <USBD_GetConfig+0x2e>
 80135dc:	2b00      	cmp	r3, #0
 80135de:	dc03      	bgt.n	80135e8 <USBD_GetConfig+0x34>
 80135e0:	e015      	b.n	801360e <USBD_GetConfig+0x5a>
 80135e2:	2b03      	cmp	r3, #3
 80135e4:	d00b      	beq.n	80135fe <USBD_GetConfig+0x4a>
 80135e6:	e012      	b.n	801360e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	2200      	movs	r2, #0
 80135ec:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80135ee:	687b      	ldr	r3, [r7, #4]
 80135f0:	3308      	adds	r3, #8
 80135f2:	2201      	movs	r2, #1
 80135f4:	4619      	mov	r1, r3
 80135f6:	6878      	ldr	r0, [r7, #4]
 80135f8:	f000 f927 	bl	801384a <USBD_CtlSendData>
        break;
 80135fc:	e00c      	b.n	8013618 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	3304      	adds	r3, #4
 8013602:	2201      	movs	r2, #1
 8013604:	4619      	mov	r1, r3
 8013606:	6878      	ldr	r0, [r7, #4]
 8013608:	f000 f91f 	bl	801384a <USBD_CtlSendData>
        break;
 801360c:	e004      	b.n	8013618 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801360e:	6839      	ldr	r1, [r7, #0]
 8013610:	6878      	ldr	r0, [r7, #4]
 8013612:	f000 f8a9 	bl	8013768 <USBD_CtlError>
        break;
 8013616:	bf00      	nop
}
 8013618:	bf00      	nop
 801361a:	3708      	adds	r7, #8
 801361c:	46bd      	mov	sp, r7
 801361e:	bd80      	pop	{r7, pc}

08013620 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013620:	b580      	push	{r7, lr}
 8013622:	b082      	sub	sp, #8
 8013624:	af00      	add	r7, sp, #0
 8013626:	6078      	str	r0, [r7, #4]
 8013628:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801362a:	687b      	ldr	r3, [r7, #4]
 801362c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013630:	b2db      	uxtb	r3, r3
 8013632:	3b01      	subs	r3, #1
 8013634:	2b02      	cmp	r3, #2
 8013636:	d81e      	bhi.n	8013676 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013638:	683b      	ldr	r3, [r7, #0]
 801363a:	88db      	ldrh	r3, [r3, #6]
 801363c:	2b02      	cmp	r3, #2
 801363e:	d004      	beq.n	801364a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013640:	6839      	ldr	r1, [r7, #0]
 8013642:	6878      	ldr	r0, [r7, #4]
 8013644:	f000 f890 	bl	8013768 <USBD_CtlError>
        break;
 8013648:	e01a      	b.n	8013680 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	2201      	movs	r2, #1
 801364e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013650:	687b      	ldr	r3, [r7, #4]
 8013652:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013656:	2b00      	cmp	r3, #0
 8013658:	d005      	beq.n	8013666 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	68db      	ldr	r3, [r3, #12]
 801365e:	f043 0202 	orr.w	r2, r3, #2
 8013662:	687b      	ldr	r3, [r7, #4]
 8013664:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	330c      	adds	r3, #12
 801366a:	2202      	movs	r2, #2
 801366c:	4619      	mov	r1, r3
 801366e:	6878      	ldr	r0, [r7, #4]
 8013670:	f000 f8eb 	bl	801384a <USBD_CtlSendData>
      break;
 8013674:	e004      	b.n	8013680 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013676:	6839      	ldr	r1, [r7, #0]
 8013678:	6878      	ldr	r0, [r7, #4]
 801367a:	f000 f875 	bl	8013768 <USBD_CtlError>
      break;
 801367e:	bf00      	nop
  }
}
 8013680:	bf00      	nop
 8013682:	3708      	adds	r7, #8
 8013684:	46bd      	mov	sp, r7
 8013686:	bd80      	pop	{r7, pc}

08013688 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013688:	b580      	push	{r7, lr}
 801368a:	b082      	sub	sp, #8
 801368c:	af00      	add	r7, sp, #0
 801368e:	6078      	str	r0, [r7, #4]
 8013690:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013692:	683b      	ldr	r3, [r7, #0]
 8013694:	885b      	ldrh	r3, [r3, #2]
 8013696:	2b01      	cmp	r3, #1
 8013698:	d106      	bne.n	80136a8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	2201      	movs	r2, #1
 801369e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80136a2:	6878      	ldr	r0, [r7, #4]
 80136a4:	f000 f92b 	bl	80138fe <USBD_CtlSendStatus>
  }
}
 80136a8:	bf00      	nop
 80136aa:	3708      	adds	r7, #8
 80136ac:	46bd      	mov	sp, r7
 80136ae:	bd80      	pop	{r7, pc}

080136b0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80136b0:	b580      	push	{r7, lr}
 80136b2:	b082      	sub	sp, #8
 80136b4:	af00      	add	r7, sp, #0
 80136b6:	6078      	str	r0, [r7, #4]
 80136b8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136c0:	b2db      	uxtb	r3, r3
 80136c2:	3b01      	subs	r3, #1
 80136c4:	2b02      	cmp	r3, #2
 80136c6:	d80b      	bhi.n	80136e0 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80136c8:	683b      	ldr	r3, [r7, #0]
 80136ca:	885b      	ldrh	r3, [r3, #2]
 80136cc:	2b01      	cmp	r3, #1
 80136ce:	d10c      	bne.n	80136ea <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	2200      	movs	r2, #0
 80136d4:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	f000 f910 	bl	80138fe <USBD_CtlSendStatus>
      }
      break;
 80136de:	e004      	b.n	80136ea <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80136e0:	6839      	ldr	r1, [r7, #0]
 80136e2:	6878      	ldr	r0, [r7, #4]
 80136e4:	f000 f840 	bl	8013768 <USBD_CtlError>
      break;
 80136e8:	e000      	b.n	80136ec <USBD_ClrFeature+0x3c>
      break;
 80136ea:	bf00      	nop
  }
}
 80136ec:	bf00      	nop
 80136ee:	3708      	adds	r7, #8
 80136f0:	46bd      	mov	sp, r7
 80136f2:	bd80      	pop	{r7, pc}

080136f4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80136f4:	b580      	push	{r7, lr}
 80136f6:	b084      	sub	sp, #16
 80136f8:	af00      	add	r7, sp, #0
 80136fa:	6078      	str	r0, [r7, #4]
 80136fc:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80136fe:	683b      	ldr	r3, [r7, #0]
 8013700:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013702:	68fb      	ldr	r3, [r7, #12]
 8013704:	781a      	ldrb	r2, [r3, #0]
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801370a:	68fb      	ldr	r3, [r7, #12]
 801370c:	3301      	adds	r3, #1
 801370e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013710:	68fb      	ldr	r3, [r7, #12]
 8013712:	781a      	ldrb	r2, [r3, #0]
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013718:	68fb      	ldr	r3, [r7, #12]
 801371a:	3301      	adds	r3, #1
 801371c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801371e:	68f8      	ldr	r0, [r7, #12]
 8013720:	f7ff fa90 	bl	8012c44 <SWAPBYTE>
 8013724:	4603      	mov	r3, r0
 8013726:	461a      	mov	r2, r3
 8013728:	687b      	ldr	r3, [r7, #4]
 801372a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801372c:	68fb      	ldr	r3, [r7, #12]
 801372e:	3301      	adds	r3, #1
 8013730:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013732:	68fb      	ldr	r3, [r7, #12]
 8013734:	3301      	adds	r3, #1
 8013736:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013738:	68f8      	ldr	r0, [r7, #12]
 801373a:	f7ff fa83 	bl	8012c44 <SWAPBYTE>
 801373e:	4603      	mov	r3, r0
 8013740:	461a      	mov	r2, r3
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013746:	68fb      	ldr	r3, [r7, #12]
 8013748:	3301      	adds	r3, #1
 801374a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801374c:	68fb      	ldr	r3, [r7, #12]
 801374e:	3301      	adds	r3, #1
 8013750:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013752:	68f8      	ldr	r0, [r7, #12]
 8013754:	f7ff fa76 	bl	8012c44 <SWAPBYTE>
 8013758:	4603      	mov	r3, r0
 801375a:	461a      	mov	r2, r3
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	80da      	strh	r2, [r3, #6]
}
 8013760:	bf00      	nop
 8013762:	3710      	adds	r7, #16
 8013764:	46bd      	mov	sp, r7
 8013766:	bd80      	pop	{r7, pc}

08013768 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013768:	b580      	push	{r7, lr}
 801376a:	b082      	sub	sp, #8
 801376c:	af00      	add	r7, sp, #0
 801376e:	6078      	str	r0, [r7, #4]
 8013770:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013772:	2180      	movs	r1, #128	@ 0x80
 8013774:	6878      	ldr	r0, [r7, #4]
 8013776:	f003 fcfb 	bl	8017170 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801377a:	2100      	movs	r1, #0
 801377c:	6878      	ldr	r0, [r7, #4]
 801377e:	f003 fcf7 	bl	8017170 <USBD_LL_StallEP>
}
 8013782:	bf00      	nop
 8013784:	3708      	adds	r7, #8
 8013786:	46bd      	mov	sp, r7
 8013788:	bd80      	pop	{r7, pc}

0801378a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801378a:	b580      	push	{r7, lr}
 801378c:	b086      	sub	sp, #24
 801378e:	af00      	add	r7, sp, #0
 8013790:	60f8      	str	r0, [r7, #12]
 8013792:	60b9      	str	r1, [r7, #8]
 8013794:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013796:	2300      	movs	r3, #0
 8013798:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801379a:	68fb      	ldr	r3, [r7, #12]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d036      	beq.n	801380e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80137a0:	68fb      	ldr	r3, [r7, #12]
 80137a2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80137a4:	6938      	ldr	r0, [r7, #16]
 80137a6:	f000 f836 	bl	8013816 <USBD_GetLen>
 80137aa:	4603      	mov	r3, r0
 80137ac:	3301      	adds	r3, #1
 80137ae:	b29b      	uxth	r3, r3
 80137b0:	005b      	lsls	r3, r3, #1
 80137b2:	b29a      	uxth	r2, r3
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80137b8:	7dfb      	ldrb	r3, [r7, #23]
 80137ba:	68ba      	ldr	r2, [r7, #8]
 80137bc:	4413      	add	r3, r2
 80137be:	687a      	ldr	r2, [r7, #4]
 80137c0:	7812      	ldrb	r2, [r2, #0]
 80137c2:	701a      	strb	r2, [r3, #0]
  idx++;
 80137c4:	7dfb      	ldrb	r3, [r7, #23]
 80137c6:	3301      	adds	r3, #1
 80137c8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80137ca:	7dfb      	ldrb	r3, [r7, #23]
 80137cc:	68ba      	ldr	r2, [r7, #8]
 80137ce:	4413      	add	r3, r2
 80137d0:	2203      	movs	r2, #3
 80137d2:	701a      	strb	r2, [r3, #0]
  idx++;
 80137d4:	7dfb      	ldrb	r3, [r7, #23]
 80137d6:	3301      	adds	r3, #1
 80137d8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80137da:	e013      	b.n	8013804 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80137dc:	7dfb      	ldrb	r3, [r7, #23]
 80137de:	68ba      	ldr	r2, [r7, #8]
 80137e0:	4413      	add	r3, r2
 80137e2:	693a      	ldr	r2, [r7, #16]
 80137e4:	7812      	ldrb	r2, [r2, #0]
 80137e6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80137e8:	693b      	ldr	r3, [r7, #16]
 80137ea:	3301      	adds	r3, #1
 80137ec:	613b      	str	r3, [r7, #16]
    idx++;
 80137ee:	7dfb      	ldrb	r3, [r7, #23]
 80137f0:	3301      	adds	r3, #1
 80137f2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80137f4:	7dfb      	ldrb	r3, [r7, #23]
 80137f6:	68ba      	ldr	r2, [r7, #8]
 80137f8:	4413      	add	r3, r2
 80137fa:	2200      	movs	r2, #0
 80137fc:	701a      	strb	r2, [r3, #0]
    idx++;
 80137fe:	7dfb      	ldrb	r3, [r7, #23]
 8013800:	3301      	adds	r3, #1
 8013802:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013804:	693b      	ldr	r3, [r7, #16]
 8013806:	781b      	ldrb	r3, [r3, #0]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d1e7      	bne.n	80137dc <USBD_GetString+0x52>
 801380c:	e000      	b.n	8013810 <USBD_GetString+0x86>
    return;
 801380e:	bf00      	nop
  }
}
 8013810:	3718      	adds	r7, #24
 8013812:	46bd      	mov	sp, r7
 8013814:	bd80      	pop	{r7, pc}

08013816 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013816:	b480      	push	{r7}
 8013818:	b085      	sub	sp, #20
 801381a:	af00      	add	r7, sp, #0
 801381c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801381e:	2300      	movs	r3, #0
 8013820:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013826:	e005      	b.n	8013834 <USBD_GetLen+0x1e>
  {
    len++;
 8013828:	7bfb      	ldrb	r3, [r7, #15]
 801382a:	3301      	adds	r3, #1
 801382c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801382e:	68bb      	ldr	r3, [r7, #8]
 8013830:	3301      	adds	r3, #1
 8013832:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013834:	68bb      	ldr	r3, [r7, #8]
 8013836:	781b      	ldrb	r3, [r3, #0]
 8013838:	2b00      	cmp	r3, #0
 801383a:	d1f5      	bne.n	8013828 <USBD_GetLen+0x12>
  }

  return len;
 801383c:	7bfb      	ldrb	r3, [r7, #15]
}
 801383e:	4618      	mov	r0, r3
 8013840:	3714      	adds	r7, #20
 8013842:	46bd      	mov	sp, r7
 8013844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013848:	4770      	bx	lr

0801384a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801384a:	b580      	push	{r7, lr}
 801384c:	b084      	sub	sp, #16
 801384e:	af00      	add	r7, sp, #0
 8013850:	60f8      	str	r0, [r7, #12]
 8013852:	60b9      	str	r1, [r7, #8]
 8013854:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013856:	68fb      	ldr	r3, [r7, #12]
 8013858:	2202      	movs	r2, #2
 801385a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801385e:	68fb      	ldr	r3, [r7, #12]
 8013860:	687a      	ldr	r2, [r7, #4]
 8013862:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013864:	68fb      	ldr	r3, [r7, #12]
 8013866:	687a      	ldr	r2, [r7, #4]
 8013868:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	68ba      	ldr	r2, [r7, #8]
 801386e:	2100      	movs	r1, #0
 8013870:	68f8      	ldr	r0, [r7, #12]
 8013872:	f003 fd06 	bl	8017282 <USBD_LL_Transmit>

  return USBD_OK;
 8013876:	2300      	movs	r3, #0
}
 8013878:	4618      	mov	r0, r3
 801387a:	3710      	adds	r7, #16
 801387c:	46bd      	mov	sp, r7
 801387e:	bd80      	pop	{r7, pc}

08013880 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013880:	b580      	push	{r7, lr}
 8013882:	b084      	sub	sp, #16
 8013884:	af00      	add	r7, sp, #0
 8013886:	60f8      	str	r0, [r7, #12]
 8013888:	60b9      	str	r1, [r7, #8]
 801388a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801388c:	687b      	ldr	r3, [r7, #4]
 801388e:	68ba      	ldr	r2, [r7, #8]
 8013890:	2100      	movs	r1, #0
 8013892:	68f8      	ldr	r0, [r7, #12]
 8013894:	f003 fcf5 	bl	8017282 <USBD_LL_Transmit>

  return USBD_OK;
 8013898:	2300      	movs	r3, #0
}
 801389a:	4618      	mov	r0, r3
 801389c:	3710      	adds	r7, #16
 801389e:	46bd      	mov	sp, r7
 80138a0:	bd80      	pop	{r7, pc}

080138a2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80138a2:	b580      	push	{r7, lr}
 80138a4:	b084      	sub	sp, #16
 80138a6:	af00      	add	r7, sp, #0
 80138a8:	60f8      	str	r0, [r7, #12]
 80138aa:	60b9      	str	r1, [r7, #8]
 80138ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80138ae:	68fb      	ldr	r3, [r7, #12]
 80138b0:	2203      	movs	r2, #3
 80138b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80138b6:	68fb      	ldr	r3, [r7, #12]
 80138b8:	687a      	ldr	r2, [r7, #4]
 80138ba:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80138be:	68fb      	ldr	r3, [r7, #12]
 80138c0:	687a      	ldr	r2, [r7, #4]
 80138c2:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80138c6:	687b      	ldr	r3, [r7, #4]
 80138c8:	68ba      	ldr	r2, [r7, #8]
 80138ca:	2100      	movs	r1, #0
 80138cc:	68f8      	ldr	r0, [r7, #12]
 80138ce:	f003 fcf9 	bl	80172c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80138d2:	2300      	movs	r3, #0
}
 80138d4:	4618      	mov	r0, r3
 80138d6:	3710      	adds	r7, #16
 80138d8:	46bd      	mov	sp, r7
 80138da:	bd80      	pop	{r7, pc}

080138dc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80138dc:	b580      	push	{r7, lr}
 80138de:	b084      	sub	sp, #16
 80138e0:	af00      	add	r7, sp, #0
 80138e2:	60f8      	str	r0, [r7, #12]
 80138e4:	60b9      	str	r1, [r7, #8]
 80138e6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	68ba      	ldr	r2, [r7, #8]
 80138ec:	2100      	movs	r1, #0
 80138ee:	68f8      	ldr	r0, [r7, #12]
 80138f0:	f003 fce8 	bl	80172c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80138f4:	2300      	movs	r3, #0
}
 80138f6:	4618      	mov	r0, r3
 80138f8:	3710      	adds	r7, #16
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}

080138fe <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80138fe:	b580      	push	{r7, lr}
 8013900:	b082      	sub	sp, #8
 8013902:	af00      	add	r7, sp, #0
 8013904:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2204      	movs	r2, #4
 801390a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801390e:	2300      	movs	r3, #0
 8013910:	2200      	movs	r2, #0
 8013912:	2100      	movs	r1, #0
 8013914:	6878      	ldr	r0, [r7, #4]
 8013916:	f003 fcb4 	bl	8017282 <USBD_LL_Transmit>

  return USBD_OK;
 801391a:	2300      	movs	r3, #0
}
 801391c:	4618      	mov	r0, r3
 801391e:	3708      	adds	r7, #8
 8013920:	46bd      	mov	sp, r7
 8013922:	bd80      	pop	{r7, pc}

08013924 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b082      	sub	sp, #8
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	2205      	movs	r2, #5
 8013930:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013934:	2300      	movs	r3, #0
 8013936:	2200      	movs	r2, #0
 8013938:	2100      	movs	r1, #0
 801393a:	6878      	ldr	r0, [r7, #4]
 801393c:	f003 fcc2 	bl	80172c4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013940:	2300      	movs	r3, #0
}
 8013942:	4618      	mov	r0, r3
 8013944:	3708      	adds	r7, #8
 8013946:	46bd      	mov	sp, r7
 8013948:	bd80      	pop	{r7, pc}
	...

0801394c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 801394c:	b580      	push	{r7, lr}
 801394e:	b084      	sub	sp, #16
 8013950:	af00      	add	r7, sp, #0
 8013952:	4603      	mov	r3, r0
 8013954:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8013956:	79fb      	ldrb	r3, [r7, #7]
 8013958:	4a08      	ldr	r2, [pc, #32]	@ (801397c <disk_status+0x30>)
 801395a:	009b      	lsls	r3, r3, #2
 801395c:	4413      	add	r3, r2
 801395e:	685b      	ldr	r3, [r3, #4]
 8013960:	685b      	ldr	r3, [r3, #4]
 8013962:	79fa      	ldrb	r2, [r7, #7]
 8013964:	4905      	ldr	r1, [pc, #20]	@ (801397c <disk_status+0x30>)
 8013966:	440a      	add	r2, r1
 8013968:	7a12      	ldrb	r2, [r2, #8]
 801396a:	4610      	mov	r0, r2
 801396c:	4798      	blx	r3
 801396e:	4603      	mov	r3, r0
 8013970:	73fb      	strb	r3, [r7, #15]
  return stat;
 8013972:	7bfb      	ldrb	r3, [r7, #15]
}
 8013974:	4618      	mov	r0, r3
 8013976:	3710      	adds	r7, #16
 8013978:	46bd      	mov	sp, r7
 801397a:	bd80      	pop	{r7, pc}
 801397c:	20002b34 	.word	0x20002b34

08013980 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013980:	b580      	push	{r7, lr}
 8013982:	b084      	sub	sp, #16
 8013984:	af00      	add	r7, sp, #0
 8013986:	4603      	mov	r3, r0
 8013988:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 801398a:	2300      	movs	r3, #0
 801398c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 801398e:	79fb      	ldrb	r3, [r7, #7]
 8013990:	4a0d      	ldr	r2, [pc, #52]	@ (80139c8 <disk_initialize+0x48>)
 8013992:	5cd3      	ldrb	r3, [r2, r3]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d111      	bne.n	80139bc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8013998:	79fb      	ldrb	r3, [r7, #7]
 801399a:	4a0b      	ldr	r2, [pc, #44]	@ (80139c8 <disk_initialize+0x48>)
 801399c:	2101      	movs	r1, #1
 801399e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80139a0:	79fb      	ldrb	r3, [r7, #7]
 80139a2:	4a09      	ldr	r2, [pc, #36]	@ (80139c8 <disk_initialize+0x48>)
 80139a4:	009b      	lsls	r3, r3, #2
 80139a6:	4413      	add	r3, r2
 80139a8:	685b      	ldr	r3, [r3, #4]
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	79fa      	ldrb	r2, [r7, #7]
 80139ae:	4906      	ldr	r1, [pc, #24]	@ (80139c8 <disk_initialize+0x48>)
 80139b0:	440a      	add	r2, r1
 80139b2:	7a12      	ldrb	r2, [r2, #8]
 80139b4:	4610      	mov	r0, r2
 80139b6:	4798      	blx	r3
 80139b8:	4603      	mov	r3, r0
 80139ba:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80139bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80139be:	4618      	mov	r0, r3
 80139c0:	3710      	adds	r7, #16
 80139c2:	46bd      	mov	sp, r7
 80139c4:	bd80      	pop	{r7, pc}
 80139c6:	bf00      	nop
 80139c8:	20002b34 	.word	0x20002b34

080139cc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80139cc:	b590      	push	{r4, r7, lr}
 80139ce:	b087      	sub	sp, #28
 80139d0:	af00      	add	r7, sp, #0
 80139d2:	60b9      	str	r1, [r7, #8]
 80139d4:	607a      	str	r2, [r7, #4]
 80139d6:	603b      	str	r3, [r7, #0]
 80139d8:	4603      	mov	r3, r0
 80139da:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80139dc:	7bfb      	ldrb	r3, [r7, #15]
 80139de:	4a0a      	ldr	r2, [pc, #40]	@ (8013a08 <disk_read+0x3c>)
 80139e0:	009b      	lsls	r3, r3, #2
 80139e2:	4413      	add	r3, r2
 80139e4:	685b      	ldr	r3, [r3, #4]
 80139e6:	689c      	ldr	r4, [r3, #8]
 80139e8:	7bfb      	ldrb	r3, [r7, #15]
 80139ea:	4a07      	ldr	r2, [pc, #28]	@ (8013a08 <disk_read+0x3c>)
 80139ec:	4413      	add	r3, r2
 80139ee:	7a18      	ldrb	r0, [r3, #8]
 80139f0:	683b      	ldr	r3, [r7, #0]
 80139f2:	687a      	ldr	r2, [r7, #4]
 80139f4:	68b9      	ldr	r1, [r7, #8]
 80139f6:	47a0      	blx	r4
 80139f8:	4603      	mov	r3, r0
 80139fa:	75fb      	strb	r3, [r7, #23]
  return res;
 80139fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80139fe:	4618      	mov	r0, r3
 8013a00:	371c      	adds	r7, #28
 8013a02:	46bd      	mov	sp, r7
 8013a04:	bd90      	pop	{r4, r7, pc}
 8013a06:	bf00      	nop
 8013a08:	20002b34 	.word	0x20002b34

08013a0c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8013a0c:	b590      	push	{r4, r7, lr}
 8013a0e:	b087      	sub	sp, #28
 8013a10:	af00      	add	r7, sp, #0
 8013a12:	60b9      	str	r1, [r7, #8]
 8013a14:	607a      	str	r2, [r7, #4]
 8013a16:	603b      	str	r3, [r7, #0]
 8013a18:	4603      	mov	r3, r0
 8013a1a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8013a1c:	7bfb      	ldrb	r3, [r7, #15]
 8013a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8013a48 <disk_write+0x3c>)
 8013a20:	009b      	lsls	r3, r3, #2
 8013a22:	4413      	add	r3, r2
 8013a24:	685b      	ldr	r3, [r3, #4]
 8013a26:	68dc      	ldr	r4, [r3, #12]
 8013a28:	7bfb      	ldrb	r3, [r7, #15]
 8013a2a:	4a07      	ldr	r2, [pc, #28]	@ (8013a48 <disk_write+0x3c>)
 8013a2c:	4413      	add	r3, r2
 8013a2e:	7a18      	ldrb	r0, [r3, #8]
 8013a30:	683b      	ldr	r3, [r7, #0]
 8013a32:	687a      	ldr	r2, [r7, #4]
 8013a34:	68b9      	ldr	r1, [r7, #8]
 8013a36:	47a0      	blx	r4
 8013a38:	4603      	mov	r3, r0
 8013a3a:	75fb      	strb	r3, [r7, #23]
  return res;
 8013a3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a3e:	4618      	mov	r0, r3
 8013a40:	371c      	adds	r7, #28
 8013a42:	46bd      	mov	sp, r7
 8013a44:	bd90      	pop	{r4, r7, pc}
 8013a46:	bf00      	nop
 8013a48:	20002b34 	.word	0x20002b34

08013a4c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8013a4c:	b580      	push	{r7, lr}
 8013a4e:	b084      	sub	sp, #16
 8013a50:	af00      	add	r7, sp, #0
 8013a52:	4603      	mov	r3, r0
 8013a54:	603a      	str	r2, [r7, #0]
 8013a56:	71fb      	strb	r3, [r7, #7]
 8013a58:	460b      	mov	r3, r1
 8013a5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8013a5c:	79fb      	ldrb	r3, [r7, #7]
 8013a5e:	4a09      	ldr	r2, [pc, #36]	@ (8013a84 <disk_ioctl+0x38>)
 8013a60:	009b      	lsls	r3, r3, #2
 8013a62:	4413      	add	r3, r2
 8013a64:	685b      	ldr	r3, [r3, #4]
 8013a66:	691b      	ldr	r3, [r3, #16]
 8013a68:	79fa      	ldrb	r2, [r7, #7]
 8013a6a:	4906      	ldr	r1, [pc, #24]	@ (8013a84 <disk_ioctl+0x38>)
 8013a6c:	440a      	add	r2, r1
 8013a6e:	7a10      	ldrb	r0, [r2, #8]
 8013a70:	79b9      	ldrb	r1, [r7, #6]
 8013a72:	683a      	ldr	r2, [r7, #0]
 8013a74:	4798      	blx	r3
 8013a76:	4603      	mov	r3, r0
 8013a78:	73fb      	strb	r3, [r7, #15]
  return res;
 8013a7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013a7c:	4618      	mov	r0, r3
 8013a7e:	3710      	adds	r7, #16
 8013a80:	46bd      	mov	sp, r7
 8013a82:	bd80      	pop	{r7, pc}
 8013a84:	20002b34 	.word	0x20002b34

08013a88 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8013a88:	b480      	push	{r7}
 8013a8a:	b085      	sub	sp, #20
 8013a8c:	af00      	add	r7, sp, #0
 8013a8e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	3301      	adds	r3, #1
 8013a94:	781b      	ldrb	r3, [r3, #0]
 8013a96:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8013a98:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013a9c:	021b      	lsls	r3, r3, #8
 8013a9e:	b21a      	sxth	r2, r3
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	781b      	ldrb	r3, [r3, #0]
 8013aa4:	b21b      	sxth	r3, r3
 8013aa6:	4313      	orrs	r3, r2
 8013aa8:	b21b      	sxth	r3, r3
 8013aaa:	81fb      	strh	r3, [r7, #14]
	return rv;
 8013aac:	89fb      	ldrh	r3, [r7, #14]
}
 8013aae:	4618      	mov	r0, r3
 8013ab0:	3714      	adds	r7, #20
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab8:	4770      	bx	lr

08013aba <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8013aba:	b480      	push	{r7}
 8013abc:	b085      	sub	sp, #20
 8013abe:	af00      	add	r7, sp, #0
 8013ac0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8013ac2:	687b      	ldr	r3, [r7, #4]
 8013ac4:	3303      	adds	r3, #3
 8013ac6:	781b      	ldrb	r3, [r3, #0]
 8013ac8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	021b      	lsls	r3, r3, #8
 8013ace:	687a      	ldr	r2, [r7, #4]
 8013ad0:	3202      	adds	r2, #2
 8013ad2:	7812      	ldrb	r2, [r2, #0]
 8013ad4:	4313      	orrs	r3, r2
 8013ad6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	021b      	lsls	r3, r3, #8
 8013adc:	687a      	ldr	r2, [r7, #4]
 8013ade:	3201      	adds	r2, #1
 8013ae0:	7812      	ldrb	r2, [r2, #0]
 8013ae2:	4313      	orrs	r3, r2
 8013ae4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	021b      	lsls	r3, r3, #8
 8013aea:	687a      	ldr	r2, [r7, #4]
 8013aec:	7812      	ldrb	r2, [r2, #0]
 8013aee:	4313      	orrs	r3, r2
 8013af0:	60fb      	str	r3, [r7, #12]
	return rv;
 8013af2:	68fb      	ldr	r3, [r7, #12]
}
 8013af4:	4618      	mov	r0, r3
 8013af6:	3714      	adds	r7, #20
 8013af8:	46bd      	mov	sp, r7
 8013afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013afe:	4770      	bx	lr

08013b00 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8013b00:	b480      	push	{r7}
 8013b02:	b083      	sub	sp, #12
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	6078      	str	r0, [r7, #4]
 8013b08:	460b      	mov	r3, r1
 8013b0a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	1c5a      	adds	r2, r3, #1
 8013b10:	607a      	str	r2, [r7, #4]
 8013b12:	887a      	ldrh	r2, [r7, #2]
 8013b14:	b2d2      	uxtb	r2, r2
 8013b16:	701a      	strb	r2, [r3, #0]
 8013b18:	887b      	ldrh	r3, [r7, #2]
 8013b1a:	0a1b      	lsrs	r3, r3, #8
 8013b1c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	1c5a      	adds	r2, r3, #1
 8013b22:	607a      	str	r2, [r7, #4]
 8013b24:	887a      	ldrh	r2, [r7, #2]
 8013b26:	b2d2      	uxtb	r2, r2
 8013b28:	701a      	strb	r2, [r3, #0]
}
 8013b2a:	bf00      	nop
 8013b2c:	370c      	adds	r7, #12
 8013b2e:	46bd      	mov	sp, r7
 8013b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b34:	4770      	bx	lr

08013b36 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8013b36:	b480      	push	{r7}
 8013b38:	b083      	sub	sp, #12
 8013b3a:	af00      	add	r7, sp, #0
 8013b3c:	6078      	str	r0, [r7, #4]
 8013b3e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013b40:	687b      	ldr	r3, [r7, #4]
 8013b42:	1c5a      	adds	r2, r3, #1
 8013b44:	607a      	str	r2, [r7, #4]
 8013b46:	683a      	ldr	r2, [r7, #0]
 8013b48:	b2d2      	uxtb	r2, r2
 8013b4a:	701a      	strb	r2, [r3, #0]
 8013b4c:	683b      	ldr	r3, [r7, #0]
 8013b4e:	0a1b      	lsrs	r3, r3, #8
 8013b50:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	1c5a      	adds	r2, r3, #1
 8013b56:	607a      	str	r2, [r7, #4]
 8013b58:	683a      	ldr	r2, [r7, #0]
 8013b5a:	b2d2      	uxtb	r2, r2
 8013b5c:	701a      	strb	r2, [r3, #0]
 8013b5e:	683b      	ldr	r3, [r7, #0]
 8013b60:	0a1b      	lsrs	r3, r3, #8
 8013b62:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	1c5a      	adds	r2, r3, #1
 8013b68:	607a      	str	r2, [r7, #4]
 8013b6a:	683a      	ldr	r2, [r7, #0]
 8013b6c:	b2d2      	uxtb	r2, r2
 8013b6e:	701a      	strb	r2, [r3, #0]
 8013b70:	683b      	ldr	r3, [r7, #0]
 8013b72:	0a1b      	lsrs	r3, r3, #8
 8013b74:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	1c5a      	adds	r2, r3, #1
 8013b7a:	607a      	str	r2, [r7, #4]
 8013b7c:	683a      	ldr	r2, [r7, #0]
 8013b7e:	b2d2      	uxtb	r2, r2
 8013b80:	701a      	strb	r2, [r3, #0]
}
 8013b82:	bf00      	nop
 8013b84:	370c      	adds	r7, #12
 8013b86:	46bd      	mov	sp, r7
 8013b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b8c:	4770      	bx	lr

08013b8e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8013b8e:	b480      	push	{r7}
 8013b90:	b087      	sub	sp, #28
 8013b92:	af00      	add	r7, sp, #0
 8013b94:	60f8      	str	r0, [r7, #12]
 8013b96:	60b9      	str	r1, [r7, #8]
 8013b98:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8013b9e:	68bb      	ldr	r3, [r7, #8]
 8013ba0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8013ba2:	687b      	ldr	r3, [r7, #4]
 8013ba4:	2b00      	cmp	r3, #0
 8013ba6:	d00d      	beq.n	8013bc4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8013ba8:	693a      	ldr	r2, [r7, #16]
 8013baa:	1c53      	adds	r3, r2, #1
 8013bac:	613b      	str	r3, [r7, #16]
 8013bae:	697b      	ldr	r3, [r7, #20]
 8013bb0:	1c59      	adds	r1, r3, #1
 8013bb2:	6179      	str	r1, [r7, #20]
 8013bb4:	7812      	ldrb	r2, [r2, #0]
 8013bb6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8013bb8:	687b      	ldr	r3, [r7, #4]
 8013bba:	3b01      	subs	r3, #1
 8013bbc:	607b      	str	r3, [r7, #4]
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d1f1      	bne.n	8013ba8 <mem_cpy+0x1a>
	}
}
 8013bc4:	bf00      	nop
 8013bc6:	371c      	adds	r7, #28
 8013bc8:	46bd      	mov	sp, r7
 8013bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bce:	4770      	bx	lr

08013bd0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8013bd0:	b480      	push	{r7}
 8013bd2:	b087      	sub	sp, #28
 8013bd4:	af00      	add	r7, sp, #0
 8013bd6:	60f8      	str	r0, [r7, #12]
 8013bd8:	60b9      	str	r1, [r7, #8]
 8013bda:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013bdc:	68fb      	ldr	r3, [r7, #12]
 8013bde:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8013be0:	697b      	ldr	r3, [r7, #20]
 8013be2:	1c5a      	adds	r2, r3, #1
 8013be4:	617a      	str	r2, [r7, #20]
 8013be6:	68ba      	ldr	r2, [r7, #8]
 8013be8:	b2d2      	uxtb	r2, r2
 8013bea:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	3b01      	subs	r3, #1
 8013bf0:	607b      	str	r3, [r7, #4]
 8013bf2:	687b      	ldr	r3, [r7, #4]
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	d1f3      	bne.n	8013be0 <mem_set+0x10>
}
 8013bf8:	bf00      	nop
 8013bfa:	bf00      	nop
 8013bfc:	371c      	adds	r7, #28
 8013bfe:	46bd      	mov	sp, r7
 8013c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c04:	4770      	bx	lr

08013c06 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8013c06:	b480      	push	{r7}
 8013c08:	b089      	sub	sp, #36	@ 0x24
 8013c0a:	af00      	add	r7, sp, #0
 8013c0c:	60f8      	str	r0, [r7, #12]
 8013c0e:	60b9      	str	r1, [r7, #8]
 8013c10:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	61fb      	str	r3, [r7, #28]
 8013c16:	68bb      	ldr	r3, [r7, #8]
 8013c18:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8013c1a:	2300      	movs	r3, #0
 8013c1c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8013c1e:	69fb      	ldr	r3, [r7, #28]
 8013c20:	1c5a      	adds	r2, r3, #1
 8013c22:	61fa      	str	r2, [r7, #28]
 8013c24:	781b      	ldrb	r3, [r3, #0]
 8013c26:	4619      	mov	r1, r3
 8013c28:	69bb      	ldr	r3, [r7, #24]
 8013c2a:	1c5a      	adds	r2, r3, #1
 8013c2c:	61ba      	str	r2, [r7, #24]
 8013c2e:	781b      	ldrb	r3, [r3, #0]
 8013c30:	1acb      	subs	r3, r1, r3
 8013c32:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	3b01      	subs	r3, #1
 8013c38:	607b      	str	r3, [r7, #4]
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	2b00      	cmp	r3, #0
 8013c3e:	d002      	beq.n	8013c46 <mem_cmp+0x40>
 8013c40:	697b      	ldr	r3, [r7, #20]
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d0eb      	beq.n	8013c1e <mem_cmp+0x18>

	return r;
 8013c46:	697b      	ldr	r3, [r7, #20]
}
 8013c48:	4618      	mov	r0, r3
 8013c4a:	3724      	adds	r7, #36	@ 0x24
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c52:	4770      	bx	lr

08013c54 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8013c54:	b480      	push	{r7}
 8013c56:	b083      	sub	sp, #12
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
 8013c5c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8013c5e:	e002      	b.n	8013c66 <chk_chr+0x12>
 8013c60:	687b      	ldr	r3, [r7, #4]
 8013c62:	3301      	adds	r3, #1
 8013c64:	607b      	str	r3, [r7, #4]
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	781b      	ldrb	r3, [r3, #0]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d005      	beq.n	8013c7a <chk_chr+0x26>
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	781b      	ldrb	r3, [r3, #0]
 8013c72:	461a      	mov	r2, r3
 8013c74:	683b      	ldr	r3, [r7, #0]
 8013c76:	4293      	cmp	r3, r2
 8013c78:	d1f2      	bne.n	8013c60 <chk_chr+0xc>
	return *str;
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	781b      	ldrb	r3, [r3, #0]
}
 8013c7e:	4618      	mov	r0, r3
 8013c80:	370c      	adds	r7, #12
 8013c82:	46bd      	mov	sp, r7
 8013c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c88:	4770      	bx	lr
	...

08013c8c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013c8c:	b480      	push	{r7}
 8013c8e:	b085      	sub	sp, #20
 8013c90:	af00      	add	r7, sp, #0
 8013c92:	6078      	str	r0, [r7, #4]
 8013c94:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013c96:	2300      	movs	r3, #0
 8013c98:	60bb      	str	r3, [r7, #8]
 8013c9a:	68bb      	ldr	r3, [r7, #8]
 8013c9c:	60fb      	str	r3, [r7, #12]
 8013c9e:	e029      	b.n	8013cf4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8013ca0:	4a27      	ldr	r2, [pc, #156]	@ (8013d40 <chk_lock+0xb4>)
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	011b      	lsls	r3, r3, #4
 8013ca6:	4413      	add	r3, r2
 8013ca8:	681b      	ldr	r3, [r3, #0]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d01d      	beq.n	8013cea <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013cae:	4a24      	ldr	r2, [pc, #144]	@ (8013d40 <chk_lock+0xb4>)
 8013cb0:	68fb      	ldr	r3, [r7, #12]
 8013cb2:	011b      	lsls	r3, r3, #4
 8013cb4:	4413      	add	r3, r2
 8013cb6:	681a      	ldr	r2, [r3, #0]
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	429a      	cmp	r2, r3
 8013cbe:	d116      	bne.n	8013cee <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8013cc0:	4a1f      	ldr	r2, [pc, #124]	@ (8013d40 <chk_lock+0xb4>)
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	011b      	lsls	r3, r3, #4
 8013cc6:	4413      	add	r3, r2
 8013cc8:	3304      	adds	r3, #4
 8013cca:	681a      	ldr	r2, [r3, #0]
 8013ccc:	687b      	ldr	r3, [r7, #4]
 8013cce:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8013cd0:	429a      	cmp	r2, r3
 8013cd2:	d10c      	bne.n	8013cee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013cd4:	4a1a      	ldr	r2, [pc, #104]	@ (8013d40 <chk_lock+0xb4>)
 8013cd6:	68fb      	ldr	r3, [r7, #12]
 8013cd8:	011b      	lsls	r3, r3, #4
 8013cda:	4413      	add	r3, r2
 8013cdc:	3308      	adds	r3, #8
 8013cde:	681a      	ldr	r2, [r3, #0]
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8013ce4:	429a      	cmp	r2, r3
 8013ce6:	d102      	bne.n	8013cee <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8013ce8:	e007      	b.n	8013cfa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8013cea:	2301      	movs	r3, #1
 8013cec:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	3301      	adds	r3, #1
 8013cf2:	60fb      	str	r3, [r7, #12]
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	2b01      	cmp	r3, #1
 8013cf8:	d9d2      	bls.n	8013ca0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	2b02      	cmp	r3, #2
 8013cfe:	d109      	bne.n	8013d14 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013d00:	68bb      	ldr	r3, [r7, #8]
 8013d02:	2b00      	cmp	r3, #0
 8013d04:	d102      	bne.n	8013d0c <chk_lock+0x80>
 8013d06:	683b      	ldr	r3, [r7, #0]
 8013d08:	2b02      	cmp	r3, #2
 8013d0a:	d101      	bne.n	8013d10 <chk_lock+0x84>
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	e010      	b.n	8013d32 <chk_lock+0xa6>
 8013d10:	2312      	movs	r3, #18
 8013d12:	e00e      	b.n	8013d32 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8013d14:	683b      	ldr	r3, [r7, #0]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d108      	bne.n	8013d2c <chk_lock+0xa0>
 8013d1a:	4a09      	ldr	r2, [pc, #36]	@ (8013d40 <chk_lock+0xb4>)
 8013d1c:	68fb      	ldr	r3, [r7, #12]
 8013d1e:	011b      	lsls	r3, r3, #4
 8013d20:	4413      	add	r3, r2
 8013d22:	330c      	adds	r3, #12
 8013d24:	881b      	ldrh	r3, [r3, #0]
 8013d26:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013d2a:	d101      	bne.n	8013d30 <chk_lock+0xa4>
 8013d2c:	2310      	movs	r3, #16
 8013d2e:	e000      	b.n	8013d32 <chk_lock+0xa6>
 8013d30:	2300      	movs	r3, #0
}
 8013d32:	4618      	mov	r0, r3
 8013d34:	3714      	adds	r7, #20
 8013d36:	46bd      	mov	sp, r7
 8013d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d3c:	4770      	bx	lr
 8013d3e:	bf00      	nop
 8013d40:	20002914 	.word	0x20002914

08013d44 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8013d44:	b480      	push	{r7}
 8013d46:	b083      	sub	sp, #12
 8013d48:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013d4a:	2300      	movs	r3, #0
 8013d4c:	607b      	str	r3, [r7, #4]
 8013d4e:	e002      	b.n	8013d56 <enq_lock+0x12>
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	3301      	adds	r3, #1
 8013d54:	607b      	str	r3, [r7, #4]
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	2b01      	cmp	r3, #1
 8013d5a:	d806      	bhi.n	8013d6a <enq_lock+0x26>
 8013d5c:	4a09      	ldr	r2, [pc, #36]	@ (8013d84 <enq_lock+0x40>)
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	011b      	lsls	r3, r3, #4
 8013d62:	4413      	add	r3, r2
 8013d64:	681b      	ldr	r3, [r3, #0]
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d1f2      	bne.n	8013d50 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	2b02      	cmp	r3, #2
 8013d6e:	bf14      	ite	ne
 8013d70:	2301      	movne	r3, #1
 8013d72:	2300      	moveq	r3, #0
 8013d74:	b2db      	uxtb	r3, r3
}
 8013d76:	4618      	mov	r0, r3
 8013d78:	370c      	adds	r7, #12
 8013d7a:	46bd      	mov	sp, r7
 8013d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d80:	4770      	bx	lr
 8013d82:	bf00      	nop
 8013d84:	20002914 	.word	0x20002914

08013d88 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013d88:	b480      	push	{r7}
 8013d8a:	b085      	sub	sp, #20
 8013d8c:	af00      	add	r7, sp, #0
 8013d8e:	6078      	str	r0, [r7, #4]
 8013d90:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013d92:	2300      	movs	r3, #0
 8013d94:	60fb      	str	r3, [r7, #12]
 8013d96:	e01f      	b.n	8013dd8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8013d98:	4a41      	ldr	r2, [pc, #260]	@ (8013ea0 <inc_lock+0x118>)
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	011b      	lsls	r3, r3, #4
 8013d9e:	4413      	add	r3, r2
 8013da0:	681a      	ldr	r2, [r3, #0]
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	681b      	ldr	r3, [r3, #0]
 8013da6:	429a      	cmp	r2, r3
 8013da8:	d113      	bne.n	8013dd2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8013daa:	4a3d      	ldr	r2, [pc, #244]	@ (8013ea0 <inc_lock+0x118>)
 8013dac:	68fb      	ldr	r3, [r7, #12]
 8013dae:	011b      	lsls	r3, r3, #4
 8013db0:	4413      	add	r3, r2
 8013db2:	3304      	adds	r3, #4
 8013db4:	681a      	ldr	r2, [r3, #0]
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8013dba:	429a      	cmp	r2, r3
 8013dbc:	d109      	bne.n	8013dd2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8013dbe:	4a38      	ldr	r2, [pc, #224]	@ (8013ea0 <inc_lock+0x118>)
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	011b      	lsls	r3, r3, #4
 8013dc4:	4413      	add	r3, r2
 8013dc6:	3308      	adds	r3, #8
 8013dc8:	681a      	ldr	r2, [r3, #0]
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8013dce:	429a      	cmp	r2, r3
 8013dd0:	d006      	beq.n	8013de0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	3301      	adds	r3, #1
 8013dd6:	60fb      	str	r3, [r7, #12]
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	2b01      	cmp	r3, #1
 8013ddc:	d9dc      	bls.n	8013d98 <inc_lock+0x10>
 8013dde:	e000      	b.n	8013de2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8013de0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	2b02      	cmp	r3, #2
 8013de6:	d132      	bne.n	8013e4e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8013de8:	2300      	movs	r3, #0
 8013dea:	60fb      	str	r3, [r7, #12]
 8013dec:	e002      	b.n	8013df4 <inc_lock+0x6c>
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	3301      	adds	r3, #1
 8013df2:	60fb      	str	r3, [r7, #12]
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	2b01      	cmp	r3, #1
 8013df8:	d806      	bhi.n	8013e08 <inc_lock+0x80>
 8013dfa:	4a29      	ldr	r2, [pc, #164]	@ (8013ea0 <inc_lock+0x118>)
 8013dfc:	68fb      	ldr	r3, [r7, #12]
 8013dfe:	011b      	lsls	r3, r3, #4
 8013e00:	4413      	add	r3, r2
 8013e02:	681b      	ldr	r3, [r3, #0]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d1f2      	bne.n	8013dee <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	2b02      	cmp	r3, #2
 8013e0c:	d101      	bne.n	8013e12 <inc_lock+0x8a>
 8013e0e:	2300      	movs	r3, #0
 8013e10:	e040      	b.n	8013e94 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	681a      	ldr	r2, [r3, #0]
 8013e16:	4922      	ldr	r1, [pc, #136]	@ (8013ea0 <inc_lock+0x118>)
 8013e18:	68fb      	ldr	r3, [r7, #12]
 8013e1a:	011b      	lsls	r3, r3, #4
 8013e1c:	440b      	add	r3, r1
 8013e1e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	689a      	ldr	r2, [r3, #8]
 8013e24:	491e      	ldr	r1, [pc, #120]	@ (8013ea0 <inc_lock+0x118>)
 8013e26:	68fb      	ldr	r3, [r7, #12]
 8013e28:	011b      	lsls	r3, r3, #4
 8013e2a:	440b      	add	r3, r1
 8013e2c:	3304      	adds	r3, #4
 8013e2e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	695a      	ldr	r2, [r3, #20]
 8013e34:	491a      	ldr	r1, [pc, #104]	@ (8013ea0 <inc_lock+0x118>)
 8013e36:	68fb      	ldr	r3, [r7, #12]
 8013e38:	011b      	lsls	r3, r3, #4
 8013e3a:	440b      	add	r3, r1
 8013e3c:	3308      	adds	r3, #8
 8013e3e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8013e40:	4a17      	ldr	r2, [pc, #92]	@ (8013ea0 <inc_lock+0x118>)
 8013e42:	68fb      	ldr	r3, [r7, #12]
 8013e44:	011b      	lsls	r3, r3, #4
 8013e46:	4413      	add	r3, r2
 8013e48:	330c      	adds	r3, #12
 8013e4a:	2200      	movs	r2, #0
 8013e4c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8013e4e:	683b      	ldr	r3, [r7, #0]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d009      	beq.n	8013e68 <inc_lock+0xe0>
 8013e54:	4a12      	ldr	r2, [pc, #72]	@ (8013ea0 <inc_lock+0x118>)
 8013e56:	68fb      	ldr	r3, [r7, #12]
 8013e58:	011b      	lsls	r3, r3, #4
 8013e5a:	4413      	add	r3, r2
 8013e5c:	330c      	adds	r3, #12
 8013e5e:	881b      	ldrh	r3, [r3, #0]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d001      	beq.n	8013e68 <inc_lock+0xe0>
 8013e64:	2300      	movs	r3, #0
 8013e66:	e015      	b.n	8013e94 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8013e68:	683b      	ldr	r3, [r7, #0]
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	d108      	bne.n	8013e80 <inc_lock+0xf8>
 8013e6e:	4a0c      	ldr	r2, [pc, #48]	@ (8013ea0 <inc_lock+0x118>)
 8013e70:	68fb      	ldr	r3, [r7, #12]
 8013e72:	011b      	lsls	r3, r3, #4
 8013e74:	4413      	add	r3, r2
 8013e76:	330c      	adds	r3, #12
 8013e78:	881b      	ldrh	r3, [r3, #0]
 8013e7a:	3301      	adds	r3, #1
 8013e7c:	b29a      	uxth	r2, r3
 8013e7e:	e001      	b.n	8013e84 <inc_lock+0xfc>
 8013e80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013e84:	4906      	ldr	r1, [pc, #24]	@ (8013ea0 <inc_lock+0x118>)
 8013e86:	68fb      	ldr	r3, [r7, #12]
 8013e88:	011b      	lsls	r3, r3, #4
 8013e8a:	440b      	add	r3, r1
 8013e8c:	330c      	adds	r3, #12
 8013e8e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	3301      	adds	r3, #1
}
 8013e94:	4618      	mov	r0, r3
 8013e96:	3714      	adds	r7, #20
 8013e98:	46bd      	mov	sp, r7
 8013e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e9e:	4770      	bx	lr
 8013ea0:	20002914 	.word	0x20002914

08013ea4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8013ea4:	b480      	push	{r7}
 8013ea6:	b085      	sub	sp, #20
 8013ea8:	af00      	add	r7, sp, #0
 8013eaa:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	3b01      	subs	r3, #1
 8013eb0:	607b      	str	r3, [r7, #4]
 8013eb2:	687b      	ldr	r3, [r7, #4]
 8013eb4:	2b01      	cmp	r3, #1
 8013eb6:	d825      	bhi.n	8013f04 <dec_lock+0x60>
		n = Files[i].ctr;
 8013eb8:	4a17      	ldr	r2, [pc, #92]	@ (8013f18 <dec_lock+0x74>)
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	011b      	lsls	r3, r3, #4
 8013ebe:	4413      	add	r3, r2
 8013ec0:	330c      	adds	r3, #12
 8013ec2:	881b      	ldrh	r3, [r3, #0]
 8013ec4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8013ec6:	89fb      	ldrh	r3, [r7, #14]
 8013ec8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013ecc:	d101      	bne.n	8013ed2 <dec_lock+0x2e>
 8013ece:	2300      	movs	r3, #0
 8013ed0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8013ed2:	89fb      	ldrh	r3, [r7, #14]
 8013ed4:	2b00      	cmp	r3, #0
 8013ed6:	d002      	beq.n	8013ede <dec_lock+0x3a>
 8013ed8:	89fb      	ldrh	r3, [r7, #14]
 8013eda:	3b01      	subs	r3, #1
 8013edc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8013ede:	4a0e      	ldr	r2, [pc, #56]	@ (8013f18 <dec_lock+0x74>)
 8013ee0:	687b      	ldr	r3, [r7, #4]
 8013ee2:	011b      	lsls	r3, r3, #4
 8013ee4:	4413      	add	r3, r2
 8013ee6:	330c      	adds	r3, #12
 8013ee8:	89fa      	ldrh	r2, [r7, #14]
 8013eea:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8013eec:	89fb      	ldrh	r3, [r7, #14]
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d105      	bne.n	8013efe <dec_lock+0x5a>
 8013ef2:	4a09      	ldr	r2, [pc, #36]	@ (8013f18 <dec_lock+0x74>)
 8013ef4:	687b      	ldr	r3, [r7, #4]
 8013ef6:	011b      	lsls	r3, r3, #4
 8013ef8:	4413      	add	r3, r2
 8013efa:	2200      	movs	r2, #0
 8013efc:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8013efe:	2300      	movs	r3, #0
 8013f00:	737b      	strb	r3, [r7, #13]
 8013f02:	e001      	b.n	8013f08 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8013f04:	2302      	movs	r3, #2
 8013f06:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8013f08:	7b7b      	ldrb	r3, [r7, #13]
}
 8013f0a:	4618      	mov	r0, r3
 8013f0c:	3714      	adds	r7, #20
 8013f0e:	46bd      	mov	sp, r7
 8013f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f14:	4770      	bx	lr
 8013f16:	bf00      	nop
 8013f18:	20002914 	.word	0x20002914

08013f1c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8013f1c:	b480      	push	{r7}
 8013f1e:	b085      	sub	sp, #20
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8013f24:	2300      	movs	r3, #0
 8013f26:	60fb      	str	r3, [r7, #12]
 8013f28:	e010      	b.n	8013f4c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8013f2a:	4a0d      	ldr	r2, [pc, #52]	@ (8013f60 <clear_lock+0x44>)
 8013f2c:	68fb      	ldr	r3, [r7, #12]
 8013f2e:	011b      	lsls	r3, r3, #4
 8013f30:	4413      	add	r3, r2
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	687a      	ldr	r2, [r7, #4]
 8013f36:	429a      	cmp	r2, r3
 8013f38:	d105      	bne.n	8013f46 <clear_lock+0x2a>
 8013f3a:	4a09      	ldr	r2, [pc, #36]	@ (8013f60 <clear_lock+0x44>)
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	011b      	lsls	r3, r3, #4
 8013f40:	4413      	add	r3, r2
 8013f42:	2200      	movs	r2, #0
 8013f44:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8013f46:	68fb      	ldr	r3, [r7, #12]
 8013f48:	3301      	adds	r3, #1
 8013f4a:	60fb      	str	r3, [r7, #12]
 8013f4c:	68fb      	ldr	r3, [r7, #12]
 8013f4e:	2b01      	cmp	r3, #1
 8013f50:	d9eb      	bls.n	8013f2a <clear_lock+0xe>
	}
}
 8013f52:	bf00      	nop
 8013f54:	bf00      	nop
 8013f56:	3714      	adds	r7, #20
 8013f58:	46bd      	mov	sp, r7
 8013f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f5e:	4770      	bx	lr
 8013f60:	20002914 	.word	0x20002914

08013f64 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8013f64:	b580      	push	{r7, lr}
 8013f66:	b086      	sub	sp, #24
 8013f68:	af00      	add	r7, sp, #0
 8013f6a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8013f6c:	2300      	movs	r3, #0
 8013f6e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	78db      	ldrb	r3, [r3, #3]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d034      	beq.n	8013fe2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8013f78:	687b      	ldr	r3, [r7, #4]
 8013f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013f7c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	7858      	ldrb	r0, [r3, #1]
 8013f82:	687b      	ldr	r3, [r7, #4]
 8013f84:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013f88:	2301      	movs	r3, #1
 8013f8a:	697a      	ldr	r2, [r7, #20]
 8013f8c:	f7ff fd3e 	bl	8013a0c <disk_write>
 8013f90:	4603      	mov	r3, r0
 8013f92:	2b00      	cmp	r3, #0
 8013f94:	d002      	beq.n	8013f9c <sync_window+0x38>
			res = FR_DISK_ERR;
 8013f96:	2301      	movs	r3, #1
 8013f98:	73fb      	strb	r3, [r7, #15]
 8013f9a:	e022      	b.n	8013fe2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8013f9c:	687b      	ldr	r3, [r7, #4]
 8013f9e:	2200      	movs	r2, #0
 8013fa0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013fa6:	697a      	ldr	r2, [r7, #20]
 8013fa8:	1ad2      	subs	r2, r2, r3
 8013faa:	687b      	ldr	r3, [r7, #4]
 8013fac:	69db      	ldr	r3, [r3, #28]
 8013fae:	429a      	cmp	r2, r3
 8013fb0:	d217      	bcs.n	8013fe2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8013fb2:	687b      	ldr	r3, [r7, #4]
 8013fb4:	789b      	ldrb	r3, [r3, #2]
 8013fb6:	613b      	str	r3, [r7, #16]
 8013fb8:	e010      	b.n	8013fdc <sync_window+0x78>
					wsect += fs->fsize;
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	69db      	ldr	r3, [r3, #28]
 8013fbe:	697a      	ldr	r2, [r7, #20]
 8013fc0:	4413      	add	r3, r2
 8013fc2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8013fc4:	687b      	ldr	r3, [r7, #4]
 8013fc6:	7858      	ldrb	r0, [r3, #1]
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8013fce:	2301      	movs	r3, #1
 8013fd0:	697a      	ldr	r2, [r7, #20]
 8013fd2:	f7ff fd1b 	bl	8013a0c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8013fd6:	693b      	ldr	r3, [r7, #16]
 8013fd8:	3b01      	subs	r3, #1
 8013fda:	613b      	str	r3, [r7, #16]
 8013fdc:	693b      	ldr	r3, [r7, #16]
 8013fde:	2b01      	cmp	r3, #1
 8013fe0:	d8eb      	bhi.n	8013fba <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8013fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fe4:	4618      	mov	r0, r3
 8013fe6:	3718      	adds	r7, #24
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	bd80      	pop	{r7, pc}

08013fec <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8013fec:	b580      	push	{r7, lr}
 8013fee:	b084      	sub	sp, #16
 8013ff0:	af00      	add	r7, sp, #0
 8013ff2:	6078      	str	r0, [r7, #4]
 8013ff4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8013ff6:	2300      	movs	r3, #0
 8013ff8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013ffe:	683a      	ldr	r2, [r7, #0]
 8014000:	429a      	cmp	r2, r3
 8014002:	d01b      	beq.n	801403c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014004:	6878      	ldr	r0, [r7, #4]
 8014006:	f7ff ffad 	bl	8013f64 <sync_window>
 801400a:	4603      	mov	r3, r0
 801400c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801400e:	7bfb      	ldrb	r3, [r7, #15]
 8014010:	2b00      	cmp	r3, #0
 8014012:	d113      	bne.n	801403c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	7858      	ldrb	r0, [r3, #1]
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 801401e:	2301      	movs	r3, #1
 8014020:	683a      	ldr	r2, [r7, #0]
 8014022:	f7ff fcd3 	bl	80139cc <disk_read>
 8014026:	4603      	mov	r3, r0
 8014028:	2b00      	cmp	r3, #0
 801402a:	d004      	beq.n	8014036 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801402c:	f04f 33ff 	mov.w	r3, #4294967295
 8014030:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8014032:	2301      	movs	r3, #1
 8014034:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	683a      	ldr	r2, [r7, #0]
 801403a:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 801403c:	7bfb      	ldrb	r3, [r7, #15]
}
 801403e:	4618      	mov	r0, r3
 8014040:	3710      	adds	r7, #16
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}
	...

08014048 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8014048:	b580      	push	{r7, lr}
 801404a:	b084      	sub	sp, #16
 801404c:	af00      	add	r7, sp, #0
 801404e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8014050:	6878      	ldr	r0, [r7, #4]
 8014052:	f7ff ff87 	bl	8013f64 <sync_window>
 8014056:	4603      	mov	r3, r0
 8014058:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801405a:	7bfb      	ldrb	r3, [r7, #15]
 801405c:	2b00      	cmp	r3, #0
 801405e:	d158      	bne.n	8014112 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8014060:	687b      	ldr	r3, [r7, #4]
 8014062:	781b      	ldrb	r3, [r3, #0]
 8014064:	2b03      	cmp	r3, #3
 8014066:	d148      	bne.n	80140fa <sync_fs+0xb2>
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	791b      	ldrb	r3, [r3, #4]
 801406c:	2b01      	cmp	r3, #1
 801406e:	d144      	bne.n	80140fa <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	3334      	adds	r3, #52	@ 0x34
 8014074:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8014078:	2100      	movs	r1, #0
 801407a:	4618      	mov	r0, r3
 801407c:	f7ff fda8 	bl	8013bd0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8014080:	687b      	ldr	r3, [r7, #4]
 8014082:	3334      	adds	r3, #52	@ 0x34
 8014084:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8014088:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 801408c:	4618      	mov	r0, r3
 801408e:	f7ff fd37 	bl	8013b00 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	3334      	adds	r3, #52	@ 0x34
 8014096:	4921      	ldr	r1, [pc, #132]	@ (801411c <sync_fs+0xd4>)
 8014098:	4618      	mov	r0, r3
 801409a:	f7ff fd4c 	bl	8013b36 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	3334      	adds	r3, #52	@ 0x34
 80140a2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80140a6:	491e      	ldr	r1, [pc, #120]	@ (8014120 <sync_fs+0xd8>)
 80140a8:	4618      	mov	r0, r3
 80140aa:	f7ff fd44 	bl	8013b36 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	3334      	adds	r3, #52	@ 0x34
 80140b2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	695b      	ldr	r3, [r3, #20]
 80140ba:	4619      	mov	r1, r3
 80140bc:	4610      	mov	r0, r2
 80140be:	f7ff fd3a 	bl	8013b36 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	3334      	adds	r3, #52	@ 0x34
 80140c6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	691b      	ldr	r3, [r3, #16]
 80140ce:	4619      	mov	r1, r3
 80140d0:	4610      	mov	r0, r2
 80140d2:	f7ff fd30 	bl	8013b36 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	6a1b      	ldr	r3, [r3, #32]
 80140da:	1c5a      	adds	r2, r3, #1
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	7858      	ldrb	r0, [r3, #1]
 80140e4:	687b      	ldr	r3, [r7, #4]
 80140e6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 80140ea:	687b      	ldr	r3, [r7, #4]
 80140ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80140ee:	2301      	movs	r3, #1
 80140f0:	f7ff fc8c 	bl	8013a0c <disk_write>
			fs->fsi_flag = 0;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	2200      	movs	r2, #0
 80140f8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80140fa:	687b      	ldr	r3, [r7, #4]
 80140fc:	785b      	ldrb	r3, [r3, #1]
 80140fe:	2200      	movs	r2, #0
 8014100:	2100      	movs	r1, #0
 8014102:	4618      	mov	r0, r3
 8014104:	f7ff fca2 	bl	8013a4c <disk_ioctl>
 8014108:	4603      	mov	r3, r0
 801410a:	2b00      	cmp	r3, #0
 801410c:	d001      	beq.n	8014112 <sync_fs+0xca>
 801410e:	2301      	movs	r3, #1
 8014110:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014112:	7bfb      	ldrb	r3, [r7, #15]
}
 8014114:	4618      	mov	r0, r3
 8014116:	3710      	adds	r7, #16
 8014118:	46bd      	mov	sp, r7
 801411a:	bd80      	pop	{r7, pc}
 801411c:	41615252 	.word	0x41615252
 8014120:	61417272 	.word	0x61417272

08014124 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014124:	b480      	push	{r7}
 8014126:	b083      	sub	sp, #12
 8014128:	af00      	add	r7, sp, #0
 801412a:	6078      	str	r0, [r7, #4]
 801412c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801412e:	683b      	ldr	r3, [r7, #0]
 8014130:	3b02      	subs	r3, #2
 8014132:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	699b      	ldr	r3, [r3, #24]
 8014138:	3b02      	subs	r3, #2
 801413a:	683a      	ldr	r2, [r7, #0]
 801413c:	429a      	cmp	r2, r3
 801413e:	d301      	bcc.n	8014144 <clust2sect+0x20>
 8014140:	2300      	movs	r3, #0
 8014142:	e008      	b.n	8014156 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	895b      	ldrh	r3, [r3, #10]
 8014148:	461a      	mov	r2, r3
 801414a:	683b      	ldr	r3, [r7, #0]
 801414c:	fb03 f202 	mul.w	r2, r3, r2
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014154:	4413      	add	r3, r2
}
 8014156:	4618      	mov	r0, r3
 8014158:	370c      	adds	r7, #12
 801415a:	46bd      	mov	sp, r7
 801415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014160:	4770      	bx	lr

08014162 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8014162:	b580      	push	{r7, lr}
 8014164:	b086      	sub	sp, #24
 8014166:	af00      	add	r7, sp, #0
 8014168:	6078      	str	r0, [r7, #4]
 801416a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8014172:	683b      	ldr	r3, [r7, #0]
 8014174:	2b01      	cmp	r3, #1
 8014176:	d904      	bls.n	8014182 <get_fat+0x20>
 8014178:	693b      	ldr	r3, [r7, #16]
 801417a:	699b      	ldr	r3, [r3, #24]
 801417c:	683a      	ldr	r2, [r7, #0]
 801417e:	429a      	cmp	r2, r3
 8014180:	d302      	bcc.n	8014188 <get_fat+0x26>
		val = 1;	/* Internal error */
 8014182:	2301      	movs	r3, #1
 8014184:	617b      	str	r3, [r7, #20]
 8014186:	e08e      	b.n	80142a6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8014188:	f04f 33ff 	mov.w	r3, #4294967295
 801418c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801418e:	693b      	ldr	r3, [r7, #16]
 8014190:	781b      	ldrb	r3, [r3, #0]
 8014192:	2b03      	cmp	r3, #3
 8014194:	d061      	beq.n	801425a <get_fat+0xf8>
 8014196:	2b03      	cmp	r3, #3
 8014198:	dc7b      	bgt.n	8014292 <get_fat+0x130>
 801419a:	2b01      	cmp	r3, #1
 801419c:	d002      	beq.n	80141a4 <get_fat+0x42>
 801419e:	2b02      	cmp	r3, #2
 80141a0:	d041      	beq.n	8014226 <get_fat+0xc4>
 80141a2:	e076      	b.n	8014292 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80141a4:	683b      	ldr	r3, [r7, #0]
 80141a6:	60fb      	str	r3, [r7, #12]
 80141a8:	68fb      	ldr	r3, [r7, #12]
 80141aa:	085b      	lsrs	r3, r3, #1
 80141ac:	68fa      	ldr	r2, [r7, #12]
 80141ae:	4413      	add	r3, r2
 80141b0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80141b2:	693b      	ldr	r3, [r7, #16]
 80141b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80141b6:	68fb      	ldr	r3, [r7, #12]
 80141b8:	0a5b      	lsrs	r3, r3, #9
 80141ba:	4413      	add	r3, r2
 80141bc:	4619      	mov	r1, r3
 80141be:	6938      	ldr	r0, [r7, #16]
 80141c0:	f7ff ff14 	bl	8013fec <move_window>
 80141c4:	4603      	mov	r3, r0
 80141c6:	2b00      	cmp	r3, #0
 80141c8:	d166      	bne.n	8014298 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80141ca:	68fb      	ldr	r3, [r7, #12]
 80141cc:	1c5a      	adds	r2, r3, #1
 80141ce:	60fa      	str	r2, [r7, #12]
 80141d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141d4:	693a      	ldr	r2, [r7, #16]
 80141d6:	4413      	add	r3, r2
 80141d8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80141dc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80141de:	693b      	ldr	r3, [r7, #16]
 80141e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80141e2:	68fb      	ldr	r3, [r7, #12]
 80141e4:	0a5b      	lsrs	r3, r3, #9
 80141e6:	4413      	add	r3, r2
 80141e8:	4619      	mov	r1, r3
 80141ea:	6938      	ldr	r0, [r7, #16]
 80141ec:	f7ff fefe 	bl	8013fec <move_window>
 80141f0:	4603      	mov	r3, r0
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d152      	bne.n	801429c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 80141f6:	68fb      	ldr	r3, [r7, #12]
 80141f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80141fc:	693a      	ldr	r2, [r7, #16]
 80141fe:	4413      	add	r3, r2
 8014200:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8014204:	021b      	lsls	r3, r3, #8
 8014206:	68ba      	ldr	r2, [r7, #8]
 8014208:	4313      	orrs	r3, r2
 801420a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801420c:	683b      	ldr	r3, [r7, #0]
 801420e:	f003 0301 	and.w	r3, r3, #1
 8014212:	2b00      	cmp	r3, #0
 8014214:	d002      	beq.n	801421c <get_fat+0xba>
 8014216:	68bb      	ldr	r3, [r7, #8]
 8014218:	091b      	lsrs	r3, r3, #4
 801421a:	e002      	b.n	8014222 <get_fat+0xc0>
 801421c:	68bb      	ldr	r3, [r7, #8]
 801421e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8014222:	617b      	str	r3, [r7, #20]
			break;
 8014224:	e03f      	b.n	80142a6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014226:	693b      	ldr	r3, [r7, #16]
 8014228:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801422a:	683b      	ldr	r3, [r7, #0]
 801422c:	0a1b      	lsrs	r3, r3, #8
 801422e:	4413      	add	r3, r2
 8014230:	4619      	mov	r1, r3
 8014232:	6938      	ldr	r0, [r7, #16]
 8014234:	f7ff feda 	bl	8013fec <move_window>
 8014238:	4603      	mov	r3, r0
 801423a:	2b00      	cmp	r3, #0
 801423c:	d130      	bne.n	80142a0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 801423e:	693b      	ldr	r3, [r7, #16]
 8014240:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014244:	683b      	ldr	r3, [r7, #0]
 8014246:	005b      	lsls	r3, r3, #1
 8014248:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 801424c:	4413      	add	r3, r2
 801424e:	4618      	mov	r0, r3
 8014250:	f7ff fc1a 	bl	8013a88 <ld_word>
 8014254:	4603      	mov	r3, r0
 8014256:	617b      	str	r3, [r7, #20]
			break;
 8014258:	e025      	b.n	80142a6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801425a:	693b      	ldr	r3, [r7, #16]
 801425c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801425e:	683b      	ldr	r3, [r7, #0]
 8014260:	09db      	lsrs	r3, r3, #7
 8014262:	4413      	add	r3, r2
 8014264:	4619      	mov	r1, r3
 8014266:	6938      	ldr	r0, [r7, #16]
 8014268:	f7ff fec0 	bl	8013fec <move_window>
 801426c:	4603      	mov	r3, r0
 801426e:	2b00      	cmp	r3, #0
 8014270:	d118      	bne.n	80142a4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014272:	693b      	ldr	r3, [r7, #16]
 8014274:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014278:	683b      	ldr	r3, [r7, #0]
 801427a:	009b      	lsls	r3, r3, #2
 801427c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8014280:	4413      	add	r3, r2
 8014282:	4618      	mov	r0, r3
 8014284:	f7ff fc19 	bl	8013aba <ld_dword>
 8014288:	4603      	mov	r3, r0
 801428a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 801428e:	617b      	str	r3, [r7, #20]
			break;
 8014290:	e009      	b.n	80142a6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8014292:	2301      	movs	r3, #1
 8014294:	617b      	str	r3, [r7, #20]
 8014296:	e006      	b.n	80142a6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014298:	bf00      	nop
 801429a:	e004      	b.n	80142a6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 801429c:	bf00      	nop
 801429e:	e002      	b.n	80142a6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80142a0:	bf00      	nop
 80142a2:	e000      	b.n	80142a6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80142a4:	bf00      	nop
		}
	}

	return val;
 80142a6:	697b      	ldr	r3, [r7, #20]
}
 80142a8:	4618      	mov	r0, r3
 80142aa:	3718      	adds	r7, #24
 80142ac:	46bd      	mov	sp, r7
 80142ae:	bd80      	pop	{r7, pc}

080142b0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80142b0:	b590      	push	{r4, r7, lr}
 80142b2:	b089      	sub	sp, #36	@ 0x24
 80142b4:	af00      	add	r7, sp, #0
 80142b6:	60f8      	str	r0, [r7, #12]
 80142b8:	60b9      	str	r1, [r7, #8]
 80142ba:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80142bc:	2302      	movs	r3, #2
 80142be:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80142c0:	68bb      	ldr	r3, [r7, #8]
 80142c2:	2b01      	cmp	r3, #1
 80142c4:	f240 80d9 	bls.w	801447a <put_fat+0x1ca>
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	699b      	ldr	r3, [r3, #24]
 80142cc:	68ba      	ldr	r2, [r7, #8]
 80142ce:	429a      	cmp	r2, r3
 80142d0:	f080 80d3 	bcs.w	801447a <put_fat+0x1ca>
		switch (fs->fs_type) {
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	781b      	ldrb	r3, [r3, #0]
 80142d8:	2b03      	cmp	r3, #3
 80142da:	f000 8096 	beq.w	801440a <put_fat+0x15a>
 80142de:	2b03      	cmp	r3, #3
 80142e0:	f300 80cb 	bgt.w	801447a <put_fat+0x1ca>
 80142e4:	2b01      	cmp	r3, #1
 80142e6:	d002      	beq.n	80142ee <put_fat+0x3e>
 80142e8:	2b02      	cmp	r3, #2
 80142ea:	d06e      	beq.n	80143ca <put_fat+0x11a>
 80142ec:	e0c5      	b.n	801447a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80142ee:	68bb      	ldr	r3, [r7, #8]
 80142f0:	61bb      	str	r3, [r7, #24]
 80142f2:	69bb      	ldr	r3, [r7, #24]
 80142f4:	085b      	lsrs	r3, r3, #1
 80142f6:	69ba      	ldr	r2, [r7, #24]
 80142f8:	4413      	add	r3, r2
 80142fa:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014300:	69bb      	ldr	r3, [r7, #24]
 8014302:	0a5b      	lsrs	r3, r3, #9
 8014304:	4413      	add	r3, r2
 8014306:	4619      	mov	r1, r3
 8014308:	68f8      	ldr	r0, [r7, #12]
 801430a:	f7ff fe6f 	bl	8013fec <move_window>
 801430e:	4603      	mov	r3, r0
 8014310:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014312:	7ffb      	ldrb	r3, [r7, #31]
 8014314:	2b00      	cmp	r3, #0
 8014316:	f040 80a9 	bne.w	801446c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 801431a:	68fb      	ldr	r3, [r7, #12]
 801431c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014320:	69bb      	ldr	r3, [r7, #24]
 8014322:	1c59      	adds	r1, r3, #1
 8014324:	61b9      	str	r1, [r7, #24]
 8014326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801432a:	4413      	add	r3, r2
 801432c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801432e:	68bb      	ldr	r3, [r7, #8]
 8014330:	f003 0301 	and.w	r3, r3, #1
 8014334:	2b00      	cmp	r3, #0
 8014336:	d00d      	beq.n	8014354 <put_fat+0xa4>
 8014338:	697b      	ldr	r3, [r7, #20]
 801433a:	781b      	ldrb	r3, [r3, #0]
 801433c:	b25b      	sxtb	r3, r3
 801433e:	f003 030f 	and.w	r3, r3, #15
 8014342:	b25a      	sxtb	r2, r3
 8014344:	687b      	ldr	r3, [r7, #4]
 8014346:	b25b      	sxtb	r3, r3
 8014348:	011b      	lsls	r3, r3, #4
 801434a:	b25b      	sxtb	r3, r3
 801434c:	4313      	orrs	r3, r2
 801434e:	b25b      	sxtb	r3, r3
 8014350:	b2db      	uxtb	r3, r3
 8014352:	e001      	b.n	8014358 <put_fat+0xa8>
 8014354:	687b      	ldr	r3, [r7, #4]
 8014356:	b2db      	uxtb	r3, r3
 8014358:	697a      	ldr	r2, [r7, #20]
 801435a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801435c:	68fb      	ldr	r3, [r7, #12]
 801435e:	2201      	movs	r2, #1
 8014360:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8014362:	68fb      	ldr	r3, [r7, #12]
 8014364:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8014366:	69bb      	ldr	r3, [r7, #24]
 8014368:	0a5b      	lsrs	r3, r3, #9
 801436a:	4413      	add	r3, r2
 801436c:	4619      	mov	r1, r3
 801436e:	68f8      	ldr	r0, [r7, #12]
 8014370:	f7ff fe3c 	bl	8013fec <move_window>
 8014374:	4603      	mov	r3, r0
 8014376:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014378:	7ffb      	ldrb	r3, [r7, #31]
 801437a:	2b00      	cmp	r3, #0
 801437c:	d178      	bne.n	8014470 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 801437e:	68fb      	ldr	r3, [r7, #12]
 8014380:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014384:	69bb      	ldr	r3, [r7, #24]
 8014386:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801438a:	4413      	add	r3, r2
 801438c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 801438e:	68bb      	ldr	r3, [r7, #8]
 8014390:	f003 0301 	and.w	r3, r3, #1
 8014394:	2b00      	cmp	r3, #0
 8014396:	d003      	beq.n	80143a0 <put_fat+0xf0>
 8014398:	687b      	ldr	r3, [r7, #4]
 801439a:	091b      	lsrs	r3, r3, #4
 801439c:	b2db      	uxtb	r3, r3
 801439e:	e00e      	b.n	80143be <put_fat+0x10e>
 80143a0:	697b      	ldr	r3, [r7, #20]
 80143a2:	781b      	ldrb	r3, [r3, #0]
 80143a4:	b25b      	sxtb	r3, r3
 80143a6:	f023 030f 	bic.w	r3, r3, #15
 80143aa:	b25a      	sxtb	r2, r3
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	0a1b      	lsrs	r3, r3, #8
 80143b0:	b25b      	sxtb	r3, r3
 80143b2:	f003 030f 	and.w	r3, r3, #15
 80143b6:	b25b      	sxtb	r3, r3
 80143b8:	4313      	orrs	r3, r2
 80143ba:	b25b      	sxtb	r3, r3
 80143bc:	b2db      	uxtb	r3, r3
 80143be:	697a      	ldr	r2, [r7, #20]
 80143c0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	2201      	movs	r2, #1
 80143c6:	70da      	strb	r2, [r3, #3]
			break;
 80143c8:	e057      	b.n	801447a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80143ce:	68bb      	ldr	r3, [r7, #8]
 80143d0:	0a1b      	lsrs	r3, r3, #8
 80143d2:	4413      	add	r3, r2
 80143d4:	4619      	mov	r1, r3
 80143d6:	68f8      	ldr	r0, [r7, #12]
 80143d8:	f7ff fe08 	bl	8013fec <move_window>
 80143dc:	4603      	mov	r3, r0
 80143de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80143e0:	7ffb      	ldrb	r3, [r7, #31]
 80143e2:	2b00      	cmp	r3, #0
 80143e4:	d146      	bne.n	8014474 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80143ec:	68bb      	ldr	r3, [r7, #8]
 80143ee:	005b      	lsls	r3, r3, #1
 80143f0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 80143f4:	4413      	add	r3, r2
 80143f6:	687a      	ldr	r2, [r7, #4]
 80143f8:	b292      	uxth	r2, r2
 80143fa:	4611      	mov	r1, r2
 80143fc:	4618      	mov	r0, r3
 80143fe:	f7ff fb7f 	bl	8013b00 <st_word>
			fs->wflag = 1;
 8014402:	68fb      	ldr	r3, [r7, #12]
 8014404:	2201      	movs	r2, #1
 8014406:	70da      	strb	r2, [r3, #3]
			break;
 8014408:	e037      	b.n	801447a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801440a:	68fb      	ldr	r3, [r7, #12]
 801440c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801440e:	68bb      	ldr	r3, [r7, #8]
 8014410:	09db      	lsrs	r3, r3, #7
 8014412:	4413      	add	r3, r2
 8014414:	4619      	mov	r1, r3
 8014416:	68f8      	ldr	r0, [r7, #12]
 8014418:	f7ff fde8 	bl	8013fec <move_window>
 801441c:	4603      	mov	r3, r0
 801441e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014420:	7ffb      	ldrb	r3, [r7, #31]
 8014422:	2b00      	cmp	r3, #0
 8014424:	d128      	bne.n	8014478 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 801442c:	68fb      	ldr	r3, [r7, #12]
 801442e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014432:	68bb      	ldr	r3, [r7, #8]
 8014434:	009b      	lsls	r3, r3, #2
 8014436:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801443a:	4413      	add	r3, r2
 801443c:	4618      	mov	r0, r3
 801443e:	f7ff fb3c 	bl	8013aba <ld_dword>
 8014442:	4603      	mov	r3, r0
 8014444:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014448:	4323      	orrs	r3, r4
 801444a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014452:	68bb      	ldr	r3, [r7, #8]
 8014454:	009b      	lsls	r3, r3, #2
 8014456:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 801445a:	4413      	add	r3, r2
 801445c:	6879      	ldr	r1, [r7, #4]
 801445e:	4618      	mov	r0, r3
 8014460:	f7ff fb69 	bl	8013b36 <st_dword>
			fs->wflag = 1;
 8014464:	68fb      	ldr	r3, [r7, #12]
 8014466:	2201      	movs	r2, #1
 8014468:	70da      	strb	r2, [r3, #3]
			break;
 801446a:	e006      	b.n	801447a <put_fat+0x1ca>
			if (res != FR_OK) break;
 801446c:	bf00      	nop
 801446e:	e004      	b.n	801447a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014470:	bf00      	nop
 8014472:	e002      	b.n	801447a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014474:	bf00      	nop
 8014476:	e000      	b.n	801447a <put_fat+0x1ca>
			if (res != FR_OK) break;
 8014478:	bf00      	nop
		}
	}
	return res;
 801447a:	7ffb      	ldrb	r3, [r7, #31]
}
 801447c:	4618      	mov	r0, r3
 801447e:	3724      	adds	r7, #36	@ 0x24
 8014480:	46bd      	mov	sp, r7
 8014482:	bd90      	pop	{r4, r7, pc}

08014484 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014484:	b580      	push	{r7, lr}
 8014486:	b088      	sub	sp, #32
 8014488:	af00      	add	r7, sp, #0
 801448a:	60f8      	str	r0, [r7, #12]
 801448c:	60b9      	str	r1, [r7, #8]
 801448e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014490:	2300      	movs	r3, #0
 8014492:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014494:	68fb      	ldr	r3, [r7, #12]
 8014496:	681b      	ldr	r3, [r3, #0]
 8014498:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 801449a:	68bb      	ldr	r3, [r7, #8]
 801449c:	2b01      	cmp	r3, #1
 801449e:	d904      	bls.n	80144aa <remove_chain+0x26>
 80144a0:	69bb      	ldr	r3, [r7, #24]
 80144a2:	699b      	ldr	r3, [r3, #24]
 80144a4:	68ba      	ldr	r2, [r7, #8]
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d301      	bcc.n	80144ae <remove_chain+0x2a>
 80144aa:	2302      	movs	r3, #2
 80144ac:	e04b      	b.n	8014546 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d00c      	beq.n	80144ce <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80144b4:	f04f 32ff 	mov.w	r2, #4294967295
 80144b8:	6879      	ldr	r1, [r7, #4]
 80144ba:	69b8      	ldr	r0, [r7, #24]
 80144bc:	f7ff fef8 	bl	80142b0 <put_fat>
 80144c0:	4603      	mov	r3, r0
 80144c2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80144c4:	7ffb      	ldrb	r3, [r7, #31]
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d001      	beq.n	80144ce <remove_chain+0x4a>
 80144ca:	7ffb      	ldrb	r3, [r7, #31]
 80144cc:	e03b      	b.n	8014546 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80144ce:	68b9      	ldr	r1, [r7, #8]
 80144d0:	68f8      	ldr	r0, [r7, #12]
 80144d2:	f7ff fe46 	bl	8014162 <get_fat>
 80144d6:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80144d8:	697b      	ldr	r3, [r7, #20]
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d031      	beq.n	8014542 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80144de:	697b      	ldr	r3, [r7, #20]
 80144e0:	2b01      	cmp	r3, #1
 80144e2:	d101      	bne.n	80144e8 <remove_chain+0x64>
 80144e4:	2302      	movs	r3, #2
 80144e6:	e02e      	b.n	8014546 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80144e8:	697b      	ldr	r3, [r7, #20]
 80144ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80144ee:	d101      	bne.n	80144f4 <remove_chain+0x70>
 80144f0:	2301      	movs	r3, #1
 80144f2:	e028      	b.n	8014546 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80144f4:	2200      	movs	r2, #0
 80144f6:	68b9      	ldr	r1, [r7, #8]
 80144f8:	69b8      	ldr	r0, [r7, #24]
 80144fa:	f7ff fed9 	bl	80142b0 <put_fat>
 80144fe:	4603      	mov	r3, r0
 8014500:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014502:	7ffb      	ldrb	r3, [r7, #31]
 8014504:	2b00      	cmp	r3, #0
 8014506:	d001      	beq.n	801450c <remove_chain+0x88>
 8014508:	7ffb      	ldrb	r3, [r7, #31]
 801450a:	e01c      	b.n	8014546 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 801450c:	69bb      	ldr	r3, [r7, #24]
 801450e:	695a      	ldr	r2, [r3, #20]
 8014510:	69bb      	ldr	r3, [r7, #24]
 8014512:	699b      	ldr	r3, [r3, #24]
 8014514:	3b02      	subs	r3, #2
 8014516:	429a      	cmp	r2, r3
 8014518:	d20b      	bcs.n	8014532 <remove_chain+0xae>
			fs->free_clst++;
 801451a:	69bb      	ldr	r3, [r7, #24]
 801451c:	695b      	ldr	r3, [r3, #20]
 801451e:	1c5a      	adds	r2, r3, #1
 8014520:	69bb      	ldr	r3, [r7, #24]
 8014522:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8014524:	69bb      	ldr	r3, [r7, #24]
 8014526:	791b      	ldrb	r3, [r3, #4]
 8014528:	f043 0301 	orr.w	r3, r3, #1
 801452c:	b2da      	uxtb	r2, r3
 801452e:	69bb      	ldr	r3, [r7, #24]
 8014530:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014532:	697b      	ldr	r3, [r7, #20]
 8014534:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014536:	69bb      	ldr	r3, [r7, #24]
 8014538:	699b      	ldr	r3, [r3, #24]
 801453a:	68ba      	ldr	r2, [r7, #8]
 801453c:	429a      	cmp	r2, r3
 801453e:	d3c6      	bcc.n	80144ce <remove_chain+0x4a>
 8014540:	e000      	b.n	8014544 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014542:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014544:	2300      	movs	r3, #0
}
 8014546:	4618      	mov	r0, r3
 8014548:	3720      	adds	r7, #32
 801454a:	46bd      	mov	sp, r7
 801454c:	bd80      	pop	{r7, pc}

0801454e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 801454e:	b580      	push	{r7, lr}
 8014550:	b088      	sub	sp, #32
 8014552:	af00      	add	r7, sp, #0
 8014554:	6078      	str	r0, [r7, #4]
 8014556:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014558:	687b      	ldr	r3, [r7, #4]
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 801455e:	683b      	ldr	r3, [r7, #0]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d10d      	bne.n	8014580 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014564:	693b      	ldr	r3, [r7, #16]
 8014566:	691b      	ldr	r3, [r3, #16]
 8014568:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 801456a:	69bb      	ldr	r3, [r7, #24]
 801456c:	2b00      	cmp	r3, #0
 801456e:	d004      	beq.n	801457a <create_chain+0x2c>
 8014570:	693b      	ldr	r3, [r7, #16]
 8014572:	699b      	ldr	r3, [r3, #24]
 8014574:	69ba      	ldr	r2, [r7, #24]
 8014576:	429a      	cmp	r2, r3
 8014578:	d31b      	bcc.n	80145b2 <create_chain+0x64>
 801457a:	2301      	movs	r3, #1
 801457c:	61bb      	str	r3, [r7, #24]
 801457e:	e018      	b.n	80145b2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014580:	6839      	ldr	r1, [r7, #0]
 8014582:	6878      	ldr	r0, [r7, #4]
 8014584:	f7ff fded 	bl	8014162 <get_fat>
 8014588:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 801458a:	68fb      	ldr	r3, [r7, #12]
 801458c:	2b01      	cmp	r3, #1
 801458e:	d801      	bhi.n	8014594 <create_chain+0x46>
 8014590:	2301      	movs	r3, #1
 8014592:	e070      	b.n	8014676 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014594:	68fb      	ldr	r3, [r7, #12]
 8014596:	f1b3 3fff 	cmp.w	r3, #4294967295
 801459a:	d101      	bne.n	80145a0 <create_chain+0x52>
 801459c:	68fb      	ldr	r3, [r7, #12]
 801459e:	e06a      	b.n	8014676 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80145a0:	693b      	ldr	r3, [r7, #16]
 80145a2:	699b      	ldr	r3, [r3, #24]
 80145a4:	68fa      	ldr	r2, [r7, #12]
 80145a6:	429a      	cmp	r2, r3
 80145a8:	d201      	bcs.n	80145ae <create_chain+0x60>
 80145aa:	68fb      	ldr	r3, [r7, #12]
 80145ac:	e063      	b.n	8014676 <create_chain+0x128>
		scl = clst;
 80145ae:	683b      	ldr	r3, [r7, #0]
 80145b0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80145b2:	69bb      	ldr	r3, [r7, #24]
 80145b4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80145b6:	69fb      	ldr	r3, [r7, #28]
 80145b8:	3301      	adds	r3, #1
 80145ba:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80145bc:	693b      	ldr	r3, [r7, #16]
 80145be:	699b      	ldr	r3, [r3, #24]
 80145c0:	69fa      	ldr	r2, [r7, #28]
 80145c2:	429a      	cmp	r2, r3
 80145c4:	d307      	bcc.n	80145d6 <create_chain+0x88>
				ncl = 2;
 80145c6:	2302      	movs	r3, #2
 80145c8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80145ca:	69fa      	ldr	r2, [r7, #28]
 80145cc:	69bb      	ldr	r3, [r7, #24]
 80145ce:	429a      	cmp	r2, r3
 80145d0:	d901      	bls.n	80145d6 <create_chain+0x88>
 80145d2:	2300      	movs	r3, #0
 80145d4:	e04f      	b.n	8014676 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80145d6:	69f9      	ldr	r1, [r7, #28]
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f7ff fdc2 	bl	8014162 <get_fat>
 80145de:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80145e0:	68fb      	ldr	r3, [r7, #12]
 80145e2:	2b00      	cmp	r3, #0
 80145e4:	d00e      	beq.n	8014604 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80145e6:	68fb      	ldr	r3, [r7, #12]
 80145e8:	2b01      	cmp	r3, #1
 80145ea:	d003      	beq.n	80145f4 <create_chain+0xa6>
 80145ec:	68fb      	ldr	r3, [r7, #12]
 80145ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80145f2:	d101      	bne.n	80145f8 <create_chain+0xaa>
 80145f4:	68fb      	ldr	r3, [r7, #12]
 80145f6:	e03e      	b.n	8014676 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 80145f8:	69fa      	ldr	r2, [r7, #28]
 80145fa:	69bb      	ldr	r3, [r7, #24]
 80145fc:	429a      	cmp	r2, r3
 80145fe:	d1da      	bne.n	80145b6 <create_chain+0x68>
 8014600:	2300      	movs	r3, #0
 8014602:	e038      	b.n	8014676 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014604:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014606:	f04f 32ff 	mov.w	r2, #4294967295
 801460a:	69f9      	ldr	r1, [r7, #28]
 801460c:	6938      	ldr	r0, [r7, #16]
 801460e:	f7ff fe4f 	bl	80142b0 <put_fat>
 8014612:	4603      	mov	r3, r0
 8014614:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014616:	7dfb      	ldrb	r3, [r7, #23]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d109      	bne.n	8014630 <create_chain+0xe2>
 801461c:	683b      	ldr	r3, [r7, #0]
 801461e:	2b00      	cmp	r3, #0
 8014620:	d006      	beq.n	8014630 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014622:	69fa      	ldr	r2, [r7, #28]
 8014624:	6839      	ldr	r1, [r7, #0]
 8014626:	6938      	ldr	r0, [r7, #16]
 8014628:	f7ff fe42 	bl	80142b0 <put_fat>
 801462c:	4603      	mov	r3, r0
 801462e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014630:	7dfb      	ldrb	r3, [r7, #23]
 8014632:	2b00      	cmp	r3, #0
 8014634:	d116      	bne.n	8014664 <create_chain+0x116>
		fs->last_clst = ncl;
 8014636:	693b      	ldr	r3, [r7, #16]
 8014638:	69fa      	ldr	r2, [r7, #28]
 801463a:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 801463c:	693b      	ldr	r3, [r7, #16]
 801463e:	695a      	ldr	r2, [r3, #20]
 8014640:	693b      	ldr	r3, [r7, #16]
 8014642:	699b      	ldr	r3, [r3, #24]
 8014644:	3b02      	subs	r3, #2
 8014646:	429a      	cmp	r2, r3
 8014648:	d804      	bhi.n	8014654 <create_chain+0x106>
 801464a:	693b      	ldr	r3, [r7, #16]
 801464c:	695b      	ldr	r3, [r3, #20]
 801464e:	1e5a      	subs	r2, r3, #1
 8014650:	693b      	ldr	r3, [r7, #16]
 8014652:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8014654:	693b      	ldr	r3, [r7, #16]
 8014656:	791b      	ldrb	r3, [r3, #4]
 8014658:	f043 0301 	orr.w	r3, r3, #1
 801465c:	b2da      	uxtb	r2, r3
 801465e:	693b      	ldr	r3, [r7, #16]
 8014660:	711a      	strb	r2, [r3, #4]
 8014662:	e007      	b.n	8014674 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014664:	7dfb      	ldrb	r3, [r7, #23]
 8014666:	2b01      	cmp	r3, #1
 8014668:	d102      	bne.n	8014670 <create_chain+0x122>
 801466a:	f04f 33ff 	mov.w	r3, #4294967295
 801466e:	e000      	b.n	8014672 <create_chain+0x124>
 8014670:	2301      	movs	r3, #1
 8014672:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014674:	69fb      	ldr	r3, [r7, #28]
}
 8014676:	4618      	mov	r0, r3
 8014678:	3720      	adds	r7, #32
 801467a:	46bd      	mov	sp, r7
 801467c:	bd80      	pop	{r7, pc}

0801467e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 801467e:	b480      	push	{r7}
 8014680:	b087      	sub	sp, #28
 8014682:	af00      	add	r7, sp, #0
 8014684:	6078      	str	r0, [r7, #4]
 8014686:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014688:	687b      	ldr	r3, [r7, #4]
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 801468e:	687b      	ldr	r3, [r7, #4]
 8014690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014692:	3304      	adds	r3, #4
 8014694:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014696:	683b      	ldr	r3, [r7, #0]
 8014698:	0a5b      	lsrs	r3, r3, #9
 801469a:	68fa      	ldr	r2, [r7, #12]
 801469c:	8952      	ldrh	r2, [r2, #10]
 801469e:	fbb3 f3f2 	udiv	r3, r3, r2
 80146a2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80146a4:	693b      	ldr	r3, [r7, #16]
 80146a6:	1d1a      	adds	r2, r3, #4
 80146a8:	613a      	str	r2, [r7, #16]
 80146aa:	681b      	ldr	r3, [r3, #0]
 80146ac:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80146ae:	68bb      	ldr	r3, [r7, #8]
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d101      	bne.n	80146b8 <clmt_clust+0x3a>
 80146b4:	2300      	movs	r3, #0
 80146b6:	e010      	b.n	80146da <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80146b8:	697a      	ldr	r2, [r7, #20]
 80146ba:	68bb      	ldr	r3, [r7, #8]
 80146bc:	429a      	cmp	r2, r3
 80146be:	d307      	bcc.n	80146d0 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80146c0:	697a      	ldr	r2, [r7, #20]
 80146c2:	68bb      	ldr	r3, [r7, #8]
 80146c4:	1ad3      	subs	r3, r2, r3
 80146c6:	617b      	str	r3, [r7, #20]
 80146c8:	693b      	ldr	r3, [r7, #16]
 80146ca:	3304      	adds	r3, #4
 80146cc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80146ce:	e7e9      	b.n	80146a4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80146d0:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80146d2:	693b      	ldr	r3, [r7, #16]
 80146d4:	681a      	ldr	r2, [r3, #0]
 80146d6:	697b      	ldr	r3, [r7, #20]
 80146d8:	4413      	add	r3, r2
}
 80146da:	4618      	mov	r0, r3
 80146dc:	371c      	adds	r7, #28
 80146de:	46bd      	mov	sp, r7
 80146e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146e4:	4770      	bx	lr

080146e6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80146e6:	b580      	push	{r7, lr}
 80146e8:	b086      	sub	sp, #24
 80146ea:	af00      	add	r7, sp, #0
 80146ec:	6078      	str	r0, [r7, #4]
 80146ee:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	681b      	ldr	r3, [r3, #0]
 80146f4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 80146f6:	683b      	ldr	r3, [r7, #0]
 80146f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80146fc:	d204      	bcs.n	8014708 <dir_sdi+0x22>
 80146fe:	683b      	ldr	r3, [r7, #0]
 8014700:	f003 031f 	and.w	r3, r3, #31
 8014704:	2b00      	cmp	r3, #0
 8014706:	d001      	beq.n	801470c <dir_sdi+0x26>
		return FR_INT_ERR;
 8014708:	2302      	movs	r3, #2
 801470a:	e063      	b.n	80147d4 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	683a      	ldr	r2, [r7, #0]
 8014710:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	689b      	ldr	r3, [r3, #8]
 8014716:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014718:	697b      	ldr	r3, [r7, #20]
 801471a:	2b00      	cmp	r3, #0
 801471c:	d106      	bne.n	801472c <dir_sdi+0x46>
 801471e:	693b      	ldr	r3, [r7, #16]
 8014720:	781b      	ldrb	r3, [r3, #0]
 8014722:	2b02      	cmp	r3, #2
 8014724:	d902      	bls.n	801472c <dir_sdi+0x46>
		clst = fs->dirbase;
 8014726:	693b      	ldr	r3, [r7, #16]
 8014728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801472a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 801472c:	697b      	ldr	r3, [r7, #20]
 801472e:	2b00      	cmp	r3, #0
 8014730:	d10c      	bne.n	801474c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014732:	683b      	ldr	r3, [r7, #0]
 8014734:	095b      	lsrs	r3, r3, #5
 8014736:	693a      	ldr	r2, [r7, #16]
 8014738:	8912      	ldrh	r2, [r2, #8]
 801473a:	4293      	cmp	r3, r2
 801473c:	d301      	bcc.n	8014742 <dir_sdi+0x5c>
 801473e:	2302      	movs	r3, #2
 8014740:	e048      	b.n	80147d4 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8014742:	693b      	ldr	r3, [r7, #16]
 8014744:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014746:	687b      	ldr	r3, [r7, #4]
 8014748:	61da      	str	r2, [r3, #28]
 801474a:	e029      	b.n	80147a0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 801474c:	693b      	ldr	r3, [r7, #16]
 801474e:	895b      	ldrh	r3, [r3, #10]
 8014750:	025b      	lsls	r3, r3, #9
 8014752:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014754:	e019      	b.n	801478a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014756:	687b      	ldr	r3, [r7, #4]
 8014758:	6979      	ldr	r1, [r7, #20]
 801475a:	4618      	mov	r0, r3
 801475c:	f7ff fd01 	bl	8014162 <get_fat>
 8014760:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014762:	697b      	ldr	r3, [r7, #20]
 8014764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014768:	d101      	bne.n	801476e <dir_sdi+0x88>
 801476a:	2301      	movs	r3, #1
 801476c:	e032      	b.n	80147d4 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 801476e:	697b      	ldr	r3, [r7, #20]
 8014770:	2b01      	cmp	r3, #1
 8014772:	d904      	bls.n	801477e <dir_sdi+0x98>
 8014774:	693b      	ldr	r3, [r7, #16]
 8014776:	699b      	ldr	r3, [r3, #24]
 8014778:	697a      	ldr	r2, [r7, #20]
 801477a:	429a      	cmp	r2, r3
 801477c:	d301      	bcc.n	8014782 <dir_sdi+0x9c>
 801477e:	2302      	movs	r3, #2
 8014780:	e028      	b.n	80147d4 <dir_sdi+0xee>
			ofs -= csz;
 8014782:	683a      	ldr	r2, [r7, #0]
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	1ad3      	subs	r3, r2, r3
 8014788:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801478a:	683a      	ldr	r2, [r7, #0]
 801478c:	68fb      	ldr	r3, [r7, #12]
 801478e:	429a      	cmp	r2, r3
 8014790:	d2e1      	bcs.n	8014756 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8014792:	6979      	ldr	r1, [r7, #20]
 8014794:	6938      	ldr	r0, [r7, #16]
 8014796:	f7ff fcc5 	bl	8014124 <clust2sect>
 801479a:	4602      	mov	r2, r0
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80147a0:	687b      	ldr	r3, [r7, #4]
 80147a2:	697a      	ldr	r2, [r7, #20]
 80147a4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80147a6:	687b      	ldr	r3, [r7, #4]
 80147a8:	69db      	ldr	r3, [r3, #28]
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d101      	bne.n	80147b2 <dir_sdi+0xcc>
 80147ae:	2302      	movs	r3, #2
 80147b0:	e010      	b.n	80147d4 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80147b2:	687b      	ldr	r3, [r7, #4]
 80147b4:	69da      	ldr	r2, [r3, #28]
 80147b6:	683b      	ldr	r3, [r7, #0]
 80147b8:	0a5b      	lsrs	r3, r3, #9
 80147ba:	441a      	add	r2, r3
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80147c0:	693b      	ldr	r3, [r7, #16]
 80147c2:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80147cc:	441a      	add	r2, r3
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80147d2:	2300      	movs	r3, #0
}
 80147d4:	4618      	mov	r0, r3
 80147d6:	3718      	adds	r7, #24
 80147d8:	46bd      	mov	sp, r7
 80147da:	bd80      	pop	{r7, pc}

080147dc <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80147dc:	b580      	push	{r7, lr}
 80147de:	b086      	sub	sp, #24
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	6078      	str	r0, [r7, #4]
 80147e4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	681b      	ldr	r3, [r3, #0]
 80147ea:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 80147ec:	687b      	ldr	r3, [r7, #4]
 80147ee:	695b      	ldr	r3, [r3, #20]
 80147f0:	3320      	adds	r3, #32
 80147f2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80147f4:	687b      	ldr	r3, [r7, #4]
 80147f6:	69db      	ldr	r3, [r3, #28]
 80147f8:	2b00      	cmp	r3, #0
 80147fa:	d003      	beq.n	8014804 <dir_next+0x28>
 80147fc:	68bb      	ldr	r3, [r7, #8]
 80147fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014802:	d301      	bcc.n	8014808 <dir_next+0x2c>
 8014804:	2304      	movs	r3, #4
 8014806:	e0aa      	b.n	801495e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014808:	68bb      	ldr	r3, [r7, #8]
 801480a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801480e:	2b00      	cmp	r3, #0
 8014810:	f040 8098 	bne.w	8014944 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8014814:	687b      	ldr	r3, [r7, #4]
 8014816:	69db      	ldr	r3, [r3, #28]
 8014818:	1c5a      	adds	r2, r3, #1
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 801481e:	687b      	ldr	r3, [r7, #4]
 8014820:	699b      	ldr	r3, [r3, #24]
 8014822:	2b00      	cmp	r3, #0
 8014824:	d10b      	bne.n	801483e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014826:	68bb      	ldr	r3, [r7, #8]
 8014828:	095b      	lsrs	r3, r3, #5
 801482a:	68fa      	ldr	r2, [r7, #12]
 801482c:	8912      	ldrh	r2, [r2, #8]
 801482e:	4293      	cmp	r3, r2
 8014830:	f0c0 8088 	bcc.w	8014944 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	2200      	movs	r2, #0
 8014838:	61da      	str	r2, [r3, #28]
 801483a:	2304      	movs	r3, #4
 801483c:	e08f      	b.n	801495e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 801483e:	68bb      	ldr	r3, [r7, #8]
 8014840:	0a5b      	lsrs	r3, r3, #9
 8014842:	68fa      	ldr	r2, [r7, #12]
 8014844:	8952      	ldrh	r2, [r2, #10]
 8014846:	3a01      	subs	r2, #1
 8014848:	4013      	ands	r3, r2
 801484a:	2b00      	cmp	r3, #0
 801484c:	d17a      	bne.n	8014944 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 801484e:	687a      	ldr	r2, [r7, #4]
 8014850:	687b      	ldr	r3, [r7, #4]
 8014852:	699b      	ldr	r3, [r3, #24]
 8014854:	4619      	mov	r1, r3
 8014856:	4610      	mov	r0, r2
 8014858:	f7ff fc83 	bl	8014162 <get_fat>
 801485c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 801485e:	697b      	ldr	r3, [r7, #20]
 8014860:	2b01      	cmp	r3, #1
 8014862:	d801      	bhi.n	8014868 <dir_next+0x8c>
 8014864:	2302      	movs	r3, #2
 8014866:	e07a      	b.n	801495e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014868:	697b      	ldr	r3, [r7, #20]
 801486a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801486e:	d101      	bne.n	8014874 <dir_next+0x98>
 8014870:	2301      	movs	r3, #1
 8014872:	e074      	b.n	801495e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014874:	68fb      	ldr	r3, [r7, #12]
 8014876:	699b      	ldr	r3, [r3, #24]
 8014878:	697a      	ldr	r2, [r7, #20]
 801487a:	429a      	cmp	r2, r3
 801487c:	d358      	bcc.n	8014930 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 801487e:	683b      	ldr	r3, [r7, #0]
 8014880:	2b00      	cmp	r3, #0
 8014882:	d104      	bne.n	801488e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8014884:	687b      	ldr	r3, [r7, #4]
 8014886:	2200      	movs	r2, #0
 8014888:	61da      	str	r2, [r3, #28]
 801488a:	2304      	movs	r3, #4
 801488c:	e067      	b.n	801495e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 801488e:	687a      	ldr	r2, [r7, #4]
 8014890:	687b      	ldr	r3, [r7, #4]
 8014892:	699b      	ldr	r3, [r3, #24]
 8014894:	4619      	mov	r1, r3
 8014896:	4610      	mov	r0, r2
 8014898:	f7ff fe59 	bl	801454e <create_chain>
 801489c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 801489e:	697b      	ldr	r3, [r7, #20]
 80148a0:	2b00      	cmp	r3, #0
 80148a2:	d101      	bne.n	80148a8 <dir_next+0xcc>
 80148a4:	2307      	movs	r3, #7
 80148a6:	e05a      	b.n	801495e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80148a8:	697b      	ldr	r3, [r7, #20]
 80148aa:	2b01      	cmp	r3, #1
 80148ac:	d101      	bne.n	80148b2 <dir_next+0xd6>
 80148ae:	2302      	movs	r3, #2
 80148b0:	e055      	b.n	801495e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80148b2:	697b      	ldr	r3, [r7, #20]
 80148b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80148b8:	d101      	bne.n	80148be <dir_next+0xe2>
 80148ba:	2301      	movs	r3, #1
 80148bc:	e04f      	b.n	801495e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80148be:	68f8      	ldr	r0, [r7, #12]
 80148c0:	f7ff fb50 	bl	8013f64 <sync_window>
 80148c4:	4603      	mov	r3, r0
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d001      	beq.n	80148ce <dir_next+0xf2>
 80148ca:	2301      	movs	r3, #1
 80148cc:	e047      	b.n	801495e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80148ce:	68fb      	ldr	r3, [r7, #12]
 80148d0:	3334      	adds	r3, #52	@ 0x34
 80148d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80148d6:	2100      	movs	r1, #0
 80148d8:	4618      	mov	r0, r3
 80148da:	f7ff f979 	bl	8013bd0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80148de:	2300      	movs	r3, #0
 80148e0:	613b      	str	r3, [r7, #16]
 80148e2:	6979      	ldr	r1, [r7, #20]
 80148e4:	68f8      	ldr	r0, [r7, #12]
 80148e6:	f7ff fc1d 	bl	8014124 <clust2sect>
 80148ea:	4602      	mov	r2, r0
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80148f0:	e012      	b.n	8014918 <dir_next+0x13c>
						fs->wflag = 1;
 80148f2:	68fb      	ldr	r3, [r7, #12]
 80148f4:	2201      	movs	r2, #1
 80148f6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80148f8:	68f8      	ldr	r0, [r7, #12]
 80148fa:	f7ff fb33 	bl	8013f64 <sync_window>
 80148fe:	4603      	mov	r3, r0
 8014900:	2b00      	cmp	r3, #0
 8014902:	d001      	beq.n	8014908 <dir_next+0x12c>
 8014904:	2301      	movs	r3, #1
 8014906:	e02a      	b.n	801495e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014908:	693b      	ldr	r3, [r7, #16]
 801490a:	3301      	adds	r3, #1
 801490c:	613b      	str	r3, [r7, #16]
 801490e:	68fb      	ldr	r3, [r7, #12]
 8014910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014912:	1c5a      	adds	r2, r3, #1
 8014914:	68fb      	ldr	r3, [r7, #12]
 8014916:	631a      	str	r2, [r3, #48]	@ 0x30
 8014918:	68fb      	ldr	r3, [r7, #12]
 801491a:	895b      	ldrh	r3, [r3, #10]
 801491c:	461a      	mov	r2, r3
 801491e:	693b      	ldr	r3, [r7, #16]
 8014920:	4293      	cmp	r3, r2
 8014922:	d3e6      	bcc.n	80148f2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8014924:	68fb      	ldr	r3, [r7, #12]
 8014926:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014928:	693b      	ldr	r3, [r7, #16]
 801492a:	1ad2      	subs	r2, r2, r3
 801492c:	68fb      	ldr	r3, [r7, #12]
 801492e:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	697a      	ldr	r2, [r7, #20]
 8014934:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8014936:	6979      	ldr	r1, [r7, #20]
 8014938:	68f8      	ldr	r0, [r7, #12]
 801493a:	f7ff fbf3 	bl	8014124 <clust2sect>
 801493e:	4602      	mov	r2, r0
 8014940:	687b      	ldr	r3, [r7, #4]
 8014942:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	68ba      	ldr	r2, [r7, #8]
 8014948:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 801494a:	68fb      	ldr	r3, [r7, #12]
 801494c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8014950:	68bb      	ldr	r3, [r7, #8]
 8014952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014956:	441a      	add	r2, r3
 8014958:	687b      	ldr	r3, [r7, #4]
 801495a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 801495c:	2300      	movs	r3, #0
}
 801495e:	4618      	mov	r0, r3
 8014960:	3718      	adds	r7, #24
 8014962:	46bd      	mov	sp, r7
 8014964:	bd80      	pop	{r7, pc}

08014966 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014966:	b580      	push	{r7, lr}
 8014968:	b086      	sub	sp, #24
 801496a:	af00      	add	r7, sp, #0
 801496c:	6078      	str	r0, [r7, #4]
 801496e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	681b      	ldr	r3, [r3, #0]
 8014974:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8014976:	2100      	movs	r1, #0
 8014978:	6878      	ldr	r0, [r7, #4]
 801497a:	f7ff feb4 	bl	80146e6 <dir_sdi>
 801497e:	4603      	mov	r3, r0
 8014980:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014982:	7dfb      	ldrb	r3, [r7, #23]
 8014984:	2b00      	cmp	r3, #0
 8014986:	d12b      	bne.n	80149e0 <dir_alloc+0x7a>
		n = 0;
 8014988:	2300      	movs	r3, #0
 801498a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	69db      	ldr	r3, [r3, #28]
 8014990:	4619      	mov	r1, r3
 8014992:	68f8      	ldr	r0, [r7, #12]
 8014994:	f7ff fb2a 	bl	8013fec <move_window>
 8014998:	4603      	mov	r3, r0
 801499a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801499c:	7dfb      	ldrb	r3, [r7, #23]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d11d      	bne.n	80149de <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	6a1b      	ldr	r3, [r3, #32]
 80149a6:	781b      	ldrb	r3, [r3, #0]
 80149a8:	2be5      	cmp	r3, #229	@ 0xe5
 80149aa:	d004      	beq.n	80149b6 <dir_alloc+0x50>
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	6a1b      	ldr	r3, [r3, #32]
 80149b0:	781b      	ldrb	r3, [r3, #0]
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d107      	bne.n	80149c6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80149b6:	693b      	ldr	r3, [r7, #16]
 80149b8:	3301      	adds	r3, #1
 80149ba:	613b      	str	r3, [r7, #16]
 80149bc:	693a      	ldr	r2, [r7, #16]
 80149be:	683b      	ldr	r3, [r7, #0]
 80149c0:	429a      	cmp	r2, r3
 80149c2:	d102      	bne.n	80149ca <dir_alloc+0x64>
 80149c4:	e00c      	b.n	80149e0 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80149c6:	2300      	movs	r3, #0
 80149c8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80149ca:	2101      	movs	r1, #1
 80149cc:	6878      	ldr	r0, [r7, #4]
 80149ce:	f7ff ff05 	bl	80147dc <dir_next>
 80149d2:	4603      	mov	r3, r0
 80149d4:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80149d6:	7dfb      	ldrb	r3, [r7, #23]
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d0d7      	beq.n	801498c <dir_alloc+0x26>
 80149dc:	e000      	b.n	80149e0 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80149de:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80149e0:	7dfb      	ldrb	r3, [r7, #23]
 80149e2:	2b04      	cmp	r3, #4
 80149e4:	d101      	bne.n	80149ea <dir_alloc+0x84>
 80149e6:	2307      	movs	r3, #7
 80149e8:	75fb      	strb	r3, [r7, #23]
	return res;
 80149ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80149ec:	4618      	mov	r0, r3
 80149ee:	3718      	adds	r7, #24
 80149f0:	46bd      	mov	sp, r7
 80149f2:	bd80      	pop	{r7, pc}

080149f4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b084      	sub	sp, #16
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	6078      	str	r0, [r7, #4]
 80149fc:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80149fe:	683b      	ldr	r3, [r7, #0]
 8014a00:	331a      	adds	r3, #26
 8014a02:	4618      	mov	r0, r3
 8014a04:	f7ff f840 	bl	8013a88 <ld_word>
 8014a08:	4603      	mov	r3, r0
 8014a0a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	781b      	ldrb	r3, [r3, #0]
 8014a10:	2b03      	cmp	r3, #3
 8014a12:	d109      	bne.n	8014a28 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8014a14:	683b      	ldr	r3, [r7, #0]
 8014a16:	3314      	adds	r3, #20
 8014a18:	4618      	mov	r0, r3
 8014a1a:	f7ff f835 	bl	8013a88 <ld_word>
 8014a1e:	4603      	mov	r3, r0
 8014a20:	041b      	lsls	r3, r3, #16
 8014a22:	68fa      	ldr	r2, [r7, #12]
 8014a24:	4313      	orrs	r3, r2
 8014a26:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8014a28:	68fb      	ldr	r3, [r7, #12]
}
 8014a2a:	4618      	mov	r0, r3
 8014a2c:	3710      	adds	r7, #16
 8014a2e:	46bd      	mov	sp, r7
 8014a30:	bd80      	pop	{r7, pc}

08014a32 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8014a32:	b580      	push	{r7, lr}
 8014a34:	b084      	sub	sp, #16
 8014a36:	af00      	add	r7, sp, #0
 8014a38:	60f8      	str	r0, [r7, #12]
 8014a3a:	60b9      	str	r1, [r7, #8]
 8014a3c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8014a3e:	68bb      	ldr	r3, [r7, #8]
 8014a40:	331a      	adds	r3, #26
 8014a42:	687a      	ldr	r2, [r7, #4]
 8014a44:	b292      	uxth	r2, r2
 8014a46:	4611      	mov	r1, r2
 8014a48:	4618      	mov	r0, r3
 8014a4a:	f7ff f859 	bl	8013b00 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8014a4e:	68fb      	ldr	r3, [r7, #12]
 8014a50:	781b      	ldrb	r3, [r3, #0]
 8014a52:	2b03      	cmp	r3, #3
 8014a54:	d109      	bne.n	8014a6a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8014a56:	68bb      	ldr	r3, [r7, #8]
 8014a58:	f103 0214 	add.w	r2, r3, #20
 8014a5c:	687b      	ldr	r3, [r7, #4]
 8014a5e:	0c1b      	lsrs	r3, r3, #16
 8014a60:	b29b      	uxth	r3, r3
 8014a62:	4619      	mov	r1, r3
 8014a64:	4610      	mov	r0, r2
 8014a66:	f7ff f84b 	bl	8013b00 <st_word>
	}
}
 8014a6a:	bf00      	nop
 8014a6c:	3710      	adds	r7, #16
 8014a6e:	46bd      	mov	sp, r7
 8014a70:	bd80      	pop	{r7, pc}
	...

08014a74 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8014a74:	b590      	push	{r4, r7, lr}
 8014a76:	b087      	sub	sp, #28
 8014a78:	af00      	add	r7, sp, #0
 8014a7a:	6078      	str	r0, [r7, #4]
 8014a7c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 8014a7e:	683b      	ldr	r3, [r7, #0]
 8014a80:	331a      	adds	r3, #26
 8014a82:	4618      	mov	r0, r3
 8014a84:	f7ff f800 	bl	8013a88 <ld_word>
 8014a88:	4603      	mov	r3, r0
 8014a8a:	2b00      	cmp	r3, #0
 8014a8c:	d001      	beq.n	8014a92 <cmp_lfn+0x1e>
 8014a8e:	2300      	movs	r3, #0
 8014a90:	e059      	b.n	8014b46 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 8014a92:	683b      	ldr	r3, [r7, #0]
 8014a94:	781b      	ldrb	r3, [r3, #0]
 8014a96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014a9a:	1e5a      	subs	r2, r3, #1
 8014a9c:	4613      	mov	r3, r2
 8014a9e:	005b      	lsls	r3, r3, #1
 8014aa0:	4413      	add	r3, r2
 8014aa2:	009b      	lsls	r3, r3, #2
 8014aa4:	4413      	add	r3, r2
 8014aa6:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8014aa8:	2301      	movs	r3, #1
 8014aaa:	81fb      	strh	r3, [r7, #14]
 8014aac:	2300      	movs	r3, #0
 8014aae:	613b      	str	r3, [r7, #16]
 8014ab0:	e033      	b.n	8014b1a <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 8014ab2:	4a27      	ldr	r2, [pc, #156]	@ (8014b50 <cmp_lfn+0xdc>)
 8014ab4:	693b      	ldr	r3, [r7, #16]
 8014ab6:	4413      	add	r3, r2
 8014ab8:	781b      	ldrb	r3, [r3, #0]
 8014aba:	461a      	mov	r2, r3
 8014abc:	683b      	ldr	r3, [r7, #0]
 8014abe:	4413      	add	r3, r2
 8014ac0:	4618      	mov	r0, r3
 8014ac2:	f7fe ffe1 	bl	8013a88 <ld_word>
 8014ac6:	4603      	mov	r3, r0
 8014ac8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8014aca:	89fb      	ldrh	r3, [r7, #14]
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d01a      	beq.n	8014b06 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 8014ad0:	697b      	ldr	r3, [r7, #20]
 8014ad2:	2bfe      	cmp	r3, #254	@ 0xfe
 8014ad4:	d812      	bhi.n	8014afc <cmp_lfn+0x88>
 8014ad6:	89bb      	ldrh	r3, [r7, #12]
 8014ad8:	4618      	mov	r0, r3
 8014ada:	f001 ff13 	bl	8016904 <ff_wtoupper>
 8014ade:	4603      	mov	r3, r0
 8014ae0:	461c      	mov	r4, r3
 8014ae2:	697b      	ldr	r3, [r7, #20]
 8014ae4:	1c5a      	adds	r2, r3, #1
 8014ae6:	617a      	str	r2, [r7, #20]
 8014ae8:	005b      	lsls	r3, r3, #1
 8014aea:	687a      	ldr	r2, [r7, #4]
 8014aec:	4413      	add	r3, r2
 8014aee:	881b      	ldrh	r3, [r3, #0]
 8014af0:	4618      	mov	r0, r3
 8014af2:	f001 ff07 	bl	8016904 <ff_wtoupper>
 8014af6:	4603      	mov	r3, r0
 8014af8:	429c      	cmp	r4, r3
 8014afa:	d001      	beq.n	8014b00 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8014afc:	2300      	movs	r3, #0
 8014afe:	e022      	b.n	8014b46 <cmp_lfn+0xd2>
			}
			wc = uc;
 8014b00:	89bb      	ldrh	r3, [r7, #12]
 8014b02:	81fb      	strh	r3, [r7, #14]
 8014b04:	e006      	b.n	8014b14 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8014b06:	89bb      	ldrh	r3, [r7, #12]
 8014b08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014b0c:	4293      	cmp	r3, r2
 8014b0e:	d001      	beq.n	8014b14 <cmp_lfn+0xa0>
 8014b10:	2300      	movs	r3, #0
 8014b12:	e018      	b.n	8014b46 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8014b14:	693b      	ldr	r3, [r7, #16]
 8014b16:	3301      	adds	r3, #1
 8014b18:	613b      	str	r3, [r7, #16]
 8014b1a:	693b      	ldr	r3, [r7, #16]
 8014b1c:	2b0c      	cmp	r3, #12
 8014b1e:	d9c8      	bls.n	8014ab2 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 8014b20:	683b      	ldr	r3, [r7, #0]
 8014b22:	781b      	ldrb	r3, [r3, #0]
 8014b24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014b28:	2b00      	cmp	r3, #0
 8014b2a:	d00b      	beq.n	8014b44 <cmp_lfn+0xd0>
 8014b2c:	89fb      	ldrh	r3, [r7, #14]
 8014b2e:	2b00      	cmp	r3, #0
 8014b30:	d008      	beq.n	8014b44 <cmp_lfn+0xd0>
 8014b32:	697b      	ldr	r3, [r7, #20]
 8014b34:	005b      	lsls	r3, r3, #1
 8014b36:	687a      	ldr	r2, [r7, #4]
 8014b38:	4413      	add	r3, r2
 8014b3a:	881b      	ldrh	r3, [r3, #0]
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d001      	beq.n	8014b44 <cmp_lfn+0xd0>
 8014b40:	2300      	movs	r3, #0
 8014b42:	e000      	b.n	8014b46 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8014b44:	2301      	movs	r3, #1
}
 8014b46:	4618      	mov	r0, r3
 8014b48:	371c      	adds	r7, #28
 8014b4a:	46bd      	mov	sp, r7
 8014b4c:	bd90      	pop	{r4, r7, pc}
 8014b4e:	bf00      	nop
 8014b50:	0801c188 	.word	0x0801c188

08014b54 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8014b54:	b580      	push	{r7, lr}
 8014b56:	b088      	sub	sp, #32
 8014b58:	af00      	add	r7, sp, #0
 8014b5a:	60f8      	str	r0, [r7, #12]
 8014b5c:	60b9      	str	r1, [r7, #8]
 8014b5e:	4611      	mov	r1, r2
 8014b60:	461a      	mov	r2, r3
 8014b62:	460b      	mov	r3, r1
 8014b64:	71fb      	strb	r3, [r7, #7]
 8014b66:	4613      	mov	r3, r2
 8014b68:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8014b6a:	68bb      	ldr	r3, [r7, #8]
 8014b6c:	330d      	adds	r3, #13
 8014b6e:	79ba      	ldrb	r2, [r7, #6]
 8014b70:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 8014b72:	68bb      	ldr	r3, [r7, #8]
 8014b74:	330b      	adds	r3, #11
 8014b76:	220f      	movs	r2, #15
 8014b78:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8014b7a:	68bb      	ldr	r3, [r7, #8]
 8014b7c:	330c      	adds	r3, #12
 8014b7e:	2200      	movs	r2, #0
 8014b80:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 8014b82:	68bb      	ldr	r3, [r7, #8]
 8014b84:	331a      	adds	r3, #26
 8014b86:	2100      	movs	r1, #0
 8014b88:	4618      	mov	r0, r3
 8014b8a:	f7fe ffb9 	bl	8013b00 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 8014b8e:	79fb      	ldrb	r3, [r7, #7]
 8014b90:	1e5a      	subs	r2, r3, #1
 8014b92:	4613      	mov	r3, r2
 8014b94:	005b      	lsls	r3, r3, #1
 8014b96:	4413      	add	r3, r2
 8014b98:	009b      	lsls	r3, r3, #2
 8014b9a:	4413      	add	r3, r2
 8014b9c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	82fb      	strh	r3, [r7, #22]
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8014ba6:	8afb      	ldrh	r3, [r7, #22]
 8014ba8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014bac:	4293      	cmp	r3, r2
 8014bae:	d007      	beq.n	8014bc0 <put_lfn+0x6c>
 8014bb0:	69fb      	ldr	r3, [r7, #28]
 8014bb2:	1c5a      	adds	r2, r3, #1
 8014bb4:	61fa      	str	r2, [r7, #28]
 8014bb6:	005b      	lsls	r3, r3, #1
 8014bb8:	68fa      	ldr	r2, [r7, #12]
 8014bba:	4413      	add	r3, r2
 8014bbc:	881b      	ldrh	r3, [r3, #0]
 8014bbe:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 8014bc0:	4a17      	ldr	r2, [pc, #92]	@ (8014c20 <put_lfn+0xcc>)
 8014bc2:	69bb      	ldr	r3, [r7, #24]
 8014bc4:	4413      	add	r3, r2
 8014bc6:	781b      	ldrb	r3, [r3, #0]
 8014bc8:	461a      	mov	r2, r3
 8014bca:	68bb      	ldr	r3, [r7, #8]
 8014bcc:	4413      	add	r3, r2
 8014bce:	8afa      	ldrh	r2, [r7, #22]
 8014bd0:	4611      	mov	r1, r2
 8014bd2:	4618      	mov	r0, r3
 8014bd4:	f7fe ff94 	bl	8013b00 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8014bd8:	8afb      	ldrh	r3, [r7, #22]
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d102      	bne.n	8014be4 <put_lfn+0x90>
 8014bde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8014be2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8014be4:	69bb      	ldr	r3, [r7, #24]
 8014be6:	3301      	adds	r3, #1
 8014be8:	61bb      	str	r3, [r7, #24]
 8014bea:	69bb      	ldr	r3, [r7, #24]
 8014bec:	2b0c      	cmp	r3, #12
 8014bee:	d9da      	bls.n	8014ba6 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 8014bf0:	8afb      	ldrh	r3, [r7, #22]
 8014bf2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014bf6:	4293      	cmp	r3, r2
 8014bf8:	d006      	beq.n	8014c08 <put_lfn+0xb4>
 8014bfa:	69fb      	ldr	r3, [r7, #28]
 8014bfc:	005b      	lsls	r3, r3, #1
 8014bfe:	68fa      	ldr	r2, [r7, #12]
 8014c00:	4413      	add	r3, r2
 8014c02:	881b      	ldrh	r3, [r3, #0]
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d103      	bne.n	8014c10 <put_lfn+0xbc>
 8014c08:	79fb      	ldrb	r3, [r7, #7]
 8014c0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014c0e:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 8014c10:	68bb      	ldr	r3, [r7, #8]
 8014c12:	79fa      	ldrb	r2, [r7, #7]
 8014c14:	701a      	strb	r2, [r3, #0]
}
 8014c16:	bf00      	nop
 8014c18:	3720      	adds	r7, #32
 8014c1a:	46bd      	mov	sp, r7
 8014c1c:	bd80      	pop	{r7, pc}
 8014c1e:	bf00      	nop
 8014c20:	0801c188 	.word	0x0801c188

08014c24 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8014c24:	b580      	push	{r7, lr}
 8014c26:	b08c      	sub	sp, #48	@ 0x30
 8014c28:	af00      	add	r7, sp, #0
 8014c2a:	60f8      	str	r0, [r7, #12]
 8014c2c:	60b9      	str	r1, [r7, #8]
 8014c2e:	607a      	str	r2, [r7, #4]
 8014c30:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 8014c32:	220b      	movs	r2, #11
 8014c34:	68b9      	ldr	r1, [r7, #8]
 8014c36:	68f8      	ldr	r0, [r7, #12]
 8014c38:	f7fe ffa9 	bl	8013b8e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8014c3c:	683b      	ldr	r3, [r7, #0]
 8014c3e:	2b05      	cmp	r3, #5
 8014c40:	d92b      	bls.n	8014c9a <gen_numname+0x76>
		sr = seq;
 8014c42:	683b      	ldr	r3, [r7, #0]
 8014c44:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8014c46:	e022      	b.n	8014c8e <gen_numname+0x6a>
			wc = *lfn++;
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	1c9a      	adds	r2, r3, #2
 8014c4c:	607a      	str	r2, [r7, #4]
 8014c4e:	881b      	ldrh	r3, [r3, #0]
 8014c50:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 8014c52:	2300      	movs	r3, #0
 8014c54:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014c56:	e017      	b.n	8014c88 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8014c58:	69fb      	ldr	r3, [r7, #28]
 8014c5a:	005a      	lsls	r2, r3, #1
 8014c5c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014c5e:	f003 0301 	and.w	r3, r3, #1
 8014c62:	4413      	add	r3, r2
 8014c64:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8014c66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8014c68:	085b      	lsrs	r3, r3, #1
 8014c6a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8014c6c:	69fb      	ldr	r3, [r7, #28]
 8014c6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d005      	beq.n	8014c82 <gen_numname+0x5e>
 8014c76:	69fb      	ldr	r3, [r7, #28]
 8014c78:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 8014c7c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 8014c80:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 8014c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c84:	3301      	adds	r3, #1
 8014c86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c8a:	2b0f      	cmp	r3, #15
 8014c8c:	d9e4      	bls.n	8014c58 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 8014c8e:	687b      	ldr	r3, [r7, #4]
 8014c90:	881b      	ldrh	r3, [r3, #0]
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d1d8      	bne.n	8014c48 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8014c96:	69fb      	ldr	r3, [r7, #28]
 8014c98:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8014c9a:	2307      	movs	r3, #7
 8014c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 8014c9e:	683b      	ldr	r3, [r7, #0]
 8014ca0:	b2db      	uxtb	r3, r3
 8014ca2:	f003 030f 	and.w	r3, r3, #15
 8014ca6:	b2db      	uxtb	r3, r3
 8014ca8:	3330      	adds	r3, #48	@ 0x30
 8014caa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 8014cae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014cb2:	2b39      	cmp	r3, #57	@ 0x39
 8014cb4:	d904      	bls.n	8014cc0 <gen_numname+0x9c>
 8014cb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014cba:	3307      	adds	r3, #7
 8014cbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 8014cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cc2:	1e5a      	subs	r2, r3, #1
 8014cc4:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014cc6:	3330      	adds	r3, #48	@ 0x30
 8014cc8:	443b      	add	r3, r7
 8014cca:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8014cce:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8014cd2:	683b      	ldr	r3, [r7, #0]
 8014cd4:	091b      	lsrs	r3, r3, #4
 8014cd6:	603b      	str	r3, [r7, #0]
	} while (seq);
 8014cd8:	683b      	ldr	r3, [r7, #0]
 8014cda:	2b00      	cmp	r3, #0
 8014cdc:	d1df      	bne.n	8014c9e <gen_numname+0x7a>
	ns[i] = '~';
 8014cde:	f107 0214 	add.w	r2, r7, #20
 8014ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014ce4:	4413      	add	r3, r2
 8014ce6:	227e      	movs	r2, #126	@ 0x7e
 8014ce8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8014cea:	2300      	movs	r3, #0
 8014cec:	627b      	str	r3, [r7, #36]	@ 0x24
 8014cee:	e002      	b.n	8014cf6 <gen_numname+0xd2>
 8014cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cf2:	3301      	adds	r3, #1
 8014cf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8014cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014cfa:	429a      	cmp	r2, r3
 8014cfc:	d205      	bcs.n	8014d0a <gen_numname+0xe6>
 8014cfe:	68fa      	ldr	r2, [r7, #12]
 8014d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d02:	4413      	add	r3, r2
 8014d04:	781b      	ldrb	r3, [r3, #0]
 8014d06:	2b20      	cmp	r3, #32
 8014d08:	d1f2      	bne.n	8014cf0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8014d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d0c:	2b07      	cmp	r3, #7
 8014d0e:	d807      	bhi.n	8014d20 <gen_numname+0xfc>
 8014d10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d12:	1c5a      	adds	r2, r3, #1
 8014d14:	62ba      	str	r2, [r7, #40]	@ 0x28
 8014d16:	3330      	adds	r3, #48	@ 0x30
 8014d18:	443b      	add	r3, r7
 8014d1a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 8014d1e:	e000      	b.n	8014d22 <gen_numname+0xfe>
 8014d20:	2120      	movs	r1, #32
 8014d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d24:	1c5a      	adds	r2, r3, #1
 8014d26:	627a      	str	r2, [r7, #36]	@ 0x24
 8014d28:	68fa      	ldr	r2, [r7, #12]
 8014d2a:	4413      	add	r3, r2
 8014d2c:	460a      	mov	r2, r1
 8014d2e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8014d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014d32:	2b07      	cmp	r3, #7
 8014d34:	d9e9      	bls.n	8014d0a <gen_numname+0xe6>
}
 8014d36:	bf00      	nop
 8014d38:	bf00      	nop
 8014d3a:	3730      	adds	r7, #48	@ 0x30
 8014d3c:	46bd      	mov	sp, r7
 8014d3e:	bd80      	pop	{r7, pc}

08014d40 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 8014d40:	b480      	push	{r7}
 8014d42:	b085      	sub	sp, #20
 8014d44:	af00      	add	r7, sp, #0
 8014d46:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8014d48:	2300      	movs	r3, #0
 8014d4a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 8014d4c:	230b      	movs	r3, #11
 8014d4e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8014d50:	7bfb      	ldrb	r3, [r7, #15]
 8014d52:	b2da      	uxtb	r2, r3
 8014d54:	0852      	lsrs	r2, r2, #1
 8014d56:	01db      	lsls	r3, r3, #7
 8014d58:	4313      	orrs	r3, r2
 8014d5a:	b2da      	uxtb	r2, r3
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	1c59      	adds	r1, r3, #1
 8014d60:	6079      	str	r1, [r7, #4]
 8014d62:	781b      	ldrb	r3, [r3, #0]
 8014d64:	4413      	add	r3, r2
 8014d66:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8014d68:	68bb      	ldr	r3, [r7, #8]
 8014d6a:	3b01      	subs	r3, #1
 8014d6c:	60bb      	str	r3, [r7, #8]
 8014d6e:	68bb      	ldr	r3, [r7, #8]
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d1ed      	bne.n	8014d50 <sum_sfn+0x10>
	return sum;
 8014d74:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d76:	4618      	mov	r0, r3
 8014d78:	3714      	adds	r7, #20
 8014d7a:	46bd      	mov	sp, r7
 8014d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d80:	4770      	bx	lr

08014d82 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8014d82:	b580      	push	{r7, lr}
 8014d84:	b086      	sub	sp, #24
 8014d86:	af00      	add	r7, sp, #0
 8014d88:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014d8a:	687b      	ldr	r3, [r7, #4]
 8014d8c:	681b      	ldr	r3, [r3, #0]
 8014d8e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8014d90:	2100      	movs	r1, #0
 8014d92:	6878      	ldr	r0, [r7, #4]
 8014d94:	f7ff fca7 	bl	80146e6 <dir_sdi>
 8014d98:	4603      	mov	r3, r0
 8014d9a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8014d9c:	7dfb      	ldrb	r3, [r7, #23]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d001      	beq.n	8014da6 <dir_find+0x24>
 8014da2:	7dfb      	ldrb	r3, [r7, #23]
 8014da4:	e0a9      	b.n	8014efa <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014da6:	23ff      	movs	r3, #255	@ 0xff
 8014da8:	753b      	strb	r3, [r7, #20]
 8014daa:	7d3b      	ldrb	r3, [r7, #20]
 8014dac:	757b      	strb	r3, [r7, #21]
 8014dae:	687b      	ldr	r3, [r7, #4]
 8014db0:	f04f 32ff 	mov.w	r2, #4294967295
 8014db4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	69db      	ldr	r3, [r3, #28]
 8014dba:	4619      	mov	r1, r3
 8014dbc:	6938      	ldr	r0, [r7, #16]
 8014dbe:	f7ff f915 	bl	8013fec <move_window>
 8014dc2:	4603      	mov	r3, r0
 8014dc4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8014dc6:	7dfb      	ldrb	r3, [r7, #23]
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	f040 8090 	bne.w	8014eee <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	6a1b      	ldr	r3, [r3, #32]
 8014dd2:	781b      	ldrb	r3, [r3, #0]
 8014dd4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8014dd6:	7dbb      	ldrb	r3, [r7, #22]
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	d102      	bne.n	8014de2 <dir_find+0x60>
 8014ddc:	2304      	movs	r3, #4
 8014dde:	75fb      	strb	r3, [r7, #23]
 8014de0:	e08a      	b.n	8014ef8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8014de2:	687b      	ldr	r3, [r7, #4]
 8014de4:	6a1b      	ldr	r3, [r3, #32]
 8014de6:	330b      	adds	r3, #11
 8014de8:	781b      	ldrb	r3, [r3, #0]
 8014dea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014dee:	73fb      	strb	r3, [r7, #15]
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	7bfa      	ldrb	r2, [r7, #15]
 8014df4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8014df6:	7dbb      	ldrb	r3, [r7, #22]
 8014df8:	2be5      	cmp	r3, #229	@ 0xe5
 8014dfa:	d007      	beq.n	8014e0c <dir_find+0x8a>
 8014dfc:	7bfb      	ldrb	r3, [r7, #15]
 8014dfe:	f003 0308 	and.w	r3, r3, #8
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	d009      	beq.n	8014e1a <dir_find+0x98>
 8014e06:	7bfb      	ldrb	r3, [r7, #15]
 8014e08:	2b0f      	cmp	r3, #15
 8014e0a:	d006      	beq.n	8014e1a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014e0c:	23ff      	movs	r3, #255	@ 0xff
 8014e0e:	757b      	strb	r3, [r7, #21]
 8014e10:	687b      	ldr	r3, [r7, #4]
 8014e12:	f04f 32ff 	mov.w	r2, #4294967295
 8014e16:	631a      	str	r2, [r3, #48]	@ 0x30
 8014e18:	e05e      	b.n	8014ed8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8014e1a:	7bfb      	ldrb	r3, [r7, #15]
 8014e1c:	2b0f      	cmp	r3, #15
 8014e1e:	d136      	bne.n	8014e8e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014e2a:	2b00      	cmp	r3, #0
 8014e2c:	d154      	bne.n	8014ed8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 8014e2e:	7dbb      	ldrb	r3, [r7, #22]
 8014e30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8014e34:	2b00      	cmp	r3, #0
 8014e36:	d00d      	beq.n	8014e54 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	6a1b      	ldr	r3, [r3, #32]
 8014e3c:	7b5b      	ldrb	r3, [r3, #13]
 8014e3e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 8014e40:	7dbb      	ldrb	r3, [r7, #22]
 8014e42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8014e46:	75bb      	strb	r3, [r7, #22]
 8014e48:	7dbb      	ldrb	r3, [r7, #22]
 8014e4a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	695a      	ldr	r2, [r3, #20]
 8014e50:	687b      	ldr	r3, [r7, #4]
 8014e52:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8014e54:	7dba      	ldrb	r2, [r7, #22]
 8014e56:	7d7b      	ldrb	r3, [r7, #21]
 8014e58:	429a      	cmp	r2, r3
 8014e5a:	d115      	bne.n	8014e88 <dir_find+0x106>
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	6a1b      	ldr	r3, [r3, #32]
 8014e60:	330d      	adds	r3, #13
 8014e62:	781b      	ldrb	r3, [r3, #0]
 8014e64:	7d3a      	ldrb	r2, [r7, #20]
 8014e66:	429a      	cmp	r2, r3
 8014e68:	d10e      	bne.n	8014e88 <dir_find+0x106>
 8014e6a:	693b      	ldr	r3, [r7, #16]
 8014e6c:	68da      	ldr	r2, [r3, #12]
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	6a1b      	ldr	r3, [r3, #32]
 8014e72:	4619      	mov	r1, r3
 8014e74:	4610      	mov	r0, r2
 8014e76:	f7ff fdfd 	bl	8014a74 <cmp_lfn>
 8014e7a:	4603      	mov	r3, r0
 8014e7c:	2b00      	cmp	r3, #0
 8014e7e:	d003      	beq.n	8014e88 <dir_find+0x106>
 8014e80:	7d7b      	ldrb	r3, [r7, #21]
 8014e82:	3b01      	subs	r3, #1
 8014e84:	b2db      	uxtb	r3, r3
 8014e86:	e000      	b.n	8014e8a <dir_find+0x108>
 8014e88:	23ff      	movs	r3, #255	@ 0xff
 8014e8a:	757b      	strb	r3, [r7, #21]
 8014e8c:	e024      	b.n	8014ed8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014e8e:	7d7b      	ldrb	r3, [r7, #21]
 8014e90:	2b00      	cmp	r3, #0
 8014e92:	d109      	bne.n	8014ea8 <dir_find+0x126>
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	6a1b      	ldr	r3, [r3, #32]
 8014e98:	4618      	mov	r0, r3
 8014e9a:	f7ff ff51 	bl	8014d40 <sum_sfn>
 8014e9e:	4603      	mov	r3, r0
 8014ea0:	461a      	mov	r2, r3
 8014ea2:	7d3b      	ldrb	r3, [r7, #20]
 8014ea4:	4293      	cmp	r3, r2
 8014ea6:	d024      	beq.n	8014ef2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8014ea8:	687b      	ldr	r3, [r7, #4]
 8014eaa:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014eae:	f003 0301 	and.w	r3, r3, #1
 8014eb2:	2b00      	cmp	r3, #0
 8014eb4:	d10a      	bne.n	8014ecc <dir_find+0x14a>
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	6a18      	ldr	r0, [r3, #32]
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	3324      	adds	r3, #36	@ 0x24
 8014ebe:	220b      	movs	r2, #11
 8014ec0:	4619      	mov	r1, r3
 8014ec2:	f7fe fea0 	bl	8013c06 <mem_cmp>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	2b00      	cmp	r3, #0
 8014eca:	d014      	beq.n	8014ef6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8014ecc:	23ff      	movs	r3, #255	@ 0xff
 8014ece:	757b      	strb	r3, [r7, #21]
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8014ed6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8014ed8:	2100      	movs	r1, #0
 8014eda:	6878      	ldr	r0, [r7, #4]
 8014edc:	f7ff fc7e 	bl	80147dc <dir_next>
 8014ee0:	4603      	mov	r3, r0
 8014ee2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8014ee4:	7dfb      	ldrb	r3, [r7, #23]
 8014ee6:	2b00      	cmp	r3, #0
 8014ee8:	f43f af65 	beq.w	8014db6 <dir_find+0x34>
 8014eec:	e004      	b.n	8014ef8 <dir_find+0x176>
		if (res != FR_OK) break;
 8014eee:	bf00      	nop
 8014ef0:	e002      	b.n	8014ef8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 8014ef2:	bf00      	nop
 8014ef4:	e000      	b.n	8014ef8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8014ef6:	bf00      	nop

	return res;
 8014ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8014efa:	4618      	mov	r0, r3
 8014efc:	3718      	adds	r7, #24
 8014efe:	46bd      	mov	sp, r7
 8014f00:	bd80      	pop	{r7, pc}
	...

08014f04 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8014f04:	b580      	push	{r7, lr}
 8014f06:	b08c      	sub	sp, #48	@ 0x30
 8014f08:	af00      	add	r7, sp, #0
 8014f0a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8014f0c:	687b      	ldr	r3, [r7, #4]
 8014f0e:	681b      	ldr	r3, [r3, #0]
 8014f10:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8014f18:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8014f1c:	2b00      	cmp	r3, #0
 8014f1e:	d001      	beq.n	8014f24 <dir_register+0x20>
 8014f20:	2306      	movs	r3, #6
 8014f22:	e0e0      	b.n	80150e6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8014f24:	2300      	movs	r3, #0
 8014f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8014f28:	e002      	b.n	8014f30 <dir_register+0x2c>
 8014f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f2c:	3301      	adds	r3, #1
 8014f2e:	627b      	str	r3, [r7, #36]	@ 0x24
 8014f30:	69fb      	ldr	r3, [r7, #28]
 8014f32:	68da      	ldr	r2, [r3, #12]
 8014f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014f36:	005b      	lsls	r3, r3, #1
 8014f38:	4413      	add	r3, r2
 8014f3a:	881b      	ldrh	r3, [r3, #0]
 8014f3c:	2b00      	cmp	r3, #0
 8014f3e:	d1f4      	bne.n	8014f2a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 8014f40:	687b      	ldr	r3, [r7, #4]
 8014f42:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 8014f46:	f107 030c 	add.w	r3, r7, #12
 8014f4a:	220c      	movs	r2, #12
 8014f4c:	4618      	mov	r0, r3
 8014f4e:	f7fe fe1e 	bl	8013b8e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 8014f52:	7dfb      	ldrb	r3, [r7, #23]
 8014f54:	f003 0301 	and.w	r3, r3, #1
 8014f58:	2b00      	cmp	r3, #0
 8014f5a:	d032      	beq.n	8014fc2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	2240      	movs	r2, #64	@ 0x40
 8014f60:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 8014f64:	2301      	movs	r3, #1
 8014f66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014f68:	e016      	b.n	8014f98 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 8014f70:	69fb      	ldr	r3, [r7, #28]
 8014f72:	68da      	ldr	r2, [r3, #12]
 8014f74:	f107 010c 	add.w	r1, r7, #12
 8014f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f7a:	f7ff fe53 	bl	8014c24 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 8014f7e:	6878      	ldr	r0, [r7, #4]
 8014f80:	f7ff feff 	bl	8014d82 <dir_find>
 8014f84:	4603      	mov	r3, r0
 8014f86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 8014f8a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014f8e:	2b00      	cmp	r3, #0
 8014f90:	d106      	bne.n	8014fa0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 8014f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f94:	3301      	adds	r3, #1
 8014f96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f9a:	2b63      	cmp	r3, #99	@ 0x63
 8014f9c:	d9e5      	bls.n	8014f6a <dir_register+0x66>
 8014f9e:	e000      	b.n	8014fa2 <dir_register+0x9e>
			if (res != FR_OK) break;
 8014fa0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 8014fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014fa4:	2b64      	cmp	r3, #100	@ 0x64
 8014fa6:	d101      	bne.n	8014fac <dir_register+0xa8>
 8014fa8:	2307      	movs	r3, #7
 8014faa:	e09c      	b.n	80150e6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8014fac:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014fb0:	2b04      	cmp	r3, #4
 8014fb2:	d002      	beq.n	8014fba <dir_register+0xb6>
 8014fb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014fb8:	e095      	b.n	80150e6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8014fba:	7dfa      	ldrb	r2, [r7, #23]
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 8014fc2:	7dfb      	ldrb	r3, [r7, #23]
 8014fc4:	f003 0302 	and.w	r3, r3, #2
 8014fc8:	2b00      	cmp	r3, #0
 8014fca:	d007      	beq.n	8014fdc <dir_register+0xd8>
 8014fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014fce:	330c      	adds	r3, #12
 8014fd0:	4a47      	ldr	r2, [pc, #284]	@ (80150f0 <dir_register+0x1ec>)
 8014fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8014fd6:	089b      	lsrs	r3, r3, #2
 8014fd8:	3301      	adds	r3, #1
 8014fda:	e000      	b.n	8014fde <dir_register+0xda>
 8014fdc:	2301      	movs	r3, #1
 8014fde:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 8014fe0:	6a39      	ldr	r1, [r7, #32]
 8014fe2:	6878      	ldr	r0, [r7, #4]
 8014fe4:	f7ff fcbf 	bl	8014966 <dir_alloc>
 8014fe8:	4603      	mov	r3, r0
 8014fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 8014fee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d148      	bne.n	8015088 <dir_register+0x184>
 8014ff6:	6a3b      	ldr	r3, [r7, #32]
 8014ff8:	3b01      	subs	r3, #1
 8014ffa:	623b      	str	r3, [r7, #32]
 8014ffc:	6a3b      	ldr	r3, [r7, #32]
 8014ffe:	2b00      	cmp	r3, #0
 8015000:	d042      	beq.n	8015088 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	695a      	ldr	r2, [r3, #20]
 8015006:	6a3b      	ldr	r3, [r7, #32]
 8015008:	015b      	lsls	r3, r3, #5
 801500a:	1ad3      	subs	r3, r2, r3
 801500c:	4619      	mov	r1, r3
 801500e:	6878      	ldr	r0, [r7, #4]
 8015010:	f7ff fb69 	bl	80146e6 <dir_sdi>
 8015014:	4603      	mov	r3, r0
 8015016:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801501a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801501e:	2b00      	cmp	r3, #0
 8015020:	d132      	bne.n	8015088 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	3324      	adds	r3, #36	@ 0x24
 8015026:	4618      	mov	r0, r3
 8015028:	f7ff fe8a 	bl	8014d40 <sum_sfn>
 801502c:	4603      	mov	r3, r0
 801502e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	69db      	ldr	r3, [r3, #28]
 8015034:	4619      	mov	r1, r3
 8015036:	69f8      	ldr	r0, [r7, #28]
 8015038:	f7fe ffd8 	bl	8013fec <move_window>
 801503c:	4603      	mov	r3, r0
 801503e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 8015042:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015046:	2b00      	cmp	r3, #0
 8015048:	d11d      	bne.n	8015086 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 801504a:	69fb      	ldr	r3, [r7, #28]
 801504c:	68d8      	ldr	r0, [r3, #12]
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	6a19      	ldr	r1, [r3, #32]
 8015052:	6a3b      	ldr	r3, [r7, #32]
 8015054:	b2da      	uxtb	r2, r3
 8015056:	7efb      	ldrb	r3, [r7, #27]
 8015058:	f7ff fd7c 	bl	8014b54 <put_lfn>
				fs->wflag = 1;
 801505c:	69fb      	ldr	r3, [r7, #28]
 801505e:	2201      	movs	r2, #1
 8015060:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8015062:	2100      	movs	r1, #0
 8015064:	6878      	ldr	r0, [r7, #4]
 8015066:	f7ff fbb9 	bl	80147dc <dir_next>
 801506a:	4603      	mov	r3, r0
 801506c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 8015070:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015074:	2b00      	cmp	r3, #0
 8015076:	d107      	bne.n	8015088 <dir_register+0x184>
 8015078:	6a3b      	ldr	r3, [r7, #32]
 801507a:	3b01      	subs	r3, #1
 801507c:	623b      	str	r3, [r7, #32]
 801507e:	6a3b      	ldr	r3, [r7, #32]
 8015080:	2b00      	cmp	r3, #0
 8015082:	d1d5      	bne.n	8015030 <dir_register+0x12c>
 8015084:	e000      	b.n	8015088 <dir_register+0x184>
				if (res != FR_OK) break;
 8015086:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8015088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801508c:	2b00      	cmp	r3, #0
 801508e:	d128      	bne.n	80150e2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	69db      	ldr	r3, [r3, #28]
 8015094:	4619      	mov	r1, r3
 8015096:	69f8      	ldr	r0, [r7, #28]
 8015098:	f7fe ffa8 	bl	8013fec <move_window>
 801509c:	4603      	mov	r3, r0
 801509e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 80150a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d11b      	bne.n	80150e2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	6a1b      	ldr	r3, [r3, #32]
 80150ae:	2220      	movs	r2, #32
 80150b0:	2100      	movs	r1, #0
 80150b2:	4618      	mov	r0, r3
 80150b4:	f7fe fd8c 	bl	8013bd0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	6a18      	ldr	r0, [r3, #32]
 80150bc:	687b      	ldr	r3, [r7, #4]
 80150be:	3324      	adds	r3, #36	@ 0x24
 80150c0:	220b      	movs	r2, #11
 80150c2:	4619      	mov	r1, r3
 80150c4:	f7fe fd63 	bl	8013b8e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80150c8:	687b      	ldr	r3, [r7, #4]
 80150ca:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	6a1b      	ldr	r3, [r3, #32]
 80150d2:	330c      	adds	r3, #12
 80150d4:	f002 0218 	and.w	r2, r2, #24
 80150d8:	b2d2      	uxtb	r2, r2
 80150da:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80150dc:	69fb      	ldr	r3, [r7, #28]
 80150de:	2201      	movs	r2, #1
 80150e0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80150e2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80150e6:	4618      	mov	r0, r3
 80150e8:	3730      	adds	r7, #48	@ 0x30
 80150ea:	46bd      	mov	sp, r7
 80150ec:	bd80      	pop	{r7, pc}
 80150ee:	bf00      	nop
 80150f0:	4ec4ec4f 	.word	0x4ec4ec4f

080150f4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80150f4:	b580      	push	{r7, lr}
 80150f6:	b08a      	sub	sp, #40	@ 0x28
 80150f8:	af00      	add	r7, sp, #0
 80150fa:	6078      	str	r0, [r7, #4]
 80150fc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80150fe:	683b      	ldr	r3, [r7, #0]
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	613b      	str	r3, [r7, #16]
 8015104:	687b      	ldr	r3, [r7, #4]
 8015106:	681b      	ldr	r3, [r3, #0]
 8015108:	68db      	ldr	r3, [r3, #12]
 801510a:	60fb      	str	r3, [r7, #12]
 801510c:	2300      	movs	r3, #0
 801510e:	617b      	str	r3, [r7, #20]
 8015110:	697b      	ldr	r3, [r7, #20]
 8015112:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015114:	69bb      	ldr	r3, [r7, #24]
 8015116:	1c5a      	adds	r2, r3, #1
 8015118:	61ba      	str	r2, [r7, #24]
 801511a:	693a      	ldr	r2, [r7, #16]
 801511c:	4413      	add	r3, r2
 801511e:	781b      	ldrb	r3, [r3, #0]
 8015120:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8015122:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015124:	2b1f      	cmp	r3, #31
 8015126:	d940      	bls.n	80151aa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015128:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801512a:	2b2f      	cmp	r3, #47	@ 0x2f
 801512c:	d006      	beq.n	801513c <create_name+0x48>
 801512e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015130:	2b5c      	cmp	r3, #92	@ 0x5c
 8015132:	d110      	bne.n	8015156 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8015134:	e002      	b.n	801513c <create_name+0x48>
 8015136:	69bb      	ldr	r3, [r7, #24]
 8015138:	3301      	adds	r3, #1
 801513a:	61bb      	str	r3, [r7, #24]
 801513c:	693a      	ldr	r2, [r7, #16]
 801513e:	69bb      	ldr	r3, [r7, #24]
 8015140:	4413      	add	r3, r2
 8015142:	781b      	ldrb	r3, [r3, #0]
 8015144:	2b2f      	cmp	r3, #47	@ 0x2f
 8015146:	d0f6      	beq.n	8015136 <create_name+0x42>
 8015148:	693a      	ldr	r2, [r7, #16]
 801514a:	69bb      	ldr	r3, [r7, #24]
 801514c:	4413      	add	r3, r2
 801514e:	781b      	ldrb	r3, [r3, #0]
 8015150:	2b5c      	cmp	r3, #92	@ 0x5c
 8015152:	d0f0      	beq.n	8015136 <create_name+0x42>
			break;
 8015154:	e02a      	b.n	80151ac <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8015156:	697b      	ldr	r3, [r7, #20]
 8015158:	2bfe      	cmp	r3, #254	@ 0xfe
 801515a:	d901      	bls.n	8015160 <create_name+0x6c>
 801515c:	2306      	movs	r3, #6
 801515e:	e17d      	b.n	801545c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 8015160:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015162:	b2db      	uxtb	r3, r3
 8015164:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8015166:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015168:	2101      	movs	r1, #1
 801516a:	4618      	mov	r0, r3
 801516c:	f001 fb8e 	bl	801688c <ff_convert>
 8015170:	4603      	mov	r3, r0
 8015172:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8015174:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015176:	2b00      	cmp	r3, #0
 8015178:	d101      	bne.n	801517e <create_name+0x8a>
 801517a:	2306      	movs	r3, #6
 801517c:	e16e      	b.n	801545c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 801517e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015180:	2b7f      	cmp	r3, #127	@ 0x7f
 8015182:	d809      	bhi.n	8015198 <create_name+0xa4>
 8015184:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015186:	4619      	mov	r1, r3
 8015188:	488d      	ldr	r0, [pc, #564]	@ (80153c0 <create_name+0x2cc>)
 801518a:	f7fe fd63 	bl	8013c54 <chk_chr>
 801518e:	4603      	mov	r3, r0
 8015190:	2b00      	cmp	r3, #0
 8015192:	d001      	beq.n	8015198 <create_name+0xa4>
 8015194:	2306      	movs	r3, #6
 8015196:	e161      	b.n	801545c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8015198:	697b      	ldr	r3, [r7, #20]
 801519a:	1c5a      	adds	r2, r3, #1
 801519c:	617a      	str	r2, [r7, #20]
 801519e:	005b      	lsls	r3, r3, #1
 80151a0:	68fa      	ldr	r2, [r7, #12]
 80151a2:	4413      	add	r3, r2
 80151a4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80151a6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 80151a8:	e7b4      	b.n	8015114 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 80151aa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 80151ac:	693a      	ldr	r2, [r7, #16]
 80151ae:	69bb      	ldr	r3, [r7, #24]
 80151b0:	441a      	add	r2, r3
 80151b2:	683b      	ldr	r3, [r7, #0]
 80151b4:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80151b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80151b8:	2b1f      	cmp	r3, #31
 80151ba:	d801      	bhi.n	80151c0 <create_name+0xcc>
 80151bc:	2304      	movs	r3, #4
 80151be:	e000      	b.n	80151c2 <create_name+0xce>
 80151c0:	2300      	movs	r3, #0
 80151c2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80151c6:	e011      	b.n	80151ec <create_name+0xf8>
		w = lfn[di - 1];
 80151c8:	697b      	ldr	r3, [r7, #20]
 80151ca:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80151ce:	3b01      	subs	r3, #1
 80151d0:	005b      	lsls	r3, r3, #1
 80151d2:	68fa      	ldr	r2, [r7, #12]
 80151d4:	4413      	add	r3, r2
 80151d6:	881b      	ldrh	r3, [r3, #0]
 80151d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 80151da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80151dc:	2b20      	cmp	r3, #32
 80151de:	d002      	beq.n	80151e6 <create_name+0xf2>
 80151e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80151e2:	2b2e      	cmp	r3, #46	@ 0x2e
 80151e4:	d106      	bne.n	80151f4 <create_name+0x100>
		di--;
 80151e6:	697b      	ldr	r3, [r7, #20]
 80151e8:	3b01      	subs	r3, #1
 80151ea:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80151ec:	697b      	ldr	r3, [r7, #20]
 80151ee:	2b00      	cmp	r3, #0
 80151f0:	d1ea      	bne.n	80151c8 <create_name+0xd4>
 80151f2:	e000      	b.n	80151f6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80151f4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80151f6:	697b      	ldr	r3, [r7, #20]
 80151f8:	005b      	lsls	r3, r3, #1
 80151fa:	68fa      	ldr	r2, [r7, #12]
 80151fc:	4413      	add	r3, r2
 80151fe:	2200      	movs	r2, #0
 8015200:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8015202:	697b      	ldr	r3, [r7, #20]
 8015204:	2b00      	cmp	r3, #0
 8015206:	d101      	bne.n	801520c <create_name+0x118>
 8015208:	2306      	movs	r3, #6
 801520a:	e127      	b.n	801545c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 801520c:	687b      	ldr	r3, [r7, #4]
 801520e:	3324      	adds	r3, #36	@ 0x24
 8015210:	220b      	movs	r2, #11
 8015212:	2120      	movs	r1, #32
 8015214:	4618      	mov	r0, r3
 8015216:	f7fe fcdb 	bl	8013bd0 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 801521a:	2300      	movs	r3, #0
 801521c:	61bb      	str	r3, [r7, #24]
 801521e:	e002      	b.n	8015226 <create_name+0x132>
 8015220:	69bb      	ldr	r3, [r7, #24]
 8015222:	3301      	adds	r3, #1
 8015224:	61bb      	str	r3, [r7, #24]
 8015226:	69bb      	ldr	r3, [r7, #24]
 8015228:	005b      	lsls	r3, r3, #1
 801522a:	68fa      	ldr	r2, [r7, #12]
 801522c:	4413      	add	r3, r2
 801522e:	881b      	ldrh	r3, [r3, #0]
 8015230:	2b20      	cmp	r3, #32
 8015232:	d0f5      	beq.n	8015220 <create_name+0x12c>
 8015234:	69bb      	ldr	r3, [r7, #24]
 8015236:	005b      	lsls	r3, r3, #1
 8015238:	68fa      	ldr	r2, [r7, #12]
 801523a:	4413      	add	r3, r2
 801523c:	881b      	ldrh	r3, [r3, #0]
 801523e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015240:	d0ee      	beq.n	8015220 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8015242:	69bb      	ldr	r3, [r7, #24]
 8015244:	2b00      	cmp	r3, #0
 8015246:	d009      	beq.n	801525c <create_name+0x168>
 8015248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801524c:	f043 0303 	orr.w	r3, r3, #3
 8015250:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8015254:	e002      	b.n	801525c <create_name+0x168>
 8015256:	697b      	ldr	r3, [r7, #20]
 8015258:	3b01      	subs	r3, #1
 801525a:	617b      	str	r3, [r7, #20]
 801525c:	697b      	ldr	r3, [r7, #20]
 801525e:	2b00      	cmp	r3, #0
 8015260:	d009      	beq.n	8015276 <create_name+0x182>
 8015262:	697b      	ldr	r3, [r7, #20]
 8015264:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8015268:	3b01      	subs	r3, #1
 801526a:	005b      	lsls	r3, r3, #1
 801526c:	68fa      	ldr	r2, [r7, #12]
 801526e:	4413      	add	r3, r2
 8015270:	881b      	ldrh	r3, [r3, #0]
 8015272:	2b2e      	cmp	r3, #46	@ 0x2e
 8015274:	d1ef      	bne.n	8015256 <create_name+0x162>

	i = b = 0; ni = 8;
 8015276:	2300      	movs	r3, #0
 8015278:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 801527c:	2300      	movs	r3, #0
 801527e:	623b      	str	r3, [r7, #32]
 8015280:	2308      	movs	r3, #8
 8015282:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8015284:	69bb      	ldr	r3, [r7, #24]
 8015286:	1c5a      	adds	r2, r3, #1
 8015288:	61ba      	str	r2, [r7, #24]
 801528a:	005b      	lsls	r3, r3, #1
 801528c:	68fa      	ldr	r2, [r7, #12]
 801528e:	4413      	add	r3, r2
 8015290:	881b      	ldrh	r3, [r3, #0]
 8015292:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015294:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015296:	2b00      	cmp	r3, #0
 8015298:	f000 8090 	beq.w	80153bc <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 801529c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801529e:	2b20      	cmp	r3, #32
 80152a0:	d006      	beq.n	80152b0 <create_name+0x1bc>
 80152a2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80152a4:	2b2e      	cmp	r3, #46	@ 0x2e
 80152a6:	d10a      	bne.n	80152be <create_name+0x1ca>
 80152a8:	69ba      	ldr	r2, [r7, #24]
 80152aa:	697b      	ldr	r3, [r7, #20]
 80152ac:	429a      	cmp	r2, r3
 80152ae:	d006      	beq.n	80152be <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 80152b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80152b4:	f043 0303 	orr.w	r3, r3, #3
 80152b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80152bc:	e07d      	b.n	80153ba <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80152be:	6a3a      	ldr	r2, [r7, #32]
 80152c0:	69fb      	ldr	r3, [r7, #28]
 80152c2:	429a      	cmp	r2, r3
 80152c4:	d203      	bcs.n	80152ce <create_name+0x1da>
 80152c6:	69ba      	ldr	r2, [r7, #24]
 80152c8:	697b      	ldr	r3, [r7, #20]
 80152ca:	429a      	cmp	r2, r3
 80152cc:	d123      	bne.n	8015316 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80152ce:	69fb      	ldr	r3, [r7, #28]
 80152d0:	2b0b      	cmp	r3, #11
 80152d2:	d106      	bne.n	80152e2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80152d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80152d8:	f043 0303 	orr.w	r3, r3, #3
 80152dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80152e0:	e075      	b.n	80153ce <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80152e2:	69ba      	ldr	r2, [r7, #24]
 80152e4:	697b      	ldr	r3, [r7, #20]
 80152e6:	429a      	cmp	r2, r3
 80152e8:	d005      	beq.n	80152f6 <create_name+0x202>
 80152ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80152ee:	f043 0303 	orr.w	r3, r3, #3
 80152f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 80152f6:	69ba      	ldr	r2, [r7, #24]
 80152f8:	697b      	ldr	r3, [r7, #20]
 80152fa:	429a      	cmp	r2, r3
 80152fc:	d866      	bhi.n	80153cc <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80152fe:	697b      	ldr	r3, [r7, #20]
 8015300:	61bb      	str	r3, [r7, #24]
 8015302:	2308      	movs	r3, #8
 8015304:	623b      	str	r3, [r7, #32]
 8015306:	230b      	movs	r3, #11
 8015308:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 801530a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801530e:	009b      	lsls	r3, r3, #2
 8015310:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015314:	e051      	b.n	80153ba <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8015316:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015318:	2b7f      	cmp	r3, #127	@ 0x7f
 801531a:	d914      	bls.n	8015346 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 801531c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801531e:	2100      	movs	r1, #0
 8015320:	4618      	mov	r0, r3
 8015322:	f001 fab3 	bl	801688c <ff_convert>
 8015326:	4603      	mov	r3, r0
 8015328:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 801532a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801532c:	2b00      	cmp	r3, #0
 801532e:	d004      	beq.n	801533a <create_name+0x246>
 8015330:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015332:	3b80      	subs	r3, #128	@ 0x80
 8015334:	4a23      	ldr	r2, [pc, #140]	@ (80153c4 <create_name+0x2d0>)
 8015336:	5cd3      	ldrb	r3, [r2, r3]
 8015338:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 801533a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801533e:	f043 0302 	orr.w	r3, r3, #2
 8015342:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8015346:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015348:	2b00      	cmp	r3, #0
 801534a:	d007      	beq.n	801535c <create_name+0x268>
 801534c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801534e:	4619      	mov	r1, r3
 8015350:	481d      	ldr	r0, [pc, #116]	@ (80153c8 <create_name+0x2d4>)
 8015352:	f7fe fc7f 	bl	8013c54 <chk_chr>
 8015356:	4603      	mov	r3, r0
 8015358:	2b00      	cmp	r3, #0
 801535a:	d008      	beq.n	801536e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 801535c:	235f      	movs	r3, #95	@ 0x5f
 801535e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8015360:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015364:	f043 0303 	orr.w	r3, r3, #3
 8015368:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801536c:	e01b      	b.n	80153a6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 801536e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015370:	2b40      	cmp	r3, #64	@ 0x40
 8015372:	d909      	bls.n	8015388 <create_name+0x294>
 8015374:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015376:	2b5a      	cmp	r3, #90	@ 0x5a
 8015378:	d806      	bhi.n	8015388 <create_name+0x294>
					b |= 2;
 801537a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801537e:	f043 0302 	orr.w	r3, r3, #2
 8015382:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015386:	e00e      	b.n	80153a6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8015388:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801538a:	2b60      	cmp	r3, #96	@ 0x60
 801538c:	d90b      	bls.n	80153a6 <create_name+0x2b2>
 801538e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015390:	2b7a      	cmp	r3, #122	@ 0x7a
 8015392:	d808      	bhi.n	80153a6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8015394:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015398:	f043 0301 	orr.w	r3, r3, #1
 801539c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80153a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80153a2:	3b20      	subs	r3, #32
 80153a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 80153a6:	6a3b      	ldr	r3, [r7, #32]
 80153a8:	1c5a      	adds	r2, r3, #1
 80153aa:	623a      	str	r2, [r7, #32]
 80153ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80153ae:	b2d1      	uxtb	r1, r2
 80153b0:	687a      	ldr	r2, [r7, #4]
 80153b2:	4413      	add	r3, r2
 80153b4:	460a      	mov	r2, r1
 80153b6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 80153ba:	e763      	b.n	8015284 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 80153bc:	bf00      	nop
 80153be:	e006      	b.n	80153ce <create_name+0x2da>
 80153c0:	0801a55c 	.word	0x0801a55c
 80153c4:	0801c108 	.word	0x0801c108
 80153c8:	0801a568 	.word	0x0801a568
			if (si > di) break;			/* No extension */
 80153cc:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80153ce:	687b      	ldr	r3, [r7, #4]
 80153d0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80153d4:	2be5      	cmp	r3, #229	@ 0xe5
 80153d6:	d103      	bne.n	80153e0 <create_name+0x2ec>
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	2205      	movs	r2, #5
 80153dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 80153e0:	69fb      	ldr	r3, [r7, #28]
 80153e2:	2b08      	cmp	r3, #8
 80153e4:	d104      	bne.n	80153f0 <create_name+0x2fc>
 80153e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80153ea:	009b      	lsls	r3, r3, #2
 80153ec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 80153f0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80153f4:	f003 030c 	and.w	r3, r3, #12
 80153f8:	2b0c      	cmp	r3, #12
 80153fa:	d005      	beq.n	8015408 <create_name+0x314>
 80153fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015400:	f003 0303 	and.w	r3, r3, #3
 8015404:	2b03      	cmp	r3, #3
 8015406:	d105      	bne.n	8015414 <create_name+0x320>
 8015408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801540c:	f043 0302 	orr.w	r3, r3, #2
 8015410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015418:	f003 0302 	and.w	r3, r3, #2
 801541c:	2b00      	cmp	r3, #0
 801541e:	d117      	bne.n	8015450 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015420:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015424:	f003 0303 	and.w	r3, r3, #3
 8015428:	2b01      	cmp	r3, #1
 801542a:	d105      	bne.n	8015438 <create_name+0x344>
 801542c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015430:	f043 0310 	orr.w	r3, r3, #16
 8015434:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015438:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801543c:	f003 030c 	and.w	r3, r3, #12
 8015440:	2b04      	cmp	r3, #4
 8015442:	d105      	bne.n	8015450 <create_name+0x35c>
 8015444:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015448:	f043 0308 	orr.w	r3, r3, #8
 801544c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015456:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 801545a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 801545c:	4618      	mov	r0, r3
 801545e:	3728      	adds	r7, #40	@ 0x28
 8015460:	46bd      	mov	sp, r7
 8015462:	bd80      	pop	{r7, pc}

08015464 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015464:	b580      	push	{r7, lr}
 8015466:	b086      	sub	sp, #24
 8015468:	af00      	add	r7, sp, #0
 801546a:	6078      	str	r0, [r7, #4]
 801546c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	681b      	ldr	r3, [r3, #0]
 8015476:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015478:	e002      	b.n	8015480 <follow_path+0x1c>
 801547a:	683b      	ldr	r3, [r7, #0]
 801547c:	3301      	adds	r3, #1
 801547e:	603b      	str	r3, [r7, #0]
 8015480:	683b      	ldr	r3, [r7, #0]
 8015482:	781b      	ldrb	r3, [r3, #0]
 8015484:	2b2f      	cmp	r3, #47	@ 0x2f
 8015486:	d0f8      	beq.n	801547a <follow_path+0x16>
 8015488:	683b      	ldr	r3, [r7, #0]
 801548a:	781b      	ldrb	r3, [r3, #0]
 801548c:	2b5c      	cmp	r3, #92	@ 0x5c
 801548e:	d0f4      	beq.n	801547a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015490:	693b      	ldr	r3, [r7, #16]
 8015492:	2200      	movs	r2, #0
 8015494:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015496:	683b      	ldr	r3, [r7, #0]
 8015498:	781b      	ldrb	r3, [r3, #0]
 801549a:	2b1f      	cmp	r3, #31
 801549c:	d80a      	bhi.n	80154b4 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 801549e:	687b      	ldr	r3, [r7, #4]
 80154a0:	2280      	movs	r2, #128	@ 0x80
 80154a2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 80154a6:	2100      	movs	r1, #0
 80154a8:	6878      	ldr	r0, [r7, #4]
 80154aa:	f7ff f91c 	bl	80146e6 <dir_sdi>
 80154ae:	4603      	mov	r3, r0
 80154b0:	75fb      	strb	r3, [r7, #23]
 80154b2:	e043      	b.n	801553c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80154b4:	463b      	mov	r3, r7
 80154b6:	4619      	mov	r1, r3
 80154b8:	6878      	ldr	r0, [r7, #4]
 80154ba:	f7ff fe1b 	bl	80150f4 <create_name>
 80154be:	4603      	mov	r3, r0
 80154c0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80154c2:	7dfb      	ldrb	r3, [r7, #23]
 80154c4:	2b00      	cmp	r3, #0
 80154c6:	d134      	bne.n	8015532 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 80154c8:	6878      	ldr	r0, [r7, #4]
 80154ca:	f7ff fc5a 	bl	8014d82 <dir_find>
 80154ce:	4603      	mov	r3, r0
 80154d0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80154d8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80154da:	7dfb      	ldrb	r3, [r7, #23]
 80154dc:	2b00      	cmp	r3, #0
 80154de:	d00a      	beq.n	80154f6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80154e0:	7dfb      	ldrb	r3, [r7, #23]
 80154e2:	2b04      	cmp	r3, #4
 80154e4:	d127      	bne.n	8015536 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80154e6:	7afb      	ldrb	r3, [r7, #11]
 80154e8:	f003 0304 	and.w	r3, r3, #4
 80154ec:	2b00      	cmp	r3, #0
 80154ee:	d122      	bne.n	8015536 <follow_path+0xd2>
 80154f0:	2305      	movs	r3, #5
 80154f2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80154f4:	e01f      	b.n	8015536 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80154f6:	7afb      	ldrb	r3, [r7, #11]
 80154f8:	f003 0304 	and.w	r3, r3, #4
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d11c      	bne.n	801553a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015500:	693b      	ldr	r3, [r7, #16]
 8015502:	799b      	ldrb	r3, [r3, #6]
 8015504:	f003 0310 	and.w	r3, r3, #16
 8015508:	2b00      	cmp	r3, #0
 801550a:	d102      	bne.n	8015512 <follow_path+0xae>
				res = FR_NO_PATH; break;
 801550c:	2305      	movs	r3, #5
 801550e:	75fb      	strb	r3, [r7, #23]
 8015510:	e014      	b.n	801553c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015512:	68fb      	ldr	r3, [r7, #12]
 8015514:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	695b      	ldr	r3, [r3, #20]
 801551c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015520:	4413      	add	r3, r2
 8015522:	4619      	mov	r1, r3
 8015524:	68f8      	ldr	r0, [r7, #12]
 8015526:	f7ff fa65 	bl	80149f4 <ld_clust>
 801552a:	4602      	mov	r2, r0
 801552c:	693b      	ldr	r3, [r7, #16]
 801552e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015530:	e7c0      	b.n	80154b4 <follow_path+0x50>
			if (res != FR_OK) break;
 8015532:	bf00      	nop
 8015534:	e002      	b.n	801553c <follow_path+0xd8>
				break;
 8015536:	bf00      	nop
 8015538:	e000      	b.n	801553c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801553a:	bf00      	nop
			}
		}
	}

	return res;
 801553c:	7dfb      	ldrb	r3, [r7, #23]
}
 801553e:	4618      	mov	r0, r3
 8015540:	3718      	adds	r7, #24
 8015542:	46bd      	mov	sp, r7
 8015544:	bd80      	pop	{r7, pc}

08015546 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015546:	b480      	push	{r7}
 8015548:	b087      	sub	sp, #28
 801554a:	af00      	add	r7, sp, #0
 801554c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 801554e:	f04f 33ff 	mov.w	r3, #4294967295
 8015552:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	681b      	ldr	r3, [r3, #0]
 8015558:	2b00      	cmp	r3, #0
 801555a:	d031      	beq.n	80155c0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 801555c:	687b      	ldr	r3, [r7, #4]
 801555e:	681b      	ldr	r3, [r3, #0]
 8015560:	617b      	str	r3, [r7, #20]
 8015562:	e002      	b.n	801556a <get_ldnumber+0x24>
 8015564:	697b      	ldr	r3, [r7, #20]
 8015566:	3301      	adds	r3, #1
 8015568:	617b      	str	r3, [r7, #20]
 801556a:	697b      	ldr	r3, [r7, #20]
 801556c:	781b      	ldrb	r3, [r3, #0]
 801556e:	2b1f      	cmp	r3, #31
 8015570:	d903      	bls.n	801557a <get_ldnumber+0x34>
 8015572:	697b      	ldr	r3, [r7, #20]
 8015574:	781b      	ldrb	r3, [r3, #0]
 8015576:	2b3a      	cmp	r3, #58	@ 0x3a
 8015578:	d1f4      	bne.n	8015564 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801557a:	697b      	ldr	r3, [r7, #20]
 801557c:	781b      	ldrb	r3, [r3, #0]
 801557e:	2b3a      	cmp	r3, #58	@ 0x3a
 8015580:	d11c      	bne.n	80155bc <get_ldnumber+0x76>
			tp = *path;
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	1c5a      	adds	r2, r3, #1
 801558c:	60fa      	str	r2, [r7, #12]
 801558e:	781b      	ldrb	r3, [r3, #0]
 8015590:	3b30      	subs	r3, #48	@ 0x30
 8015592:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015594:	68bb      	ldr	r3, [r7, #8]
 8015596:	2b09      	cmp	r3, #9
 8015598:	d80e      	bhi.n	80155b8 <get_ldnumber+0x72>
 801559a:	68fa      	ldr	r2, [r7, #12]
 801559c:	697b      	ldr	r3, [r7, #20]
 801559e:	429a      	cmp	r2, r3
 80155a0:	d10a      	bne.n	80155b8 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 80155a2:	68bb      	ldr	r3, [r7, #8]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d107      	bne.n	80155b8 <get_ldnumber+0x72>
					vol = (int)i;
 80155a8:	68bb      	ldr	r3, [r7, #8]
 80155aa:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 80155ac:	697b      	ldr	r3, [r7, #20]
 80155ae:	3301      	adds	r3, #1
 80155b0:	617b      	str	r3, [r7, #20]
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	697a      	ldr	r2, [r7, #20]
 80155b6:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 80155b8:	693b      	ldr	r3, [r7, #16]
 80155ba:	e002      	b.n	80155c2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 80155bc:	2300      	movs	r3, #0
 80155be:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 80155c0:	693b      	ldr	r3, [r7, #16]
}
 80155c2:	4618      	mov	r0, r3
 80155c4:	371c      	adds	r7, #28
 80155c6:	46bd      	mov	sp, r7
 80155c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155cc:	4770      	bx	lr
	...

080155d0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80155d0:	b580      	push	{r7, lr}
 80155d2:	b082      	sub	sp, #8
 80155d4:	af00      	add	r7, sp, #0
 80155d6:	6078      	str	r0, [r7, #4]
 80155d8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80155da:	687b      	ldr	r3, [r7, #4]
 80155dc:	2200      	movs	r2, #0
 80155de:	70da      	strb	r2, [r3, #3]
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	f04f 32ff 	mov.w	r2, #4294967295
 80155e6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80155e8:	6839      	ldr	r1, [r7, #0]
 80155ea:	6878      	ldr	r0, [r7, #4]
 80155ec:	f7fe fcfe 	bl	8013fec <move_window>
 80155f0:	4603      	mov	r3, r0
 80155f2:	2b00      	cmp	r3, #0
 80155f4:	d001      	beq.n	80155fa <check_fs+0x2a>
 80155f6:	2304      	movs	r3, #4
 80155f8:	e038      	b.n	801566c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80155fa:	687b      	ldr	r3, [r7, #4]
 80155fc:	3334      	adds	r3, #52	@ 0x34
 80155fe:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015602:	4618      	mov	r0, r3
 8015604:	f7fe fa40 	bl	8013a88 <ld_word>
 8015608:	4603      	mov	r3, r0
 801560a:	461a      	mov	r2, r3
 801560c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015610:	429a      	cmp	r2, r3
 8015612:	d001      	beq.n	8015618 <check_fs+0x48>
 8015614:	2303      	movs	r3, #3
 8015616:	e029      	b.n	801566c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 801561e:	2be9      	cmp	r3, #233	@ 0xe9
 8015620:	d009      	beq.n	8015636 <check_fs+0x66>
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8015628:	2beb      	cmp	r3, #235	@ 0xeb
 801562a:	d11e      	bne.n	801566a <check_fs+0x9a>
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8015632:	2b90      	cmp	r3, #144	@ 0x90
 8015634:	d119      	bne.n	801566a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	3334      	adds	r3, #52	@ 0x34
 801563a:	3336      	adds	r3, #54	@ 0x36
 801563c:	4618      	mov	r0, r3
 801563e:	f7fe fa3c 	bl	8013aba <ld_dword>
 8015642:	4603      	mov	r3, r0
 8015644:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015648:	4a0a      	ldr	r2, [pc, #40]	@ (8015674 <check_fs+0xa4>)
 801564a:	4293      	cmp	r3, r2
 801564c:	d101      	bne.n	8015652 <check_fs+0x82>
 801564e:	2300      	movs	r3, #0
 8015650:	e00c      	b.n	801566c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	3334      	adds	r3, #52	@ 0x34
 8015656:	3352      	adds	r3, #82	@ 0x52
 8015658:	4618      	mov	r0, r3
 801565a:	f7fe fa2e 	bl	8013aba <ld_dword>
 801565e:	4603      	mov	r3, r0
 8015660:	4a05      	ldr	r2, [pc, #20]	@ (8015678 <check_fs+0xa8>)
 8015662:	4293      	cmp	r3, r2
 8015664:	d101      	bne.n	801566a <check_fs+0x9a>
 8015666:	2300      	movs	r3, #0
 8015668:	e000      	b.n	801566c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801566a:	2302      	movs	r3, #2
}
 801566c:	4618      	mov	r0, r3
 801566e:	3708      	adds	r7, #8
 8015670:	46bd      	mov	sp, r7
 8015672:	bd80      	pop	{r7, pc}
 8015674:	00544146 	.word	0x00544146
 8015678:	33544146 	.word	0x33544146

0801567c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 801567c:	b580      	push	{r7, lr}
 801567e:	b096      	sub	sp, #88	@ 0x58
 8015680:	af00      	add	r7, sp, #0
 8015682:	60f8      	str	r0, [r7, #12]
 8015684:	60b9      	str	r1, [r7, #8]
 8015686:	4613      	mov	r3, r2
 8015688:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801568a:	68bb      	ldr	r3, [r7, #8]
 801568c:	2200      	movs	r2, #0
 801568e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015690:	68f8      	ldr	r0, [r7, #12]
 8015692:	f7ff ff58 	bl	8015546 <get_ldnumber>
 8015696:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015698:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801569a:	2b00      	cmp	r3, #0
 801569c:	da01      	bge.n	80156a2 <find_volume+0x26>
 801569e:	230b      	movs	r3, #11
 80156a0:	e230      	b.n	8015b04 <find_volume+0x488>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80156a2:	4aa1      	ldr	r2, [pc, #644]	@ (8015928 <find_volume+0x2ac>)
 80156a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80156a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80156aa:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80156ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d101      	bne.n	80156b6 <find_volume+0x3a>
 80156b2:	230c      	movs	r3, #12
 80156b4:	e226      	b.n	8015b04 <find_volume+0x488>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 80156b6:	68bb      	ldr	r3, [r7, #8]
 80156b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80156ba:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80156bc:	79fb      	ldrb	r3, [r7, #7]
 80156be:	f023 0301 	bic.w	r3, r3, #1
 80156c2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80156c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156c6:	781b      	ldrb	r3, [r3, #0]
 80156c8:	2b00      	cmp	r3, #0
 80156ca:	d01a      	beq.n	8015702 <find_volume+0x86>
		stat = disk_status(fs->drv);
 80156cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80156ce:	785b      	ldrb	r3, [r3, #1]
 80156d0:	4618      	mov	r0, r3
 80156d2:	f7fe f93b 	bl	801394c <disk_status>
 80156d6:	4603      	mov	r3, r0
 80156d8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80156dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80156e0:	f003 0301 	and.w	r3, r3, #1
 80156e4:	2b00      	cmp	r3, #0
 80156e6:	d10c      	bne.n	8015702 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80156e8:	79fb      	ldrb	r3, [r7, #7]
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d007      	beq.n	80156fe <find_volume+0x82>
 80156ee:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80156f2:	f003 0304 	and.w	r3, r3, #4
 80156f6:	2b00      	cmp	r3, #0
 80156f8:	d001      	beq.n	80156fe <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80156fa:	230a      	movs	r3, #10
 80156fc:	e202      	b.n	8015b04 <find_volume+0x488>
			}
			return FR_OK;				/* The file system object is valid */
 80156fe:	2300      	movs	r3, #0
 8015700:	e200      	b.n	8015b04 <find_volume+0x488>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015702:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015704:	2200      	movs	r2, #0
 8015706:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801570a:	b2da      	uxtb	r2, r3
 801570c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801570e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015712:	785b      	ldrb	r3, [r3, #1]
 8015714:	4618      	mov	r0, r3
 8015716:	f7fe f933 	bl	8013980 <disk_initialize>
 801571a:	4603      	mov	r3, r0
 801571c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015720:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015724:	f003 0301 	and.w	r3, r3, #1
 8015728:	2b00      	cmp	r3, #0
 801572a:	d001      	beq.n	8015730 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801572c:	2303      	movs	r3, #3
 801572e:	e1e9      	b.n	8015b04 <find_volume+0x488>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015730:	79fb      	ldrb	r3, [r7, #7]
 8015732:	2b00      	cmp	r3, #0
 8015734:	d007      	beq.n	8015746 <find_volume+0xca>
 8015736:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801573a:	f003 0304 	and.w	r3, r3, #4
 801573e:	2b00      	cmp	r3, #0
 8015740:	d001      	beq.n	8015746 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015742:	230a      	movs	r3, #10
 8015744:	e1de      	b.n	8015b04 <find_volume+0x488>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015746:	2300      	movs	r3, #0
 8015748:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801574a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801574c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801574e:	f7ff ff3f 	bl	80155d0 <check_fs>
 8015752:	4603      	mov	r3, r0
 8015754:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015758:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 801575c:	2b02      	cmp	r3, #2
 801575e:	d149      	bne.n	80157f4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015760:	2300      	movs	r3, #0
 8015762:	643b      	str	r3, [r7, #64]	@ 0x40
 8015764:	e01e      	b.n	80157a4 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015766:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015768:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 801576c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801576e:	011b      	lsls	r3, r3, #4
 8015770:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015774:	4413      	add	r3, r2
 8015776:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801577a:	3304      	adds	r3, #4
 801577c:	781b      	ldrb	r3, [r3, #0]
 801577e:	2b00      	cmp	r3, #0
 8015780:	d006      	beq.n	8015790 <find_volume+0x114>
 8015782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015784:	3308      	adds	r3, #8
 8015786:	4618      	mov	r0, r3
 8015788:	f7fe f997 	bl	8013aba <ld_dword>
 801578c:	4602      	mov	r2, r0
 801578e:	e000      	b.n	8015792 <find_volume+0x116>
 8015790:	2200      	movs	r2, #0
 8015792:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015794:	009b      	lsls	r3, r3, #2
 8015796:	3358      	adds	r3, #88	@ 0x58
 8015798:	443b      	add	r3, r7
 801579a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 801579e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157a0:	3301      	adds	r3, #1
 80157a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80157a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157a6:	2b03      	cmp	r3, #3
 80157a8:	d9dd      	bls.n	8015766 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80157aa:	2300      	movs	r3, #0
 80157ac:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 80157ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157b0:	2b00      	cmp	r3, #0
 80157b2:	d002      	beq.n	80157ba <find_volume+0x13e>
 80157b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157b6:	3b01      	subs	r3, #1
 80157b8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80157ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157bc:	009b      	lsls	r3, r3, #2
 80157be:	3358      	adds	r3, #88	@ 0x58
 80157c0:	443b      	add	r3, r7
 80157c2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80157c6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80157c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80157ca:	2b00      	cmp	r3, #0
 80157cc:	d005      	beq.n	80157da <find_volume+0x15e>
 80157ce:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80157d0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80157d2:	f7ff fefd 	bl	80155d0 <check_fs>
 80157d6:	4603      	mov	r3, r0
 80157d8:	e000      	b.n	80157dc <find_volume+0x160>
 80157da:	2303      	movs	r3, #3
 80157dc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80157e0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80157e4:	2b01      	cmp	r3, #1
 80157e6:	d905      	bls.n	80157f4 <find_volume+0x178>
 80157e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157ea:	3301      	adds	r3, #1
 80157ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80157ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80157f0:	2b03      	cmp	r3, #3
 80157f2:	d9e2      	bls.n	80157ba <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80157f4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80157f8:	2b04      	cmp	r3, #4
 80157fa:	d101      	bne.n	8015800 <find_volume+0x184>
 80157fc:	2301      	movs	r3, #1
 80157fe:	e181      	b.n	8015b04 <find_volume+0x488>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015800:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015804:	2b01      	cmp	r3, #1
 8015806:	d901      	bls.n	801580c <find_volume+0x190>
 8015808:	230d      	movs	r3, #13
 801580a:	e17b      	b.n	8015b04 <find_volume+0x488>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801580c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801580e:	3334      	adds	r3, #52	@ 0x34
 8015810:	330b      	adds	r3, #11
 8015812:	4618      	mov	r0, r3
 8015814:	f7fe f938 	bl	8013a88 <ld_word>
 8015818:	4603      	mov	r3, r0
 801581a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801581e:	d001      	beq.n	8015824 <find_volume+0x1a8>
 8015820:	230d      	movs	r3, #13
 8015822:	e16f      	b.n	8015b04 <find_volume+0x488>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015826:	3334      	adds	r3, #52	@ 0x34
 8015828:	3316      	adds	r3, #22
 801582a:	4618      	mov	r0, r3
 801582c:	f7fe f92c 	bl	8013a88 <ld_word>
 8015830:	4603      	mov	r3, r0
 8015832:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8015834:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015836:	2b00      	cmp	r3, #0
 8015838:	d106      	bne.n	8015848 <find_volume+0x1cc>
 801583a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801583c:	3334      	adds	r3, #52	@ 0x34
 801583e:	3324      	adds	r3, #36	@ 0x24
 8015840:	4618      	mov	r0, r3
 8015842:	f7fe f93a 	bl	8013aba <ld_dword>
 8015846:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8015848:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801584a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801584c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 801584e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015850:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8015854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015856:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8015858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801585a:	789b      	ldrb	r3, [r3, #2]
 801585c:	2b01      	cmp	r3, #1
 801585e:	d005      	beq.n	801586c <find_volume+0x1f0>
 8015860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015862:	789b      	ldrb	r3, [r3, #2]
 8015864:	2b02      	cmp	r3, #2
 8015866:	d001      	beq.n	801586c <find_volume+0x1f0>
 8015868:	230d      	movs	r3, #13
 801586a:	e14b      	b.n	8015b04 <find_volume+0x488>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 801586c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801586e:	789b      	ldrb	r3, [r3, #2]
 8015870:	461a      	mov	r2, r3
 8015872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015874:	fb02 f303 	mul.w	r3, r2, r3
 8015878:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 801587a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801587c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8015880:	461a      	mov	r2, r3
 8015882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015884:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8015886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015888:	895b      	ldrh	r3, [r3, #10]
 801588a:	2b00      	cmp	r3, #0
 801588c:	d008      	beq.n	80158a0 <find_volume+0x224>
 801588e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015890:	895b      	ldrh	r3, [r3, #10]
 8015892:	461a      	mov	r2, r3
 8015894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015896:	895b      	ldrh	r3, [r3, #10]
 8015898:	3b01      	subs	r3, #1
 801589a:	4013      	ands	r3, r2
 801589c:	2b00      	cmp	r3, #0
 801589e:	d001      	beq.n	80158a4 <find_volume+0x228>
 80158a0:	230d      	movs	r3, #13
 80158a2:	e12f      	b.n	8015b04 <find_volume+0x488>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80158a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158a6:	3334      	adds	r3, #52	@ 0x34
 80158a8:	3311      	adds	r3, #17
 80158aa:	4618      	mov	r0, r3
 80158ac:	f7fe f8ec 	bl	8013a88 <ld_word>
 80158b0:	4603      	mov	r3, r0
 80158b2:	461a      	mov	r2, r3
 80158b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158b6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80158b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158ba:	891b      	ldrh	r3, [r3, #8]
 80158bc:	f003 030f 	and.w	r3, r3, #15
 80158c0:	b29b      	uxth	r3, r3
 80158c2:	2b00      	cmp	r3, #0
 80158c4:	d001      	beq.n	80158ca <find_volume+0x24e>
 80158c6:	230d      	movs	r3, #13
 80158c8:	e11c      	b.n	8015b04 <find_volume+0x488>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80158ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158cc:	3334      	adds	r3, #52	@ 0x34
 80158ce:	3313      	adds	r3, #19
 80158d0:	4618      	mov	r0, r3
 80158d2:	f7fe f8d9 	bl	8013a88 <ld_word>
 80158d6:	4603      	mov	r3, r0
 80158d8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80158da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80158dc:	2b00      	cmp	r3, #0
 80158de:	d106      	bne.n	80158ee <find_volume+0x272>
 80158e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158e2:	3334      	adds	r3, #52	@ 0x34
 80158e4:	3320      	adds	r3, #32
 80158e6:	4618      	mov	r0, r3
 80158e8:	f7fe f8e7 	bl	8013aba <ld_dword>
 80158ec:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80158ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80158f0:	3334      	adds	r3, #52	@ 0x34
 80158f2:	330e      	adds	r3, #14
 80158f4:	4618      	mov	r0, r3
 80158f6:	f7fe f8c7 	bl	8013a88 <ld_word>
 80158fa:	4603      	mov	r3, r0
 80158fc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80158fe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015900:	2b00      	cmp	r3, #0
 8015902:	d101      	bne.n	8015908 <find_volume+0x28c>
 8015904:	230d      	movs	r3, #13
 8015906:	e0fd      	b.n	8015b04 <find_volume+0x488>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015908:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801590a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801590c:	4413      	add	r3, r2
 801590e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015910:	8912      	ldrh	r2, [r2, #8]
 8015912:	0912      	lsrs	r2, r2, #4
 8015914:	b292      	uxth	r2, r2
 8015916:	4413      	add	r3, r2
 8015918:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 801591a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801591c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801591e:	429a      	cmp	r2, r3
 8015920:	d204      	bcs.n	801592c <find_volume+0x2b0>
 8015922:	230d      	movs	r3, #13
 8015924:	e0ee      	b.n	8015b04 <find_volume+0x488>
 8015926:	bf00      	nop
 8015928:	2000290c 	.word	0x2000290c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801592c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801592e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015930:	1ad3      	subs	r3, r2, r3
 8015932:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015934:	8952      	ldrh	r2, [r2, #10]
 8015936:	fbb3 f3f2 	udiv	r3, r3, r2
 801593a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801593c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801593e:	2b00      	cmp	r3, #0
 8015940:	d101      	bne.n	8015946 <find_volume+0x2ca>
 8015942:	230d      	movs	r3, #13
 8015944:	e0de      	b.n	8015b04 <find_volume+0x488>
		fmt = FS_FAT32;
 8015946:	2303      	movs	r3, #3
 8015948:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801594c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801594e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8015952:	4293      	cmp	r3, r2
 8015954:	d802      	bhi.n	801595c <find_volume+0x2e0>
 8015956:	2302      	movs	r3, #2
 8015958:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801595c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801595e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8015962:	4293      	cmp	r3, r2
 8015964:	d802      	bhi.n	801596c <find_volume+0x2f0>
 8015966:	2301      	movs	r3, #1
 8015968:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801596e:	1c9a      	adds	r2, r3, #2
 8015970:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015972:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8015974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015976:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015978:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801597a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801597c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801597e:	441a      	add	r2, r3
 8015980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015982:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8015984:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8015986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015988:	441a      	add	r2, r3
 801598a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801598c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 801598e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015992:	2b03      	cmp	r3, #3
 8015994:	d11e      	bne.n	80159d4 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8015996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015998:	3334      	adds	r3, #52	@ 0x34
 801599a:	332a      	adds	r3, #42	@ 0x2a
 801599c:	4618      	mov	r0, r3
 801599e:	f7fe f873 	bl	8013a88 <ld_word>
 80159a2:	4603      	mov	r3, r0
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d001      	beq.n	80159ac <find_volume+0x330>
 80159a8:	230d      	movs	r3, #13
 80159aa:	e0ab      	b.n	8015b04 <find_volume+0x488>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80159ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159ae:	891b      	ldrh	r3, [r3, #8]
 80159b0:	2b00      	cmp	r3, #0
 80159b2:	d001      	beq.n	80159b8 <find_volume+0x33c>
 80159b4:	230d      	movs	r3, #13
 80159b6:	e0a5      	b.n	8015b04 <find_volume+0x488>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80159b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159ba:	3334      	adds	r3, #52	@ 0x34
 80159bc:	332c      	adds	r3, #44	@ 0x2c
 80159be:	4618      	mov	r0, r3
 80159c0:	f7fe f87b 	bl	8013aba <ld_dword>
 80159c4:	4602      	mov	r2, r0
 80159c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159c8:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80159ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159cc:	699b      	ldr	r3, [r3, #24]
 80159ce:	009b      	lsls	r3, r3, #2
 80159d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80159d2:	e01f      	b.n	8015a14 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80159d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159d6:	891b      	ldrh	r3, [r3, #8]
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d101      	bne.n	80159e0 <find_volume+0x364>
 80159dc:	230d      	movs	r3, #13
 80159de:	e091      	b.n	8015b04 <find_volume+0x488>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80159e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80159e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80159e6:	441a      	add	r2, r3
 80159e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159ea:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80159ec:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80159f0:	2b02      	cmp	r3, #2
 80159f2:	d103      	bne.n	80159fc <find_volume+0x380>
 80159f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159f6:	699b      	ldr	r3, [r3, #24]
 80159f8:	005b      	lsls	r3, r3, #1
 80159fa:	e00a      	b.n	8015a12 <find_volume+0x396>
 80159fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80159fe:	699a      	ldr	r2, [r3, #24]
 8015a00:	4613      	mov	r3, r2
 8015a02:	005b      	lsls	r3, r3, #1
 8015a04:	4413      	add	r3, r2
 8015a06:	085a      	lsrs	r2, r3, #1
 8015a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a0a:	699b      	ldr	r3, [r3, #24]
 8015a0c:	f003 0301 	and.w	r3, r3, #1
 8015a10:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8015a12:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8015a14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a16:	69da      	ldr	r2, [r3, #28]
 8015a18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8015a1a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8015a1e:	0a5b      	lsrs	r3, r3, #9
 8015a20:	429a      	cmp	r2, r3
 8015a22:	d201      	bcs.n	8015a28 <find_volume+0x3ac>
 8015a24:	230d      	movs	r3, #13
 8015a26:	e06d      	b.n	8015b04 <find_volume+0x488>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8015a28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a2a:	f04f 32ff 	mov.w	r2, #4294967295
 8015a2e:	615a      	str	r2, [r3, #20]
 8015a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a32:	695a      	ldr	r2, [r3, #20]
 8015a34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a36:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8015a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a3a:	2280      	movs	r2, #128	@ 0x80
 8015a3c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8015a3e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015a42:	2b03      	cmp	r3, #3
 8015a44:	d149      	bne.n	8015ada <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8015a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a48:	3334      	adds	r3, #52	@ 0x34
 8015a4a:	3330      	adds	r3, #48	@ 0x30
 8015a4c:	4618      	mov	r0, r3
 8015a4e:	f7fe f81b 	bl	8013a88 <ld_word>
 8015a52:	4603      	mov	r3, r0
 8015a54:	2b01      	cmp	r3, #1
 8015a56:	d140      	bne.n	8015ada <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8015a58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015a5a:	3301      	adds	r3, #1
 8015a5c:	4619      	mov	r1, r3
 8015a5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015a60:	f7fe fac4 	bl	8013fec <move_window>
 8015a64:	4603      	mov	r3, r0
 8015a66:	2b00      	cmp	r3, #0
 8015a68:	d137      	bne.n	8015ada <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8015a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a6c:	2200      	movs	r2, #0
 8015a6e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8015a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a72:	3334      	adds	r3, #52	@ 0x34
 8015a74:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015a78:	4618      	mov	r0, r3
 8015a7a:	f7fe f805 	bl	8013a88 <ld_word>
 8015a7e:	4603      	mov	r3, r0
 8015a80:	461a      	mov	r2, r3
 8015a82:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015a86:	429a      	cmp	r2, r3
 8015a88:	d127      	bne.n	8015ada <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8015a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a8c:	3334      	adds	r3, #52	@ 0x34
 8015a8e:	4618      	mov	r0, r3
 8015a90:	f7fe f813 	bl	8013aba <ld_dword>
 8015a94:	4603      	mov	r3, r0
 8015a96:	4a1d      	ldr	r2, [pc, #116]	@ (8015b0c <find_volume+0x490>)
 8015a98:	4293      	cmp	r3, r2
 8015a9a:	d11e      	bne.n	8015ada <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8015a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015a9e:	3334      	adds	r3, #52	@ 0x34
 8015aa0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8015aa4:	4618      	mov	r0, r3
 8015aa6:	f7fe f808 	bl	8013aba <ld_dword>
 8015aaa:	4603      	mov	r3, r0
 8015aac:	4a18      	ldr	r2, [pc, #96]	@ (8015b10 <find_volume+0x494>)
 8015aae:	4293      	cmp	r3, r2
 8015ab0:	d113      	bne.n	8015ada <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8015ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ab4:	3334      	adds	r3, #52	@ 0x34
 8015ab6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8015aba:	4618      	mov	r0, r3
 8015abc:	f7fd fffd 	bl	8013aba <ld_dword>
 8015ac0:	4602      	mov	r2, r0
 8015ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ac4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8015ac6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ac8:	3334      	adds	r3, #52	@ 0x34
 8015aca:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8015ace:	4618      	mov	r0, r3
 8015ad0:	f7fd fff3 	bl	8013aba <ld_dword>
 8015ad4:	4602      	mov	r2, r0
 8015ad6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ad8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8015ada:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015adc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8015ae0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8015ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8015b14 <find_volume+0x498>)
 8015ae4:	881b      	ldrh	r3, [r3, #0]
 8015ae6:	3301      	adds	r3, #1
 8015ae8:	b29a      	uxth	r2, r3
 8015aea:	4b0a      	ldr	r3, [pc, #40]	@ (8015b14 <find_volume+0x498>)
 8015aec:	801a      	strh	r2, [r3, #0]
 8015aee:	4b09      	ldr	r3, [pc, #36]	@ (8015b14 <find_volume+0x498>)
 8015af0:	881a      	ldrh	r2, [r3, #0]
 8015af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015af4:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 8015af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015af8:	4a07      	ldr	r2, [pc, #28]	@ (8015b18 <find_volume+0x49c>)
 8015afa:	60da      	str	r2, [r3, #12]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8015afc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015afe:	f7fe fa0d 	bl	8013f1c <clear_lock>
#endif
	return FR_OK;
 8015b02:	2300      	movs	r3, #0
}
 8015b04:	4618      	mov	r0, r3
 8015b06:	3758      	adds	r7, #88	@ 0x58
 8015b08:	46bd      	mov	sp, r7
 8015b0a:	bd80      	pop	{r7, pc}
 8015b0c:	41615252 	.word	0x41615252
 8015b10:	61417272 	.word	0x61417272
 8015b14:	20002910 	.word	0x20002910
 8015b18:	20002934 	.word	0x20002934

08015b1c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8015b1c:	b580      	push	{r7, lr}
 8015b1e:	b084      	sub	sp, #16
 8015b20:	af00      	add	r7, sp, #0
 8015b22:	6078      	str	r0, [r7, #4]
 8015b24:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8015b26:	2309      	movs	r3, #9
 8015b28:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8015b2a:	687b      	ldr	r3, [r7, #4]
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d01c      	beq.n	8015b6a <validate+0x4e>
 8015b30:	687b      	ldr	r3, [r7, #4]
 8015b32:	681b      	ldr	r3, [r3, #0]
 8015b34:	2b00      	cmp	r3, #0
 8015b36:	d018      	beq.n	8015b6a <validate+0x4e>
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	681b      	ldr	r3, [r3, #0]
 8015b3c:	781b      	ldrb	r3, [r3, #0]
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d013      	beq.n	8015b6a <validate+0x4e>
 8015b42:	687b      	ldr	r3, [r7, #4]
 8015b44:	889a      	ldrh	r2, [r3, #4]
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	681b      	ldr	r3, [r3, #0]
 8015b4a:	88db      	ldrh	r3, [r3, #6]
 8015b4c:	429a      	cmp	r2, r3
 8015b4e:	d10c      	bne.n	8015b6a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	681b      	ldr	r3, [r3, #0]
 8015b54:	785b      	ldrb	r3, [r3, #1]
 8015b56:	4618      	mov	r0, r3
 8015b58:	f7fd fef8 	bl	801394c <disk_status>
 8015b5c:	4603      	mov	r3, r0
 8015b5e:	f003 0301 	and.w	r3, r3, #1
 8015b62:	2b00      	cmp	r3, #0
 8015b64:	d101      	bne.n	8015b6a <validate+0x4e>
			res = FR_OK;
 8015b66:	2300      	movs	r3, #0
 8015b68:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8015b6a:	7bfb      	ldrb	r3, [r7, #15]
 8015b6c:	2b00      	cmp	r3, #0
 8015b6e:	d102      	bne.n	8015b76 <validate+0x5a>
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	681b      	ldr	r3, [r3, #0]
 8015b74:	e000      	b.n	8015b78 <validate+0x5c>
 8015b76:	2300      	movs	r3, #0
 8015b78:	683a      	ldr	r2, [r7, #0]
 8015b7a:	6013      	str	r3, [r2, #0]
	return res;
 8015b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8015b7e:	4618      	mov	r0, r3
 8015b80:	3710      	adds	r7, #16
 8015b82:	46bd      	mov	sp, r7
 8015b84:	bd80      	pop	{r7, pc}
	...

08015b88 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8015b88:	b580      	push	{r7, lr}
 8015b8a:	b088      	sub	sp, #32
 8015b8c:	af00      	add	r7, sp, #0
 8015b8e:	60f8      	str	r0, [r7, #12]
 8015b90:	60b9      	str	r1, [r7, #8]
 8015b92:	4613      	mov	r3, r2
 8015b94:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8015b96:	68bb      	ldr	r3, [r7, #8]
 8015b98:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8015b9a:	f107 0310 	add.w	r3, r7, #16
 8015b9e:	4618      	mov	r0, r3
 8015ba0:	f7ff fcd1 	bl	8015546 <get_ldnumber>
 8015ba4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8015ba6:	69fb      	ldr	r3, [r7, #28]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	da01      	bge.n	8015bb0 <f_mount+0x28>
 8015bac:	230b      	movs	r3, #11
 8015bae:	e02b      	b.n	8015c08 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8015bb0:	4a17      	ldr	r2, [pc, #92]	@ (8015c10 <f_mount+0x88>)
 8015bb2:	69fb      	ldr	r3, [r7, #28]
 8015bb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015bb8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8015bba:	69bb      	ldr	r3, [r7, #24]
 8015bbc:	2b00      	cmp	r3, #0
 8015bbe:	d005      	beq.n	8015bcc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8015bc0:	69b8      	ldr	r0, [r7, #24]
 8015bc2:	f7fe f9ab 	bl	8013f1c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8015bc6:	69bb      	ldr	r3, [r7, #24]
 8015bc8:	2200      	movs	r2, #0
 8015bca:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8015bcc:	68fb      	ldr	r3, [r7, #12]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d002      	beq.n	8015bd8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	2200      	movs	r2, #0
 8015bd6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8015bd8:	68fa      	ldr	r2, [r7, #12]
 8015bda:	490d      	ldr	r1, [pc, #52]	@ (8015c10 <f_mount+0x88>)
 8015bdc:	69fb      	ldr	r3, [r7, #28]
 8015bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8015be2:	68fb      	ldr	r3, [r7, #12]
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d002      	beq.n	8015bee <f_mount+0x66>
 8015be8:	79fb      	ldrb	r3, [r7, #7]
 8015bea:	2b01      	cmp	r3, #1
 8015bec:	d001      	beq.n	8015bf2 <f_mount+0x6a>
 8015bee:	2300      	movs	r3, #0
 8015bf0:	e00a      	b.n	8015c08 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8015bf2:	f107 010c 	add.w	r1, r7, #12
 8015bf6:	f107 0308 	add.w	r3, r7, #8
 8015bfa:	2200      	movs	r2, #0
 8015bfc:	4618      	mov	r0, r3
 8015bfe:	f7ff fd3d 	bl	801567c <find_volume>
 8015c02:	4603      	mov	r3, r0
 8015c04:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8015c06:	7dfb      	ldrb	r3, [r7, #23]
}
 8015c08:	4618      	mov	r0, r3
 8015c0a:	3720      	adds	r7, #32
 8015c0c:	46bd      	mov	sp, r7
 8015c0e:	bd80      	pop	{r7, pc}
 8015c10:	2000290c 	.word	0x2000290c

08015c14 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8015c14:	b580      	push	{r7, lr}
 8015c16:	b09a      	sub	sp, #104	@ 0x68
 8015c18:	af00      	add	r7, sp, #0
 8015c1a:	60f8      	str	r0, [r7, #12]
 8015c1c:	60b9      	str	r1, [r7, #8]
 8015c1e:	4613      	mov	r3, r2
 8015c20:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8015c22:	68fb      	ldr	r3, [r7, #12]
 8015c24:	2b00      	cmp	r3, #0
 8015c26:	d101      	bne.n	8015c2c <f_open+0x18>
 8015c28:	2309      	movs	r3, #9
 8015c2a:	e1a9      	b.n	8015f80 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8015c2c:	79fb      	ldrb	r3, [r7, #7]
 8015c2e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015c32:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8015c34:	79fa      	ldrb	r2, [r7, #7]
 8015c36:	f107 0114 	add.w	r1, r7, #20
 8015c3a:	f107 0308 	add.w	r3, r7, #8
 8015c3e:	4618      	mov	r0, r3
 8015c40:	f7ff fd1c 	bl	801567c <find_volume>
 8015c44:	4603      	mov	r3, r0
 8015c46:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 8015c4a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	f040 818d 	bne.w	8015f6e <f_open+0x35a>
		dj.obj.fs = fs;
 8015c54:	697b      	ldr	r3, [r7, #20]
 8015c56:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8015c58:	68ba      	ldr	r2, [r7, #8]
 8015c5a:	f107 0318 	add.w	r3, r7, #24
 8015c5e:	4611      	mov	r1, r2
 8015c60:	4618      	mov	r0, r3
 8015c62:	f7ff fbff 	bl	8015464 <follow_path>
 8015c66:	4603      	mov	r3, r0
 8015c68:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8015c6c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015c70:	2b00      	cmp	r3, #0
 8015c72:	d118      	bne.n	8015ca6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8015c74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8015c78:	b25b      	sxtb	r3, r3
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	da03      	bge.n	8015c86 <f_open+0x72>
				res = FR_INVALID_NAME;
 8015c7e:	2306      	movs	r3, #6
 8015c80:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015c84:	e00f      	b.n	8015ca6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015c86:	79fb      	ldrb	r3, [r7, #7]
 8015c88:	2b01      	cmp	r3, #1
 8015c8a:	bf8c      	ite	hi
 8015c8c:	2301      	movhi	r3, #1
 8015c8e:	2300      	movls	r3, #0
 8015c90:	b2db      	uxtb	r3, r3
 8015c92:	461a      	mov	r2, r3
 8015c94:	f107 0318 	add.w	r3, r7, #24
 8015c98:	4611      	mov	r1, r2
 8015c9a:	4618      	mov	r0, r3
 8015c9c:	f7fd fff6 	bl	8013c8c <chk_lock>
 8015ca0:	4603      	mov	r3, r0
 8015ca2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8015ca6:	79fb      	ldrb	r3, [r7, #7]
 8015ca8:	f003 031c 	and.w	r3, r3, #28
 8015cac:	2b00      	cmp	r3, #0
 8015cae:	d07f      	beq.n	8015db0 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8015cb0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d017      	beq.n	8015ce8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8015cb8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015cbc:	2b04      	cmp	r3, #4
 8015cbe:	d10e      	bne.n	8015cde <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8015cc0:	f7fe f840 	bl	8013d44 <enq_lock>
 8015cc4:	4603      	mov	r3, r0
 8015cc6:	2b00      	cmp	r3, #0
 8015cc8:	d006      	beq.n	8015cd8 <f_open+0xc4>
 8015cca:	f107 0318 	add.w	r3, r7, #24
 8015cce:	4618      	mov	r0, r3
 8015cd0:	f7ff f918 	bl	8014f04 <dir_register>
 8015cd4:	4603      	mov	r3, r0
 8015cd6:	e000      	b.n	8015cda <f_open+0xc6>
 8015cd8:	2312      	movs	r3, #18
 8015cda:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8015cde:	79fb      	ldrb	r3, [r7, #7]
 8015ce0:	f043 0308 	orr.w	r3, r3, #8
 8015ce4:	71fb      	strb	r3, [r7, #7]
 8015ce6:	e010      	b.n	8015d0a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8015ce8:	7fbb      	ldrb	r3, [r7, #30]
 8015cea:	f003 0311 	and.w	r3, r3, #17
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d003      	beq.n	8015cfa <f_open+0xe6>
					res = FR_DENIED;
 8015cf2:	2307      	movs	r3, #7
 8015cf4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015cf8:	e007      	b.n	8015d0a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8015cfa:	79fb      	ldrb	r3, [r7, #7]
 8015cfc:	f003 0304 	and.w	r3, r3, #4
 8015d00:	2b00      	cmp	r3, #0
 8015d02:	d002      	beq.n	8015d0a <f_open+0xf6>
 8015d04:	2308      	movs	r3, #8
 8015d06:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8015d0a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	d168      	bne.n	8015de4 <f_open+0x1d0>
 8015d12:	79fb      	ldrb	r3, [r7, #7]
 8015d14:	f003 0308 	and.w	r3, r3, #8
 8015d18:	2b00      	cmp	r3, #0
 8015d1a:	d063      	beq.n	8015de4 <f_open+0x1d0>
				dw = GET_FATTIME();
 8015d1c:	f7fc f974 	bl	8012008 <get_fattime>
 8015d20:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8015d22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d24:	330e      	adds	r3, #14
 8015d26:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015d28:	4618      	mov	r0, r3
 8015d2a:	f7fd ff04 	bl	8013b36 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8015d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d30:	3316      	adds	r3, #22
 8015d32:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015d34:	4618      	mov	r0, r3
 8015d36:	f7fd fefe 	bl	8013b36 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8015d3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d3c:	330b      	adds	r3, #11
 8015d3e:	2220      	movs	r2, #32
 8015d40:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8015d42:	697b      	ldr	r3, [r7, #20]
 8015d44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d46:	4611      	mov	r1, r2
 8015d48:	4618      	mov	r0, r3
 8015d4a:	f7fe fe53 	bl	80149f4 <ld_clust>
 8015d4e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8015d50:	697b      	ldr	r3, [r7, #20]
 8015d52:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8015d54:	2200      	movs	r2, #0
 8015d56:	4618      	mov	r0, r3
 8015d58:	f7fe fe6b 	bl	8014a32 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8015d5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d5e:	331c      	adds	r3, #28
 8015d60:	2100      	movs	r1, #0
 8015d62:	4618      	mov	r0, r3
 8015d64:	f7fd fee7 	bl	8013b36 <st_dword>
					fs->wflag = 1;
 8015d68:	697b      	ldr	r3, [r7, #20]
 8015d6a:	2201      	movs	r2, #1
 8015d6c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8015d6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	d037      	beq.n	8015de4 <f_open+0x1d0>
						dw = fs->winsect;
 8015d74:	697b      	ldr	r3, [r7, #20]
 8015d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8015d78:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 8015d7a:	f107 0318 	add.w	r3, r7, #24
 8015d7e:	2200      	movs	r2, #0
 8015d80:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8015d82:	4618      	mov	r0, r3
 8015d84:	f7fe fb7e 	bl	8014484 <remove_chain>
 8015d88:	4603      	mov	r3, r0
 8015d8a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 8015d8e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d126      	bne.n	8015de4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8015d96:	697b      	ldr	r3, [r7, #20]
 8015d98:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8015d9a:	4618      	mov	r0, r3
 8015d9c:	f7fe f926 	bl	8013fec <move_window>
 8015da0:	4603      	mov	r3, r0
 8015da2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8015da6:	697b      	ldr	r3, [r7, #20]
 8015da8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8015daa:	3a01      	subs	r2, #1
 8015dac:	611a      	str	r2, [r3, #16]
 8015dae:	e019      	b.n	8015de4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8015db0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015db4:	2b00      	cmp	r3, #0
 8015db6:	d115      	bne.n	8015de4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8015db8:	7fbb      	ldrb	r3, [r7, #30]
 8015dba:	f003 0310 	and.w	r3, r3, #16
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d003      	beq.n	8015dca <f_open+0x1b6>
					res = FR_NO_FILE;
 8015dc2:	2304      	movs	r3, #4
 8015dc4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015dc8:	e00c      	b.n	8015de4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8015dca:	79fb      	ldrb	r3, [r7, #7]
 8015dcc:	f003 0302 	and.w	r3, r3, #2
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d007      	beq.n	8015de4 <f_open+0x1d0>
 8015dd4:	7fbb      	ldrb	r3, [r7, #30]
 8015dd6:	f003 0301 	and.w	r3, r3, #1
 8015dda:	2b00      	cmp	r3, #0
 8015ddc:	d002      	beq.n	8015de4 <f_open+0x1d0>
						res = FR_DENIED;
 8015dde:	2307      	movs	r3, #7
 8015de0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 8015de4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015de8:	2b00      	cmp	r3, #0
 8015dea:	d126      	bne.n	8015e3a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8015dec:	79fb      	ldrb	r3, [r7, #7]
 8015dee:	f003 0308 	and.w	r3, r3, #8
 8015df2:	2b00      	cmp	r3, #0
 8015df4:	d003      	beq.n	8015dfe <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8015df6:	79fb      	ldrb	r3, [r7, #7]
 8015df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015dfc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8015dfe:	697b      	ldr	r3, [r7, #20]
 8015e00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015e02:	68fb      	ldr	r3, [r7, #12]
 8015e04:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8015e06:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015e08:	68fb      	ldr	r3, [r7, #12]
 8015e0a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8015e0c:	79fb      	ldrb	r3, [r7, #7]
 8015e0e:	2b01      	cmp	r3, #1
 8015e10:	bf8c      	ite	hi
 8015e12:	2301      	movhi	r3, #1
 8015e14:	2300      	movls	r3, #0
 8015e16:	b2db      	uxtb	r3, r3
 8015e18:	461a      	mov	r2, r3
 8015e1a:	f107 0318 	add.w	r3, r7, #24
 8015e1e:	4611      	mov	r1, r2
 8015e20:	4618      	mov	r0, r3
 8015e22:	f7fd ffb1 	bl	8013d88 <inc_lock>
 8015e26:	4602      	mov	r2, r0
 8015e28:	68fb      	ldr	r3, [r7, #12]
 8015e2a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8015e2c:	68fb      	ldr	r3, [r7, #12]
 8015e2e:	691b      	ldr	r3, [r3, #16]
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d102      	bne.n	8015e3a <f_open+0x226>
 8015e34:	2302      	movs	r3, #2
 8015e36:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8015e3a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	f040 8095 	bne.w	8015f6e <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8015e44:	697b      	ldr	r3, [r7, #20]
 8015e46:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015e48:	4611      	mov	r1, r2
 8015e4a:	4618      	mov	r0, r3
 8015e4c:	f7fe fdd2 	bl	80149f4 <ld_clust>
 8015e50:	4602      	mov	r2, r0
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8015e56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e58:	331c      	adds	r3, #28
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	f7fd fe2d 	bl	8013aba <ld_dword>
 8015e60:	4602      	mov	r2, r0
 8015e62:	68fb      	ldr	r3, [r7, #12]
 8015e64:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8015e66:	68fb      	ldr	r3, [r7, #12]
 8015e68:	2200      	movs	r2, #0
 8015e6a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8015e6c:	697a      	ldr	r2, [r7, #20]
 8015e6e:	68fb      	ldr	r3, [r7, #12]
 8015e70:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8015e72:	697b      	ldr	r3, [r7, #20]
 8015e74:	88da      	ldrh	r2, [r3, #6]
 8015e76:	68fb      	ldr	r3, [r7, #12]
 8015e78:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	79fa      	ldrb	r2, [r7, #7]
 8015e7e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8015e80:	68fb      	ldr	r3, [r7, #12]
 8015e82:	2200      	movs	r2, #0
 8015e84:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8015e86:	68fb      	ldr	r3, [r7, #12]
 8015e88:	2200      	movs	r2, #0
 8015e8a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	3330      	adds	r3, #48	@ 0x30
 8015e96:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8015e9a:	2100      	movs	r1, #0
 8015e9c:	4618      	mov	r0, r3
 8015e9e:	f7fd fe97 	bl	8013bd0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8015ea2:	79fb      	ldrb	r3, [r7, #7]
 8015ea4:	f003 0320 	and.w	r3, r3, #32
 8015ea8:	2b00      	cmp	r3, #0
 8015eaa:	d060      	beq.n	8015f6e <f_open+0x35a>
 8015eac:	68fb      	ldr	r3, [r7, #12]
 8015eae:	68db      	ldr	r3, [r3, #12]
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d05c      	beq.n	8015f6e <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8015eb4:	68fb      	ldr	r3, [r7, #12]
 8015eb6:	68da      	ldr	r2, [r3, #12]
 8015eb8:	68fb      	ldr	r3, [r7, #12]
 8015eba:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8015ebc:	697b      	ldr	r3, [r7, #20]
 8015ebe:	895b      	ldrh	r3, [r3, #10]
 8015ec0:	025b      	lsls	r3, r3, #9
 8015ec2:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	689b      	ldr	r3, [r3, #8]
 8015ec8:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015eca:	68fb      	ldr	r3, [r7, #12]
 8015ecc:	68db      	ldr	r3, [r3, #12]
 8015ece:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015ed0:	e016      	b.n	8015f00 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015ed6:	4618      	mov	r0, r3
 8015ed8:	f7fe f943 	bl	8014162 <get_fat>
 8015edc:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8015ede:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015ee0:	2b01      	cmp	r3, #1
 8015ee2:	d802      	bhi.n	8015eea <f_open+0x2d6>
 8015ee4:	2302      	movs	r3, #2
 8015ee6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8015eea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8015eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015ef0:	d102      	bne.n	8015ef8 <f_open+0x2e4>
 8015ef2:	2301      	movs	r3, #1
 8015ef4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8015ef8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015efa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015efc:	1ad3      	subs	r3, r2, r3
 8015efe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8015f00:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d103      	bne.n	8015f10 <f_open+0x2fc>
 8015f08:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8015f0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015f0c:	429a      	cmp	r2, r3
 8015f0e:	d8e0      	bhi.n	8015ed2 <f_open+0x2be>
				}
				fp->clust = clst;
 8015f10:	68fb      	ldr	r3, [r7, #12]
 8015f12:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8015f14:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8015f16:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015f1a:	2b00      	cmp	r3, #0
 8015f1c:	d127      	bne.n	8015f6e <f_open+0x35a>
 8015f1e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015f20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d022      	beq.n	8015f6e <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8015f28:	697b      	ldr	r3, [r7, #20]
 8015f2a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8015f2c:	4618      	mov	r0, r3
 8015f2e:	f7fe f8f9 	bl	8014124 <clust2sect>
 8015f32:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8015f34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f36:	2b00      	cmp	r3, #0
 8015f38:	d103      	bne.n	8015f42 <f_open+0x32e>
						res = FR_INT_ERR;
 8015f3a:	2302      	movs	r3, #2
 8015f3c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8015f40:	e015      	b.n	8015f6e <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8015f42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8015f44:	0a5a      	lsrs	r2, r3, #9
 8015f46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f48:	441a      	add	r2, r3
 8015f4a:	68fb      	ldr	r3, [r7, #12]
 8015f4c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8015f4e:	697b      	ldr	r3, [r7, #20]
 8015f50:	7858      	ldrb	r0, [r3, #1]
 8015f52:	68fb      	ldr	r3, [r7, #12]
 8015f54:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8015f58:	68fb      	ldr	r3, [r7, #12]
 8015f5a:	6a1a      	ldr	r2, [r3, #32]
 8015f5c:	2301      	movs	r3, #1
 8015f5e:	f7fd fd35 	bl	80139cc <disk_read>
 8015f62:	4603      	mov	r3, r0
 8015f64:	2b00      	cmp	r3, #0
 8015f66:	d002      	beq.n	8015f6e <f_open+0x35a>
 8015f68:	2301      	movs	r3, #1
 8015f6a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8015f6e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	d002      	beq.n	8015f7c <f_open+0x368>
 8015f76:	68fb      	ldr	r3, [r7, #12]
 8015f78:	2200      	movs	r2, #0
 8015f7a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015f7c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8015f80:	4618      	mov	r0, r3
 8015f82:	3768      	adds	r7, #104	@ 0x68
 8015f84:	46bd      	mov	sp, r7
 8015f86:	bd80      	pop	{r7, pc}

08015f88 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8015f88:	b580      	push	{r7, lr}
 8015f8a:	b08c      	sub	sp, #48	@ 0x30
 8015f8c:	af00      	add	r7, sp, #0
 8015f8e:	60f8      	str	r0, [r7, #12]
 8015f90:	60b9      	str	r1, [r7, #8]
 8015f92:	607a      	str	r2, [r7, #4]
 8015f94:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8015f96:	68bb      	ldr	r3, [r7, #8]
 8015f98:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8015f9a:	683b      	ldr	r3, [r7, #0]
 8015f9c:	2200      	movs	r2, #0
 8015f9e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8015fa0:	68fb      	ldr	r3, [r7, #12]
 8015fa2:	f107 0210 	add.w	r2, r7, #16
 8015fa6:	4611      	mov	r1, r2
 8015fa8:	4618      	mov	r0, r3
 8015faa:	f7ff fdb7 	bl	8015b1c <validate>
 8015fae:	4603      	mov	r3, r0
 8015fb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8015fb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015fb8:	2b00      	cmp	r3, #0
 8015fba:	d107      	bne.n	8015fcc <f_write+0x44>
 8015fbc:	68fb      	ldr	r3, [r7, #12]
 8015fbe:	7d5b      	ldrb	r3, [r3, #21]
 8015fc0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8015fc4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d002      	beq.n	8015fd2 <f_write+0x4a>
 8015fcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015fd0:	e14b      	b.n	801626a <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8015fd2:	68fb      	ldr	r3, [r7, #12]
 8015fd4:	7d1b      	ldrb	r3, [r3, #20]
 8015fd6:	f003 0302 	and.w	r3, r3, #2
 8015fda:	2b00      	cmp	r3, #0
 8015fdc:	d101      	bne.n	8015fe2 <f_write+0x5a>
 8015fde:	2307      	movs	r3, #7
 8015fe0:	e143      	b.n	801626a <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8015fe2:	68fb      	ldr	r3, [r7, #12]
 8015fe4:	699a      	ldr	r2, [r3, #24]
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	441a      	add	r2, r3
 8015fea:	68fb      	ldr	r3, [r7, #12]
 8015fec:	699b      	ldr	r3, [r3, #24]
 8015fee:	429a      	cmp	r2, r3
 8015ff0:	f080 812d 	bcs.w	801624e <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8015ff4:	68fb      	ldr	r3, [r7, #12]
 8015ff6:	699b      	ldr	r3, [r3, #24]
 8015ff8:	43db      	mvns	r3, r3
 8015ffa:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8015ffc:	e127      	b.n	801624e <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8015ffe:	68fb      	ldr	r3, [r7, #12]
 8016000:	699b      	ldr	r3, [r3, #24]
 8016002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016006:	2b00      	cmp	r3, #0
 8016008:	f040 80e3 	bne.w	80161d2 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	699b      	ldr	r3, [r3, #24]
 8016010:	0a5b      	lsrs	r3, r3, #9
 8016012:	693a      	ldr	r2, [r7, #16]
 8016014:	8952      	ldrh	r2, [r2, #10]
 8016016:	3a01      	subs	r2, #1
 8016018:	4013      	ands	r3, r2
 801601a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801601c:	69bb      	ldr	r3, [r7, #24]
 801601e:	2b00      	cmp	r3, #0
 8016020:	d143      	bne.n	80160aa <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	699b      	ldr	r3, [r3, #24]
 8016026:	2b00      	cmp	r3, #0
 8016028:	d10c      	bne.n	8016044 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801602a:	68fb      	ldr	r3, [r7, #12]
 801602c:	689b      	ldr	r3, [r3, #8]
 801602e:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8016030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016032:	2b00      	cmp	r3, #0
 8016034:	d11a      	bne.n	801606c <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8016036:	68fb      	ldr	r3, [r7, #12]
 8016038:	2100      	movs	r1, #0
 801603a:	4618      	mov	r0, r3
 801603c:	f7fe fa87 	bl	801454e <create_chain>
 8016040:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016042:	e013      	b.n	801606c <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8016044:	68fb      	ldr	r3, [r7, #12]
 8016046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016048:	2b00      	cmp	r3, #0
 801604a:	d007      	beq.n	801605c <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	699b      	ldr	r3, [r3, #24]
 8016050:	4619      	mov	r1, r3
 8016052:	68f8      	ldr	r0, [r7, #12]
 8016054:	f7fe fb13 	bl	801467e <clmt_clust>
 8016058:	62b8      	str	r0, [r7, #40]	@ 0x28
 801605a:	e007      	b.n	801606c <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801605c:	68fa      	ldr	r2, [r7, #12]
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	69db      	ldr	r3, [r3, #28]
 8016062:	4619      	mov	r1, r3
 8016064:	4610      	mov	r0, r2
 8016066:	f7fe fa72 	bl	801454e <create_chain>
 801606a:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801606e:	2b00      	cmp	r3, #0
 8016070:	f000 80f2 	beq.w	8016258 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016076:	2b01      	cmp	r3, #1
 8016078:	d104      	bne.n	8016084 <f_write+0xfc>
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	2202      	movs	r2, #2
 801607e:	755a      	strb	r2, [r3, #21]
 8016080:	2302      	movs	r3, #2
 8016082:	e0f2      	b.n	801626a <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016086:	f1b3 3fff 	cmp.w	r3, #4294967295
 801608a:	d104      	bne.n	8016096 <f_write+0x10e>
 801608c:	68fb      	ldr	r3, [r7, #12]
 801608e:	2201      	movs	r2, #1
 8016090:	755a      	strb	r2, [r3, #21]
 8016092:	2301      	movs	r3, #1
 8016094:	e0e9      	b.n	801626a <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8016096:	68fb      	ldr	r3, [r7, #12]
 8016098:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801609a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801609c:	68fb      	ldr	r3, [r7, #12]
 801609e:	689b      	ldr	r3, [r3, #8]
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	d102      	bne.n	80160aa <f_write+0x122>
 80160a4:	68fb      	ldr	r3, [r7, #12]
 80160a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80160a8:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80160aa:	68fb      	ldr	r3, [r7, #12]
 80160ac:	7d1b      	ldrb	r3, [r3, #20]
 80160ae:	b25b      	sxtb	r3, r3
 80160b0:	2b00      	cmp	r3, #0
 80160b2:	da18      	bge.n	80160e6 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80160b4:	693b      	ldr	r3, [r7, #16]
 80160b6:	7858      	ldrb	r0, [r3, #1]
 80160b8:	68fb      	ldr	r3, [r7, #12]
 80160ba:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80160be:	68fb      	ldr	r3, [r7, #12]
 80160c0:	6a1a      	ldr	r2, [r3, #32]
 80160c2:	2301      	movs	r3, #1
 80160c4:	f7fd fca2 	bl	8013a0c <disk_write>
 80160c8:	4603      	mov	r3, r0
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d004      	beq.n	80160d8 <f_write+0x150>
 80160ce:	68fb      	ldr	r3, [r7, #12]
 80160d0:	2201      	movs	r2, #1
 80160d2:	755a      	strb	r2, [r3, #21]
 80160d4:	2301      	movs	r3, #1
 80160d6:	e0c8      	b.n	801626a <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80160d8:	68fb      	ldr	r3, [r7, #12]
 80160da:	7d1b      	ldrb	r3, [r3, #20]
 80160dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80160e0:	b2da      	uxtb	r2, r3
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80160e6:	693a      	ldr	r2, [r7, #16]
 80160e8:	68fb      	ldr	r3, [r7, #12]
 80160ea:	69db      	ldr	r3, [r3, #28]
 80160ec:	4619      	mov	r1, r3
 80160ee:	4610      	mov	r0, r2
 80160f0:	f7fe f818 	bl	8014124 <clust2sect>
 80160f4:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80160f6:	697b      	ldr	r3, [r7, #20]
 80160f8:	2b00      	cmp	r3, #0
 80160fa:	d104      	bne.n	8016106 <f_write+0x17e>
 80160fc:	68fb      	ldr	r3, [r7, #12]
 80160fe:	2202      	movs	r2, #2
 8016100:	755a      	strb	r2, [r3, #21]
 8016102:	2302      	movs	r3, #2
 8016104:	e0b1      	b.n	801626a <f_write+0x2e2>
			sect += csect;
 8016106:	697a      	ldr	r2, [r7, #20]
 8016108:	69bb      	ldr	r3, [r7, #24]
 801610a:	4413      	add	r3, r2
 801610c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	0a5b      	lsrs	r3, r3, #9
 8016112:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016114:	6a3b      	ldr	r3, [r7, #32]
 8016116:	2b00      	cmp	r3, #0
 8016118:	d03c      	beq.n	8016194 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801611a:	69ba      	ldr	r2, [r7, #24]
 801611c:	6a3b      	ldr	r3, [r7, #32]
 801611e:	4413      	add	r3, r2
 8016120:	693a      	ldr	r2, [r7, #16]
 8016122:	8952      	ldrh	r2, [r2, #10]
 8016124:	4293      	cmp	r3, r2
 8016126:	d905      	bls.n	8016134 <f_write+0x1ac>
					cc = fs->csize - csect;
 8016128:	693b      	ldr	r3, [r7, #16]
 801612a:	895b      	ldrh	r3, [r3, #10]
 801612c:	461a      	mov	r2, r3
 801612e:	69bb      	ldr	r3, [r7, #24]
 8016130:	1ad3      	subs	r3, r2, r3
 8016132:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016134:	693b      	ldr	r3, [r7, #16]
 8016136:	7858      	ldrb	r0, [r3, #1]
 8016138:	6a3b      	ldr	r3, [r7, #32]
 801613a:	697a      	ldr	r2, [r7, #20]
 801613c:	69f9      	ldr	r1, [r7, #28]
 801613e:	f7fd fc65 	bl	8013a0c <disk_write>
 8016142:	4603      	mov	r3, r0
 8016144:	2b00      	cmp	r3, #0
 8016146:	d004      	beq.n	8016152 <f_write+0x1ca>
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	2201      	movs	r2, #1
 801614c:	755a      	strb	r2, [r3, #21]
 801614e:	2301      	movs	r3, #1
 8016150:	e08b      	b.n	801626a <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016152:	68fb      	ldr	r3, [r7, #12]
 8016154:	6a1a      	ldr	r2, [r3, #32]
 8016156:	697b      	ldr	r3, [r7, #20]
 8016158:	1ad3      	subs	r3, r2, r3
 801615a:	6a3a      	ldr	r2, [r7, #32]
 801615c:	429a      	cmp	r2, r3
 801615e:	d915      	bls.n	801618c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016160:	68fb      	ldr	r3, [r7, #12]
 8016162:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8016166:	68fb      	ldr	r3, [r7, #12]
 8016168:	6a1a      	ldr	r2, [r3, #32]
 801616a:	697b      	ldr	r3, [r7, #20]
 801616c:	1ad3      	subs	r3, r2, r3
 801616e:	025b      	lsls	r3, r3, #9
 8016170:	69fa      	ldr	r2, [r7, #28]
 8016172:	4413      	add	r3, r2
 8016174:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016178:	4619      	mov	r1, r3
 801617a:	f7fd fd08 	bl	8013b8e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801617e:	68fb      	ldr	r3, [r7, #12]
 8016180:	7d1b      	ldrb	r3, [r3, #20]
 8016182:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016186:	b2da      	uxtb	r2, r3
 8016188:	68fb      	ldr	r3, [r7, #12]
 801618a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 801618c:	6a3b      	ldr	r3, [r7, #32]
 801618e:	025b      	lsls	r3, r3, #9
 8016190:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8016192:	e03f      	b.n	8016214 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016194:	68fb      	ldr	r3, [r7, #12]
 8016196:	6a1b      	ldr	r3, [r3, #32]
 8016198:	697a      	ldr	r2, [r7, #20]
 801619a:	429a      	cmp	r2, r3
 801619c:	d016      	beq.n	80161cc <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 801619e:	68fb      	ldr	r3, [r7, #12]
 80161a0:	699a      	ldr	r2, [r3, #24]
 80161a2:	68fb      	ldr	r3, [r7, #12]
 80161a4:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80161a6:	429a      	cmp	r2, r3
 80161a8:	d210      	bcs.n	80161cc <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80161aa:	693b      	ldr	r3, [r7, #16]
 80161ac:	7858      	ldrb	r0, [r3, #1]
 80161ae:	68fb      	ldr	r3, [r7, #12]
 80161b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80161b4:	2301      	movs	r3, #1
 80161b6:	697a      	ldr	r2, [r7, #20]
 80161b8:	f7fd fc08 	bl	80139cc <disk_read>
 80161bc:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80161be:	2b00      	cmp	r3, #0
 80161c0:	d004      	beq.n	80161cc <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80161c2:	68fb      	ldr	r3, [r7, #12]
 80161c4:	2201      	movs	r2, #1
 80161c6:	755a      	strb	r2, [r3, #21]
 80161c8:	2301      	movs	r3, #1
 80161ca:	e04e      	b.n	801626a <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80161cc:	68fb      	ldr	r3, [r7, #12]
 80161ce:	697a      	ldr	r2, [r7, #20]
 80161d0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80161d2:	68fb      	ldr	r3, [r7, #12]
 80161d4:	699b      	ldr	r3, [r3, #24]
 80161d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80161da:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 80161de:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80161e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80161e2:	687b      	ldr	r3, [r7, #4]
 80161e4:	429a      	cmp	r2, r3
 80161e6:	d901      	bls.n	80161ec <f_write+0x264>
 80161e8:	687b      	ldr	r3, [r7, #4]
 80161ea:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80161ec:	68fb      	ldr	r3, [r7, #12]
 80161ee:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80161f2:	68fb      	ldr	r3, [r7, #12]
 80161f4:	699b      	ldr	r3, [r3, #24]
 80161f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80161fa:	4413      	add	r3, r2
 80161fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80161fe:	69f9      	ldr	r1, [r7, #28]
 8016200:	4618      	mov	r0, r3
 8016202:	f7fd fcc4 	bl	8013b8e <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	7d1b      	ldrb	r3, [r3, #20]
 801620a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801620e:	b2da      	uxtb	r2, r3
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016214:	69fa      	ldr	r2, [r7, #28]
 8016216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016218:	4413      	add	r3, r2
 801621a:	61fb      	str	r3, [r7, #28]
 801621c:	68fb      	ldr	r3, [r7, #12]
 801621e:	699a      	ldr	r2, [r3, #24]
 8016220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016222:	441a      	add	r2, r3
 8016224:	68fb      	ldr	r3, [r7, #12]
 8016226:	619a      	str	r2, [r3, #24]
 8016228:	68fb      	ldr	r3, [r7, #12]
 801622a:	68da      	ldr	r2, [r3, #12]
 801622c:	68fb      	ldr	r3, [r7, #12]
 801622e:	699b      	ldr	r3, [r3, #24]
 8016230:	429a      	cmp	r2, r3
 8016232:	bf38      	it	cc
 8016234:	461a      	movcc	r2, r3
 8016236:	68fb      	ldr	r3, [r7, #12]
 8016238:	60da      	str	r2, [r3, #12]
 801623a:	683b      	ldr	r3, [r7, #0]
 801623c:	681a      	ldr	r2, [r3, #0]
 801623e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016240:	441a      	add	r2, r3
 8016242:	683b      	ldr	r3, [r7, #0]
 8016244:	601a      	str	r2, [r3, #0]
 8016246:	687a      	ldr	r2, [r7, #4]
 8016248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801624a:	1ad3      	subs	r3, r2, r3
 801624c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801624e:	687b      	ldr	r3, [r7, #4]
 8016250:	2b00      	cmp	r3, #0
 8016252:	f47f aed4 	bne.w	8015ffe <f_write+0x76>
 8016256:	e000      	b.n	801625a <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016258:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	7d1b      	ldrb	r3, [r3, #20]
 801625e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016262:	b2da      	uxtb	r2, r3
 8016264:	68fb      	ldr	r3, [r7, #12]
 8016266:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8016268:	2300      	movs	r3, #0
}
 801626a:	4618      	mov	r0, r3
 801626c:	3730      	adds	r7, #48	@ 0x30
 801626e:	46bd      	mov	sp, r7
 8016270:	bd80      	pop	{r7, pc}

08016272 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8016272:	b580      	push	{r7, lr}
 8016274:	b086      	sub	sp, #24
 8016276:	af00      	add	r7, sp, #0
 8016278:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	f107 0208 	add.w	r2, r7, #8
 8016280:	4611      	mov	r1, r2
 8016282:	4618      	mov	r0, r3
 8016284:	f7ff fc4a 	bl	8015b1c <validate>
 8016288:	4603      	mov	r3, r0
 801628a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801628c:	7dfb      	ldrb	r3, [r7, #23]
 801628e:	2b00      	cmp	r3, #0
 8016290:	d168      	bne.n	8016364 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	7d1b      	ldrb	r3, [r3, #20]
 8016296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801629a:	2b00      	cmp	r3, #0
 801629c:	d062      	beq.n	8016364 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	7d1b      	ldrb	r3, [r3, #20]
 80162a2:	b25b      	sxtb	r3, r3
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	da15      	bge.n	80162d4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80162a8:	68bb      	ldr	r3, [r7, #8]
 80162aa:	7858      	ldrb	r0, [r3, #1]
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	6a1a      	ldr	r2, [r3, #32]
 80162b6:	2301      	movs	r3, #1
 80162b8:	f7fd fba8 	bl	8013a0c <disk_write>
 80162bc:	4603      	mov	r3, r0
 80162be:	2b00      	cmp	r3, #0
 80162c0:	d001      	beq.n	80162c6 <f_sync+0x54>
 80162c2:	2301      	movs	r3, #1
 80162c4:	e04f      	b.n	8016366 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	7d1b      	ldrb	r3, [r3, #20]
 80162ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80162ce:	b2da      	uxtb	r2, r3
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80162d4:	f7fb fe98 	bl	8012008 <get_fattime>
 80162d8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80162da:	68ba      	ldr	r2, [r7, #8]
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80162e0:	4619      	mov	r1, r3
 80162e2:	4610      	mov	r0, r2
 80162e4:	f7fd fe82 	bl	8013fec <move_window>
 80162e8:	4603      	mov	r3, r0
 80162ea:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80162ec:	7dfb      	ldrb	r3, [r7, #23]
 80162ee:	2b00      	cmp	r3, #0
 80162f0:	d138      	bne.n	8016364 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80162f2:	687b      	ldr	r3, [r7, #4]
 80162f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80162f6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80162f8:	68fb      	ldr	r3, [r7, #12]
 80162fa:	330b      	adds	r3, #11
 80162fc:	781a      	ldrb	r2, [r3, #0]
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	330b      	adds	r3, #11
 8016302:	f042 0220 	orr.w	r2, r2, #32
 8016306:	b2d2      	uxtb	r2, r2
 8016308:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	6818      	ldr	r0, [r3, #0]
 801630e:	687b      	ldr	r3, [r7, #4]
 8016310:	689b      	ldr	r3, [r3, #8]
 8016312:	461a      	mov	r2, r3
 8016314:	68f9      	ldr	r1, [r7, #12]
 8016316:	f7fe fb8c 	bl	8014a32 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801631a:	68fb      	ldr	r3, [r7, #12]
 801631c:	f103 021c 	add.w	r2, r3, #28
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	68db      	ldr	r3, [r3, #12]
 8016324:	4619      	mov	r1, r3
 8016326:	4610      	mov	r0, r2
 8016328:	f7fd fc05 	bl	8013b36 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801632c:	68fb      	ldr	r3, [r7, #12]
 801632e:	3316      	adds	r3, #22
 8016330:	6939      	ldr	r1, [r7, #16]
 8016332:	4618      	mov	r0, r3
 8016334:	f7fd fbff 	bl	8013b36 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016338:	68fb      	ldr	r3, [r7, #12]
 801633a:	3312      	adds	r3, #18
 801633c:	2100      	movs	r1, #0
 801633e:	4618      	mov	r0, r3
 8016340:	f7fd fbde 	bl	8013b00 <st_word>
					fs->wflag = 1;
 8016344:	68bb      	ldr	r3, [r7, #8]
 8016346:	2201      	movs	r2, #1
 8016348:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801634a:	68bb      	ldr	r3, [r7, #8]
 801634c:	4618      	mov	r0, r3
 801634e:	f7fd fe7b 	bl	8014048 <sync_fs>
 8016352:	4603      	mov	r3, r0
 8016354:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8016356:	687b      	ldr	r3, [r7, #4]
 8016358:	7d1b      	ldrb	r3, [r3, #20]
 801635a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801635e:	b2da      	uxtb	r2, r3
 8016360:	687b      	ldr	r3, [r7, #4]
 8016362:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8016364:	7dfb      	ldrb	r3, [r7, #23]
}
 8016366:	4618      	mov	r0, r3
 8016368:	3718      	adds	r7, #24
 801636a:	46bd      	mov	sp, r7
 801636c:	bd80      	pop	{r7, pc}

0801636e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801636e:	b580      	push	{r7, lr}
 8016370:	b084      	sub	sp, #16
 8016372:	af00      	add	r7, sp, #0
 8016374:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8016376:	6878      	ldr	r0, [r7, #4]
 8016378:	f7ff ff7b 	bl	8016272 <f_sync>
 801637c:	4603      	mov	r3, r0
 801637e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016380:	7bfb      	ldrb	r3, [r7, #15]
 8016382:	2b00      	cmp	r3, #0
 8016384:	d118      	bne.n	80163b8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	f107 0208 	add.w	r2, r7, #8
 801638c:	4611      	mov	r1, r2
 801638e:	4618      	mov	r0, r3
 8016390:	f7ff fbc4 	bl	8015b1c <validate>
 8016394:	4603      	mov	r3, r0
 8016396:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8016398:	7bfb      	ldrb	r3, [r7, #15]
 801639a:	2b00      	cmp	r3, #0
 801639c:	d10c      	bne.n	80163b8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801639e:	687b      	ldr	r3, [r7, #4]
 80163a0:	691b      	ldr	r3, [r3, #16]
 80163a2:	4618      	mov	r0, r3
 80163a4:	f7fd fd7e 	bl	8013ea4 <dec_lock>
 80163a8:	4603      	mov	r3, r0
 80163aa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80163ac:	7bfb      	ldrb	r3, [r7, #15]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d102      	bne.n	80163b8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80163b2:	687b      	ldr	r3, [r7, #4]
 80163b4:	2200      	movs	r2, #0
 80163b6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80163b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80163ba:	4618      	mov	r0, r3
 80163bc:	3710      	adds	r7, #16
 80163be:	46bd      	mov	sp, r7
 80163c0:	bd80      	pop	{r7, pc}

080163c2 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80163c2:	b580      	push	{r7, lr}
 80163c4:	b090      	sub	sp, #64	@ 0x40
 80163c6:	af00      	add	r7, sp, #0
 80163c8:	6078      	str	r0, [r7, #4]
 80163ca:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	f107 0208 	add.w	r2, r7, #8
 80163d2:	4611      	mov	r1, r2
 80163d4:	4618      	mov	r0, r3
 80163d6:	f7ff fba1 	bl	8015b1c <validate>
 80163da:	4603      	mov	r3, r0
 80163dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80163e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80163e4:	2b00      	cmp	r3, #0
 80163e6:	d103      	bne.n	80163f0 <f_lseek+0x2e>
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	7d5b      	ldrb	r3, [r3, #21]
 80163ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80163f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	d002      	beq.n	80163fe <f_lseek+0x3c>
 80163f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80163fc:	e1e6      	b.n	80167cc <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80163fe:	687b      	ldr	r3, [r7, #4]
 8016400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016402:	2b00      	cmp	r3, #0
 8016404:	f000 80d1 	beq.w	80165aa <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8016408:	683b      	ldr	r3, [r7, #0]
 801640a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801640e:	d15a      	bne.n	80164c6 <f_lseek+0x104>
			tbl = fp->cltbl;
 8016410:	687b      	ldr	r3, [r7, #4]
 8016412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016414:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8016416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016418:	1d1a      	adds	r2, r3, #4
 801641a:	627a      	str	r2, [r7, #36]	@ 0x24
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	617b      	str	r3, [r7, #20]
 8016420:	2302      	movs	r3, #2
 8016422:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8016424:	687b      	ldr	r3, [r7, #4]
 8016426:	689b      	ldr	r3, [r3, #8]
 8016428:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 801642a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801642c:	2b00      	cmp	r3, #0
 801642e:	d03a      	beq.n	80164a6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8016430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016432:	613b      	str	r3, [r7, #16]
 8016434:	2300      	movs	r3, #0
 8016436:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801643a:	3302      	adds	r3, #2
 801643c:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 801643e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016440:	60fb      	str	r3, [r7, #12]
 8016442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016444:	3301      	adds	r3, #1
 8016446:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801644c:	4618      	mov	r0, r3
 801644e:	f7fd fe88 	bl	8014162 <get_fat>
 8016452:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8016454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016456:	2b01      	cmp	r3, #1
 8016458:	d804      	bhi.n	8016464 <f_lseek+0xa2>
 801645a:	687b      	ldr	r3, [r7, #4]
 801645c:	2202      	movs	r2, #2
 801645e:	755a      	strb	r2, [r3, #21]
 8016460:	2302      	movs	r3, #2
 8016462:	e1b3      	b.n	80167cc <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016466:	f1b3 3fff 	cmp.w	r3, #4294967295
 801646a:	d104      	bne.n	8016476 <f_lseek+0xb4>
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	2201      	movs	r2, #1
 8016470:	755a      	strb	r2, [r3, #21]
 8016472:	2301      	movs	r3, #1
 8016474:	e1aa      	b.n	80167cc <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	3301      	adds	r3, #1
 801647a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801647c:	429a      	cmp	r2, r3
 801647e:	d0de      	beq.n	801643e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8016480:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016482:	697b      	ldr	r3, [r7, #20]
 8016484:	429a      	cmp	r2, r3
 8016486:	d809      	bhi.n	801649c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8016488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801648a:	1d1a      	adds	r2, r3, #4
 801648c:	627a      	str	r2, [r7, #36]	@ 0x24
 801648e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016490:	601a      	str	r2, [r3, #0]
 8016492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016494:	1d1a      	adds	r2, r3, #4
 8016496:	627a      	str	r2, [r7, #36]	@ 0x24
 8016498:	693a      	ldr	r2, [r7, #16]
 801649a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801649c:	68bb      	ldr	r3, [r7, #8]
 801649e:	699b      	ldr	r3, [r3, #24]
 80164a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80164a2:	429a      	cmp	r2, r3
 80164a4:	d3c4      	bcc.n	8016430 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164ac:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80164ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80164b0:	697b      	ldr	r3, [r7, #20]
 80164b2:	429a      	cmp	r2, r3
 80164b4:	d803      	bhi.n	80164be <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80164b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164b8:	2200      	movs	r2, #0
 80164ba:	601a      	str	r2, [r3, #0]
 80164bc:	e184      	b.n	80167c8 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80164be:	2311      	movs	r3, #17
 80164c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80164c4:	e180      	b.n	80167c8 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80164c6:	687b      	ldr	r3, [r7, #4]
 80164c8:	68db      	ldr	r3, [r3, #12]
 80164ca:	683a      	ldr	r2, [r7, #0]
 80164cc:	429a      	cmp	r2, r3
 80164ce:	d902      	bls.n	80164d6 <f_lseek+0x114>
 80164d0:	687b      	ldr	r3, [r7, #4]
 80164d2:	68db      	ldr	r3, [r3, #12]
 80164d4:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	683a      	ldr	r2, [r7, #0]
 80164da:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80164dc:	683b      	ldr	r3, [r7, #0]
 80164de:	2b00      	cmp	r3, #0
 80164e0:	f000 8172 	beq.w	80167c8 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80164e4:	683b      	ldr	r3, [r7, #0]
 80164e6:	3b01      	subs	r3, #1
 80164e8:	4619      	mov	r1, r3
 80164ea:	6878      	ldr	r0, [r7, #4]
 80164ec:	f7fe f8c7 	bl	801467e <clmt_clust>
 80164f0:	4602      	mov	r2, r0
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80164f6:	68ba      	ldr	r2, [r7, #8]
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	69db      	ldr	r3, [r3, #28]
 80164fc:	4619      	mov	r1, r3
 80164fe:	4610      	mov	r0, r2
 8016500:	f7fd fe10 	bl	8014124 <clust2sect>
 8016504:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8016506:	69bb      	ldr	r3, [r7, #24]
 8016508:	2b00      	cmp	r3, #0
 801650a:	d104      	bne.n	8016516 <f_lseek+0x154>
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	2202      	movs	r2, #2
 8016510:	755a      	strb	r2, [r3, #21]
 8016512:	2302      	movs	r3, #2
 8016514:	e15a      	b.n	80167cc <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8016516:	683b      	ldr	r3, [r7, #0]
 8016518:	3b01      	subs	r3, #1
 801651a:	0a5b      	lsrs	r3, r3, #9
 801651c:	68ba      	ldr	r2, [r7, #8]
 801651e:	8952      	ldrh	r2, [r2, #10]
 8016520:	3a01      	subs	r2, #1
 8016522:	4013      	ands	r3, r2
 8016524:	69ba      	ldr	r2, [r7, #24]
 8016526:	4413      	add	r3, r2
 8016528:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801652a:	687b      	ldr	r3, [r7, #4]
 801652c:	699b      	ldr	r3, [r3, #24]
 801652e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016532:	2b00      	cmp	r3, #0
 8016534:	f000 8148 	beq.w	80167c8 <f_lseek+0x406>
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	6a1b      	ldr	r3, [r3, #32]
 801653c:	69ba      	ldr	r2, [r7, #24]
 801653e:	429a      	cmp	r2, r3
 8016540:	f000 8142 	beq.w	80167c8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	7d1b      	ldrb	r3, [r3, #20]
 8016548:	b25b      	sxtb	r3, r3
 801654a:	2b00      	cmp	r3, #0
 801654c:	da18      	bge.n	8016580 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801654e:	68bb      	ldr	r3, [r7, #8]
 8016550:	7858      	ldrb	r0, [r3, #1]
 8016552:	687b      	ldr	r3, [r7, #4]
 8016554:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	6a1a      	ldr	r2, [r3, #32]
 801655c:	2301      	movs	r3, #1
 801655e:	f7fd fa55 	bl	8013a0c <disk_write>
 8016562:	4603      	mov	r3, r0
 8016564:	2b00      	cmp	r3, #0
 8016566:	d004      	beq.n	8016572 <f_lseek+0x1b0>
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	2201      	movs	r2, #1
 801656c:	755a      	strb	r2, [r3, #21]
 801656e:	2301      	movs	r3, #1
 8016570:	e12c      	b.n	80167cc <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8016572:	687b      	ldr	r3, [r7, #4]
 8016574:	7d1b      	ldrb	r3, [r3, #20]
 8016576:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801657a:	b2da      	uxtb	r2, r3
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8016580:	68bb      	ldr	r3, [r7, #8]
 8016582:	7858      	ldrb	r0, [r3, #1]
 8016584:	687b      	ldr	r3, [r7, #4]
 8016586:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801658a:	2301      	movs	r3, #1
 801658c:	69ba      	ldr	r2, [r7, #24]
 801658e:	f7fd fa1d 	bl	80139cc <disk_read>
 8016592:	4603      	mov	r3, r0
 8016594:	2b00      	cmp	r3, #0
 8016596:	d004      	beq.n	80165a2 <f_lseek+0x1e0>
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	2201      	movs	r2, #1
 801659c:	755a      	strb	r2, [r3, #21]
 801659e:	2301      	movs	r3, #1
 80165a0:	e114      	b.n	80167cc <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	69ba      	ldr	r2, [r7, #24]
 80165a6:	621a      	str	r2, [r3, #32]
 80165a8:	e10e      	b.n	80167c8 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	68db      	ldr	r3, [r3, #12]
 80165ae:	683a      	ldr	r2, [r7, #0]
 80165b0:	429a      	cmp	r2, r3
 80165b2:	d908      	bls.n	80165c6 <f_lseek+0x204>
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	7d1b      	ldrb	r3, [r3, #20]
 80165b8:	f003 0302 	and.w	r3, r3, #2
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d102      	bne.n	80165c6 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 80165c0:	687b      	ldr	r3, [r7, #4]
 80165c2:	68db      	ldr	r3, [r3, #12]
 80165c4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80165c6:	687b      	ldr	r3, [r7, #4]
 80165c8:	699b      	ldr	r3, [r3, #24]
 80165ca:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80165cc:	2300      	movs	r3, #0
 80165ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80165d0:	687b      	ldr	r3, [r7, #4]
 80165d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80165d4:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80165d6:	683b      	ldr	r3, [r7, #0]
 80165d8:	2b00      	cmp	r3, #0
 80165da:	f000 80a7 	beq.w	801672c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80165de:	68bb      	ldr	r3, [r7, #8]
 80165e0:	895b      	ldrh	r3, [r3, #10]
 80165e2:	025b      	lsls	r3, r3, #9
 80165e4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80165e6:	6a3b      	ldr	r3, [r7, #32]
 80165e8:	2b00      	cmp	r3, #0
 80165ea:	d01b      	beq.n	8016624 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80165ec:	683b      	ldr	r3, [r7, #0]
 80165ee:	1e5a      	subs	r2, r3, #1
 80165f0:	69fb      	ldr	r3, [r7, #28]
 80165f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80165f6:	6a3b      	ldr	r3, [r7, #32]
 80165f8:	1e59      	subs	r1, r3, #1
 80165fa:	69fb      	ldr	r3, [r7, #28]
 80165fc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8016600:	429a      	cmp	r2, r3
 8016602:	d30f      	bcc.n	8016624 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8016604:	6a3b      	ldr	r3, [r7, #32]
 8016606:	1e5a      	subs	r2, r3, #1
 8016608:	69fb      	ldr	r3, [r7, #28]
 801660a:	425b      	negs	r3, r3
 801660c:	401a      	ands	r2, r3
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8016612:	687b      	ldr	r3, [r7, #4]
 8016614:	699b      	ldr	r3, [r3, #24]
 8016616:	683a      	ldr	r2, [r7, #0]
 8016618:	1ad3      	subs	r3, r2, r3
 801661a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	69db      	ldr	r3, [r3, #28]
 8016620:	63bb      	str	r3, [r7, #56]	@ 0x38
 8016622:	e022      	b.n	801666a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8016624:	687b      	ldr	r3, [r7, #4]
 8016626:	689b      	ldr	r3, [r3, #8]
 8016628:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801662a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801662c:	2b00      	cmp	r3, #0
 801662e:	d119      	bne.n	8016664 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8016630:	687b      	ldr	r3, [r7, #4]
 8016632:	2100      	movs	r1, #0
 8016634:	4618      	mov	r0, r3
 8016636:	f7fd ff8a 	bl	801454e <create_chain>
 801663a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801663c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801663e:	2b01      	cmp	r3, #1
 8016640:	d104      	bne.n	801664c <f_lseek+0x28a>
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	2202      	movs	r2, #2
 8016646:	755a      	strb	r2, [r3, #21]
 8016648:	2302      	movs	r3, #2
 801664a:	e0bf      	b.n	80167cc <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801664c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801664e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016652:	d104      	bne.n	801665e <f_lseek+0x29c>
 8016654:	687b      	ldr	r3, [r7, #4]
 8016656:	2201      	movs	r2, #1
 8016658:	755a      	strb	r2, [r3, #21]
 801665a:	2301      	movs	r3, #1
 801665c:	e0b6      	b.n	80167cc <f_lseek+0x40a>
					fp->obj.sclust = clst;
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016662:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016668:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801666a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801666c:	2b00      	cmp	r3, #0
 801666e:	d05d      	beq.n	801672c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8016670:	e03a      	b.n	80166e8 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8016672:	683a      	ldr	r2, [r7, #0]
 8016674:	69fb      	ldr	r3, [r7, #28]
 8016676:	1ad3      	subs	r3, r2, r3
 8016678:	603b      	str	r3, [r7, #0]
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	699a      	ldr	r2, [r3, #24]
 801667e:	69fb      	ldr	r3, [r7, #28]
 8016680:	441a      	add	r2, r3
 8016682:	687b      	ldr	r3, [r7, #4]
 8016684:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	7d1b      	ldrb	r3, [r3, #20]
 801668a:	f003 0302 	and.w	r3, r3, #2
 801668e:	2b00      	cmp	r3, #0
 8016690:	d00b      	beq.n	80166aa <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016696:	4618      	mov	r0, r3
 8016698:	f7fd ff59 	bl	801454e <create_chain>
 801669c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 801669e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166a0:	2b00      	cmp	r3, #0
 80166a2:	d108      	bne.n	80166b6 <f_lseek+0x2f4>
							ofs = 0; break;
 80166a4:	2300      	movs	r3, #0
 80166a6:	603b      	str	r3, [r7, #0]
 80166a8:	e022      	b.n	80166f0 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80166ae:	4618      	mov	r0, r3
 80166b0:	f7fd fd57 	bl	8014162 <get_fat>
 80166b4:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80166b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80166bc:	d104      	bne.n	80166c8 <f_lseek+0x306>
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	2201      	movs	r2, #1
 80166c2:	755a      	strb	r2, [r3, #21]
 80166c4:	2301      	movs	r3, #1
 80166c6:	e081      	b.n	80167cc <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80166c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80166ca:	2b01      	cmp	r3, #1
 80166cc:	d904      	bls.n	80166d8 <f_lseek+0x316>
 80166ce:	68bb      	ldr	r3, [r7, #8]
 80166d0:	699b      	ldr	r3, [r3, #24]
 80166d2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166d4:	429a      	cmp	r2, r3
 80166d6:	d304      	bcc.n	80166e2 <f_lseek+0x320>
 80166d8:	687b      	ldr	r3, [r7, #4]
 80166da:	2202      	movs	r2, #2
 80166dc:	755a      	strb	r2, [r3, #21]
 80166de:	2302      	movs	r3, #2
 80166e0:	e074      	b.n	80167cc <f_lseek+0x40a>
					fp->clust = clst;
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80166e6:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 80166e8:	683a      	ldr	r2, [r7, #0]
 80166ea:	69fb      	ldr	r3, [r7, #28]
 80166ec:	429a      	cmp	r2, r3
 80166ee:	d8c0      	bhi.n	8016672 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 80166f0:	687b      	ldr	r3, [r7, #4]
 80166f2:	699a      	ldr	r2, [r3, #24]
 80166f4:	683b      	ldr	r3, [r7, #0]
 80166f6:	441a      	add	r2, r3
 80166f8:	687b      	ldr	r3, [r7, #4]
 80166fa:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 80166fc:	683b      	ldr	r3, [r7, #0]
 80166fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016702:	2b00      	cmp	r3, #0
 8016704:	d012      	beq.n	801672c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8016706:	68bb      	ldr	r3, [r7, #8]
 8016708:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801670a:	4618      	mov	r0, r3
 801670c:	f7fd fd0a 	bl	8014124 <clust2sect>
 8016710:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8016712:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016714:	2b00      	cmp	r3, #0
 8016716:	d104      	bne.n	8016722 <f_lseek+0x360>
 8016718:	687b      	ldr	r3, [r7, #4]
 801671a:	2202      	movs	r2, #2
 801671c:	755a      	strb	r2, [r3, #21]
 801671e:	2302      	movs	r3, #2
 8016720:	e054      	b.n	80167cc <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8016722:	683b      	ldr	r3, [r7, #0]
 8016724:	0a5b      	lsrs	r3, r3, #9
 8016726:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016728:	4413      	add	r3, r2
 801672a:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801672c:	687b      	ldr	r3, [r7, #4]
 801672e:	699a      	ldr	r2, [r3, #24]
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	68db      	ldr	r3, [r3, #12]
 8016734:	429a      	cmp	r2, r3
 8016736:	d90a      	bls.n	801674e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8016738:	687b      	ldr	r3, [r7, #4]
 801673a:	699a      	ldr	r2, [r3, #24]
 801673c:	687b      	ldr	r3, [r7, #4]
 801673e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8016740:	687b      	ldr	r3, [r7, #4]
 8016742:	7d1b      	ldrb	r3, [r3, #20]
 8016744:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016748:	b2da      	uxtb	r2, r3
 801674a:	687b      	ldr	r3, [r7, #4]
 801674c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	699b      	ldr	r3, [r3, #24]
 8016752:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8016756:	2b00      	cmp	r3, #0
 8016758:	d036      	beq.n	80167c8 <f_lseek+0x406>
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	6a1b      	ldr	r3, [r3, #32]
 801675e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8016760:	429a      	cmp	r2, r3
 8016762:	d031      	beq.n	80167c8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8016764:	687b      	ldr	r3, [r7, #4]
 8016766:	7d1b      	ldrb	r3, [r3, #20]
 8016768:	b25b      	sxtb	r3, r3
 801676a:	2b00      	cmp	r3, #0
 801676c:	da18      	bge.n	80167a0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801676e:	68bb      	ldr	r3, [r7, #8]
 8016770:	7858      	ldrb	r0, [r3, #1]
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	6a1a      	ldr	r2, [r3, #32]
 801677c:	2301      	movs	r3, #1
 801677e:	f7fd f945 	bl	8013a0c <disk_write>
 8016782:	4603      	mov	r3, r0
 8016784:	2b00      	cmp	r3, #0
 8016786:	d004      	beq.n	8016792 <f_lseek+0x3d0>
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	2201      	movs	r2, #1
 801678c:	755a      	strb	r2, [r3, #21]
 801678e:	2301      	movs	r3, #1
 8016790:	e01c      	b.n	80167cc <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	7d1b      	ldrb	r3, [r3, #20]
 8016796:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801679a:	b2da      	uxtb	r2, r3
 801679c:	687b      	ldr	r3, [r7, #4]
 801679e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80167a0:	68bb      	ldr	r3, [r7, #8]
 80167a2:	7858      	ldrb	r0, [r3, #1]
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80167aa:	2301      	movs	r3, #1
 80167ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80167ae:	f7fd f90d 	bl	80139cc <disk_read>
 80167b2:	4603      	mov	r3, r0
 80167b4:	2b00      	cmp	r3, #0
 80167b6:	d004      	beq.n	80167c2 <f_lseek+0x400>
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	2201      	movs	r2, #1
 80167bc:	755a      	strb	r2, [r3, #21]
 80167be:	2301      	movs	r3, #1
 80167c0:	e004      	b.n	80167cc <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80167c6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80167c8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 80167cc:	4618      	mov	r0, r3
 80167ce:	3740      	adds	r7, #64	@ 0x40
 80167d0:	46bd      	mov	sp, r7
 80167d2:	bd80      	pop	{r7, pc}

080167d4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 80167d4:	b480      	push	{r7}
 80167d6:	b087      	sub	sp, #28
 80167d8:	af00      	add	r7, sp, #0
 80167da:	60f8      	str	r0, [r7, #12]
 80167dc:	60b9      	str	r1, [r7, #8]
 80167de:	4613      	mov	r3, r2
 80167e0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80167e2:	2301      	movs	r3, #1
 80167e4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80167e6:	2300      	movs	r3, #0
 80167e8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80167ea:	4b1f      	ldr	r3, [pc, #124]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 80167ec:	7a5b      	ldrb	r3, [r3, #9]
 80167ee:	b2db      	uxtb	r3, r3
 80167f0:	2b00      	cmp	r3, #0
 80167f2:	d131      	bne.n	8016858 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80167f4:	4b1c      	ldr	r3, [pc, #112]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 80167f6:	7a5b      	ldrb	r3, [r3, #9]
 80167f8:	b2db      	uxtb	r3, r3
 80167fa:	461a      	mov	r2, r3
 80167fc:	4b1a      	ldr	r3, [pc, #104]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 80167fe:	2100      	movs	r1, #0
 8016800:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016802:	4b19      	ldr	r3, [pc, #100]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 8016804:	7a5b      	ldrb	r3, [r3, #9]
 8016806:	b2db      	uxtb	r3, r3
 8016808:	4a17      	ldr	r2, [pc, #92]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 801680a:	009b      	lsls	r3, r3, #2
 801680c:	4413      	add	r3, r2
 801680e:	68fa      	ldr	r2, [r7, #12]
 8016810:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016812:	4b15      	ldr	r3, [pc, #84]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 8016814:	7a5b      	ldrb	r3, [r3, #9]
 8016816:	b2db      	uxtb	r3, r3
 8016818:	461a      	mov	r2, r3
 801681a:	4b13      	ldr	r3, [pc, #76]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 801681c:	4413      	add	r3, r2
 801681e:	79fa      	ldrb	r2, [r7, #7]
 8016820:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016822:	4b11      	ldr	r3, [pc, #68]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 8016824:	7a5b      	ldrb	r3, [r3, #9]
 8016826:	b2db      	uxtb	r3, r3
 8016828:	1c5a      	adds	r2, r3, #1
 801682a:	b2d1      	uxtb	r1, r2
 801682c:	4a0e      	ldr	r2, [pc, #56]	@ (8016868 <FATFS_LinkDriverEx+0x94>)
 801682e:	7251      	strb	r1, [r2, #9]
 8016830:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016832:	7dbb      	ldrb	r3, [r7, #22]
 8016834:	3330      	adds	r3, #48	@ 0x30
 8016836:	b2da      	uxtb	r2, r3
 8016838:	68bb      	ldr	r3, [r7, #8]
 801683a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801683c:	68bb      	ldr	r3, [r7, #8]
 801683e:	3301      	adds	r3, #1
 8016840:	223a      	movs	r2, #58	@ 0x3a
 8016842:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016844:	68bb      	ldr	r3, [r7, #8]
 8016846:	3302      	adds	r3, #2
 8016848:	222f      	movs	r2, #47	@ 0x2f
 801684a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801684c:	68bb      	ldr	r3, [r7, #8]
 801684e:	3303      	adds	r3, #3
 8016850:	2200      	movs	r2, #0
 8016852:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016854:	2300      	movs	r3, #0
 8016856:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016858:	7dfb      	ldrb	r3, [r7, #23]
}
 801685a:	4618      	mov	r0, r3
 801685c:	371c      	adds	r7, #28
 801685e:	46bd      	mov	sp, r7
 8016860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016864:	4770      	bx	lr
 8016866:	bf00      	nop
 8016868:	20002b34 	.word	0x20002b34

0801686c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801686c:	b580      	push	{r7, lr}
 801686e:	b082      	sub	sp, #8
 8016870:	af00      	add	r7, sp, #0
 8016872:	6078      	str	r0, [r7, #4]
 8016874:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8016876:	2200      	movs	r2, #0
 8016878:	6839      	ldr	r1, [r7, #0]
 801687a:	6878      	ldr	r0, [r7, #4]
 801687c:	f7ff ffaa 	bl	80167d4 <FATFS_LinkDriverEx>
 8016880:	4603      	mov	r3, r0
}
 8016882:	4618      	mov	r0, r3
 8016884:	3708      	adds	r7, #8
 8016886:	46bd      	mov	sp, r7
 8016888:	bd80      	pop	{r7, pc}
	...

0801688c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 801688c:	b480      	push	{r7}
 801688e:	b085      	sub	sp, #20
 8016890:	af00      	add	r7, sp, #0
 8016892:	4603      	mov	r3, r0
 8016894:	6039      	str	r1, [r7, #0]
 8016896:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8016898:	88fb      	ldrh	r3, [r7, #6]
 801689a:	2b7f      	cmp	r3, #127	@ 0x7f
 801689c:	d802      	bhi.n	80168a4 <ff_convert+0x18>
		c = chr;
 801689e:	88fb      	ldrh	r3, [r7, #6]
 80168a0:	81fb      	strh	r3, [r7, #14]
 80168a2:	e025      	b.n	80168f0 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 80168a4:	683b      	ldr	r3, [r7, #0]
 80168a6:	2b00      	cmp	r3, #0
 80168a8:	d00b      	beq.n	80168c2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 80168aa:	88fb      	ldrh	r3, [r7, #6]
 80168ac:	2bff      	cmp	r3, #255	@ 0xff
 80168ae:	d805      	bhi.n	80168bc <ff_convert+0x30>
 80168b0:	88fb      	ldrh	r3, [r7, #6]
 80168b2:	3b80      	subs	r3, #128	@ 0x80
 80168b4:	4a12      	ldr	r2, [pc, #72]	@ (8016900 <ff_convert+0x74>)
 80168b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80168ba:	e000      	b.n	80168be <ff_convert+0x32>
 80168bc:	2300      	movs	r3, #0
 80168be:	81fb      	strh	r3, [r7, #14]
 80168c0:	e016      	b.n	80168f0 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 80168c2:	2300      	movs	r3, #0
 80168c4:	81fb      	strh	r3, [r7, #14]
 80168c6:	e009      	b.n	80168dc <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 80168c8:	89fb      	ldrh	r3, [r7, #14]
 80168ca:	4a0d      	ldr	r2, [pc, #52]	@ (8016900 <ff_convert+0x74>)
 80168cc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80168d0:	88fa      	ldrh	r2, [r7, #6]
 80168d2:	429a      	cmp	r2, r3
 80168d4:	d006      	beq.n	80168e4 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 80168d6:	89fb      	ldrh	r3, [r7, #14]
 80168d8:	3301      	adds	r3, #1
 80168da:	81fb      	strh	r3, [r7, #14]
 80168dc:	89fb      	ldrh	r3, [r7, #14]
 80168de:	2b7f      	cmp	r3, #127	@ 0x7f
 80168e0:	d9f2      	bls.n	80168c8 <ff_convert+0x3c>
 80168e2:	e000      	b.n	80168e6 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 80168e4:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 80168e6:	89fb      	ldrh	r3, [r7, #14]
 80168e8:	3380      	adds	r3, #128	@ 0x80
 80168ea:	b29b      	uxth	r3, r3
 80168ec:	b2db      	uxtb	r3, r3
 80168ee:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 80168f0:	89fb      	ldrh	r3, [r7, #14]
}
 80168f2:	4618      	mov	r0, r3
 80168f4:	3714      	adds	r7, #20
 80168f6:	46bd      	mov	sp, r7
 80168f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168fc:	4770      	bx	lr
 80168fe:	bf00      	nop
 8016900:	0801c198 	.word	0x0801c198

08016904 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8016904:	b480      	push	{r7}
 8016906:	b087      	sub	sp, #28
 8016908:	af00      	add	r7, sp, #0
 801690a:	4603      	mov	r3, r0
 801690c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 801690e:	88fb      	ldrh	r3, [r7, #6]
 8016910:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016914:	d201      	bcs.n	801691a <ff_wtoupper+0x16>
 8016916:	4b3e      	ldr	r3, [pc, #248]	@ (8016a10 <ff_wtoupper+0x10c>)
 8016918:	e000      	b.n	801691c <ff_wtoupper+0x18>
 801691a:	4b3e      	ldr	r3, [pc, #248]	@ (8016a14 <ff_wtoupper+0x110>)
 801691c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 801691e:	697b      	ldr	r3, [r7, #20]
 8016920:	1c9a      	adds	r2, r3, #2
 8016922:	617a      	str	r2, [r7, #20]
 8016924:	881b      	ldrh	r3, [r3, #0]
 8016926:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8016928:	8a7b      	ldrh	r3, [r7, #18]
 801692a:	2b00      	cmp	r3, #0
 801692c:	d068      	beq.n	8016a00 <ff_wtoupper+0xfc>
 801692e:	88fa      	ldrh	r2, [r7, #6]
 8016930:	8a7b      	ldrh	r3, [r7, #18]
 8016932:	429a      	cmp	r2, r3
 8016934:	d364      	bcc.n	8016a00 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8016936:	697b      	ldr	r3, [r7, #20]
 8016938:	1c9a      	adds	r2, r3, #2
 801693a:	617a      	str	r2, [r7, #20]
 801693c:	881b      	ldrh	r3, [r3, #0]
 801693e:	823b      	strh	r3, [r7, #16]
 8016940:	8a3b      	ldrh	r3, [r7, #16]
 8016942:	0a1b      	lsrs	r3, r3, #8
 8016944:	81fb      	strh	r3, [r7, #14]
 8016946:	8a3b      	ldrh	r3, [r7, #16]
 8016948:	b2db      	uxtb	r3, r3
 801694a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 801694c:	88fa      	ldrh	r2, [r7, #6]
 801694e:	8a79      	ldrh	r1, [r7, #18]
 8016950:	8a3b      	ldrh	r3, [r7, #16]
 8016952:	440b      	add	r3, r1
 8016954:	429a      	cmp	r2, r3
 8016956:	da49      	bge.n	80169ec <ff_wtoupper+0xe8>
			switch (cmd) {
 8016958:	89fb      	ldrh	r3, [r7, #14]
 801695a:	2b08      	cmp	r3, #8
 801695c:	d84f      	bhi.n	80169fe <ff_wtoupper+0xfa>
 801695e:	a201      	add	r2, pc, #4	@ (adr r2, 8016964 <ff_wtoupper+0x60>)
 8016960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016964:	08016989 	.word	0x08016989
 8016968:	0801699b 	.word	0x0801699b
 801696c:	080169b1 	.word	0x080169b1
 8016970:	080169b9 	.word	0x080169b9
 8016974:	080169c1 	.word	0x080169c1
 8016978:	080169c9 	.word	0x080169c9
 801697c:	080169d1 	.word	0x080169d1
 8016980:	080169d9 	.word	0x080169d9
 8016984:	080169e1 	.word	0x080169e1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8016988:	88fa      	ldrh	r2, [r7, #6]
 801698a:	8a7b      	ldrh	r3, [r7, #18]
 801698c:	1ad3      	subs	r3, r2, r3
 801698e:	005b      	lsls	r3, r3, #1
 8016990:	697a      	ldr	r2, [r7, #20]
 8016992:	4413      	add	r3, r2
 8016994:	881b      	ldrh	r3, [r3, #0]
 8016996:	80fb      	strh	r3, [r7, #6]
 8016998:	e027      	b.n	80169ea <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 801699a:	88fa      	ldrh	r2, [r7, #6]
 801699c:	8a7b      	ldrh	r3, [r7, #18]
 801699e:	1ad3      	subs	r3, r2, r3
 80169a0:	b29b      	uxth	r3, r3
 80169a2:	f003 0301 	and.w	r3, r3, #1
 80169a6:	b29b      	uxth	r3, r3
 80169a8:	88fa      	ldrh	r2, [r7, #6]
 80169aa:	1ad3      	subs	r3, r2, r3
 80169ac:	80fb      	strh	r3, [r7, #6]
 80169ae:	e01c      	b.n	80169ea <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 80169b0:	88fb      	ldrh	r3, [r7, #6]
 80169b2:	3b10      	subs	r3, #16
 80169b4:	80fb      	strh	r3, [r7, #6]
 80169b6:	e018      	b.n	80169ea <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 80169b8:	88fb      	ldrh	r3, [r7, #6]
 80169ba:	3b20      	subs	r3, #32
 80169bc:	80fb      	strh	r3, [r7, #6]
 80169be:	e014      	b.n	80169ea <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 80169c0:	88fb      	ldrh	r3, [r7, #6]
 80169c2:	3b30      	subs	r3, #48	@ 0x30
 80169c4:	80fb      	strh	r3, [r7, #6]
 80169c6:	e010      	b.n	80169ea <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 80169c8:	88fb      	ldrh	r3, [r7, #6]
 80169ca:	3b1a      	subs	r3, #26
 80169cc:	80fb      	strh	r3, [r7, #6]
 80169ce:	e00c      	b.n	80169ea <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 80169d0:	88fb      	ldrh	r3, [r7, #6]
 80169d2:	3308      	adds	r3, #8
 80169d4:	80fb      	strh	r3, [r7, #6]
 80169d6:	e008      	b.n	80169ea <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 80169d8:	88fb      	ldrh	r3, [r7, #6]
 80169da:	3b50      	subs	r3, #80	@ 0x50
 80169dc:	80fb      	strh	r3, [r7, #6]
 80169de:	e004      	b.n	80169ea <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 80169e0:	88fb      	ldrh	r3, [r7, #6]
 80169e2:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 80169e6:	80fb      	strh	r3, [r7, #6]
 80169e8:	bf00      	nop
			}
			break;
 80169ea:	e008      	b.n	80169fe <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 80169ec:	89fb      	ldrh	r3, [r7, #14]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d195      	bne.n	801691e <ff_wtoupper+0x1a>
 80169f2:	8a3b      	ldrh	r3, [r7, #16]
 80169f4:	005b      	lsls	r3, r3, #1
 80169f6:	697a      	ldr	r2, [r7, #20]
 80169f8:	4413      	add	r3, r2
 80169fa:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 80169fc:	e78f      	b.n	801691e <ff_wtoupper+0x1a>
			break;
 80169fe:	bf00      	nop
	}

	return chr;
 8016a00:	88fb      	ldrh	r3, [r7, #6]
}
 8016a02:	4618      	mov	r0, r3
 8016a04:	371c      	adds	r7, #28
 8016a06:	46bd      	mov	sp, r7
 8016a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a0c:	4770      	bx	lr
 8016a0e:	bf00      	nop
 8016a10:	0801c298 	.word	0x0801c298
 8016a14:	0801c48c 	.word	0x0801c48c

08016a18 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8016a18:	b580      	push	{r7, lr}
 8016a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8016a1c:	2200      	movs	r2, #0
 8016a1e:	4912      	ldr	r1, [pc, #72]	@ (8016a68 <MX_USB_Device_Init+0x50>)
 8016a20:	4812      	ldr	r0, [pc, #72]	@ (8016a6c <MX_USB_Device_Init+0x54>)
 8016a22:	f7fb fe71 	bl	8012708 <USBD_Init>
 8016a26:	4603      	mov	r3, r0
 8016a28:	2b00      	cmp	r3, #0
 8016a2a:	d001      	beq.n	8016a30 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8016a2c:	f7ed fbf6 	bl	800421c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8016a30:	490f      	ldr	r1, [pc, #60]	@ (8016a70 <MX_USB_Device_Init+0x58>)
 8016a32:	480e      	ldr	r0, [pc, #56]	@ (8016a6c <MX_USB_Device_Init+0x54>)
 8016a34:	f7fb fe98 	bl	8012768 <USBD_RegisterClass>
 8016a38:	4603      	mov	r3, r0
 8016a3a:	2b00      	cmp	r3, #0
 8016a3c:	d001      	beq.n	8016a42 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 8016a3e:	f7ed fbed 	bl	800421c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8016a42:	490c      	ldr	r1, [pc, #48]	@ (8016a74 <MX_USB_Device_Init+0x5c>)
 8016a44:	4809      	ldr	r0, [pc, #36]	@ (8016a6c <MX_USB_Device_Init+0x54>)
 8016a46:	f7fb fdb9 	bl	80125bc <USBD_CDC_RegisterInterface>
 8016a4a:	4603      	mov	r3, r0
 8016a4c:	2b00      	cmp	r3, #0
 8016a4e:	d001      	beq.n	8016a54 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 8016a50:	f7ed fbe4 	bl	800421c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8016a54:	4805      	ldr	r0, [pc, #20]	@ (8016a6c <MX_USB_Device_Init+0x54>)
 8016a56:	f7fb feae 	bl	80127b6 <USBD_Start>
 8016a5a:	4603      	mov	r3, r0
 8016a5c:	2b00      	cmp	r3, #0
 8016a5e:	d001      	beq.n	8016a64 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 8016a60:	f7ed fbdc 	bl	800421c <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8016a64:	bf00      	nop
 8016a66:	bd80      	pop	{r7, pc}
 8016a68:	2000014c 	.word	0x2000014c
 8016a6c:	20002b40 	.word	0x20002b40
 8016a70:	20000034 	.word	0x20000034
 8016a74:	20000138 	.word	0x20000138

08016a78 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8016a78:	b580      	push	{r7, lr}
 8016a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016a7c:	2200      	movs	r2, #0
 8016a7e:	4905      	ldr	r1, [pc, #20]	@ (8016a94 <CDC_Init_FS+0x1c>)
 8016a80:	4805      	ldr	r0, [pc, #20]	@ (8016a98 <CDC_Init_FS+0x20>)
 8016a82:	f7fb fdb0 	bl	80125e6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8016a86:	4905      	ldr	r1, [pc, #20]	@ (8016a9c <CDC_Init_FS+0x24>)
 8016a88:	4803      	ldr	r0, [pc, #12]	@ (8016a98 <CDC_Init_FS+0x20>)
 8016a8a:	f7fb fdca 	bl	8012622 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016a8e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016a90:	4618      	mov	r0, r3
 8016a92:	bd80      	pop	{r7, pc}
 8016a94:	20003210 	.word	0x20003210
 8016a98:	20002b40 	.word	0x20002b40
 8016a9c:	20002e10 	.word	0x20002e10

08016aa0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016aa0:	b480      	push	{r7}
 8016aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016aa4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8016aa6:	4618      	mov	r0, r3
 8016aa8:	46bd      	mov	sp, r7
 8016aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016aae:	4770      	bx	lr

08016ab0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016ab0:	b480      	push	{r7}
 8016ab2:	b083      	sub	sp, #12
 8016ab4:	af00      	add	r7, sp, #0
 8016ab6:	4603      	mov	r3, r0
 8016ab8:	6039      	str	r1, [r7, #0]
 8016aba:	71fb      	strb	r3, [r7, #7]
 8016abc:	4613      	mov	r3, r2
 8016abe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8016ac0:	79fb      	ldrb	r3, [r7, #7]
 8016ac2:	2b23      	cmp	r3, #35	@ 0x23
 8016ac4:	d84a      	bhi.n	8016b5c <CDC_Control_FS+0xac>
 8016ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8016acc <CDC_Control_FS+0x1c>)
 8016ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016acc:	08016b5d 	.word	0x08016b5d
 8016ad0:	08016b5d 	.word	0x08016b5d
 8016ad4:	08016b5d 	.word	0x08016b5d
 8016ad8:	08016b5d 	.word	0x08016b5d
 8016adc:	08016b5d 	.word	0x08016b5d
 8016ae0:	08016b5d 	.word	0x08016b5d
 8016ae4:	08016b5d 	.word	0x08016b5d
 8016ae8:	08016b5d 	.word	0x08016b5d
 8016aec:	08016b5d 	.word	0x08016b5d
 8016af0:	08016b5d 	.word	0x08016b5d
 8016af4:	08016b5d 	.word	0x08016b5d
 8016af8:	08016b5d 	.word	0x08016b5d
 8016afc:	08016b5d 	.word	0x08016b5d
 8016b00:	08016b5d 	.word	0x08016b5d
 8016b04:	08016b5d 	.word	0x08016b5d
 8016b08:	08016b5d 	.word	0x08016b5d
 8016b0c:	08016b5d 	.word	0x08016b5d
 8016b10:	08016b5d 	.word	0x08016b5d
 8016b14:	08016b5d 	.word	0x08016b5d
 8016b18:	08016b5d 	.word	0x08016b5d
 8016b1c:	08016b5d 	.word	0x08016b5d
 8016b20:	08016b5d 	.word	0x08016b5d
 8016b24:	08016b5d 	.word	0x08016b5d
 8016b28:	08016b5d 	.word	0x08016b5d
 8016b2c:	08016b5d 	.word	0x08016b5d
 8016b30:	08016b5d 	.word	0x08016b5d
 8016b34:	08016b5d 	.word	0x08016b5d
 8016b38:	08016b5d 	.word	0x08016b5d
 8016b3c:	08016b5d 	.word	0x08016b5d
 8016b40:	08016b5d 	.word	0x08016b5d
 8016b44:	08016b5d 	.word	0x08016b5d
 8016b48:	08016b5d 	.word	0x08016b5d
 8016b4c:	08016b5d 	.word	0x08016b5d
 8016b50:	08016b5d 	.word	0x08016b5d
 8016b54:	08016b5d 	.word	0x08016b5d
 8016b58:	08016b5d 	.word	0x08016b5d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016b5c:	bf00      	nop
  }

  return (USBD_OK);
 8016b5e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016b60:	4618      	mov	r0, r3
 8016b62:	370c      	adds	r7, #12
 8016b64:	46bd      	mov	sp, r7
 8016b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b6a:	4770      	bx	lr

08016b6c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016b6c:	b580      	push	{r7, lr}
 8016b6e:	b082      	sub	sp, #8
 8016b70:	af00      	add	r7, sp, #0
 8016b72:	6078      	str	r0, [r7, #4]
 8016b74:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8016b76:	6879      	ldr	r1, [r7, #4]
 8016b78:	4805      	ldr	r0, [pc, #20]	@ (8016b90 <CDC_Receive_FS+0x24>)
 8016b7a:	f7fb fd52 	bl	8012622 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8016b7e:	4804      	ldr	r0, [pc, #16]	@ (8016b90 <CDC_Receive_FS+0x24>)
 8016b80:	f7fb fd98 	bl	80126b4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8016b84:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8016b86:	4618      	mov	r0, r3
 8016b88:	3708      	adds	r7, #8
 8016b8a:	46bd      	mov	sp, r7
 8016b8c:	bd80      	pop	{r7, pc}
 8016b8e:	bf00      	nop
 8016b90:	20002b40 	.word	0x20002b40

08016b94 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8016b94:	b580      	push	{r7, lr}
 8016b96:	b084      	sub	sp, #16
 8016b98:	af00      	add	r7, sp, #0
 8016b9a:	6078      	str	r0, [r7, #4]
 8016b9c:	460b      	mov	r3, r1
 8016b9e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8016ba0:	2300      	movs	r3, #0
 8016ba2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8016ba4:	4b0d      	ldr	r3, [pc, #52]	@ (8016bdc <CDC_Transmit_FS+0x48>)
 8016ba6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8016baa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8016bac:	68bb      	ldr	r3, [r7, #8]
 8016bae:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d001      	beq.n	8016bba <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8016bb6:	2301      	movs	r3, #1
 8016bb8:	e00b      	b.n	8016bd2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8016bba:	887b      	ldrh	r3, [r7, #2]
 8016bbc:	461a      	mov	r2, r3
 8016bbe:	6879      	ldr	r1, [r7, #4]
 8016bc0:	4806      	ldr	r0, [pc, #24]	@ (8016bdc <CDC_Transmit_FS+0x48>)
 8016bc2:	f7fb fd10 	bl	80125e6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8016bc6:	4805      	ldr	r0, [pc, #20]	@ (8016bdc <CDC_Transmit_FS+0x48>)
 8016bc8:	f7fb fd44 	bl	8012654 <USBD_CDC_TransmitPacket>
 8016bcc:	4603      	mov	r3, r0
 8016bce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8016bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8016bd2:	4618      	mov	r0, r3
 8016bd4:	3710      	adds	r7, #16
 8016bd6:	46bd      	mov	sp, r7
 8016bd8:	bd80      	pop	{r7, pc}
 8016bda:	bf00      	nop
 8016bdc:	20002b40 	.word	0x20002b40

08016be0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8016be0:	b480      	push	{r7}
 8016be2:	b087      	sub	sp, #28
 8016be4:	af00      	add	r7, sp, #0
 8016be6:	60f8      	str	r0, [r7, #12]
 8016be8:	60b9      	str	r1, [r7, #8]
 8016bea:	4613      	mov	r3, r2
 8016bec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016bee:	2300      	movs	r3, #0
 8016bf0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8016bf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016bf6:	4618      	mov	r0, r3
 8016bf8:	371c      	adds	r7, #28
 8016bfa:	46bd      	mov	sp, r7
 8016bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c00:	4770      	bx	lr
	...

08016c04 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016c04:	b480      	push	{r7}
 8016c06:	b083      	sub	sp, #12
 8016c08:	af00      	add	r7, sp, #0
 8016c0a:	4603      	mov	r3, r0
 8016c0c:	6039      	str	r1, [r7, #0]
 8016c0e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8016c10:	683b      	ldr	r3, [r7, #0]
 8016c12:	2212      	movs	r2, #18
 8016c14:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 8016c16:	4b03      	ldr	r3, [pc, #12]	@ (8016c24 <USBD_CDC_DeviceDescriptor+0x20>)
}
 8016c18:	4618      	mov	r0, r3
 8016c1a:	370c      	adds	r7, #12
 8016c1c:	46bd      	mov	sp, r7
 8016c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c22:	4770      	bx	lr
 8016c24:	2000016c 	.word	0x2000016c

08016c28 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016c28:	b480      	push	{r7}
 8016c2a:	b083      	sub	sp, #12
 8016c2c:	af00      	add	r7, sp, #0
 8016c2e:	4603      	mov	r3, r0
 8016c30:	6039      	str	r1, [r7, #0]
 8016c32:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8016c34:	683b      	ldr	r3, [r7, #0]
 8016c36:	2204      	movs	r2, #4
 8016c38:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016c3a:	4b03      	ldr	r3, [pc, #12]	@ (8016c48 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 8016c3c:	4618      	mov	r0, r3
 8016c3e:	370c      	adds	r7, #12
 8016c40:	46bd      	mov	sp, r7
 8016c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c46:	4770      	bx	lr
 8016c48:	20000180 	.word	0x20000180

08016c4c <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b082      	sub	sp, #8
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	4603      	mov	r3, r0
 8016c54:	6039      	str	r1, [r7, #0]
 8016c56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016c58:	79fb      	ldrb	r3, [r7, #7]
 8016c5a:	2b00      	cmp	r3, #0
 8016c5c:	d105      	bne.n	8016c6a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8016c5e:	683a      	ldr	r2, [r7, #0]
 8016c60:	4907      	ldr	r1, [pc, #28]	@ (8016c80 <USBD_CDC_ProductStrDescriptor+0x34>)
 8016c62:	4808      	ldr	r0, [pc, #32]	@ (8016c84 <USBD_CDC_ProductStrDescriptor+0x38>)
 8016c64:	f7fc fd91 	bl	801378a <USBD_GetString>
 8016c68:	e004      	b.n	8016c74 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8016c6a:	683a      	ldr	r2, [r7, #0]
 8016c6c:	4904      	ldr	r1, [pc, #16]	@ (8016c80 <USBD_CDC_ProductStrDescriptor+0x34>)
 8016c6e:	4805      	ldr	r0, [pc, #20]	@ (8016c84 <USBD_CDC_ProductStrDescriptor+0x38>)
 8016c70:	f7fc fd8b 	bl	801378a <USBD_GetString>
  }
  return USBD_StrDesc;
 8016c74:	4b02      	ldr	r3, [pc, #8]	@ (8016c80 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8016c76:	4618      	mov	r0, r3
 8016c78:	3708      	adds	r7, #8
 8016c7a:	46bd      	mov	sp, r7
 8016c7c:	bd80      	pop	{r7, pc}
 8016c7e:	bf00      	nop
 8016c80:	20003610 	.word	0x20003610
 8016c84:	0801a5a4 	.word	0x0801a5a4

08016c88 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016c88:	b580      	push	{r7, lr}
 8016c8a:	b082      	sub	sp, #8
 8016c8c:	af00      	add	r7, sp, #0
 8016c8e:	4603      	mov	r3, r0
 8016c90:	6039      	str	r1, [r7, #0]
 8016c92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016c94:	683a      	ldr	r2, [r7, #0]
 8016c96:	4904      	ldr	r1, [pc, #16]	@ (8016ca8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8016c98:	4804      	ldr	r0, [pc, #16]	@ (8016cac <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 8016c9a:	f7fc fd76 	bl	801378a <USBD_GetString>
  return USBD_StrDesc;
 8016c9e:	4b02      	ldr	r3, [pc, #8]	@ (8016ca8 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8016ca0:	4618      	mov	r0, r3
 8016ca2:	3708      	adds	r7, #8
 8016ca4:	46bd      	mov	sp, r7
 8016ca6:	bd80      	pop	{r7, pc}
 8016ca8:	20003610 	.word	0x20003610
 8016cac:	0801a5bc 	.word	0x0801a5bc

08016cb0 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016cb0:	b580      	push	{r7, lr}
 8016cb2:	b082      	sub	sp, #8
 8016cb4:	af00      	add	r7, sp, #0
 8016cb6:	4603      	mov	r3, r0
 8016cb8:	6039      	str	r1, [r7, #0]
 8016cba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016cbc:	683b      	ldr	r3, [r7, #0]
 8016cbe:	221a      	movs	r2, #26
 8016cc0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8016cc2:	f000 f843 	bl	8016d4c <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8016cc6:	4b02      	ldr	r3, [pc, #8]	@ (8016cd0 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8016cc8:	4618      	mov	r0, r3
 8016cca:	3708      	adds	r7, #8
 8016ccc:	46bd      	mov	sp, r7
 8016cce:	bd80      	pop	{r7, pc}
 8016cd0:	20000184 	.word	0x20000184

08016cd4 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016cd4:	b580      	push	{r7, lr}
 8016cd6:	b082      	sub	sp, #8
 8016cd8:	af00      	add	r7, sp, #0
 8016cda:	4603      	mov	r3, r0
 8016cdc:	6039      	str	r1, [r7, #0]
 8016cde:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016ce0:	79fb      	ldrb	r3, [r7, #7]
 8016ce2:	2b00      	cmp	r3, #0
 8016ce4:	d105      	bne.n	8016cf2 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8016ce6:	683a      	ldr	r2, [r7, #0]
 8016ce8:	4907      	ldr	r1, [pc, #28]	@ (8016d08 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8016cea:	4808      	ldr	r0, [pc, #32]	@ (8016d0c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016cec:	f7fc fd4d 	bl	801378a <USBD_GetString>
 8016cf0:	e004      	b.n	8016cfc <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8016cf2:	683a      	ldr	r2, [r7, #0]
 8016cf4:	4904      	ldr	r1, [pc, #16]	@ (8016d08 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8016cf6:	4805      	ldr	r0, [pc, #20]	@ (8016d0c <USBD_CDC_ConfigStrDescriptor+0x38>)
 8016cf8:	f7fc fd47 	bl	801378a <USBD_GetString>
  }
  return USBD_StrDesc;
 8016cfc:	4b02      	ldr	r3, [pc, #8]	@ (8016d08 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 8016cfe:	4618      	mov	r0, r3
 8016d00:	3708      	adds	r7, #8
 8016d02:	46bd      	mov	sp, r7
 8016d04:	bd80      	pop	{r7, pc}
 8016d06:	bf00      	nop
 8016d08:	20003610 	.word	0x20003610
 8016d0c:	0801a5d0 	.word	0x0801a5d0

08016d10 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016d10:	b580      	push	{r7, lr}
 8016d12:	b082      	sub	sp, #8
 8016d14:	af00      	add	r7, sp, #0
 8016d16:	4603      	mov	r3, r0
 8016d18:	6039      	str	r1, [r7, #0]
 8016d1a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016d1c:	79fb      	ldrb	r3, [r7, #7]
 8016d1e:	2b00      	cmp	r3, #0
 8016d20:	d105      	bne.n	8016d2e <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016d22:	683a      	ldr	r2, [r7, #0]
 8016d24:	4907      	ldr	r1, [pc, #28]	@ (8016d44 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016d26:	4808      	ldr	r0, [pc, #32]	@ (8016d48 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016d28:	f7fc fd2f 	bl	801378a <USBD_GetString>
 8016d2c:	e004      	b.n	8016d38 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8016d2e:	683a      	ldr	r2, [r7, #0]
 8016d30:	4904      	ldr	r1, [pc, #16]	@ (8016d44 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 8016d32:	4805      	ldr	r0, [pc, #20]	@ (8016d48 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 8016d34:	f7fc fd29 	bl	801378a <USBD_GetString>
  }
  return USBD_StrDesc;
 8016d38:	4b02      	ldr	r3, [pc, #8]	@ (8016d44 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 8016d3a:	4618      	mov	r0, r3
 8016d3c:	3708      	adds	r7, #8
 8016d3e:	46bd      	mov	sp, r7
 8016d40:	bd80      	pop	{r7, pc}
 8016d42:	bf00      	nop
 8016d44:	20003610 	.word	0x20003610
 8016d48:	0801a5dc 	.word	0x0801a5dc

08016d4c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8016d4c:	b580      	push	{r7, lr}
 8016d4e:	b084      	sub	sp, #16
 8016d50:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8016d52:	4b0f      	ldr	r3, [pc, #60]	@ (8016d90 <Get_SerialNum+0x44>)
 8016d54:	681b      	ldr	r3, [r3, #0]
 8016d56:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8016d58:	4b0e      	ldr	r3, [pc, #56]	@ (8016d94 <Get_SerialNum+0x48>)
 8016d5a:	681b      	ldr	r3, [r3, #0]
 8016d5c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8016d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8016d98 <Get_SerialNum+0x4c>)
 8016d60:	681b      	ldr	r3, [r3, #0]
 8016d62:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8016d64:	68fa      	ldr	r2, [r7, #12]
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	4413      	add	r3, r2
 8016d6a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8016d6c:	68fb      	ldr	r3, [r7, #12]
 8016d6e:	2b00      	cmp	r3, #0
 8016d70:	d009      	beq.n	8016d86 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8016d72:	2208      	movs	r2, #8
 8016d74:	4909      	ldr	r1, [pc, #36]	@ (8016d9c <Get_SerialNum+0x50>)
 8016d76:	68f8      	ldr	r0, [r7, #12]
 8016d78:	f000 f814 	bl	8016da4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8016d7c:	2204      	movs	r2, #4
 8016d7e:	4908      	ldr	r1, [pc, #32]	@ (8016da0 <Get_SerialNum+0x54>)
 8016d80:	68b8      	ldr	r0, [r7, #8]
 8016d82:	f000 f80f 	bl	8016da4 <IntToUnicode>
  }
}
 8016d86:	bf00      	nop
 8016d88:	3710      	adds	r7, #16
 8016d8a:	46bd      	mov	sp, r7
 8016d8c:	bd80      	pop	{r7, pc}
 8016d8e:	bf00      	nop
 8016d90:	1fff7590 	.word	0x1fff7590
 8016d94:	1fff7594 	.word	0x1fff7594
 8016d98:	1fff7598 	.word	0x1fff7598
 8016d9c:	20000186 	.word	0x20000186
 8016da0:	20000196 	.word	0x20000196

08016da4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016da4:	b480      	push	{r7}
 8016da6:	b087      	sub	sp, #28
 8016da8:	af00      	add	r7, sp, #0
 8016daa:	60f8      	str	r0, [r7, #12]
 8016dac:	60b9      	str	r1, [r7, #8]
 8016dae:	4613      	mov	r3, r2
 8016db0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016db2:	2300      	movs	r3, #0
 8016db4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016db6:	2300      	movs	r3, #0
 8016db8:	75fb      	strb	r3, [r7, #23]
 8016dba:	e027      	b.n	8016e0c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016dbc:	68fb      	ldr	r3, [r7, #12]
 8016dbe:	0f1b      	lsrs	r3, r3, #28
 8016dc0:	2b09      	cmp	r3, #9
 8016dc2:	d80b      	bhi.n	8016ddc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016dc4:	68fb      	ldr	r3, [r7, #12]
 8016dc6:	0f1b      	lsrs	r3, r3, #28
 8016dc8:	b2da      	uxtb	r2, r3
 8016dca:	7dfb      	ldrb	r3, [r7, #23]
 8016dcc:	005b      	lsls	r3, r3, #1
 8016dce:	4619      	mov	r1, r3
 8016dd0:	68bb      	ldr	r3, [r7, #8]
 8016dd2:	440b      	add	r3, r1
 8016dd4:	3230      	adds	r2, #48	@ 0x30
 8016dd6:	b2d2      	uxtb	r2, r2
 8016dd8:	701a      	strb	r2, [r3, #0]
 8016dda:	e00a      	b.n	8016df2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016ddc:	68fb      	ldr	r3, [r7, #12]
 8016dde:	0f1b      	lsrs	r3, r3, #28
 8016de0:	b2da      	uxtb	r2, r3
 8016de2:	7dfb      	ldrb	r3, [r7, #23]
 8016de4:	005b      	lsls	r3, r3, #1
 8016de6:	4619      	mov	r1, r3
 8016de8:	68bb      	ldr	r3, [r7, #8]
 8016dea:	440b      	add	r3, r1
 8016dec:	3237      	adds	r2, #55	@ 0x37
 8016dee:	b2d2      	uxtb	r2, r2
 8016df0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016df2:	68fb      	ldr	r3, [r7, #12]
 8016df4:	011b      	lsls	r3, r3, #4
 8016df6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016df8:	7dfb      	ldrb	r3, [r7, #23]
 8016dfa:	005b      	lsls	r3, r3, #1
 8016dfc:	3301      	adds	r3, #1
 8016dfe:	68ba      	ldr	r2, [r7, #8]
 8016e00:	4413      	add	r3, r2
 8016e02:	2200      	movs	r2, #0
 8016e04:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016e06:	7dfb      	ldrb	r3, [r7, #23]
 8016e08:	3301      	adds	r3, #1
 8016e0a:	75fb      	strb	r3, [r7, #23]
 8016e0c:	7dfa      	ldrb	r2, [r7, #23]
 8016e0e:	79fb      	ldrb	r3, [r7, #7]
 8016e10:	429a      	cmp	r2, r3
 8016e12:	d3d3      	bcc.n	8016dbc <IntToUnicode+0x18>
  }
}
 8016e14:	bf00      	nop
 8016e16:	bf00      	nop
 8016e18:	371c      	adds	r7, #28
 8016e1a:	46bd      	mov	sp, r7
 8016e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e20:	4770      	bx	lr
	...

08016e24 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e24:	b580      	push	{r7, lr}
 8016e26:	b094      	sub	sp, #80	@ 0x50
 8016e28:	af00      	add	r7, sp, #0
 8016e2a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8016e2c:	f107 030c 	add.w	r3, r7, #12
 8016e30:	2244      	movs	r2, #68	@ 0x44
 8016e32:	2100      	movs	r1, #0
 8016e34:	4618      	mov	r0, r3
 8016e36:	f001 f8c6 	bl	8017fc6 <memset>
  if(pcdHandle->Instance==USB)
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	681b      	ldr	r3, [r3, #0]
 8016e3e:	4a15      	ldr	r2, [pc, #84]	@ (8016e94 <HAL_PCD_MspInit+0x70>)
 8016e40:	4293      	cmp	r3, r2
 8016e42:	d123      	bne.n	8016e8c <HAL_PCD_MspInit+0x68>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8016e44:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8016e48:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8016e4a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8016e4e:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8016e50:	f107 030c 	add.w	r3, r7, #12
 8016e54:	4618      	mov	r0, r3
 8016e56:	f7f6 fd83 	bl	800d960 <HAL_RCCEx_PeriphCLKConfig>
 8016e5a:	4603      	mov	r3, r0
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	d001      	beq.n	8016e64 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
 8016e60:	f7ed f9dc 	bl	800421c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8016e64:	4b0c      	ldr	r3, [pc, #48]	@ (8016e98 <HAL_PCD_MspInit+0x74>)
 8016e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e68:	4a0b      	ldr	r2, [pc, #44]	@ (8016e98 <HAL_PCD_MspInit+0x74>)
 8016e6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8016e6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8016e70:	4b09      	ldr	r3, [pc, #36]	@ (8016e98 <HAL_PCD_MspInit+0x74>)
 8016e72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016e74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016e78:	60bb      	str	r3, [r7, #8]
 8016e7a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8016e7c:	2200      	movs	r2, #0
 8016e7e:	2100      	movs	r1, #0
 8016e80:	2014      	movs	r0, #20
 8016e82:	f7f2 fbac 	bl	80095de <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8016e86:	2014      	movs	r0, #20
 8016e88:	f7f2 fbc3 	bl	8009612 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8016e8c:	bf00      	nop
 8016e8e:	3750      	adds	r7, #80	@ 0x50
 8016e90:	46bd      	mov	sp, r7
 8016e92:	bd80      	pop	{r7, pc}
 8016e94:	40005c00 	.word	0x40005c00
 8016e98:	40021000 	.word	0x40021000

08016e9c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016e9c:	b580      	push	{r7, lr}
 8016e9e:	b082      	sub	sp, #8
 8016ea0:	af00      	add	r7, sp, #0
 8016ea2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016ea4:	687b      	ldr	r3, [r7, #4]
 8016ea6:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8016eb0:	4619      	mov	r1, r3
 8016eb2:	4610      	mov	r0, r2
 8016eb4:	f7fb fcca 	bl	801284c <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8016eb8:	bf00      	nop
 8016eba:	3708      	adds	r7, #8
 8016ebc:	46bd      	mov	sp, r7
 8016ebe:	bd80      	pop	{r7, pc}

08016ec0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ec0:	b580      	push	{r7, lr}
 8016ec2:	b082      	sub	sp, #8
 8016ec4:	af00      	add	r7, sp, #0
 8016ec6:	6078      	str	r0, [r7, #4]
 8016ec8:	460b      	mov	r3, r1
 8016eca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016ed2:	78fa      	ldrb	r2, [r7, #3]
 8016ed4:	6879      	ldr	r1, [r7, #4]
 8016ed6:	4613      	mov	r3, r2
 8016ed8:	009b      	lsls	r3, r3, #2
 8016eda:	4413      	add	r3, r2
 8016edc:	00db      	lsls	r3, r3, #3
 8016ede:	440b      	add	r3, r1
 8016ee0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016ee4:	681a      	ldr	r2, [r3, #0]
 8016ee6:	78fb      	ldrb	r3, [r7, #3]
 8016ee8:	4619      	mov	r1, r3
 8016eea:	f7fb fd04 	bl	80128f6 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8016eee:	bf00      	nop
 8016ef0:	3708      	adds	r7, #8
 8016ef2:	46bd      	mov	sp, r7
 8016ef4:	bd80      	pop	{r7, pc}

08016ef6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ef6:	b580      	push	{r7, lr}
 8016ef8:	b082      	sub	sp, #8
 8016efa:	af00      	add	r7, sp, #0
 8016efc:	6078      	str	r0, [r7, #4]
 8016efe:	460b      	mov	r3, r1
 8016f00:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016f02:	687b      	ldr	r3, [r7, #4]
 8016f04:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8016f08:	78fa      	ldrb	r2, [r7, #3]
 8016f0a:	6879      	ldr	r1, [r7, #4]
 8016f0c:	4613      	mov	r3, r2
 8016f0e:	009b      	lsls	r3, r3, #2
 8016f10:	4413      	add	r3, r2
 8016f12:	00db      	lsls	r3, r3, #3
 8016f14:	440b      	add	r3, r1
 8016f16:	3324      	adds	r3, #36	@ 0x24
 8016f18:	681a      	ldr	r2, [r3, #0]
 8016f1a:	78fb      	ldrb	r3, [r7, #3]
 8016f1c:	4619      	mov	r1, r3
 8016f1e:	f7fb fd4d 	bl	80129bc <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8016f22:	bf00      	nop
 8016f24:	3708      	adds	r7, #8
 8016f26:	46bd      	mov	sp, r7
 8016f28:	bd80      	pop	{r7, pc}

08016f2a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016f2a:	b580      	push	{r7, lr}
 8016f2c:	b082      	sub	sp, #8
 8016f2e:	af00      	add	r7, sp, #0
 8016f30:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016f32:	687b      	ldr	r3, [r7, #4]
 8016f34:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016f38:	4618      	mov	r0, r3
 8016f3a:	f7fb fe61 	bl	8012c00 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8016f3e:	bf00      	nop
 8016f40:	3708      	adds	r7, #8
 8016f42:	46bd      	mov	sp, r7
 8016f44:	bd80      	pop	{r7, pc}

08016f46 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016f46:	b580      	push	{r7, lr}
 8016f48:	b084      	sub	sp, #16
 8016f4a:	af00      	add	r7, sp, #0
 8016f4c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016f4e:	2301      	movs	r3, #1
 8016f50:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	795b      	ldrb	r3, [r3, #5]
 8016f56:	2b02      	cmp	r3, #2
 8016f58:	d001      	beq.n	8016f5e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8016f5a:	f7ed f95f 	bl	800421c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016f64:	7bfa      	ldrb	r2, [r7, #15]
 8016f66:	4611      	mov	r1, r2
 8016f68:	4618      	mov	r0, r3
 8016f6a:	f7fb fe0b 	bl	8012b84 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016f6e:	687b      	ldr	r3, [r7, #4]
 8016f70:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016f74:	4618      	mov	r0, r3
 8016f76:	f7fb fdb7 	bl	8012ae8 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8016f7a:	bf00      	nop
 8016f7c:	3710      	adds	r7, #16
 8016f7e:	46bd      	mov	sp, r7
 8016f80:	bd80      	pop	{r7, pc}
	...

08016f84 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016f84:	b580      	push	{r7, lr}
 8016f86:	b082      	sub	sp, #8
 8016f88:	af00      	add	r7, sp, #0
 8016f8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016f8c:	687b      	ldr	r3, [r7, #4]
 8016f8e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016f92:	4618      	mov	r0, r3
 8016f94:	f7fb fe06 	bl	8012ba4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	7a5b      	ldrb	r3, [r3, #9]
 8016f9c:	2b00      	cmp	r3, #0
 8016f9e:	d005      	beq.n	8016fac <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016fa0:	4b04      	ldr	r3, [pc, #16]	@ (8016fb4 <HAL_PCD_SuspendCallback+0x30>)
 8016fa2:	691b      	ldr	r3, [r3, #16]
 8016fa4:	4a03      	ldr	r2, [pc, #12]	@ (8016fb4 <HAL_PCD_SuspendCallback+0x30>)
 8016fa6:	f043 0306 	orr.w	r3, r3, #6
 8016faa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8016fac:	bf00      	nop
 8016fae:	3708      	adds	r7, #8
 8016fb0:	46bd      	mov	sp, r7
 8016fb2:	bd80      	pop	{r7, pc}
 8016fb4:	e000ed00 	.word	0xe000ed00

08016fb8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016fb8:	b580      	push	{r7, lr}
 8016fba:	b082      	sub	sp, #8
 8016fbc:	af00      	add	r7, sp, #0
 8016fbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	7a5b      	ldrb	r3, [r3, #9]
 8016fc4:	2b00      	cmp	r3, #0
 8016fc6:	d007      	beq.n	8016fd8 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016fc8:	4b08      	ldr	r3, [pc, #32]	@ (8016fec <HAL_PCD_ResumeCallback+0x34>)
 8016fca:	691b      	ldr	r3, [r3, #16]
 8016fcc:	4a07      	ldr	r2, [pc, #28]	@ (8016fec <HAL_PCD_ResumeCallback+0x34>)
 8016fce:	f023 0306 	bic.w	r3, r3, #6
 8016fd2:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8016fd4:	f000 f9f8 	bl	80173c8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016fd8:	687b      	ldr	r3, [r7, #4]
 8016fda:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016fde:	4618      	mov	r0, r3
 8016fe0:	f7fb fdf6 	bl	8012bd0 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8016fe4:	bf00      	nop
 8016fe6:	3708      	adds	r7, #8
 8016fe8:	46bd      	mov	sp, r7
 8016fea:	bd80      	pop	{r7, pc}
 8016fec:	e000ed00 	.word	0xe000ed00

08016ff0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016ff0:	b580      	push	{r7, lr}
 8016ff2:	b082      	sub	sp, #8
 8016ff4:	af00      	add	r7, sp, #0
 8016ff6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8016ff8:	4a2b      	ldr	r2, [pc, #172]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017000:	687b      	ldr	r3, [r7, #4]
 8017002:	4a29      	ldr	r2, [pc, #164]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8017004:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8017008:	4b27      	ldr	r3, [pc, #156]	@ (80170a8 <USBD_LL_Init+0xb8>)
 801700a:	4a28      	ldr	r2, [pc, #160]	@ (80170ac <USBD_LL_Init+0xbc>)
 801700c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 801700e:	4b26      	ldr	r3, [pc, #152]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8017010:	2208      	movs	r2, #8
 8017012:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017014:	4b24      	ldr	r3, [pc, #144]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8017016:	2202      	movs	r2, #2
 8017018:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801701a:	4b23      	ldr	r3, [pc, #140]	@ (80170a8 <USBD_LL_Init+0xb8>)
 801701c:	2202      	movs	r2, #2
 801701e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017020:	4b21      	ldr	r3, [pc, #132]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8017022:	2200      	movs	r2, #0
 8017024:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8017026:	4b20      	ldr	r3, [pc, #128]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8017028:	2200      	movs	r2, #0
 801702a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 801702c:	4b1e      	ldr	r3, [pc, #120]	@ (80170a8 <USBD_LL_Init+0xb8>)
 801702e:	2200      	movs	r2, #0
 8017030:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017032:	4b1d      	ldr	r3, [pc, #116]	@ (80170a8 <USBD_LL_Init+0xb8>)
 8017034:	2200      	movs	r2, #0
 8017036:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017038:	481b      	ldr	r0, [pc, #108]	@ (80170a8 <USBD_LL_Init+0xb8>)
 801703a:	f7f4 f9ae 	bl	800b39a <HAL_PCD_Init>
 801703e:	4603      	mov	r3, r0
 8017040:	2b00      	cmp	r3, #0
 8017042:	d001      	beq.n	8017048 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8017044:	f7ed f8ea 	bl	800421c <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801704e:	2318      	movs	r3, #24
 8017050:	2200      	movs	r2, #0
 8017052:	2100      	movs	r1, #0
 8017054:	f7f5 fe35 	bl	800ccc2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801705e:	2358      	movs	r3, #88	@ 0x58
 8017060:	2200      	movs	r2, #0
 8017062:	2180      	movs	r1, #128	@ 0x80
 8017064:	f7f5 fe2d 	bl	800ccc2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801706e:	23c0      	movs	r3, #192	@ 0xc0
 8017070:	2200      	movs	r2, #0
 8017072:	2181      	movs	r1, #129	@ 0x81
 8017074:	f7f5 fe25 	bl	800ccc2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8017078:	687b      	ldr	r3, [r7, #4]
 801707a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801707e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8017082:	2200      	movs	r2, #0
 8017084:	2101      	movs	r1, #1
 8017086:	f7f5 fe1c 	bl	800ccc2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8017090:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017094:	2200      	movs	r2, #0
 8017096:	2182      	movs	r1, #130	@ 0x82
 8017098:	f7f5 fe13 	bl	800ccc2 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 801709c:	2300      	movs	r3, #0
}
 801709e:	4618      	mov	r0, r3
 80170a0:	3708      	adds	r7, #8
 80170a2:	46bd      	mov	sp, r7
 80170a4:	bd80      	pop	{r7, pc}
 80170a6:	bf00      	nop
 80170a8:	20003810 	.word	0x20003810
 80170ac:	40005c00 	.word	0x40005c00

080170b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80170b0:	b580      	push	{r7, lr}
 80170b2:	b084      	sub	sp, #16
 80170b4:	af00      	add	r7, sp, #0
 80170b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80170b8:	2300      	movs	r3, #0
 80170ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80170bc:	2300      	movs	r3, #0
 80170be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80170c6:	4618      	mov	r0, r3
 80170c8:	f7f4 fa35 	bl	800b536 <HAL_PCD_Start>
 80170cc:	4603      	mov	r3, r0
 80170ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80170d0:	7bfb      	ldrb	r3, [r7, #15]
 80170d2:	4618      	mov	r0, r3
 80170d4:	f000 f97e 	bl	80173d4 <USBD_Get_USB_Status>
 80170d8:	4603      	mov	r3, r0
 80170da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80170dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80170de:	4618      	mov	r0, r3
 80170e0:	3710      	adds	r7, #16
 80170e2:	46bd      	mov	sp, r7
 80170e4:	bd80      	pop	{r7, pc}

080170e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80170e6:	b580      	push	{r7, lr}
 80170e8:	b084      	sub	sp, #16
 80170ea:	af00      	add	r7, sp, #0
 80170ec:	6078      	str	r0, [r7, #4]
 80170ee:	4608      	mov	r0, r1
 80170f0:	4611      	mov	r1, r2
 80170f2:	461a      	mov	r2, r3
 80170f4:	4603      	mov	r3, r0
 80170f6:	70fb      	strb	r3, [r7, #3]
 80170f8:	460b      	mov	r3, r1
 80170fa:	70bb      	strb	r3, [r7, #2]
 80170fc:	4613      	mov	r3, r2
 80170fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017100:	2300      	movs	r3, #0
 8017102:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017104:	2300      	movs	r3, #0
 8017106:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017108:	687b      	ldr	r3, [r7, #4]
 801710a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 801710e:	78bb      	ldrb	r3, [r7, #2]
 8017110:	883a      	ldrh	r2, [r7, #0]
 8017112:	78f9      	ldrb	r1, [r7, #3]
 8017114:	f7f4 fb7c 	bl	800b810 <HAL_PCD_EP_Open>
 8017118:	4603      	mov	r3, r0
 801711a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801711c:	7bfb      	ldrb	r3, [r7, #15]
 801711e:	4618      	mov	r0, r3
 8017120:	f000 f958 	bl	80173d4 <USBD_Get_USB_Status>
 8017124:	4603      	mov	r3, r0
 8017126:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017128:	7bbb      	ldrb	r3, [r7, #14]
}
 801712a:	4618      	mov	r0, r3
 801712c:	3710      	adds	r7, #16
 801712e:	46bd      	mov	sp, r7
 8017130:	bd80      	pop	{r7, pc}

08017132 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017132:	b580      	push	{r7, lr}
 8017134:	b084      	sub	sp, #16
 8017136:	af00      	add	r7, sp, #0
 8017138:	6078      	str	r0, [r7, #4]
 801713a:	460b      	mov	r3, r1
 801713c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801713e:	2300      	movs	r3, #0
 8017140:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017142:	2300      	movs	r3, #0
 8017144:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017146:	687b      	ldr	r3, [r7, #4]
 8017148:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801714c:	78fa      	ldrb	r2, [r7, #3]
 801714e:	4611      	mov	r1, r2
 8017150:	4618      	mov	r0, r3
 8017152:	f7f4 fbbc 	bl	800b8ce <HAL_PCD_EP_Close>
 8017156:	4603      	mov	r3, r0
 8017158:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801715a:	7bfb      	ldrb	r3, [r7, #15]
 801715c:	4618      	mov	r0, r3
 801715e:	f000 f939 	bl	80173d4 <USBD_Get_USB_Status>
 8017162:	4603      	mov	r3, r0
 8017164:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017166:	7bbb      	ldrb	r3, [r7, #14]
}
 8017168:	4618      	mov	r0, r3
 801716a:	3710      	adds	r7, #16
 801716c:	46bd      	mov	sp, r7
 801716e:	bd80      	pop	{r7, pc}

08017170 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017170:	b580      	push	{r7, lr}
 8017172:	b084      	sub	sp, #16
 8017174:	af00      	add	r7, sp, #0
 8017176:	6078      	str	r0, [r7, #4]
 8017178:	460b      	mov	r3, r1
 801717a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801717c:	2300      	movs	r3, #0
 801717e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017180:	2300      	movs	r3, #0
 8017182:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017184:	687b      	ldr	r3, [r7, #4]
 8017186:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801718a:	78fa      	ldrb	r2, [r7, #3]
 801718c:	4611      	mov	r1, r2
 801718e:	4618      	mov	r0, r3
 8017190:	f7f4 fc65 	bl	800ba5e <HAL_PCD_EP_SetStall>
 8017194:	4603      	mov	r3, r0
 8017196:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017198:	7bfb      	ldrb	r3, [r7, #15]
 801719a:	4618      	mov	r0, r3
 801719c:	f000 f91a 	bl	80173d4 <USBD_Get_USB_Status>
 80171a0:	4603      	mov	r3, r0
 80171a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80171a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80171a6:	4618      	mov	r0, r3
 80171a8:	3710      	adds	r7, #16
 80171aa:	46bd      	mov	sp, r7
 80171ac:	bd80      	pop	{r7, pc}

080171ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80171ae:	b580      	push	{r7, lr}
 80171b0:	b084      	sub	sp, #16
 80171b2:	af00      	add	r7, sp, #0
 80171b4:	6078      	str	r0, [r7, #4]
 80171b6:	460b      	mov	r3, r1
 80171b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80171ba:	2300      	movs	r3, #0
 80171bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80171be:	2300      	movs	r3, #0
 80171c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80171c8:	78fa      	ldrb	r2, [r7, #3]
 80171ca:	4611      	mov	r1, r2
 80171cc:	4618      	mov	r0, r3
 80171ce:	f7f4 fc98 	bl	800bb02 <HAL_PCD_EP_ClrStall>
 80171d2:	4603      	mov	r3, r0
 80171d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80171d6:	7bfb      	ldrb	r3, [r7, #15]
 80171d8:	4618      	mov	r0, r3
 80171da:	f000 f8fb 	bl	80173d4 <USBD_Get_USB_Status>
 80171de:	4603      	mov	r3, r0
 80171e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80171e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80171e4:	4618      	mov	r0, r3
 80171e6:	3710      	adds	r7, #16
 80171e8:	46bd      	mov	sp, r7
 80171ea:	bd80      	pop	{r7, pc}

080171ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80171ec:	b480      	push	{r7}
 80171ee:	b085      	sub	sp, #20
 80171f0:	af00      	add	r7, sp, #0
 80171f2:	6078      	str	r0, [r7, #4]
 80171f4:	460b      	mov	r3, r1
 80171f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80171f8:	687b      	ldr	r3, [r7, #4]
 80171fa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 80171fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017200:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017204:	2b00      	cmp	r3, #0
 8017206:	da0b      	bge.n	8017220 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017208:	78fb      	ldrb	r3, [r7, #3]
 801720a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801720e:	68f9      	ldr	r1, [r7, #12]
 8017210:	4613      	mov	r3, r2
 8017212:	009b      	lsls	r3, r3, #2
 8017214:	4413      	add	r3, r2
 8017216:	00db      	lsls	r3, r3, #3
 8017218:	440b      	add	r3, r1
 801721a:	3312      	adds	r3, #18
 801721c:	781b      	ldrb	r3, [r3, #0]
 801721e:	e00b      	b.n	8017238 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017220:	78fb      	ldrb	r3, [r7, #3]
 8017222:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017226:	68f9      	ldr	r1, [r7, #12]
 8017228:	4613      	mov	r3, r2
 801722a:	009b      	lsls	r3, r3, #2
 801722c:	4413      	add	r3, r2
 801722e:	00db      	lsls	r3, r3, #3
 8017230:	440b      	add	r3, r1
 8017232:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8017236:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017238:	4618      	mov	r0, r3
 801723a:	3714      	adds	r7, #20
 801723c:	46bd      	mov	sp, r7
 801723e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017242:	4770      	bx	lr

08017244 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017244:	b580      	push	{r7, lr}
 8017246:	b084      	sub	sp, #16
 8017248:	af00      	add	r7, sp, #0
 801724a:	6078      	str	r0, [r7, #4]
 801724c:	460b      	mov	r3, r1
 801724e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017250:	2300      	movs	r3, #0
 8017252:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017254:	2300      	movs	r3, #0
 8017256:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 801725e:	78fa      	ldrb	r2, [r7, #3]
 8017260:	4611      	mov	r1, r2
 8017262:	4618      	mov	r0, r3
 8017264:	f7f4 fab0 	bl	800b7c8 <HAL_PCD_SetAddress>
 8017268:	4603      	mov	r3, r0
 801726a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801726c:	7bfb      	ldrb	r3, [r7, #15]
 801726e:	4618      	mov	r0, r3
 8017270:	f000 f8b0 	bl	80173d4 <USBD_Get_USB_Status>
 8017274:	4603      	mov	r3, r0
 8017276:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017278:	7bbb      	ldrb	r3, [r7, #14]
}
 801727a:	4618      	mov	r0, r3
 801727c:	3710      	adds	r7, #16
 801727e:	46bd      	mov	sp, r7
 8017280:	bd80      	pop	{r7, pc}

08017282 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017282:	b580      	push	{r7, lr}
 8017284:	b086      	sub	sp, #24
 8017286:	af00      	add	r7, sp, #0
 8017288:	60f8      	str	r0, [r7, #12]
 801728a:	607a      	str	r2, [r7, #4]
 801728c:	603b      	str	r3, [r7, #0]
 801728e:	460b      	mov	r3, r1
 8017290:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017292:	2300      	movs	r3, #0
 8017294:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017296:	2300      	movs	r3, #0
 8017298:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801729a:	68fb      	ldr	r3, [r7, #12]
 801729c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80172a0:	7af9      	ldrb	r1, [r7, #11]
 80172a2:	683b      	ldr	r3, [r7, #0]
 80172a4:	687a      	ldr	r2, [r7, #4]
 80172a6:	f7f4 fba3 	bl	800b9f0 <HAL_PCD_EP_Transmit>
 80172aa:	4603      	mov	r3, r0
 80172ac:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80172ae:	7dfb      	ldrb	r3, [r7, #23]
 80172b0:	4618      	mov	r0, r3
 80172b2:	f000 f88f 	bl	80173d4 <USBD_Get_USB_Status>
 80172b6:	4603      	mov	r3, r0
 80172b8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80172ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80172bc:	4618      	mov	r0, r3
 80172be:	3718      	adds	r7, #24
 80172c0:	46bd      	mov	sp, r7
 80172c2:	bd80      	pop	{r7, pc}

080172c4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80172c4:	b580      	push	{r7, lr}
 80172c6:	b086      	sub	sp, #24
 80172c8:	af00      	add	r7, sp, #0
 80172ca:	60f8      	str	r0, [r7, #12]
 80172cc:	607a      	str	r2, [r7, #4]
 80172ce:	603b      	str	r3, [r7, #0]
 80172d0:	460b      	mov	r3, r1
 80172d2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80172d4:	2300      	movs	r3, #0
 80172d6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80172d8:	2300      	movs	r3, #0
 80172da:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80172dc:	68fb      	ldr	r3, [r7, #12]
 80172de:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 80172e2:	7af9      	ldrb	r1, [r7, #11]
 80172e4:	683b      	ldr	r3, [r7, #0]
 80172e6:	687a      	ldr	r2, [r7, #4]
 80172e8:	f7f4 fb39 	bl	800b95e <HAL_PCD_EP_Receive>
 80172ec:	4603      	mov	r3, r0
 80172ee:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80172f0:	7dfb      	ldrb	r3, [r7, #23]
 80172f2:	4618      	mov	r0, r3
 80172f4:	f000 f86e 	bl	80173d4 <USBD_Get_USB_Status>
 80172f8:	4603      	mov	r3, r0
 80172fa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80172fc:	7dbb      	ldrb	r3, [r7, #22]
}
 80172fe:	4618      	mov	r0, r3
 8017300:	3718      	adds	r7, #24
 8017302:	46bd      	mov	sp, r7
 8017304:	bd80      	pop	{r7, pc}

08017306 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017306:	b580      	push	{r7, lr}
 8017308:	b082      	sub	sp, #8
 801730a:	af00      	add	r7, sp, #0
 801730c:	6078      	str	r0, [r7, #4]
 801730e:	460b      	mov	r3, r1
 8017310:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017312:	687b      	ldr	r3, [r7, #4]
 8017314:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8017318:	78fa      	ldrb	r2, [r7, #3]
 801731a:	4611      	mov	r1, r2
 801731c:	4618      	mov	r0, r3
 801731e:	f7f4 fb4f 	bl	800b9c0 <HAL_PCD_EP_GetRxCount>
 8017322:	4603      	mov	r3, r0
}
 8017324:	4618      	mov	r0, r3
 8017326:	3708      	adds	r7, #8
 8017328:	46bd      	mov	sp, r7
 801732a:	bd80      	pop	{r7, pc}

0801732c <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801732c:	b580      	push	{r7, lr}
 801732e:	b082      	sub	sp, #8
 8017330:	af00      	add	r7, sp, #0
 8017332:	6078      	str	r0, [r7, #4]
 8017334:	460b      	mov	r3, r1
 8017336:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017338:	78fb      	ldrb	r3, [r7, #3]
 801733a:	2b00      	cmp	r3, #0
 801733c:	d002      	beq.n	8017344 <HAL_PCDEx_LPM_Callback+0x18>
 801733e:	2b01      	cmp	r3, #1
 8017340:	d013      	beq.n	801736a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8017342:	e023      	b.n	801738c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8017344:	687b      	ldr	r3, [r7, #4]
 8017346:	7a5b      	ldrb	r3, [r3, #9]
 8017348:	2b00      	cmp	r3, #0
 801734a:	d007      	beq.n	801735c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801734c:	f000 f83c 	bl	80173c8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017350:	4b10      	ldr	r3, [pc, #64]	@ (8017394 <HAL_PCDEx_LPM_Callback+0x68>)
 8017352:	691b      	ldr	r3, [r3, #16]
 8017354:	4a0f      	ldr	r2, [pc, #60]	@ (8017394 <HAL_PCDEx_LPM_Callback+0x68>)
 8017356:	f023 0306 	bic.w	r3, r3, #6
 801735a:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 801735c:	687b      	ldr	r3, [r7, #4]
 801735e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017362:	4618      	mov	r0, r3
 8017364:	f7fb fc34 	bl	8012bd0 <USBD_LL_Resume>
    break;
 8017368:	e010      	b.n	801738c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 801736a:	687b      	ldr	r3, [r7, #4]
 801736c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017370:	4618      	mov	r0, r3
 8017372:	f7fb fc17 	bl	8012ba4 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	7a5b      	ldrb	r3, [r3, #9]
 801737a:	2b00      	cmp	r3, #0
 801737c:	d005      	beq.n	801738a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801737e:	4b05      	ldr	r3, [pc, #20]	@ (8017394 <HAL_PCDEx_LPM_Callback+0x68>)
 8017380:	691b      	ldr	r3, [r3, #16]
 8017382:	4a04      	ldr	r2, [pc, #16]	@ (8017394 <HAL_PCDEx_LPM_Callback+0x68>)
 8017384:	f043 0306 	orr.w	r3, r3, #6
 8017388:	6113      	str	r3, [r2, #16]
    break;
 801738a:	bf00      	nop
}
 801738c:	bf00      	nop
 801738e:	3708      	adds	r7, #8
 8017390:	46bd      	mov	sp, r7
 8017392:	bd80      	pop	{r7, pc}
 8017394:	e000ed00 	.word	0xe000ed00

08017398 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017398:	b480      	push	{r7}
 801739a:	b083      	sub	sp, #12
 801739c:	af00      	add	r7, sp, #0
 801739e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80173a0:	4b03      	ldr	r3, [pc, #12]	@ (80173b0 <USBD_static_malloc+0x18>)
}
 80173a2:	4618      	mov	r0, r3
 80173a4:	370c      	adds	r7, #12
 80173a6:	46bd      	mov	sp, r7
 80173a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173ac:	4770      	bx	lr
 80173ae:	bf00      	nop
 80173b0:	20003aec 	.word	0x20003aec

080173b4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80173b4:	b480      	push	{r7}
 80173b6:	b083      	sub	sp, #12
 80173b8:	af00      	add	r7, sp, #0
 80173ba:	6078      	str	r0, [r7, #4]

}
 80173bc:	bf00      	nop
 80173be:	370c      	adds	r7, #12
 80173c0:	46bd      	mov	sp, r7
 80173c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80173c6:	4770      	bx	lr

080173c8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80173c8:	b580      	push	{r7, lr}
 80173ca:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80173cc:	f7ec fc66 	bl	8003c9c <SystemClock_Config>
}
 80173d0:	bf00      	nop
 80173d2:	bd80      	pop	{r7, pc}

080173d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80173d4:	b480      	push	{r7}
 80173d6:	b085      	sub	sp, #20
 80173d8:	af00      	add	r7, sp, #0
 80173da:	4603      	mov	r3, r0
 80173dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80173de:	2300      	movs	r3, #0
 80173e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80173e2:	79fb      	ldrb	r3, [r7, #7]
 80173e4:	2b03      	cmp	r3, #3
 80173e6:	d817      	bhi.n	8017418 <USBD_Get_USB_Status+0x44>
 80173e8:	a201      	add	r2, pc, #4	@ (adr r2, 80173f0 <USBD_Get_USB_Status+0x1c>)
 80173ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80173ee:	bf00      	nop
 80173f0:	08017401 	.word	0x08017401
 80173f4:	08017407 	.word	0x08017407
 80173f8:	0801740d 	.word	0x0801740d
 80173fc:	08017413 	.word	0x08017413
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017400:	2300      	movs	r3, #0
 8017402:	73fb      	strb	r3, [r7, #15]
    break;
 8017404:	e00b      	b.n	801741e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017406:	2303      	movs	r3, #3
 8017408:	73fb      	strb	r3, [r7, #15]
    break;
 801740a:	e008      	b.n	801741e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801740c:	2301      	movs	r3, #1
 801740e:	73fb      	strb	r3, [r7, #15]
    break;
 8017410:	e005      	b.n	801741e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017412:	2303      	movs	r3, #3
 8017414:	73fb      	strb	r3, [r7, #15]
    break;
 8017416:	e002      	b.n	801741e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017418:	2303      	movs	r3, #3
 801741a:	73fb      	strb	r3, [r7, #15]
    break;
 801741c:	bf00      	nop
  }
  return usb_status;
 801741e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017420:	4618      	mov	r0, r3
 8017422:	3714      	adds	r7, #20
 8017424:	46bd      	mov	sp, r7
 8017426:	f85d 7b04 	ldr.w	r7, [sp], #4
 801742a:	4770      	bx	lr

0801742c <__cvt>:
 801742c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017430:	ec57 6b10 	vmov	r6, r7, d0
 8017434:	2f00      	cmp	r7, #0
 8017436:	460c      	mov	r4, r1
 8017438:	4619      	mov	r1, r3
 801743a:	463b      	mov	r3, r7
 801743c:	bfbb      	ittet	lt
 801743e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8017442:	461f      	movlt	r7, r3
 8017444:	2300      	movge	r3, #0
 8017446:	232d      	movlt	r3, #45	@ 0x2d
 8017448:	700b      	strb	r3, [r1, #0]
 801744a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801744c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017450:	4691      	mov	r9, r2
 8017452:	f023 0820 	bic.w	r8, r3, #32
 8017456:	bfbc      	itt	lt
 8017458:	4632      	movlt	r2, r6
 801745a:	4616      	movlt	r6, r2
 801745c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017460:	d005      	beq.n	801746e <__cvt+0x42>
 8017462:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8017466:	d100      	bne.n	801746a <__cvt+0x3e>
 8017468:	3401      	adds	r4, #1
 801746a:	2102      	movs	r1, #2
 801746c:	e000      	b.n	8017470 <__cvt+0x44>
 801746e:	2103      	movs	r1, #3
 8017470:	ab03      	add	r3, sp, #12
 8017472:	9301      	str	r3, [sp, #4]
 8017474:	ab02      	add	r3, sp, #8
 8017476:	9300      	str	r3, [sp, #0]
 8017478:	ec47 6b10 	vmov	d0, r6, r7
 801747c:	4653      	mov	r3, sl
 801747e:	4622      	mov	r2, r4
 8017480:	f000 feba 	bl	80181f8 <_dtoa_r>
 8017484:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8017488:	4605      	mov	r5, r0
 801748a:	d119      	bne.n	80174c0 <__cvt+0x94>
 801748c:	f019 0f01 	tst.w	r9, #1
 8017490:	d00e      	beq.n	80174b0 <__cvt+0x84>
 8017492:	eb00 0904 	add.w	r9, r0, r4
 8017496:	2200      	movs	r2, #0
 8017498:	2300      	movs	r3, #0
 801749a:	4630      	mov	r0, r6
 801749c:	4639      	mov	r1, r7
 801749e:	f7e9 fb3b 	bl	8000b18 <__aeabi_dcmpeq>
 80174a2:	b108      	cbz	r0, 80174a8 <__cvt+0x7c>
 80174a4:	f8cd 900c 	str.w	r9, [sp, #12]
 80174a8:	2230      	movs	r2, #48	@ 0x30
 80174aa:	9b03      	ldr	r3, [sp, #12]
 80174ac:	454b      	cmp	r3, r9
 80174ae:	d31e      	bcc.n	80174ee <__cvt+0xc2>
 80174b0:	9b03      	ldr	r3, [sp, #12]
 80174b2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80174b4:	1b5b      	subs	r3, r3, r5
 80174b6:	4628      	mov	r0, r5
 80174b8:	6013      	str	r3, [r2, #0]
 80174ba:	b004      	add	sp, #16
 80174bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80174c0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80174c4:	eb00 0904 	add.w	r9, r0, r4
 80174c8:	d1e5      	bne.n	8017496 <__cvt+0x6a>
 80174ca:	7803      	ldrb	r3, [r0, #0]
 80174cc:	2b30      	cmp	r3, #48	@ 0x30
 80174ce:	d10a      	bne.n	80174e6 <__cvt+0xba>
 80174d0:	2200      	movs	r2, #0
 80174d2:	2300      	movs	r3, #0
 80174d4:	4630      	mov	r0, r6
 80174d6:	4639      	mov	r1, r7
 80174d8:	f7e9 fb1e 	bl	8000b18 <__aeabi_dcmpeq>
 80174dc:	b918      	cbnz	r0, 80174e6 <__cvt+0xba>
 80174de:	f1c4 0401 	rsb	r4, r4, #1
 80174e2:	f8ca 4000 	str.w	r4, [sl]
 80174e6:	f8da 3000 	ldr.w	r3, [sl]
 80174ea:	4499      	add	r9, r3
 80174ec:	e7d3      	b.n	8017496 <__cvt+0x6a>
 80174ee:	1c59      	adds	r1, r3, #1
 80174f0:	9103      	str	r1, [sp, #12]
 80174f2:	701a      	strb	r2, [r3, #0]
 80174f4:	e7d9      	b.n	80174aa <__cvt+0x7e>

080174f6 <__exponent>:
 80174f6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80174f8:	2900      	cmp	r1, #0
 80174fa:	bfba      	itte	lt
 80174fc:	4249      	neglt	r1, r1
 80174fe:	232d      	movlt	r3, #45	@ 0x2d
 8017500:	232b      	movge	r3, #43	@ 0x2b
 8017502:	2909      	cmp	r1, #9
 8017504:	7002      	strb	r2, [r0, #0]
 8017506:	7043      	strb	r3, [r0, #1]
 8017508:	dd29      	ble.n	801755e <__exponent+0x68>
 801750a:	f10d 0307 	add.w	r3, sp, #7
 801750e:	461d      	mov	r5, r3
 8017510:	270a      	movs	r7, #10
 8017512:	461a      	mov	r2, r3
 8017514:	fbb1 f6f7 	udiv	r6, r1, r7
 8017518:	fb07 1416 	mls	r4, r7, r6, r1
 801751c:	3430      	adds	r4, #48	@ 0x30
 801751e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017522:	460c      	mov	r4, r1
 8017524:	2c63      	cmp	r4, #99	@ 0x63
 8017526:	f103 33ff 	add.w	r3, r3, #4294967295
 801752a:	4631      	mov	r1, r6
 801752c:	dcf1      	bgt.n	8017512 <__exponent+0x1c>
 801752e:	3130      	adds	r1, #48	@ 0x30
 8017530:	1e94      	subs	r4, r2, #2
 8017532:	f803 1c01 	strb.w	r1, [r3, #-1]
 8017536:	1c41      	adds	r1, r0, #1
 8017538:	4623      	mov	r3, r4
 801753a:	42ab      	cmp	r3, r5
 801753c:	d30a      	bcc.n	8017554 <__exponent+0x5e>
 801753e:	f10d 0309 	add.w	r3, sp, #9
 8017542:	1a9b      	subs	r3, r3, r2
 8017544:	42ac      	cmp	r4, r5
 8017546:	bf88      	it	hi
 8017548:	2300      	movhi	r3, #0
 801754a:	3302      	adds	r3, #2
 801754c:	4403      	add	r3, r0
 801754e:	1a18      	subs	r0, r3, r0
 8017550:	b003      	add	sp, #12
 8017552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017554:	f813 6b01 	ldrb.w	r6, [r3], #1
 8017558:	f801 6f01 	strb.w	r6, [r1, #1]!
 801755c:	e7ed      	b.n	801753a <__exponent+0x44>
 801755e:	2330      	movs	r3, #48	@ 0x30
 8017560:	3130      	adds	r1, #48	@ 0x30
 8017562:	7083      	strb	r3, [r0, #2]
 8017564:	70c1      	strb	r1, [r0, #3]
 8017566:	1d03      	adds	r3, r0, #4
 8017568:	e7f1      	b.n	801754e <__exponent+0x58>
	...

0801756c <_printf_float>:
 801756c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017570:	b08d      	sub	sp, #52	@ 0x34
 8017572:	460c      	mov	r4, r1
 8017574:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8017578:	4616      	mov	r6, r2
 801757a:	461f      	mov	r7, r3
 801757c:	4605      	mov	r5, r0
 801757e:	f000 fd2b 	bl	8017fd8 <_localeconv_r>
 8017582:	6803      	ldr	r3, [r0, #0]
 8017584:	9304      	str	r3, [sp, #16]
 8017586:	4618      	mov	r0, r3
 8017588:	f7e8 fe9a 	bl	80002c0 <strlen>
 801758c:	2300      	movs	r3, #0
 801758e:	930a      	str	r3, [sp, #40]	@ 0x28
 8017590:	f8d8 3000 	ldr.w	r3, [r8]
 8017594:	9005      	str	r0, [sp, #20]
 8017596:	3307      	adds	r3, #7
 8017598:	f023 0307 	bic.w	r3, r3, #7
 801759c:	f103 0208 	add.w	r2, r3, #8
 80175a0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80175a4:	f8d4 b000 	ldr.w	fp, [r4]
 80175a8:	f8c8 2000 	str.w	r2, [r8]
 80175ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80175b0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80175b4:	9307      	str	r3, [sp, #28]
 80175b6:	f8cd 8018 	str.w	r8, [sp, #24]
 80175ba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80175be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80175c2:	4b9c      	ldr	r3, [pc, #624]	@ (8017834 <_printf_float+0x2c8>)
 80175c4:	f04f 32ff 	mov.w	r2, #4294967295
 80175c8:	f7e9 fad8 	bl	8000b7c <__aeabi_dcmpun>
 80175cc:	bb70      	cbnz	r0, 801762c <_printf_float+0xc0>
 80175ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80175d2:	4b98      	ldr	r3, [pc, #608]	@ (8017834 <_printf_float+0x2c8>)
 80175d4:	f04f 32ff 	mov.w	r2, #4294967295
 80175d8:	f7e9 fab2 	bl	8000b40 <__aeabi_dcmple>
 80175dc:	bb30      	cbnz	r0, 801762c <_printf_float+0xc0>
 80175de:	2200      	movs	r2, #0
 80175e0:	2300      	movs	r3, #0
 80175e2:	4640      	mov	r0, r8
 80175e4:	4649      	mov	r1, r9
 80175e6:	f7e9 faa1 	bl	8000b2c <__aeabi_dcmplt>
 80175ea:	b110      	cbz	r0, 80175f2 <_printf_float+0x86>
 80175ec:	232d      	movs	r3, #45	@ 0x2d
 80175ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80175f2:	4a91      	ldr	r2, [pc, #580]	@ (8017838 <_printf_float+0x2cc>)
 80175f4:	4b91      	ldr	r3, [pc, #580]	@ (801783c <_printf_float+0x2d0>)
 80175f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80175fa:	bf8c      	ite	hi
 80175fc:	4690      	movhi	r8, r2
 80175fe:	4698      	movls	r8, r3
 8017600:	2303      	movs	r3, #3
 8017602:	6123      	str	r3, [r4, #16]
 8017604:	f02b 0304 	bic.w	r3, fp, #4
 8017608:	6023      	str	r3, [r4, #0]
 801760a:	f04f 0900 	mov.w	r9, #0
 801760e:	9700      	str	r7, [sp, #0]
 8017610:	4633      	mov	r3, r6
 8017612:	aa0b      	add	r2, sp, #44	@ 0x2c
 8017614:	4621      	mov	r1, r4
 8017616:	4628      	mov	r0, r5
 8017618:	f000 f9d2 	bl	80179c0 <_printf_common>
 801761c:	3001      	adds	r0, #1
 801761e:	f040 808d 	bne.w	801773c <_printf_float+0x1d0>
 8017622:	f04f 30ff 	mov.w	r0, #4294967295
 8017626:	b00d      	add	sp, #52	@ 0x34
 8017628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801762c:	4642      	mov	r2, r8
 801762e:	464b      	mov	r3, r9
 8017630:	4640      	mov	r0, r8
 8017632:	4649      	mov	r1, r9
 8017634:	f7e9 faa2 	bl	8000b7c <__aeabi_dcmpun>
 8017638:	b140      	cbz	r0, 801764c <_printf_float+0xe0>
 801763a:	464b      	mov	r3, r9
 801763c:	2b00      	cmp	r3, #0
 801763e:	bfbc      	itt	lt
 8017640:	232d      	movlt	r3, #45	@ 0x2d
 8017642:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8017646:	4a7e      	ldr	r2, [pc, #504]	@ (8017840 <_printf_float+0x2d4>)
 8017648:	4b7e      	ldr	r3, [pc, #504]	@ (8017844 <_printf_float+0x2d8>)
 801764a:	e7d4      	b.n	80175f6 <_printf_float+0x8a>
 801764c:	6863      	ldr	r3, [r4, #4]
 801764e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8017652:	9206      	str	r2, [sp, #24]
 8017654:	1c5a      	adds	r2, r3, #1
 8017656:	d13b      	bne.n	80176d0 <_printf_float+0x164>
 8017658:	2306      	movs	r3, #6
 801765a:	6063      	str	r3, [r4, #4]
 801765c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8017660:	2300      	movs	r3, #0
 8017662:	6022      	str	r2, [r4, #0]
 8017664:	9303      	str	r3, [sp, #12]
 8017666:	ab0a      	add	r3, sp, #40	@ 0x28
 8017668:	e9cd a301 	strd	sl, r3, [sp, #4]
 801766c:	ab09      	add	r3, sp, #36	@ 0x24
 801766e:	9300      	str	r3, [sp, #0]
 8017670:	6861      	ldr	r1, [r4, #4]
 8017672:	ec49 8b10 	vmov	d0, r8, r9
 8017676:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801767a:	4628      	mov	r0, r5
 801767c:	f7ff fed6 	bl	801742c <__cvt>
 8017680:	9b06      	ldr	r3, [sp, #24]
 8017682:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017684:	2b47      	cmp	r3, #71	@ 0x47
 8017686:	4680      	mov	r8, r0
 8017688:	d129      	bne.n	80176de <_printf_float+0x172>
 801768a:	1cc8      	adds	r0, r1, #3
 801768c:	db02      	blt.n	8017694 <_printf_float+0x128>
 801768e:	6863      	ldr	r3, [r4, #4]
 8017690:	4299      	cmp	r1, r3
 8017692:	dd41      	ble.n	8017718 <_printf_float+0x1ac>
 8017694:	f1aa 0a02 	sub.w	sl, sl, #2
 8017698:	fa5f fa8a 	uxtb.w	sl, sl
 801769c:	3901      	subs	r1, #1
 801769e:	4652      	mov	r2, sl
 80176a0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80176a4:	9109      	str	r1, [sp, #36]	@ 0x24
 80176a6:	f7ff ff26 	bl	80174f6 <__exponent>
 80176aa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80176ac:	1813      	adds	r3, r2, r0
 80176ae:	2a01      	cmp	r2, #1
 80176b0:	4681      	mov	r9, r0
 80176b2:	6123      	str	r3, [r4, #16]
 80176b4:	dc02      	bgt.n	80176bc <_printf_float+0x150>
 80176b6:	6822      	ldr	r2, [r4, #0]
 80176b8:	07d2      	lsls	r2, r2, #31
 80176ba:	d501      	bpl.n	80176c0 <_printf_float+0x154>
 80176bc:	3301      	adds	r3, #1
 80176be:	6123      	str	r3, [r4, #16]
 80176c0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80176c4:	2b00      	cmp	r3, #0
 80176c6:	d0a2      	beq.n	801760e <_printf_float+0xa2>
 80176c8:	232d      	movs	r3, #45	@ 0x2d
 80176ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80176ce:	e79e      	b.n	801760e <_printf_float+0xa2>
 80176d0:	9a06      	ldr	r2, [sp, #24]
 80176d2:	2a47      	cmp	r2, #71	@ 0x47
 80176d4:	d1c2      	bne.n	801765c <_printf_float+0xf0>
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d1c0      	bne.n	801765c <_printf_float+0xf0>
 80176da:	2301      	movs	r3, #1
 80176dc:	e7bd      	b.n	801765a <_printf_float+0xee>
 80176de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80176e2:	d9db      	bls.n	801769c <_printf_float+0x130>
 80176e4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80176e8:	d118      	bne.n	801771c <_printf_float+0x1b0>
 80176ea:	2900      	cmp	r1, #0
 80176ec:	6863      	ldr	r3, [r4, #4]
 80176ee:	dd0b      	ble.n	8017708 <_printf_float+0x19c>
 80176f0:	6121      	str	r1, [r4, #16]
 80176f2:	b913      	cbnz	r3, 80176fa <_printf_float+0x18e>
 80176f4:	6822      	ldr	r2, [r4, #0]
 80176f6:	07d0      	lsls	r0, r2, #31
 80176f8:	d502      	bpl.n	8017700 <_printf_float+0x194>
 80176fa:	3301      	adds	r3, #1
 80176fc:	440b      	add	r3, r1
 80176fe:	6123      	str	r3, [r4, #16]
 8017700:	65a1      	str	r1, [r4, #88]	@ 0x58
 8017702:	f04f 0900 	mov.w	r9, #0
 8017706:	e7db      	b.n	80176c0 <_printf_float+0x154>
 8017708:	b913      	cbnz	r3, 8017710 <_printf_float+0x1a4>
 801770a:	6822      	ldr	r2, [r4, #0]
 801770c:	07d2      	lsls	r2, r2, #31
 801770e:	d501      	bpl.n	8017714 <_printf_float+0x1a8>
 8017710:	3302      	adds	r3, #2
 8017712:	e7f4      	b.n	80176fe <_printf_float+0x192>
 8017714:	2301      	movs	r3, #1
 8017716:	e7f2      	b.n	80176fe <_printf_float+0x192>
 8017718:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801771c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801771e:	4299      	cmp	r1, r3
 8017720:	db05      	blt.n	801772e <_printf_float+0x1c2>
 8017722:	6823      	ldr	r3, [r4, #0]
 8017724:	6121      	str	r1, [r4, #16]
 8017726:	07d8      	lsls	r0, r3, #31
 8017728:	d5ea      	bpl.n	8017700 <_printf_float+0x194>
 801772a:	1c4b      	adds	r3, r1, #1
 801772c:	e7e7      	b.n	80176fe <_printf_float+0x192>
 801772e:	2900      	cmp	r1, #0
 8017730:	bfd4      	ite	le
 8017732:	f1c1 0202 	rsble	r2, r1, #2
 8017736:	2201      	movgt	r2, #1
 8017738:	4413      	add	r3, r2
 801773a:	e7e0      	b.n	80176fe <_printf_float+0x192>
 801773c:	6823      	ldr	r3, [r4, #0]
 801773e:	055a      	lsls	r2, r3, #21
 8017740:	d407      	bmi.n	8017752 <_printf_float+0x1e6>
 8017742:	6923      	ldr	r3, [r4, #16]
 8017744:	4642      	mov	r2, r8
 8017746:	4631      	mov	r1, r6
 8017748:	4628      	mov	r0, r5
 801774a:	47b8      	blx	r7
 801774c:	3001      	adds	r0, #1
 801774e:	d12b      	bne.n	80177a8 <_printf_float+0x23c>
 8017750:	e767      	b.n	8017622 <_printf_float+0xb6>
 8017752:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8017756:	f240 80dd 	bls.w	8017914 <_printf_float+0x3a8>
 801775a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801775e:	2200      	movs	r2, #0
 8017760:	2300      	movs	r3, #0
 8017762:	f7e9 f9d9 	bl	8000b18 <__aeabi_dcmpeq>
 8017766:	2800      	cmp	r0, #0
 8017768:	d033      	beq.n	80177d2 <_printf_float+0x266>
 801776a:	4a37      	ldr	r2, [pc, #220]	@ (8017848 <_printf_float+0x2dc>)
 801776c:	2301      	movs	r3, #1
 801776e:	4631      	mov	r1, r6
 8017770:	4628      	mov	r0, r5
 8017772:	47b8      	blx	r7
 8017774:	3001      	adds	r0, #1
 8017776:	f43f af54 	beq.w	8017622 <_printf_float+0xb6>
 801777a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801777e:	4543      	cmp	r3, r8
 8017780:	db02      	blt.n	8017788 <_printf_float+0x21c>
 8017782:	6823      	ldr	r3, [r4, #0]
 8017784:	07d8      	lsls	r0, r3, #31
 8017786:	d50f      	bpl.n	80177a8 <_printf_float+0x23c>
 8017788:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801778c:	4631      	mov	r1, r6
 801778e:	4628      	mov	r0, r5
 8017790:	47b8      	blx	r7
 8017792:	3001      	adds	r0, #1
 8017794:	f43f af45 	beq.w	8017622 <_printf_float+0xb6>
 8017798:	f04f 0900 	mov.w	r9, #0
 801779c:	f108 38ff 	add.w	r8, r8, #4294967295
 80177a0:	f104 0a1a 	add.w	sl, r4, #26
 80177a4:	45c8      	cmp	r8, r9
 80177a6:	dc09      	bgt.n	80177bc <_printf_float+0x250>
 80177a8:	6823      	ldr	r3, [r4, #0]
 80177aa:	079b      	lsls	r3, r3, #30
 80177ac:	f100 8103 	bmi.w	80179b6 <_printf_float+0x44a>
 80177b0:	68e0      	ldr	r0, [r4, #12]
 80177b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80177b4:	4298      	cmp	r0, r3
 80177b6:	bfb8      	it	lt
 80177b8:	4618      	movlt	r0, r3
 80177ba:	e734      	b.n	8017626 <_printf_float+0xba>
 80177bc:	2301      	movs	r3, #1
 80177be:	4652      	mov	r2, sl
 80177c0:	4631      	mov	r1, r6
 80177c2:	4628      	mov	r0, r5
 80177c4:	47b8      	blx	r7
 80177c6:	3001      	adds	r0, #1
 80177c8:	f43f af2b 	beq.w	8017622 <_printf_float+0xb6>
 80177cc:	f109 0901 	add.w	r9, r9, #1
 80177d0:	e7e8      	b.n	80177a4 <_printf_float+0x238>
 80177d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80177d4:	2b00      	cmp	r3, #0
 80177d6:	dc39      	bgt.n	801784c <_printf_float+0x2e0>
 80177d8:	4a1b      	ldr	r2, [pc, #108]	@ (8017848 <_printf_float+0x2dc>)
 80177da:	2301      	movs	r3, #1
 80177dc:	4631      	mov	r1, r6
 80177de:	4628      	mov	r0, r5
 80177e0:	47b8      	blx	r7
 80177e2:	3001      	adds	r0, #1
 80177e4:	f43f af1d 	beq.w	8017622 <_printf_float+0xb6>
 80177e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80177ec:	ea59 0303 	orrs.w	r3, r9, r3
 80177f0:	d102      	bne.n	80177f8 <_printf_float+0x28c>
 80177f2:	6823      	ldr	r3, [r4, #0]
 80177f4:	07d9      	lsls	r1, r3, #31
 80177f6:	d5d7      	bpl.n	80177a8 <_printf_float+0x23c>
 80177f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80177fc:	4631      	mov	r1, r6
 80177fe:	4628      	mov	r0, r5
 8017800:	47b8      	blx	r7
 8017802:	3001      	adds	r0, #1
 8017804:	f43f af0d 	beq.w	8017622 <_printf_float+0xb6>
 8017808:	f04f 0a00 	mov.w	sl, #0
 801780c:	f104 0b1a 	add.w	fp, r4, #26
 8017810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017812:	425b      	negs	r3, r3
 8017814:	4553      	cmp	r3, sl
 8017816:	dc01      	bgt.n	801781c <_printf_float+0x2b0>
 8017818:	464b      	mov	r3, r9
 801781a:	e793      	b.n	8017744 <_printf_float+0x1d8>
 801781c:	2301      	movs	r3, #1
 801781e:	465a      	mov	r2, fp
 8017820:	4631      	mov	r1, r6
 8017822:	4628      	mov	r0, r5
 8017824:	47b8      	blx	r7
 8017826:	3001      	adds	r0, #1
 8017828:	f43f aefb 	beq.w	8017622 <_printf_float+0xb6>
 801782c:	f10a 0a01 	add.w	sl, sl, #1
 8017830:	e7ee      	b.n	8017810 <_printf_float+0x2a4>
 8017832:	bf00      	nop
 8017834:	7fefffff 	.word	0x7fefffff
 8017838:	0801c54c 	.word	0x0801c54c
 801783c:	0801c548 	.word	0x0801c548
 8017840:	0801c554 	.word	0x0801c554
 8017844:	0801c550 	.word	0x0801c550
 8017848:	0801c558 	.word	0x0801c558
 801784c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801784e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017852:	4553      	cmp	r3, sl
 8017854:	bfa8      	it	ge
 8017856:	4653      	movge	r3, sl
 8017858:	2b00      	cmp	r3, #0
 801785a:	4699      	mov	r9, r3
 801785c:	dc36      	bgt.n	80178cc <_printf_float+0x360>
 801785e:	f04f 0b00 	mov.w	fp, #0
 8017862:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8017866:	f104 021a 	add.w	r2, r4, #26
 801786a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801786c:	9306      	str	r3, [sp, #24]
 801786e:	eba3 0309 	sub.w	r3, r3, r9
 8017872:	455b      	cmp	r3, fp
 8017874:	dc31      	bgt.n	80178da <_printf_float+0x36e>
 8017876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017878:	459a      	cmp	sl, r3
 801787a:	dc3a      	bgt.n	80178f2 <_printf_float+0x386>
 801787c:	6823      	ldr	r3, [r4, #0]
 801787e:	07da      	lsls	r2, r3, #31
 8017880:	d437      	bmi.n	80178f2 <_printf_float+0x386>
 8017882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017884:	ebaa 0903 	sub.w	r9, sl, r3
 8017888:	9b06      	ldr	r3, [sp, #24]
 801788a:	ebaa 0303 	sub.w	r3, sl, r3
 801788e:	4599      	cmp	r9, r3
 8017890:	bfa8      	it	ge
 8017892:	4699      	movge	r9, r3
 8017894:	f1b9 0f00 	cmp.w	r9, #0
 8017898:	dc33      	bgt.n	8017902 <_printf_float+0x396>
 801789a:	f04f 0800 	mov.w	r8, #0
 801789e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80178a2:	f104 0b1a 	add.w	fp, r4, #26
 80178a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80178a8:	ebaa 0303 	sub.w	r3, sl, r3
 80178ac:	eba3 0309 	sub.w	r3, r3, r9
 80178b0:	4543      	cmp	r3, r8
 80178b2:	f77f af79 	ble.w	80177a8 <_printf_float+0x23c>
 80178b6:	2301      	movs	r3, #1
 80178b8:	465a      	mov	r2, fp
 80178ba:	4631      	mov	r1, r6
 80178bc:	4628      	mov	r0, r5
 80178be:	47b8      	blx	r7
 80178c0:	3001      	adds	r0, #1
 80178c2:	f43f aeae 	beq.w	8017622 <_printf_float+0xb6>
 80178c6:	f108 0801 	add.w	r8, r8, #1
 80178ca:	e7ec      	b.n	80178a6 <_printf_float+0x33a>
 80178cc:	4642      	mov	r2, r8
 80178ce:	4631      	mov	r1, r6
 80178d0:	4628      	mov	r0, r5
 80178d2:	47b8      	blx	r7
 80178d4:	3001      	adds	r0, #1
 80178d6:	d1c2      	bne.n	801785e <_printf_float+0x2f2>
 80178d8:	e6a3      	b.n	8017622 <_printf_float+0xb6>
 80178da:	2301      	movs	r3, #1
 80178dc:	4631      	mov	r1, r6
 80178de:	4628      	mov	r0, r5
 80178e0:	9206      	str	r2, [sp, #24]
 80178e2:	47b8      	blx	r7
 80178e4:	3001      	adds	r0, #1
 80178e6:	f43f ae9c 	beq.w	8017622 <_printf_float+0xb6>
 80178ea:	9a06      	ldr	r2, [sp, #24]
 80178ec:	f10b 0b01 	add.w	fp, fp, #1
 80178f0:	e7bb      	b.n	801786a <_printf_float+0x2fe>
 80178f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80178f6:	4631      	mov	r1, r6
 80178f8:	4628      	mov	r0, r5
 80178fa:	47b8      	blx	r7
 80178fc:	3001      	adds	r0, #1
 80178fe:	d1c0      	bne.n	8017882 <_printf_float+0x316>
 8017900:	e68f      	b.n	8017622 <_printf_float+0xb6>
 8017902:	9a06      	ldr	r2, [sp, #24]
 8017904:	464b      	mov	r3, r9
 8017906:	4442      	add	r2, r8
 8017908:	4631      	mov	r1, r6
 801790a:	4628      	mov	r0, r5
 801790c:	47b8      	blx	r7
 801790e:	3001      	adds	r0, #1
 8017910:	d1c3      	bne.n	801789a <_printf_float+0x32e>
 8017912:	e686      	b.n	8017622 <_printf_float+0xb6>
 8017914:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8017918:	f1ba 0f01 	cmp.w	sl, #1
 801791c:	dc01      	bgt.n	8017922 <_printf_float+0x3b6>
 801791e:	07db      	lsls	r3, r3, #31
 8017920:	d536      	bpl.n	8017990 <_printf_float+0x424>
 8017922:	2301      	movs	r3, #1
 8017924:	4642      	mov	r2, r8
 8017926:	4631      	mov	r1, r6
 8017928:	4628      	mov	r0, r5
 801792a:	47b8      	blx	r7
 801792c:	3001      	adds	r0, #1
 801792e:	f43f ae78 	beq.w	8017622 <_printf_float+0xb6>
 8017932:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017936:	4631      	mov	r1, r6
 8017938:	4628      	mov	r0, r5
 801793a:	47b8      	blx	r7
 801793c:	3001      	adds	r0, #1
 801793e:	f43f ae70 	beq.w	8017622 <_printf_float+0xb6>
 8017942:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8017946:	2200      	movs	r2, #0
 8017948:	2300      	movs	r3, #0
 801794a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801794e:	f7e9 f8e3 	bl	8000b18 <__aeabi_dcmpeq>
 8017952:	b9c0      	cbnz	r0, 8017986 <_printf_float+0x41a>
 8017954:	4653      	mov	r3, sl
 8017956:	f108 0201 	add.w	r2, r8, #1
 801795a:	4631      	mov	r1, r6
 801795c:	4628      	mov	r0, r5
 801795e:	47b8      	blx	r7
 8017960:	3001      	adds	r0, #1
 8017962:	d10c      	bne.n	801797e <_printf_float+0x412>
 8017964:	e65d      	b.n	8017622 <_printf_float+0xb6>
 8017966:	2301      	movs	r3, #1
 8017968:	465a      	mov	r2, fp
 801796a:	4631      	mov	r1, r6
 801796c:	4628      	mov	r0, r5
 801796e:	47b8      	blx	r7
 8017970:	3001      	adds	r0, #1
 8017972:	f43f ae56 	beq.w	8017622 <_printf_float+0xb6>
 8017976:	f108 0801 	add.w	r8, r8, #1
 801797a:	45d0      	cmp	r8, sl
 801797c:	dbf3      	blt.n	8017966 <_printf_float+0x3fa>
 801797e:	464b      	mov	r3, r9
 8017980:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8017984:	e6df      	b.n	8017746 <_printf_float+0x1da>
 8017986:	f04f 0800 	mov.w	r8, #0
 801798a:	f104 0b1a 	add.w	fp, r4, #26
 801798e:	e7f4      	b.n	801797a <_printf_float+0x40e>
 8017990:	2301      	movs	r3, #1
 8017992:	4642      	mov	r2, r8
 8017994:	e7e1      	b.n	801795a <_printf_float+0x3ee>
 8017996:	2301      	movs	r3, #1
 8017998:	464a      	mov	r2, r9
 801799a:	4631      	mov	r1, r6
 801799c:	4628      	mov	r0, r5
 801799e:	47b8      	blx	r7
 80179a0:	3001      	adds	r0, #1
 80179a2:	f43f ae3e 	beq.w	8017622 <_printf_float+0xb6>
 80179a6:	f108 0801 	add.w	r8, r8, #1
 80179aa:	68e3      	ldr	r3, [r4, #12]
 80179ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80179ae:	1a5b      	subs	r3, r3, r1
 80179b0:	4543      	cmp	r3, r8
 80179b2:	dcf0      	bgt.n	8017996 <_printf_float+0x42a>
 80179b4:	e6fc      	b.n	80177b0 <_printf_float+0x244>
 80179b6:	f04f 0800 	mov.w	r8, #0
 80179ba:	f104 0919 	add.w	r9, r4, #25
 80179be:	e7f4      	b.n	80179aa <_printf_float+0x43e>

080179c0 <_printf_common>:
 80179c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80179c4:	4616      	mov	r6, r2
 80179c6:	4698      	mov	r8, r3
 80179c8:	688a      	ldr	r2, [r1, #8]
 80179ca:	690b      	ldr	r3, [r1, #16]
 80179cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80179d0:	4293      	cmp	r3, r2
 80179d2:	bfb8      	it	lt
 80179d4:	4613      	movlt	r3, r2
 80179d6:	6033      	str	r3, [r6, #0]
 80179d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80179dc:	4607      	mov	r7, r0
 80179de:	460c      	mov	r4, r1
 80179e0:	b10a      	cbz	r2, 80179e6 <_printf_common+0x26>
 80179e2:	3301      	adds	r3, #1
 80179e4:	6033      	str	r3, [r6, #0]
 80179e6:	6823      	ldr	r3, [r4, #0]
 80179e8:	0699      	lsls	r1, r3, #26
 80179ea:	bf42      	ittt	mi
 80179ec:	6833      	ldrmi	r3, [r6, #0]
 80179ee:	3302      	addmi	r3, #2
 80179f0:	6033      	strmi	r3, [r6, #0]
 80179f2:	6825      	ldr	r5, [r4, #0]
 80179f4:	f015 0506 	ands.w	r5, r5, #6
 80179f8:	d106      	bne.n	8017a08 <_printf_common+0x48>
 80179fa:	f104 0a19 	add.w	sl, r4, #25
 80179fe:	68e3      	ldr	r3, [r4, #12]
 8017a00:	6832      	ldr	r2, [r6, #0]
 8017a02:	1a9b      	subs	r3, r3, r2
 8017a04:	42ab      	cmp	r3, r5
 8017a06:	dc26      	bgt.n	8017a56 <_printf_common+0x96>
 8017a08:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8017a0c:	6822      	ldr	r2, [r4, #0]
 8017a0e:	3b00      	subs	r3, #0
 8017a10:	bf18      	it	ne
 8017a12:	2301      	movne	r3, #1
 8017a14:	0692      	lsls	r2, r2, #26
 8017a16:	d42b      	bmi.n	8017a70 <_printf_common+0xb0>
 8017a18:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8017a1c:	4641      	mov	r1, r8
 8017a1e:	4638      	mov	r0, r7
 8017a20:	47c8      	blx	r9
 8017a22:	3001      	adds	r0, #1
 8017a24:	d01e      	beq.n	8017a64 <_printf_common+0xa4>
 8017a26:	6823      	ldr	r3, [r4, #0]
 8017a28:	6922      	ldr	r2, [r4, #16]
 8017a2a:	f003 0306 	and.w	r3, r3, #6
 8017a2e:	2b04      	cmp	r3, #4
 8017a30:	bf02      	ittt	eq
 8017a32:	68e5      	ldreq	r5, [r4, #12]
 8017a34:	6833      	ldreq	r3, [r6, #0]
 8017a36:	1aed      	subeq	r5, r5, r3
 8017a38:	68a3      	ldr	r3, [r4, #8]
 8017a3a:	bf0c      	ite	eq
 8017a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017a40:	2500      	movne	r5, #0
 8017a42:	4293      	cmp	r3, r2
 8017a44:	bfc4      	itt	gt
 8017a46:	1a9b      	subgt	r3, r3, r2
 8017a48:	18ed      	addgt	r5, r5, r3
 8017a4a:	2600      	movs	r6, #0
 8017a4c:	341a      	adds	r4, #26
 8017a4e:	42b5      	cmp	r5, r6
 8017a50:	d11a      	bne.n	8017a88 <_printf_common+0xc8>
 8017a52:	2000      	movs	r0, #0
 8017a54:	e008      	b.n	8017a68 <_printf_common+0xa8>
 8017a56:	2301      	movs	r3, #1
 8017a58:	4652      	mov	r2, sl
 8017a5a:	4641      	mov	r1, r8
 8017a5c:	4638      	mov	r0, r7
 8017a5e:	47c8      	blx	r9
 8017a60:	3001      	adds	r0, #1
 8017a62:	d103      	bne.n	8017a6c <_printf_common+0xac>
 8017a64:	f04f 30ff 	mov.w	r0, #4294967295
 8017a68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a6c:	3501      	adds	r5, #1
 8017a6e:	e7c6      	b.n	80179fe <_printf_common+0x3e>
 8017a70:	18e1      	adds	r1, r4, r3
 8017a72:	1c5a      	adds	r2, r3, #1
 8017a74:	2030      	movs	r0, #48	@ 0x30
 8017a76:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8017a7a:	4422      	add	r2, r4
 8017a7c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8017a80:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8017a84:	3302      	adds	r3, #2
 8017a86:	e7c7      	b.n	8017a18 <_printf_common+0x58>
 8017a88:	2301      	movs	r3, #1
 8017a8a:	4622      	mov	r2, r4
 8017a8c:	4641      	mov	r1, r8
 8017a8e:	4638      	mov	r0, r7
 8017a90:	47c8      	blx	r9
 8017a92:	3001      	adds	r0, #1
 8017a94:	d0e6      	beq.n	8017a64 <_printf_common+0xa4>
 8017a96:	3601      	adds	r6, #1
 8017a98:	e7d9      	b.n	8017a4e <_printf_common+0x8e>
	...

08017a9c <_printf_i>:
 8017a9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017aa0:	7e0f      	ldrb	r7, [r1, #24]
 8017aa2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8017aa4:	2f78      	cmp	r7, #120	@ 0x78
 8017aa6:	4691      	mov	r9, r2
 8017aa8:	4680      	mov	r8, r0
 8017aaa:	460c      	mov	r4, r1
 8017aac:	469a      	mov	sl, r3
 8017aae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8017ab2:	d807      	bhi.n	8017ac4 <_printf_i+0x28>
 8017ab4:	2f62      	cmp	r7, #98	@ 0x62
 8017ab6:	d80a      	bhi.n	8017ace <_printf_i+0x32>
 8017ab8:	2f00      	cmp	r7, #0
 8017aba:	f000 80d1 	beq.w	8017c60 <_printf_i+0x1c4>
 8017abe:	2f58      	cmp	r7, #88	@ 0x58
 8017ac0:	f000 80b8 	beq.w	8017c34 <_printf_i+0x198>
 8017ac4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017ac8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8017acc:	e03a      	b.n	8017b44 <_printf_i+0xa8>
 8017ace:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8017ad2:	2b15      	cmp	r3, #21
 8017ad4:	d8f6      	bhi.n	8017ac4 <_printf_i+0x28>
 8017ad6:	a101      	add	r1, pc, #4	@ (adr r1, 8017adc <_printf_i+0x40>)
 8017ad8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017adc:	08017b35 	.word	0x08017b35
 8017ae0:	08017b49 	.word	0x08017b49
 8017ae4:	08017ac5 	.word	0x08017ac5
 8017ae8:	08017ac5 	.word	0x08017ac5
 8017aec:	08017ac5 	.word	0x08017ac5
 8017af0:	08017ac5 	.word	0x08017ac5
 8017af4:	08017b49 	.word	0x08017b49
 8017af8:	08017ac5 	.word	0x08017ac5
 8017afc:	08017ac5 	.word	0x08017ac5
 8017b00:	08017ac5 	.word	0x08017ac5
 8017b04:	08017ac5 	.word	0x08017ac5
 8017b08:	08017c47 	.word	0x08017c47
 8017b0c:	08017b73 	.word	0x08017b73
 8017b10:	08017c01 	.word	0x08017c01
 8017b14:	08017ac5 	.word	0x08017ac5
 8017b18:	08017ac5 	.word	0x08017ac5
 8017b1c:	08017c69 	.word	0x08017c69
 8017b20:	08017ac5 	.word	0x08017ac5
 8017b24:	08017b73 	.word	0x08017b73
 8017b28:	08017ac5 	.word	0x08017ac5
 8017b2c:	08017ac5 	.word	0x08017ac5
 8017b30:	08017c09 	.word	0x08017c09
 8017b34:	6833      	ldr	r3, [r6, #0]
 8017b36:	1d1a      	adds	r2, r3, #4
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	6032      	str	r2, [r6, #0]
 8017b3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8017b40:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8017b44:	2301      	movs	r3, #1
 8017b46:	e09c      	b.n	8017c82 <_printf_i+0x1e6>
 8017b48:	6833      	ldr	r3, [r6, #0]
 8017b4a:	6820      	ldr	r0, [r4, #0]
 8017b4c:	1d19      	adds	r1, r3, #4
 8017b4e:	6031      	str	r1, [r6, #0]
 8017b50:	0606      	lsls	r6, r0, #24
 8017b52:	d501      	bpl.n	8017b58 <_printf_i+0xbc>
 8017b54:	681d      	ldr	r5, [r3, #0]
 8017b56:	e003      	b.n	8017b60 <_printf_i+0xc4>
 8017b58:	0645      	lsls	r5, r0, #25
 8017b5a:	d5fb      	bpl.n	8017b54 <_printf_i+0xb8>
 8017b5c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8017b60:	2d00      	cmp	r5, #0
 8017b62:	da03      	bge.n	8017b6c <_printf_i+0xd0>
 8017b64:	232d      	movs	r3, #45	@ 0x2d
 8017b66:	426d      	negs	r5, r5
 8017b68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017b6c:	4858      	ldr	r0, [pc, #352]	@ (8017cd0 <_printf_i+0x234>)
 8017b6e:	230a      	movs	r3, #10
 8017b70:	e011      	b.n	8017b96 <_printf_i+0xfa>
 8017b72:	6821      	ldr	r1, [r4, #0]
 8017b74:	6833      	ldr	r3, [r6, #0]
 8017b76:	0608      	lsls	r0, r1, #24
 8017b78:	f853 5b04 	ldr.w	r5, [r3], #4
 8017b7c:	d402      	bmi.n	8017b84 <_printf_i+0xe8>
 8017b7e:	0649      	lsls	r1, r1, #25
 8017b80:	bf48      	it	mi
 8017b82:	b2ad      	uxthmi	r5, r5
 8017b84:	2f6f      	cmp	r7, #111	@ 0x6f
 8017b86:	4852      	ldr	r0, [pc, #328]	@ (8017cd0 <_printf_i+0x234>)
 8017b88:	6033      	str	r3, [r6, #0]
 8017b8a:	bf14      	ite	ne
 8017b8c:	230a      	movne	r3, #10
 8017b8e:	2308      	moveq	r3, #8
 8017b90:	2100      	movs	r1, #0
 8017b92:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8017b96:	6866      	ldr	r6, [r4, #4]
 8017b98:	60a6      	str	r6, [r4, #8]
 8017b9a:	2e00      	cmp	r6, #0
 8017b9c:	db05      	blt.n	8017baa <_printf_i+0x10e>
 8017b9e:	6821      	ldr	r1, [r4, #0]
 8017ba0:	432e      	orrs	r6, r5
 8017ba2:	f021 0104 	bic.w	r1, r1, #4
 8017ba6:	6021      	str	r1, [r4, #0]
 8017ba8:	d04b      	beq.n	8017c42 <_printf_i+0x1a6>
 8017baa:	4616      	mov	r6, r2
 8017bac:	fbb5 f1f3 	udiv	r1, r5, r3
 8017bb0:	fb03 5711 	mls	r7, r3, r1, r5
 8017bb4:	5dc7      	ldrb	r7, [r0, r7]
 8017bb6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8017bba:	462f      	mov	r7, r5
 8017bbc:	42bb      	cmp	r3, r7
 8017bbe:	460d      	mov	r5, r1
 8017bc0:	d9f4      	bls.n	8017bac <_printf_i+0x110>
 8017bc2:	2b08      	cmp	r3, #8
 8017bc4:	d10b      	bne.n	8017bde <_printf_i+0x142>
 8017bc6:	6823      	ldr	r3, [r4, #0]
 8017bc8:	07df      	lsls	r7, r3, #31
 8017bca:	d508      	bpl.n	8017bde <_printf_i+0x142>
 8017bcc:	6923      	ldr	r3, [r4, #16]
 8017bce:	6861      	ldr	r1, [r4, #4]
 8017bd0:	4299      	cmp	r1, r3
 8017bd2:	bfde      	ittt	le
 8017bd4:	2330      	movle	r3, #48	@ 0x30
 8017bd6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8017bda:	f106 36ff 	addle.w	r6, r6, #4294967295
 8017bde:	1b92      	subs	r2, r2, r6
 8017be0:	6122      	str	r2, [r4, #16]
 8017be2:	f8cd a000 	str.w	sl, [sp]
 8017be6:	464b      	mov	r3, r9
 8017be8:	aa03      	add	r2, sp, #12
 8017bea:	4621      	mov	r1, r4
 8017bec:	4640      	mov	r0, r8
 8017bee:	f7ff fee7 	bl	80179c0 <_printf_common>
 8017bf2:	3001      	adds	r0, #1
 8017bf4:	d14a      	bne.n	8017c8c <_printf_i+0x1f0>
 8017bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8017bfa:	b004      	add	sp, #16
 8017bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017c00:	6823      	ldr	r3, [r4, #0]
 8017c02:	f043 0320 	orr.w	r3, r3, #32
 8017c06:	6023      	str	r3, [r4, #0]
 8017c08:	4832      	ldr	r0, [pc, #200]	@ (8017cd4 <_printf_i+0x238>)
 8017c0a:	2778      	movs	r7, #120	@ 0x78
 8017c0c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8017c10:	6823      	ldr	r3, [r4, #0]
 8017c12:	6831      	ldr	r1, [r6, #0]
 8017c14:	061f      	lsls	r7, r3, #24
 8017c16:	f851 5b04 	ldr.w	r5, [r1], #4
 8017c1a:	d402      	bmi.n	8017c22 <_printf_i+0x186>
 8017c1c:	065f      	lsls	r7, r3, #25
 8017c1e:	bf48      	it	mi
 8017c20:	b2ad      	uxthmi	r5, r5
 8017c22:	6031      	str	r1, [r6, #0]
 8017c24:	07d9      	lsls	r1, r3, #31
 8017c26:	bf44      	itt	mi
 8017c28:	f043 0320 	orrmi.w	r3, r3, #32
 8017c2c:	6023      	strmi	r3, [r4, #0]
 8017c2e:	b11d      	cbz	r5, 8017c38 <_printf_i+0x19c>
 8017c30:	2310      	movs	r3, #16
 8017c32:	e7ad      	b.n	8017b90 <_printf_i+0xf4>
 8017c34:	4826      	ldr	r0, [pc, #152]	@ (8017cd0 <_printf_i+0x234>)
 8017c36:	e7e9      	b.n	8017c0c <_printf_i+0x170>
 8017c38:	6823      	ldr	r3, [r4, #0]
 8017c3a:	f023 0320 	bic.w	r3, r3, #32
 8017c3e:	6023      	str	r3, [r4, #0]
 8017c40:	e7f6      	b.n	8017c30 <_printf_i+0x194>
 8017c42:	4616      	mov	r6, r2
 8017c44:	e7bd      	b.n	8017bc2 <_printf_i+0x126>
 8017c46:	6833      	ldr	r3, [r6, #0]
 8017c48:	6825      	ldr	r5, [r4, #0]
 8017c4a:	6961      	ldr	r1, [r4, #20]
 8017c4c:	1d18      	adds	r0, r3, #4
 8017c4e:	6030      	str	r0, [r6, #0]
 8017c50:	062e      	lsls	r6, r5, #24
 8017c52:	681b      	ldr	r3, [r3, #0]
 8017c54:	d501      	bpl.n	8017c5a <_printf_i+0x1be>
 8017c56:	6019      	str	r1, [r3, #0]
 8017c58:	e002      	b.n	8017c60 <_printf_i+0x1c4>
 8017c5a:	0668      	lsls	r0, r5, #25
 8017c5c:	d5fb      	bpl.n	8017c56 <_printf_i+0x1ba>
 8017c5e:	8019      	strh	r1, [r3, #0]
 8017c60:	2300      	movs	r3, #0
 8017c62:	6123      	str	r3, [r4, #16]
 8017c64:	4616      	mov	r6, r2
 8017c66:	e7bc      	b.n	8017be2 <_printf_i+0x146>
 8017c68:	6833      	ldr	r3, [r6, #0]
 8017c6a:	1d1a      	adds	r2, r3, #4
 8017c6c:	6032      	str	r2, [r6, #0]
 8017c6e:	681e      	ldr	r6, [r3, #0]
 8017c70:	6862      	ldr	r2, [r4, #4]
 8017c72:	2100      	movs	r1, #0
 8017c74:	4630      	mov	r0, r6
 8017c76:	f7e8 fad3 	bl	8000220 <memchr>
 8017c7a:	b108      	cbz	r0, 8017c80 <_printf_i+0x1e4>
 8017c7c:	1b80      	subs	r0, r0, r6
 8017c7e:	6060      	str	r0, [r4, #4]
 8017c80:	6863      	ldr	r3, [r4, #4]
 8017c82:	6123      	str	r3, [r4, #16]
 8017c84:	2300      	movs	r3, #0
 8017c86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8017c8a:	e7aa      	b.n	8017be2 <_printf_i+0x146>
 8017c8c:	6923      	ldr	r3, [r4, #16]
 8017c8e:	4632      	mov	r2, r6
 8017c90:	4649      	mov	r1, r9
 8017c92:	4640      	mov	r0, r8
 8017c94:	47d0      	blx	sl
 8017c96:	3001      	adds	r0, #1
 8017c98:	d0ad      	beq.n	8017bf6 <_printf_i+0x15a>
 8017c9a:	6823      	ldr	r3, [r4, #0]
 8017c9c:	079b      	lsls	r3, r3, #30
 8017c9e:	d413      	bmi.n	8017cc8 <_printf_i+0x22c>
 8017ca0:	68e0      	ldr	r0, [r4, #12]
 8017ca2:	9b03      	ldr	r3, [sp, #12]
 8017ca4:	4298      	cmp	r0, r3
 8017ca6:	bfb8      	it	lt
 8017ca8:	4618      	movlt	r0, r3
 8017caa:	e7a6      	b.n	8017bfa <_printf_i+0x15e>
 8017cac:	2301      	movs	r3, #1
 8017cae:	4632      	mov	r2, r6
 8017cb0:	4649      	mov	r1, r9
 8017cb2:	4640      	mov	r0, r8
 8017cb4:	47d0      	blx	sl
 8017cb6:	3001      	adds	r0, #1
 8017cb8:	d09d      	beq.n	8017bf6 <_printf_i+0x15a>
 8017cba:	3501      	adds	r5, #1
 8017cbc:	68e3      	ldr	r3, [r4, #12]
 8017cbe:	9903      	ldr	r1, [sp, #12]
 8017cc0:	1a5b      	subs	r3, r3, r1
 8017cc2:	42ab      	cmp	r3, r5
 8017cc4:	dcf2      	bgt.n	8017cac <_printf_i+0x210>
 8017cc6:	e7eb      	b.n	8017ca0 <_printf_i+0x204>
 8017cc8:	2500      	movs	r5, #0
 8017cca:	f104 0619 	add.w	r6, r4, #25
 8017cce:	e7f5      	b.n	8017cbc <_printf_i+0x220>
 8017cd0:	0801c55a 	.word	0x0801c55a
 8017cd4:	0801c56b 	.word	0x0801c56b

08017cd8 <std>:
 8017cd8:	2300      	movs	r3, #0
 8017cda:	b510      	push	{r4, lr}
 8017cdc:	4604      	mov	r4, r0
 8017cde:	e9c0 3300 	strd	r3, r3, [r0]
 8017ce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017ce6:	6083      	str	r3, [r0, #8]
 8017ce8:	8181      	strh	r1, [r0, #12]
 8017cea:	6643      	str	r3, [r0, #100]	@ 0x64
 8017cec:	81c2      	strh	r2, [r0, #14]
 8017cee:	6183      	str	r3, [r0, #24]
 8017cf0:	4619      	mov	r1, r3
 8017cf2:	2208      	movs	r2, #8
 8017cf4:	305c      	adds	r0, #92	@ 0x5c
 8017cf6:	f000 f966 	bl	8017fc6 <memset>
 8017cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8017d30 <std+0x58>)
 8017cfc:	6263      	str	r3, [r4, #36]	@ 0x24
 8017cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8017d34 <std+0x5c>)
 8017d00:	62a3      	str	r3, [r4, #40]	@ 0x28
 8017d02:	4b0d      	ldr	r3, [pc, #52]	@ (8017d38 <std+0x60>)
 8017d04:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8017d06:	4b0d      	ldr	r3, [pc, #52]	@ (8017d3c <std+0x64>)
 8017d08:	6323      	str	r3, [r4, #48]	@ 0x30
 8017d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8017d40 <std+0x68>)
 8017d0c:	6224      	str	r4, [r4, #32]
 8017d0e:	429c      	cmp	r4, r3
 8017d10:	d006      	beq.n	8017d20 <std+0x48>
 8017d12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8017d16:	4294      	cmp	r4, r2
 8017d18:	d002      	beq.n	8017d20 <std+0x48>
 8017d1a:	33d0      	adds	r3, #208	@ 0xd0
 8017d1c:	429c      	cmp	r4, r3
 8017d1e:	d105      	bne.n	8017d2c <std+0x54>
 8017d20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8017d24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017d28:	f000 b9ca 	b.w	80180c0 <__retarget_lock_init_recursive>
 8017d2c:	bd10      	pop	{r4, pc}
 8017d2e:	bf00      	nop
 8017d30:	08017f0d 	.word	0x08017f0d
 8017d34:	08017f2f 	.word	0x08017f2f
 8017d38:	08017f67 	.word	0x08017f67
 8017d3c:	08017f8b 	.word	0x08017f8b
 8017d40:	20003d0c 	.word	0x20003d0c

08017d44 <stdio_exit_handler>:
 8017d44:	4a02      	ldr	r2, [pc, #8]	@ (8017d50 <stdio_exit_handler+0xc>)
 8017d46:	4903      	ldr	r1, [pc, #12]	@ (8017d54 <stdio_exit_handler+0x10>)
 8017d48:	4803      	ldr	r0, [pc, #12]	@ (8017d58 <stdio_exit_handler+0x14>)
 8017d4a:	f000 b869 	b.w	8017e20 <_fwalk_sglue>
 8017d4e:	bf00      	nop
 8017d50:	200001a0 	.word	0x200001a0
 8017d54:	08019a45 	.word	0x08019a45
 8017d58:	200001b0 	.word	0x200001b0

08017d5c <cleanup_stdio>:
 8017d5c:	6841      	ldr	r1, [r0, #4]
 8017d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8017d90 <cleanup_stdio+0x34>)
 8017d60:	4299      	cmp	r1, r3
 8017d62:	b510      	push	{r4, lr}
 8017d64:	4604      	mov	r4, r0
 8017d66:	d001      	beq.n	8017d6c <cleanup_stdio+0x10>
 8017d68:	f001 fe6c 	bl	8019a44 <_fflush_r>
 8017d6c:	68a1      	ldr	r1, [r4, #8]
 8017d6e:	4b09      	ldr	r3, [pc, #36]	@ (8017d94 <cleanup_stdio+0x38>)
 8017d70:	4299      	cmp	r1, r3
 8017d72:	d002      	beq.n	8017d7a <cleanup_stdio+0x1e>
 8017d74:	4620      	mov	r0, r4
 8017d76:	f001 fe65 	bl	8019a44 <_fflush_r>
 8017d7a:	68e1      	ldr	r1, [r4, #12]
 8017d7c:	4b06      	ldr	r3, [pc, #24]	@ (8017d98 <cleanup_stdio+0x3c>)
 8017d7e:	4299      	cmp	r1, r3
 8017d80:	d004      	beq.n	8017d8c <cleanup_stdio+0x30>
 8017d82:	4620      	mov	r0, r4
 8017d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017d88:	f001 be5c 	b.w	8019a44 <_fflush_r>
 8017d8c:	bd10      	pop	{r4, pc}
 8017d8e:	bf00      	nop
 8017d90:	20003d0c 	.word	0x20003d0c
 8017d94:	20003d74 	.word	0x20003d74
 8017d98:	20003ddc 	.word	0x20003ddc

08017d9c <global_stdio_init.part.0>:
 8017d9c:	b510      	push	{r4, lr}
 8017d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8017dcc <global_stdio_init.part.0+0x30>)
 8017da0:	4c0b      	ldr	r4, [pc, #44]	@ (8017dd0 <global_stdio_init.part.0+0x34>)
 8017da2:	4a0c      	ldr	r2, [pc, #48]	@ (8017dd4 <global_stdio_init.part.0+0x38>)
 8017da4:	601a      	str	r2, [r3, #0]
 8017da6:	4620      	mov	r0, r4
 8017da8:	2200      	movs	r2, #0
 8017daa:	2104      	movs	r1, #4
 8017dac:	f7ff ff94 	bl	8017cd8 <std>
 8017db0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8017db4:	2201      	movs	r2, #1
 8017db6:	2109      	movs	r1, #9
 8017db8:	f7ff ff8e 	bl	8017cd8 <std>
 8017dbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8017dc0:	2202      	movs	r2, #2
 8017dc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017dc6:	2112      	movs	r1, #18
 8017dc8:	f7ff bf86 	b.w	8017cd8 <std>
 8017dcc:	20003e44 	.word	0x20003e44
 8017dd0:	20003d0c 	.word	0x20003d0c
 8017dd4:	08017d45 	.word	0x08017d45

08017dd8 <__sfp_lock_acquire>:
 8017dd8:	4801      	ldr	r0, [pc, #4]	@ (8017de0 <__sfp_lock_acquire+0x8>)
 8017dda:	f000 b972 	b.w	80180c2 <__retarget_lock_acquire_recursive>
 8017dde:	bf00      	nop
 8017de0:	20003e4d 	.word	0x20003e4d

08017de4 <__sfp_lock_release>:
 8017de4:	4801      	ldr	r0, [pc, #4]	@ (8017dec <__sfp_lock_release+0x8>)
 8017de6:	f000 b96d 	b.w	80180c4 <__retarget_lock_release_recursive>
 8017dea:	bf00      	nop
 8017dec:	20003e4d 	.word	0x20003e4d

08017df0 <__sinit>:
 8017df0:	b510      	push	{r4, lr}
 8017df2:	4604      	mov	r4, r0
 8017df4:	f7ff fff0 	bl	8017dd8 <__sfp_lock_acquire>
 8017df8:	6a23      	ldr	r3, [r4, #32]
 8017dfa:	b11b      	cbz	r3, 8017e04 <__sinit+0x14>
 8017dfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017e00:	f7ff bff0 	b.w	8017de4 <__sfp_lock_release>
 8017e04:	4b04      	ldr	r3, [pc, #16]	@ (8017e18 <__sinit+0x28>)
 8017e06:	6223      	str	r3, [r4, #32]
 8017e08:	4b04      	ldr	r3, [pc, #16]	@ (8017e1c <__sinit+0x2c>)
 8017e0a:	681b      	ldr	r3, [r3, #0]
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d1f5      	bne.n	8017dfc <__sinit+0xc>
 8017e10:	f7ff ffc4 	bl	8017d9c <global_stdio_init.part.0>
 8017e14:	e7f2      	b.n	8017dfc <__sinit+0xc>
 8017e16:	bf00      	nop
 8017e18:	08017d5d 	.word	0x08017d5d
 8017e1c:	20003e44 	.word	0x20003e44

08017e20 <_fwalk_sglue>:
 8017e20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017e24:	4607      	mov	r7, r0
 8017e26:	4688      	mov	r8, r1
 8017e28:	4614      	mov	r4, r2
 8017e2a:	2600      	movs	r6, #0
 8017e2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8017e30:	f1b9 0901 	subs.w	r9, r9, #1
 8017e34:	d505      	bpl.n	8017e42 <_fwalk_sglue+0x22>
 8017e36:	6824      	ldr	r4, [r4, #0]
 8017e38:	2c00      	cmp	r4, #0
 8017e3a:	d1f7      	bne.n	8017e2c <_fwalk_sglue+0xc>
 8017e3c:	4630      	mov	r0, r6
 8017e3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017e42:	89ab      	ldrh	r3, [r5, #12]
 8017e44:	2b01      	cmp	r3, #1
 8017e46:	d907      	bls.n	8017e58 <_fwalk_sglue+0x38>
 8017e48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8017e4c:	3301      	adds	r3, #1
 8017e4e:	d003      	beq.n	8017e58 <_fwalk_sglue+0x38>
 8017e50:	4629      	mov	r1, r5
 8017e52:	4638      	mov	r0, r7
 8017e54:	47c0      	blx	r8
 8017e56:	4306      	orrs	r6, r0
 8017e58:	3568      	adds	r5, #104	@ 0x68
 8017e5a:	e7e9      	b.n	8017e30 <_fwalk_sglue+0x10>

08017e5c <sniprintf>:
 8017e5c:	b40c      	push	{r2, r3}
 8017e5e:	b530      	push	{r4, r5, lr}
 8017e60:	4b18      	ldr	r3, [pc, #96]	@ (8017ec4 <sniprintf+0x68>)
 8017e62:	1e0c      	subs	r4, r1, #0
 8017e64:	681d      	ldr	r5, [r3, #0]
 8017e66:	b09d      	sub	sp, #116	@ 0x74
 8017e68:	da08      	bge.n	8017e7c <sniprintf+0x20>
 8017e6a:	238b      	movs	r3, #139	@ 0x8b
 8017e6c:	602b      	str	r3, [r5, #0]
 8017e6e:	f04f 30ff 	mov.w	r0, #4294967295
 8017e72:	b01d      	add	sp, #116	@ 0x74
 8017e74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017e78:	b002      	add	sp, #8
 8017e7a:	4770      	bx	lr
 8017e7c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8017e80:	f8ad 3014 	strh.w	r3, [sp, #20]
 8017e84:	f04f 0300 	mov.w	r3, #0
 8017e88:	931b      	str	r3, [sp, #108]	@ 0x6c
 8017e8a:	bf14      	ite	ne
 8017e8c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017e90:	4623      	moveq	r3, r4
 8017e92:	9304      	str	r3, [sp, #16]
 8017e94:	9307      	str	r3, [sp, #28]
 8017e96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8017e9a:	9002      	str	r0, [sp, #8]
 8017e9c:	9006      	str	r0, [sp, #24]
 8017e9e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8017ea2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8017ea4:	ab21      	add	r3, sp, #132	@ 0x84
 8017ea6:	a902      	add	r1, sp, #8
 8017ea8:	4628      	mov	r0, r5
 8017eaa:	9301      	str	r3, [sp, #4]
 8017eac:	f001 fc4a 	bl	8019744 <_svfiprintf_r>
 8017eb0:	1c43      	adds	r3, r0, #1
 8017eb2:	bfbc      	itt	lt
 8017eb4:	238b      	movlt	r3, #139	@ 0x8b
 8017eb6:	602b      	strlt	r3, [r5, #0]
 8017eb8:	2c00      	cmp	r4, #0
 8017eba:	d0da      	beq.n	8017e72 <sniprintf+0x16>
 8017ebc:	9b02      	ldr	r3, [sp, #8]
 8017ebe:	2200      	movs	r2, #0
 8017ec0:	701a      	strb	r2, [r3, #0]
 8017ec2:	e7d6      	b.n	8017e72 <sniprintf+0x16>
 8017ec4:	200001ac 	.word	0x200001ac

08017ec8 <siprintf>:
 8017ec8:	b40e      	push	{r1, r2, r3}
 8017eca:	b510      	push	{r4, lr}
 8017ecc:	b09d      	sub	sp, #116	@ 0x74
 8017ece:	ab1f      	add	r3, sp, #124	@ 0x7c
 8017ed0:	9002      	str	r0, [sp, #8]
 8017ed2:	9006      	str	r0, [sp, #24]
 8017ed4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8017ed8:	480a      	ldr	r0, [pc, #40]	@ (8017f04 <siprintf+0x3c>)
 8017eda:	9107      	str	r1, [sp, #28]
 8017edc:	9104      	str	r1, [sp, #16]
 8017ede:	490a      	ldr	r1, [pc, #40]	@ (8017f08 <siprintf+0x40>)
 8017ee0:	f853 2b04 	ldr.w	r2, [r3], #4
 8017ee4:	9105      	str	r1, [sp, #20]
 8017ee6:	2400      	movs	r4, #0
 8017ee8:	a902      	add	r1, sp, #8
 8017eea:	6800      	ldr	r0, [r0, #0]
 8017eec:	9301      	str	r3, [sp, #4]
 8017eee:	941b      	str	r4, [sp, #108]	@ 0x6c
 8017ef0:	f001 fc28 	bl	8019744 <_svfiprintf_r>
 8017ef4:	9b02      	ldr	r3, [sp, #8]
 8017ef6:	701c      	strb	r4, [r3, #0]
 8017ef8:	b01d      	add	sp, #116	@ 0x74
 8017efa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017efe:	b003      	add	sp, #12
 8017f00:	4770      	bx	lr
 8017f02:	bf00      	nop
 8017f04:	200001ac 	.word	0x200001ac
 8017f08:	ffff0208 	.word	0xffff0208

08017f0c <__sread>:
 8017f0c:	b510      	push	{r4, lr}
 8017f0e:	460c      	mov	r4, r1
 8017f10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017f14:	f000 f886 	bl	8018024 <_read_r>
 8017f18:	2800      	cmp	r0, #0
 8017f1a:	bfab      	itete	ge
 8017f1c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8017f1e:	89a3      	ldrhlt	r3, [r4, #12]
 8017f20:	181b      	addge	r3, r3, r0
 8017f22:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8017f26:	bfac      	ite	ge
 8017f28:	6563      	strge	r3, [r4, #84]	@ 0x54
 8017f2a:	81a3      	strhlt	r3, [r4, #12]
 8017f2c:	bd10      	pop	{r4, pc}

08017f2e <__swrite>:
 8017f2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017f32:	461f      	mov	r7, r3
 8017f34:	898b      	ldrh	r3, [r1, #12]
 8017f36:	05db      	lsls	r3, r3, #23
 8017f38:	4605      	mov	r5, r0
 8017f3a:	460c      	mov	r4, r1
 8017f3c:	4616      	mov	r6, r2
 8017f3e:	d505      	bpl.n	8017f4c <__swrite+0x1e>
 8017f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017f44:	2302      	movs	r3, #2
 8017f46:	2200      	movs	r2, #0
 8017f48:	f000 f85a 	bl	8018000 <_lseek_r>
 8017f4c:	89a3      	ldrh	r3, [r4, #12]
 8017f4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017f52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8017f56:	81a3      	strh	r3, [r4, #12]
 8017f58:	4632      	mov	r2, r6
 8017f5a:	463b      	mov	r3, r7
 8017f5c:	4628      	mov	r0, r5
 8017f5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017f62:	f000 b871 	b.w	8018048 <_write_r>

08017f66 <__sseek>:
 8017f66:	b510      	push	{r4, lr}
 8017f68:	460c      	mov	r4, r1
 8017f6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017f6e:	f000 f847 	bl	8018000 <_lseek_r>
 8017f72:	1c43      	adds	r3, r0, #1
 8017f74:	89a3      	ldrh	r3, [r4, #12]
 8017f76:	bf15      	itete	ne
 8017f78:	6560      	strne	r0, [r4, #84]	@ 0x54
 8017f7a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8017f7e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8017f82:	81a3      	strheq	r3, [r4, #12]
 8017f84:	bf18      	it	ne
 8017f86:	81a3      	strhne	r3, [r4, #12]
 8017f88:	bd10      	pop	{r4, pc}

08017f8a <__sclose>:
 8017f8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017f8e:	f000 b827 	b.w	8017fe0 <_close_r>

08017f92 <memmove>:
 8017f92:	4288      	cmp	r0, r1
 8017f94:	b510      	push	{r4, lr}
 8017f96:	eb01 0402 	add.w	r4, r1, r2
 8017f9a:	d902      	bls.n	8017fa2 <memmove+0x10>
 8017f9c:	4284      	cmp	r4, r0
 8017f9e:	4623      	mov	r3, r4
 8017fa0:	d807      	bhi.n	8017fb2 <memmove+0x20>
 8017fa2:	1e43      	subs	r3, r0, #1
 8017fa4:	42a1      	cmp	r1, r4
 8017fa6:	d008      	beq.n	8017fba <memmove+0x28>
 8017fa8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8017fac:	f803 2f01 	strb.w	r2, [r3, #1]!
 8017fb0:	e7f8      	b.n	8017fa4 <memmove+0x12>
 8017fb2:	4402      	add	r2, r0
 8017fb4:	4601      	mov	r1, r0
 8017fb6:	428a      	cmp	r2, r1
 8017fb8:	d100      	bne.n	8017fbc <memmove+0x2a>
 8017fba:	bd10      	pop	{r4, pc}
 8017fbc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017fc0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8017fc4:	e7f7      	b.n	8017fb6 <memmove+0x24>

08017fc6 <memset>:
 8017fc6:	4402      	add	r2, r0
 8017fc8:	4603      	mov	r3, r0
 8017fca:	4293      	cmp	r3, r2
 8017fcc:	d100      	bne.n	8017fd0 <memset+0xa>
 8017fce:	4770      	bx	lr
 8017fd0:	f803 1b01 	strb.w	r1, [r3], #1
 8017fd4:	e7f9      	b.n	8017fca <memset+0x4>
	...

08017fd8 <_localeconv_r>:
 8017fd8:	4800      	ldr	r0, [pc, #0]	@ (8017fdc <_localeconv_r+0x4>)
 8017fda:	4770      	bx	lr
 8017fdc:	200002ec 	.word	0x200002ec

08017fe0 <_close_r>:
 8017fe0:	b538      	push	{r3, r4, r5, lr}
 8017fe2:	4d06      	ldr	r5, [pc, #24]	@ (8017ffc <_close_r+0x1c>)
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	4604      	mov	r4, r0
 8017fe8:	4608      	mov	r0, r1
 8017fea:	602b      	str	r3, [r5, #0]
 8017fec:	f7ec fc46 	bl	800487c <_close>
 8017ff0:	1c43      	adds	r3, r0, #1
 8017ff2:	d102      	bne.n	8017ffa <_close_r+0x1a>
 8017ff4:	682b      	ldr	r3, [r5, #0]
 8017ff6:	b103      	cbz	r3, 8017ffa <_close_r+0x1a>
 8017ff8:	6023      	str	r3, [r4, #0]
 8017ffa:	bd38      	pop	{r3, r4, r5, pc}
 8017ffc:	20003e48 	.word	0x20003e48

08018000 <_lseek_r>:
 8018000:	b538      	push	{r3, r4, r5, lr}
 8018002:	4d07      	ldr	r5, [pc, #28]	@ (8018020 <_lseek_r+0x20>)
 8018004:	4604      	mov	r4, r0
 8018006:	4608      	mov	r0, r1
 8018008:	4611      	mov	r1, r2
 801800a:	2200      	movs	r2, #0
 801800c:	602a      	str	r2, [r5, #0]
 801800e:	461a      	mov	r2, r3
 8018010:	f7ec fc5b 	bl	80048ca <_lseek>
 8018014:	1c43      	adds	r3, r0, #1
 8018016:	d102      	bne.n	801801e <_lseek_r+0x1e>
 8018018:	682b      	ldr	r3, [r5, #0]
 801801a:	b103      	cbz	r3, 801801e <_lseek_r+0x1e>
 801801c:	6023      	str	r3, [r4, #0]
 801801e:	bd38      	pop	{r3, r4, r5, pc}
 8018020:	20003e48 	.word	0x20003e48

08018024 <_read_r>:
 8018024:	b538      	push	{r3, r4, r5, lr}
 8018026:	4d07      	ldr	r5, [pc, #28]	@ (8018044 <_read_r+0x20>)
 8018028:	4604      	mov	r4, r0
 801802a:	4608      	mov	r0, r1
 801802c:	4611      	mov	r1, r2
 801802e:	2200      	movs	r2, #0
 8018030:	602a      	str	r2, [r5, #0]
 8018032:	461a      	mov	r2, r3
 8018034:	f7ec fbe9 	bl	800480a <_read>
 8018038:	1c43      	adds	r3, r0, #1
 801803a:	d102      	bne.n	8018042 <_read_r+0x1e>
 801803c:	682b      	ldr	r3, [r5, #0]
 801803e:	b103      	cbz	r3, 8018042 <_read_r+0x1e>
 8018040:	6023      	str	r3, [r4, #0]
 8018042:	bd38      	pop	{r3, r4, r5, pc}
 8018044:	20003e48 	.word	0x20003e48

08018048 <_write_r>:
 8018048:	b538      	push	{r3, r4, r5, lr}
 801804a:	4d07      	ldr	r5, [pc, #28]	@ (8018068 <_write_r+0x20>)
 801804c:	4604      	mov	r4, r0
 801804e:	4608      	mov	r0, r1
 8018050:	4611      	mov	r1, r2
 8018052:	2200      	movs	r2, #0
 8018054:	602a      	str	r2, [r5, #0]
 8018056:	461a      	mov	r2, r3
 8018058:	f7ec fbf4 	bl	8004844 <_write>
 801805c:	1c43      	adds	r3, r0, #1
 801805e:	d102      	bne.n	8018066 <_write_r+0x1e>
 8018060:	682b      	ldr	r3, [r5, #0]
 8018062:	b103      	cbz	r3, 8018066 <_write_r+0x1e>
 8018064:	6023      	str	r3, [r4, #0]
 8018066:	bd38      	pop	{r3, r4, r5, pc}
 8018068:	20003e48 	.word	0x20003e48

0801806c <__errno>:
 801806c:	4b01      	ldr	r3, [pc, #4]	@ (8018074 <__errno+0x8>)
 801806e:	6818      	ldr	r0, [r3, #0]
 8018070:	4770      	bx	lr
 8018072:	bf00      	nop
 8018074:	200001ac 	.word	0x200001ac

08018078 <__libc_init_array>:
 8018078:	b570      	push	{r4, r5, r6, lr}
 801807a:	4d0d      	ldr	r5, [pc, #52]	@ (80180b0 <__libc_init_array+0x38>)
 801807c:	4c0d      	ldr	r4, [pc, #52]	@ (80180b4 <__libc_init_array+0x3c>)
 801807e:	1b64      	subs	r4, r4, r5
 8018080:	10a4      	asrs	r4, r4, #2
 8018082:	2600      	movs	r6, #0
 8018084:	42a6      	cmp	r6, r4
 8018086:	d109      	bne.n	801809c <__libc_init_array+0x24>
 8018088:	4d0b      	ldr	r5, [pc, #44]	@ (80180b8 <__libc_init_array+0x40>)
 801808a:	4c0c      	ldr	r4, [pc, #48]	@ (80180bc <__libc_init_array+0x44>)
 801808c:	f002 f850 	bl	801a130 <_init>
 8018090:	1b64      	subs	r4, r4, r5
 8018092:	10a4      	asrs	r4, r4, #2
 8018094:	2600      	movs	r6, #0
 8018096:	42a6      	cmp	r6, r4
 8018098:	d105      	bne.n	80180a6 <__libc_init_array+0x2e>
 801809a:	bd70      	pop	{r4, r5, r6, pc}
 801809c:	f855 3b04 	ldr.w	r3, [r5], #4
 80180a0:	4798      	blx	r3
 80180a2:	3601      	adds	r6, #1
 80180a4:	e7ee      	b.n	8018084 <__libc_init_array+0xc>
 80180a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80180aa:	4798      	blx	r3
 80180ac:	3601      	adds	r6, #1
 80180ae:	e7f2      	b.n	8018096 <__libc_init_array+0x1e>
 80180b0:	0801c8c4 	.word	0x0801c8c4
 80180b4:	0801c8c4 	.word	0x0801c8c4
 80180b8:	0801c8c4 	.word	0x0801c8c4
 80180bc:	0801c8c8 	.word	0x0801c8c8

080180c0 <__retarget_lock_init_recursive>:
 80180c0:	4770      	bx	lr

080180c2 <__retarget_lock_acquire_recursive>:
 80180c2:	4770      	bx	lr

080180c4 <__retarget_lock_release_recursive>:
 80180c4:	4770      	bx	lr

080180c6 <memcpy>:
 80180c6:	440a      	add	r2, r1
 80180c8:	4291      	cmp	r1, r2
 80180ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80180ce:	d100      	bne.n	80180d2 <memcpy+0xc>
 80180d0:	4770      	bx	lr
 80180d2:	b510      	push	{r4, lr}
 80180d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80180d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80180dc:	4291      	cmp	r1, r2
 80180de:	d1f9      	bne.n	80180d4 <memcpy+0xe>
 80180e0:	bd10      	pop	{r4, pc}

080180e2 <quorem>:
 80180e2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180e6:	6903      	ldr	r3, [r0, #16]
 80180e8:	690c      	ldr	r4, [r1, #16]
 80180ea:	42a3      	cmp	r3, r4
 80180ec:	4607      	mov	r7, r0
 80180ee:	db7e      	blt.n	80181ee <quorem+0x10c>
 80180f0:	3c01      	subs	r4, #1
 80180f2:	f101 0814 	add.w	r8, r1, #20
 80180f6:	00a3      	lsls	r3, r4, #2
 80180f8:	f100 0514 	add.w	r5, r0, #20
 80180fc:	9300      	str	r3, [sp, #0]
 80180fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8018102:	9301      	str	r3, [sp, #4]
 8018104:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8018108:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801810c:	3301      	adds	r3, #1
 801810e:	429a      	cmp	r2, r3
 8018110:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8018114:	fbb2 f6f3 	udiv	r6, r2, r3
 8018118:	d32e      	bcc.n	8018178 <quorem+0x96>
 801811a:	f04f 0a00 	mov.w	sl, #0
 801811e:	46c4      	mov	ip, r8
 8018120:	46ae      	mov	lr, r5
 8018122:	46d3      	mov	fp, sl
 8018124:	f85c 3b04 	ldr.w	r3, [ip], #4
 8018128:	b298      	uxth	r0, r3
 801812a:	fb06 a000 	mla	r0, r6, r0, sl
 801812e:	0c02      	lsrs	r2, r0, #16
 8018130:	0c1b      	lsrs	r3, r3, #16
 8018132:	fb06 2303 	mla	r3, r6, r3, r2
 8018136:	f8de 2000 	ldr.w	r2, [lr]
 801813a:	b280      	uxth	r0, r0
 801813c:	b292      	uxth	r2, r2
 801813e:	1a12      	subs	r2, r2, r0
 8018140:	445a      	add	r2, fp
 8018142:	f8de 0000 	ldr.w	r0, [lr]
 8018146:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801814a:	b29b      	uxth	r3, r3
 801814c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8018150:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8018154:	b292      	uxth	r2, r2
 8018156:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801815a:	45e1      	cmp	r9, ip
 801815c:	f84e 2b04 	str.w	r2, [lr], #4
 8018160:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8018164:	d2de      	bcs.n	8018124 <quorem+0x42>
 8018166:	9b00      	ldr	r3, [sp, #0]
 8018168:	58eb      	ldr	r3, [r5, r3]
 801816a:	b92b      	cbnz	r3, 8018178 <quorem+0x96>
 801816c:	9b01      	ldr	r3, [sp, #4]
 801816e:	3b04      	subs	r3, #4
 8018170:	429d      	cmp	r5, r3
 8018172:	461a      	mov	r2, r3
 8018174:	d32f      	bcc.n	80181d6 <quorem+0xf4>
 8018176:	613c      	str	r4, [r7, #16]
 8018178:	4638      	mov	r0, r7
 801817a:	f001 f97f 	bl	801947c <__mcmp>
 801817e:	2800      	cmp	r0, #0
 8018180:	db25      	blt.n	80181ce <quorem+0xec>
 8018182:	4629      	mov	r1, r5
 8018184:	2000      	movs	r0, #0
 8018186:	f858 2b04 	ldr.w	r2, [r8], #4
 801818a:	f8d1 c000 	ldr.w	ip, [r1]
 801818e:	fa1f fe82 	uxth.w	lr, r2
 8018192:	fa1f f38c 	uxth.w	r3, ip
 8018196:	eba3 030e 	sub.w	r3, r3, lr
 801819a:	4403      	add	r3, r0
 801819c:	0c12      	lsrs	r2, r2, #16
 801819e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80181a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80181a6:	b29b      	uxth	r3, r3
 80181a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80181ac:	45c1      	cmp	r9, r8
 80181ae:	f841 3b04 	str.w	r3, [r1], #4
 80181b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80181b6:	d2e6      	bcs.n	8018186 <quorem+0xa4>
 80181b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80181bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80181c0:	b922      	cbnz	r2, 80181cc <quorem+0xea>
 80181c2:	3b04      	subs	r3, #4
 80181c4:	429d      	cmp	r5, r3
 80181c6:	461a      	mov	r2, r3
 80181c8:	d30b      	bcc.n	80181e2 <quorem+0x100>
 80181ca:	613c      	str	r4, [r7, #16]
 80181cc:	3601      	adds	r6, #1
 80181ce:	4630      	mov	r0, r6
 80181d0:	b003      	add	sp, #12
 80181d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181d6:	6812      	ldr	r2, [r2, #0]
 80181d8:	3b04      	subs	r3, #4
 80181da:	2a00      	cmp	r2, #0
 80181dc:	d1cb      	bne.n	8018176 <quorem+0x94>
 80181de:	3c01      	subs	r4, #1
 80181e0:	e7c6      	b.n	8018170 <quorem+0x8e>
 80181e2:	6812      	ldr	r2, [r2, #0]
 80181e4:	3b04      	subs	r3, #4
 80181e6:	2a00      	cmp	r2, #0
 80181e8:	d1ef      	bne.n	80181ca <quorem+0xe8>
 80181ea:	3c01      	subs	r4, #1
 80181ec:	e7ea      	b.n	80181c4 <quorem+0xe2>
 80181ee:	2000      	movs	r0, #0
 80181f0:	e7ee      	b.n	80181d0 <quorem+0xee>
 80181f2:	0000      	movs	r0, r0
 80181f4:	0000      	movs	r0, r0
	...

080181f8 <_dtoa_r>:
 80181f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181fc:	69c7      	ldr	r7, [r0, #28]
 80181fe:	b097      	sub	sp, #92	@ 0x5c
 8018200:	ed8d 0b04 	vstr	d0, [sp, #16]
 8018204:	ec55 4b10 	vmov	r4, r5, d0
 8018208:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801820a:	9107      	str	r1, [sp, #28]
 801820c:	4681      	mov	r9, r0
 801820e:	920c      	str	r2, [sp, #48]	@ 0x30
 8018210:	9311      	str	r3, [sp, #68]	@ 0x44
 8018212:	b97f      	cbnz	r7, 8018234 <_dtoa_r+0x3c>
 8018214:	2010      	movs	r0, #16
 8018216:	f000 fe09 	bl	8018e2c <malloc>
 801821a:	4602      	mov	r2, r0
 801821c:	f8c9 001c 	str.w	r0, [r9, #28]
 8018220:	b920      	cbnz	r0, 801822c <_dtoa_r+0x34>
 8018222:	4ba9      	ldr	r3, [pc, #676]	@ (80184c8 <_dtoa_r+0x2d0>)
 8018224:	21ef      	movs	r1, #239	@ 0xef
 8018226:	48a9      	ldr	r0, [pc, #676]	@ (80184cc <_dtoa_r+0x2d4>)
 8018228:	f001 fc44 	bl	8019ab4 <__assert_func>
 801822c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8018230:	6007      	str	r7, [r0, #0]
 8018232:	60c7      	str	r7, [r0, #12]
 8018234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018238:	6819      	ldr	r1, [r3, #0]
 801823a:	b159      	cbz	r1, 8018254 <_dtoa_r+0x5c>
 801823c:	685a      	ldr	r2, [r3, #4]
 801823e:	604a      	str	r2, [r1, #4]
 8018240:	2301      	movs	r3, #1
 8018242:	4093      	lsls	r3, r2
 8018244:	608b      	str	r3, [r1, #8]
 8018246:	4648      	mov	r0, r9
 8018248:	f000 fee6 	bl	8019018 <_Bfree>
 801824c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8018250:	2200      	movs	r2, #0
 8018252:	601a      	str	r2, [r3, #0]
 8018254:	1e2b      	subs	r3, r5, #0
 8018256:	bfb9      	ittee	lt
 8018258:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801825c:	9305      	strlt	r3, [sp, #20]
 801825e:	2300      	movge	r3, #0
 8018260:	6033      	strge	r3, [r6, #0]
 8018262:	9f05      	ldr	r7, [sp, #20]
 8018264:	4b9a      	ldr	r3, [pc, #616]	@ (80184d0 <_dtoa_r+0x2d8>)
 8018266:	bfbc      	itt	lt
 8018268:	2201      	movlt	r2, #1
 801826a:	6032      	strlt	r2, [r6, #0]
 801826c:	43bb      	bics	r3, r7
 801826e:	d112      	bne.n	8018296 <_dtoa_r+0x9e>
 8018270:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8018272:	f242 730f 	movw	r3, #9999	@ 0x270f
 8018276:	6013      	str	r3, [r2, #0]
 8018278:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801827c:	4323      	orrs	r3, r4
 801827e:	f000 855a 	beq.w	8018d36 <_dtoa_r+0xb3e>
 8018282:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018284:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80184e4 <_dtoa_r+0x2ec>
 8018288:	2b00      	cmp	r3, #0
 801828a:	f000 855c 	beq.w	8018d46 <_dtoa_r+0xb4e>
 801828e:	f10a 0303 	add.w	r3, sl, #3
 8018292:	f000 bd56 	b.w	8018d42 <_dtoa_r+0xb4a>
 8018296:	ed9d 7b04 	vldr	d7, [sp, #16]
 801829a:	2200      	movs	r2, #0
 801829c:	ec51 0b17 	vmov	r0, r1, d7
 80182a0:	2300      	movs	r3, #0
 80182a2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80182a6:	f7e8 fc37 	bl	8000b18 <__aeabi_dcmpeq>
 80182aa:	4680      	mov	r8, r0
 80182ac:	b158      	cbz	r0, 80182c6 <_dtoa_r+0xce>
 80182ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80182b0:	2301      	movs	r3, #1
 80182b2:	6013      	str	r3, [r2, #0]
 80182b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80182b6:	b113      	cbz	r3, 80182be <_dtoa_r+0xc6>
 80182b8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80182ba:	4b86      	ldr	r3, [pc, #536]	@ (80184d4 <_dtoa_r+0x2dc>)
 80182bc:	6013      	str	r3, [r2, #0]
 80182be:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80184e8 <_dtoa_r+0x2f0>
 80182c2:	f000 bd40 	b.w	8018d46 <_dtoa_r+0xb4e>
 80182c6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80182ca:	aa14      	add	r2, sp, #80	@ 0x50
 80182cc:	a915      	add	r1, sp, #84	@ 0x54
 80182ce:	4648      	mov	r0, r9
 80182d0:	f001 f984 	bl	80195dc <__d2b>
 80182d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80182d8:	9002      	str	r0, [sp, #8]
 80182da:	2e00      	cmp	r6, #0
 80182dc:	d078      	beq.n	80183d0 <_dtoa_r+0x1d8>
 80182de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80182e0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80182e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80182e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80182ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80182f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80182f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80182f8:	4619      	mov	r1, r3
 80182fa:	2200      	movs	r2, #0
 80182fc:	4b76      	ldr	r3, [pc, #472]	@ (80184d8 <_dtoa_r+0x2e0>)
 80182fe:	f7e7 ffeb 	bl	80002d8 <__aeabi_dsub>
 8018302:	a36b      	add	r3, pc, #428	@ (adr r3, 80184b0 <_dtoa_r+0x2b8>)
 8018304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018308:	f7e8 f99e 	bl	8000648 <__aeabi_dmul>
 801830c:	a36a      	add	r3, pc, #424	@ (adr r3, 80184b8 <_dtoa_r+0x2c0>)
 801830e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018312:	f7e7 ffe3 	bl	80002dc <__adddf3>
 8018316:	4604      	mov	r4, r0
 8018318:	4630      	mov	r0, r6
 801831a:	460d      	mov	r5, r1
 801831c:	f7e8 f92a 	bl	8000574 <__aeabi_i2d>
 8018320:	a367      	add	r3, pc, #412	@ (adr r3, 80184c0 <_dtoa_r+0x2c8>)
 8018322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018326:	f7e8 f98f 	bl	8000648 <__aeabi_dmul>
 801832a:	4602      	mov	r2, r0
 801832c:	460b      	mov	r3, r1
 801832e:	4620      	mov	r0, r4
 8018330:	4629      	mov	r1, r5
 8018332:	f7e7 ffd3 	bl	80002dc <__adddf3>
 8018336:	4604      	mov	r4, r0
 8018338:	460d      	mov	r5, r1
 801833a:	f7e8 fc35 	bl	8000ba8 <__aeabi_d2iz>
 801833e:	2200      	movs	r2, #0
 8018340:	4607      	mov	r7, r0
 8018342:	2300      	movs	r3, #0
 8018344:	4620      	mov	r0, r4
 8018346:	4629      	mov	r1, r5
 8018348:	f7e8 fbf0 	bl	8000b2c <__aeabi_dcmplt>
 801834c:	b140      	cbz	r0, 8018360 <_dtoa_r+0x168>
 801834e:	4638      	mov	r0, r7
 8018350:	f7e8 f910 	bl	8000574 <__aeabi_i2d>
 8018354:	4622      	mov	r2, r4
 8018356:	462b      	mov	r3, r5
 8018358:	f7e8 fbde 	bl	8000b18 <__aeabi_dcmpeq>
 801835c:	b900      	cbnz	r0, 8018360 <_dtoa_r+0x168>
 801835e:	3f01      	subs	r7, #1
 8018360:	2f16      	cmp	r7, #22
 8018362:	d852      	bhi.n	801840a <_dtoa_r+0x212>
 8018364:	4b5d      	ldr	r3, [pc, #372]	@ (80184dc <_dtoa_r+0x2e4>)
 8018366:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801836a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801836e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018372:	f7e8 fbdb 	bl	8000b2c <__aeabi_dcmplt>
 8018376:	2800      	cmp	r0, #0
 8018378:	d049      	beq.n	801840e <_dtoa_r+0x216>
 801837a:	3f01      	subs	r7, #1
 801837c:	2300      	movs	r3, #0
 801837e:	9310      	str	r3, [sp, #64]	@ 0x40
 8018380:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018382:	1b9b      	subs	r3, r3, r6
 8018384:	1e5a      	subs	r2, r3, #1
 8018386:	bf45      	ittet	mi
 8018388:	f1c3 0301 	rsbmi	r3, r3, #1
 801838c:	9300      	strmi	r3, [sp, #0]
 801838e:	2300      	movpl	r3, #0
 8018390:	2300      	movmi	r3, #0
 8018392:	9206      	str	r2, [sp, #24]
 8018394:	bf54      	ite	pl
 8018396:	9300      	strpl	r3, [sp, #0]
 8018398:	9306      	strmi	r3, [sp, #24]
 801839a:	2f00      	cmp	r7, #0
 801839c:	db39      	blt.n	8018412 <_dtoa_r+0x21a>
 801839e:	9b06      	ldr	r3, [sp, #24]
 80183a0:	970d      	str	r7, [sp, #52]	@ 0x34
 80183a2:	443b      	add	r3, r7
 80183a4:	9306      	str	r3, [sp, #24]
 80183a6:	2300      	movs	r3, #0
 80183a8:	9308      	str	r3, [sp, #32]
 80183aa:	9b07      	ldr	r3, [sp, #28]
 80183ac:	2b09      	cmp	r3, #9
 80183ae:	d863      	bhi.n	8018478 <_dtoa_r+0x280>
 80183b0:	2b05      	cmp	r3, #5
 80183b2:	bfc4      	itt	gt
 80183b4:	3b04      	subgt	r3, #4
 80183b6:	9307      	strgt	r3, [sp, #28]
 80183b8:	9b07      	ldr	r3, [sp, #28]
 80183ba:	f1a3 0302 	sub.w	r3, r3, #2
 80183be:	bfcc      	ite	gt
 80183c0:	2400      	movgt	r4, #0
 80183c2:	2401      	movle	r4, #1
 80183c4:	2b03      	cmp	r3, #3
 80183c6:	d863      	bhi.n	8018490 <_dtoa_r+0x298>
 80183c8:	e8df f003 	tbb	[pc, r3]
 80183cc:	2b375452 	.word	0x2b375452
 80183d0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80183d4:	441e      	add	r6, r3
 80183d6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80183da:	2b20      	cmp	r3, #32
 80183dc:	bfc1      	itttt	gt
 80183de:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80183e2:	409f      	lslgt	r7, r3
 80183e4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80183e8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80183ec:	bfd6      	itet	le
 80183ee:	f1c3 0320 	rsble	r3, r3, #32
 80183f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80183f6:	fa04 f003 	lslle.w	r0, r4, r3
 80183fa:	f7e8 f8ab 	bl	8000554 <__aeabi_ui2d>
 80183fe:	2201      	movs	r2, #1
 8018400:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8018404:	3e01      	subs	r6, #1
 8018406:	9212      	str	r2, [sp, #72]	@ 0x48
 8018408:	e776      	b.n	80182f8 <_dtoa_r+0x100>
 801840a:	2301      	movs	r3, #1
 801840c:	e7b7      	b.n	801837e <_dtoa_r+0x186>
 801840e:	9010      	str	r0, [sp, #64]	@ 0x40
 8018410:	e7b6      	b.n	8018380 <_dtoa_r+0x188>
 8018412:	9b00      	ldr	r3, [sp, #0]
 8018414:	1bdb      	subs	r3, r3, r7
 8018416:	9300      	str	r3, [sp, #0]
 8018418:	427b      	negs	r3, r7
 801841a:	9308      	str	r3, [sp, #32]
 801841c:	2300      	movs	r3, #0
 801841e:	930d      	str	r3, [sp, #52]	@ 0x34
 8018420:	e7c3      	b.n	80183aa <_dtoa_r+0x1b2>
 8018422:	2301      	movs	r3, #1
 8018424:	9309      	str	r3, [sp, #36]	@ 0x24
 8018426:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018428:	eb07 0b03 	add.w	fp, r7, r3
 801842c:	f10b 0301 	add.w	r3, fp, #1
 8018430:	2b01      	cmp	r3, #1
 8018432:	9303      	str	r3, [sp, #12]
 8018434:	bfb8      	it	lt
 8018436:	2301      	movlt	r3, #1
 8018438:	e006      	b.n	8018448 <_dtoa_r+0x250>
 801843a:	2301      	movs	r3, #1
 801843c:	9309      	str	r3, [sp, #36]	@ 0x24
 801843e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018440:	2b00      	cmp	r3, #0
 8018442:	dd28      	ble.n	8018496 <_dtoa_r+0x29e>
 8018444:	469b      	mov	fp, r3
 8018446:	9303      	str	r3, [sp, #12]
 8018448:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801844c:	2100      	movs	r1, #0
 801844e:	2204      	movs	r2, #4
 8018450:	f102 0514 	add.w	r5, r2, #20
 8018454:	429d      	cmp	r5, r3
 8018456:	d926      	bls.n	80184a6 <_dtoa_r+0x2ae>
 8018458:	6041      	str	r1, [r0, #4]
 801845a:	4648      	mov	r0, r9
 801845c:	f000 fd9c 	bl	8018f98 <_Balloc>
 8018460:	4682      	mov	sl, r0
 8018462:	2800      	cmp	r0, #0
 8018464:	d142      	bne.n	80184ec <_dtoa_r+0x2f4>
 8018466:	4b1e      	ldr	r3, [pc, #120]	@ (80184e0 <_dtoa_r+0x2e8>)
 8018468:	4602      	mov	r2, r0
 801846a:	f240 11af 	movw	r1, #431	@ 0x1af
 801846e:	e6da      	b.n	8018226 <_dtoa_r+0x2e>
 8018470:	2300      	movs	r3, #0
 8018472:	e7e3      	b.n	801843c <_dtoa_r+0x244>
 8018474:	2300      	movs	r3, #0
 8018476:	e7d5      	b.n	8018424 <_dtoa_r+0x22c>
 8018478:	2401      	movs	r4, #1
 801847a:	2300      	movs	r3, #0
 801847c:	9307      	str	r3, [sp, #28]
 801847e:	9409      	str	r4, [sp, #36]	@ 0x24
 8018480:	f04f 3bff 	mov.w	fp, #4294967295
 8018484:	2200      	movs	r2, #0
 8018486:	f8cd b00c 	str.w	fp, [sp, #12]
 801848a:	2312      	movs	r3, #18
 801848c:	920c      	str	r2, [sp, #48]	@ 0x30
 801848e:	e7db      	b.n	8018448 <_dtoa_r+0x250>
 8018490:	2301      	movs	r3, #1
 8018492:	9309      	str	r3, [sp, #36]	@ 0x24
 8018494:	e7f4      	b.n	8018480 <_dtoa_r+0x288>
 8018496:	f04f 0b01 	mov.w	fp, #1
 801849a:	f8cd b00c 	str.w	fp, [sp, #12]
 801849e:	465b      	mov	r3, fp
 80184a0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80184a4:	e7d0      	b.n	8018448 <_dtoa_r+0x250>
 80184a6:	3101      	adds	r1, #1
 80184a8:	0052      	lsls	r2, r2, #1
 80184aa:	e7d1      	b.n	8018450 <_dtoa_r+0x258>
 80184ac:	f3af 8000 	nop.w
 80184b0:	636f4361 	.word	0x636f4361
 80184b4:	3fd287a7 	.word	0x3fd287a7
 80184b8:	8b60c8b3 	.word	0x8b60c8b3
 80184bc:	3fc68a28 	.word	0x3fc68a28
 80184c0:	509f79fb 	.word	0x509f79fb
 80184c4:	3fd34413 	.word	0x3fd34413
 80184c8:	0801c589 	.word	0x0801c589
 80184cc:	0801c5a0 	.word	0x0801c5a0
 80184d0:	7ff00000 	.word	0x7ff00000
 80184d4:	0801c559 	.word	0x0801c559
 80184d8:	3ff80000 	.word	0x3ff80000
 80184dc:	0801c6f0 	.word	0x0801c6f0
 80184e0:	0801c5f8 	.word	0x0801c5f8
 80184e4:	0801c585 	.word	0x0801c585
 80184e8:	0801c558 	.word	0x0801c558
 80184ec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80184f0:	6018      	str	r0, [r3, #0]
 80184f2:	9b03      	ldr	r3, [sp, #12]
 80184f4:	2b0e      	cmp	r3, #14
 80184f6:	f200 80a1 	bhi.w	801863c <_dtoa_r+0x444>
 80184fa:	2c00      	cmp	r4, #0
 80184fc:	f000 809e 	beq.w	801863c <_dtoa_r+0x444>
 8018500:	2f00      	cmp	r7, #0
 8018502:	dd33      	ble.n	801856c <_dtoa_r+0x374>
 8018504:	4b9c      	ldr	r3, [pc, #624]	@ (8018778 <_dtoa_r+0x580>)
 8018506:	f007 020f 	and.w	r2, r7, #15
 801850a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801850e:	ed93 7b00 	vldr	d7, [r3]
 8018512:	05f8      	lsls	r0, r7, #23
 8018514:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8018518:	ea4f 1427 	mov.w	r4, r7, asr #4
 801851c:	d516      	bpl.n	801854c <_dtoa_r+0x354>
 801851e:	4b97      	ldr	r3, [pc, #604]	@ (801877c <_dtoa_r+0x584>)
 8018520:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018524:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018528:	f7e8 f9b8 	bl	800089c <__aeabi_ddiv>
 801852c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018530:	f004 040f 	and.w	r4, r4, #15
 8018534:	2603      	movs	r6, #3
 8018536:	4d91      	ldr	r5, [pc, #580]	@ (801877c <_dtoa_r+0x584>)
 8018538:	b954      	cbnz	r4, 8018550 <_dtoa_r+0x358>
 801853a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801853e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018542:	f7e8 f9ab 	bl	800089c <__aeabi_ddiv>
 8018546:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801854a:	e028      	b.n	801859e <_dtoa_r+0x3a6>
 801854c:	2602      	movs	r6, #2
 801854e:	e7f2      	b.n	8018536 <_dtoa_r+0x33e>
 8018550:	07e1      	lsls	r1, r4, #31
 8018552:	d508      	bpl.n	8018566 <_dtoa_r+0x36e>
 8018554:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018558:	e9d5 2300 	ldrd	r2, r3, [r5]
 801855c:	f7e8 f874 	bl	8000648 <__aeabi_dmul>
 8018560:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018564:	3601      	adds	r6, #1
 8018566:	1064      	asrs	r4, r4, #1
 8018568:	3508      	adds	r5, #8
 801856a:	e7e5      	b.n	8018538 <_dtoa_r+0x340>
 801856c:	f000 80af 	beq.w	80186ce <_dtoa_r+0x4d6>
 8018570:	427c      	negs	r4, r7
 8018572:	4b81      	ldr	r3, [pc, #516]	@ (8018778 <_dtoa_r+0x580>)
 8018574:	4d81      	ldr	r5, [pc, #516]	@ (801877c <_dtoa_r+0x584>)
 8018576:	f004 020f 	and.w	r2, r4, #15
 801857a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801857e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018582:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8018586:	f7e8 f85f 	bl	8000648 <__aeabi_dmul>
 801858a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801858e:	1124      	asrs	r4, r4, #4
 8018590:	2300      	movs	r3, #0
 8018592:	2602      	movs	r6, #2
 8018594:	2c00      	cmp	r4, #0
 8018596:	f040 808f 	bne.w	80186b8 <_dtoa_r+0x4c0>
 801859a:	2b00      	cmp	r3, #0
 801859c:	d1d3      	bne.n	8018546 <_dtoa_r+0x34e>
 801859e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80185a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80185a4:	2b00      	cmp	r3, #0
 80185a6:	f000 8094 	beq.w	80186d2 <_dtoa_r+0x4da>
 80185aa:	4b75      	ldr	r3, [pc, #468]	@ (8018780 <_dtoa_r+0x588>)
 80185ac:	2200      	movs	r2, #0
 80185ae:	4620      	mov	r0, r4
 80185b0:	4629      	mov	r1, r5
 80185b2:	f7e8 fabb 	bl	8000b2c <__aeabi_dcmplt>
 80185b6:	2800      	cmp	r0, #0
 80185b8:	f000 808b 	beq.w	80186d2 <_dtoa_r+0x4da>
 80185bc:	9b03      	ldr	r3, [sp, #12]
 80185be:	2b00      	cmp	r3, #0
 80185c0:	f000 8087 	beq.w	80186d2 <_dtoa_r+0x4da>
 80185c4:	f1bb 0f00 	cmp.w	fp, #0
 80185c8:	dd34      	ble.n	8018634 <_dtoa_r+0x43c>
 80185ca:	4620      	mov	r0, r4
 80185cc:	4b6d      	ldr	r3, [pc, #436]	@ (8018784 <_dtoa_r+0x58c>)
 80185ce:	2200      	movs	r2, #0
 80185d0:	4629      	mov	r1, r5
 80185d2:	f7e8 f839 	bl	8000648 <__aeabi_dmul>
 80185d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80185da:	f107 38ff 	add.w	r8, r7, #4294967295
 80185de:	3601      	adds	r6, #1
 80185e0:	465c      	mov	r4, fp
 80185e2:	4630      	mov	r0, r6
 80185e4:	f7e7 ffc6 	bl	8000574 <__aeabi_i2d>
 80185e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80185ec:	f7e8 f82c 	bl	8000648 <__aeabi_dmul>
 80185f0:	4b65      	ldr	r3, [pc, #404]	@ (8018788 <_dtoa_r+0x590>)
 80185f2:	2200      	movs	r2, #0
 80185f4:	f7e7 fe72 	bl	80002dc <__adddf3>
 80185f8:	4605      	mov	r5, r0
 80185fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80185fe:	2c00      	cmp	r4, #0
 8018600:	d16a      	bne.n	80186d8 <_dtoa_r+0x4e0>
 8018602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018606:	4b61      	ldr	r3, [pc, #388]	@ (801878c <_dtoa_r+0x594>)
 8018608:	2200      	movs	r2, #0
 801860a:	f7e7 fe65 	bl	80002d8 <__aeabi_dsub>
 801860e:	4602      	mov	r2, r0
 8018610:	460b      	mov	r3, r1
 8018612:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018616:	462a      	mov	r2, r5
 8018618:	4633      	mov	r3, r6
 801861a:	f7e8 faa5 	bl	8000b68 <__aeabi_dcmpgt>
 801861e:	2800      	cmp	r0, #0
 8018620:	f040 8298 	bne.w	8018b54 <_dtoa_r+0x95c>
 8018624:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018628:	462a      	mov	r2, r5
 801862a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801862e:	f7e8 fa7d 	bl	8000b2c <__aeabi_dcmplt>
 8018632:	bb38      	cbnz	r0, 8018684 <_dtoa_r+0x48c>
 8018634:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8018638:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801863c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801863e:	2b00      	cmp	r3, #0
 8018640:	f2c0 8157 	blt.w	80188f2 <_dtoa_r+0x6fa>
 8018644:	2f0e      	cmp	r7, #14
 8018646:	f300 8154 	bgt.w	80188f2 <_dtoa_r+0x6fa>
 801864a:	4b4b      	ldr	r3, [pc, #300]	@ (8018778 <_dtoa_r+0x580>)
 801864c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8018650:	ed93 7b00 	vldr	d7, [r3]
 8018654:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018656:	2b00      	cmp	r3, #0
 8018658:	ed8d 7b00 	vstr	d7, [sp]
 801865c:	f280 80e5 	bge.w	801882a <_dtoa_r+0x632>
 8018660:	9b03      	ldr	r3, [sp, #12]
 8018662:	2b00      	cmp	r3, #0
 8018664:	f300 80e1 	bgt.w	801882a <_dtoa_r+0x632>
 8018668:	d10c      	bne.n	8018684 <_dtoa_r+0x48c>
 801866a:	4b48      	ldr	r3, [pc, #288]	@ (801878c <_dtoa_r+0x594>)
 801866c:	2200      	movs	r2, #0
 801866e:	ec51 0b17 	vmov	r0, r1, d7
 8018672:	f7e7 ffe9 	bl	8000648 <__aeabi_dmul>
 8018676:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801867a:	f7e8 fa6b 	bl	8000b54 <__aeabi_dcmpge>
 801867e:	2800      	cmp	r0, #0
 8018680:	f000 8266 	beq.w	8018b50 <_dtoa_r+0x958>
 8018684:	2400      	movs	r4, #0
 8018686:	4625      	mov	r5, r4
 8018688:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801868a:	4656      	mov	r6, sl
 801868c:	ea6f 0803 	mvn.w	r8, r3
 8018690:	2700      	movs	r7, #0
 8018692:	4621      	mov	r1, r4
 8018694:	4648      	mov	r0, r9
 8018696:	f000 fcbf 	bl	8019018 <_Bfree>
 801869a:	2d00      	cmp	r5, #0
 801869c:	f000 80bd 	beq.w	801881a <_dtoa_r+0x622>
 80186a0:	b12f      	cbz	r7, 80186ae <_dtoa_r+0x4b6>
 80186a2:	42af      	cmp	r7, r5
 80186a4:	d003      	beq.n	80186ae <_dtoa_r+0x4b6>
 80186a6:	4639      	mov	r1, r7
 80186a8:	4648      	mov	r0, r9
 80186aa:	f000 fcb5 	bl	8019018 <_Bfree>
 80186ae:	4629      	mov	r1, r5
 80186b0:	4648      	mov	r0, r9
 80186b2:	f000 fcb1 	bl	8019018 <_Bfree>
 80186b6:	e0b0      	b.n	801881a <_dtoa_r+0x622>
 80186b8:	07e2      	lsls	r2, r4, #31
 80186ba:	d505      	bpl.n	80186c8 <_dtoa_r+0x4d0>
 80186bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80186c0:	f7e7 ffc2 	bl	8000648 <__aeabi_dmul>
 80186c4:	3601      	adds	r6, #1
 80186c6:	2301      	movs	r3, #1
 80186c8:	1064      	asrs	r4, r4, #1
 80186ca:	3508      	adds	r5, #8
 80186cc:	e762      	b.n	8018594 <_dtoa_r+0x39c>
 80186ce:	2602      	movs	r6, #2
 80186d0:	e765      	b.n	801859e <_dtoa_r+0x3a6>
 80186d2:	9c03      	ldr	r4, [sp, #12]
 80186d4:	46b8      	mov	r8, r7
 80186d6:	e784      	b.n	80185e2 <_dtoa_r+0x3ea>
 80186d8:	4b27      	ldr	r3, [pc, #156]	@ (8018778 <_dtoa_r+0x580>)
 80186da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80186dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80186e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80186e4:	4454      	add	r4, sl
 80186e6:	2900      	cmp	r1, #0
 80186e8:	d054      	beq.n	8018794 <_dtoa_r+0x59c>
 80186ea:	4929      	ldr	r1, [pc, #164]	@ (8018790 <_dtoa_r+0x598>)
 80186ec:	2000      	movs	r0, #0
 80186ee:	f7e8 f8d5 	bl	800089c <__aeabi_ddiv>
 80186f2:	4633      	mov	r3, r6
 80186f4:	462a      	mov	r2, r5
 80186f6:	f7e7 fdef 	bl	80002d8 <__aeabi_dsub>
 80186fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80186fe:	4656      	mov	r6, sl
 8018700:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018704:	f7e8 fa50 	bl	8000ba8 <__aeabi_d2iz>
 8018708:	4605      	mov	r5, r0
 801870a:	f7e7 ff33 	bl	8000574 <__aeabi_i2d>
 801870e:	4602      	mov	r2, r0
 8018710:	460b      	mov	r3, r1
 8018712:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018716:	f7e7 fddf 	bl	80002d8 <__aeabi_dsub>
 801871a:	3530      	adds	r5, #48	@ 0x30
 801871c:	4602      	mov	r2, r0
 801871e:	460b      	mov	r3, r1
 8018720:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018724:	f806 5b01 	strb.w	r5, [r6], #1
 8018728:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801872c:	f7e8 f9fe 	bl	8000b2c <__aeabi_dcmplt>
 8018730:	2800      	cmp	r0, #0
 8018732:	d172      	bne.n	801881a <_dtoa_r+0x622>
 8018734:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018738:	4911      	ldr	r1, [pc, #68]	@ (8018780 <_dtoa_r+0x588>)
 801873a:	2000      	movs	r0, #0
 801873c:	f7e7 fdcc 	bl	80002d8 <__aeabi_dsub>
 8018740:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8018744:	f7e8 f9f2 	bl	8000b2c <__aeabi_dcmplt>
 8018748:	2800      	cmp	r0, #0
 801874a:	f040 80b4 	bne.w	80188b6 <_dtoa_r+0x6be>
 801874e:	42a6      	cmp	r6, r4
 8018750:	f43f af70 	beq.w	8018634 <_dtoa_r+0x43c>
 8018754:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8018758:	4b0a      	ldr	r3, [pc, #40]	@ (8018784 <_dtoa_r+0x58c>)
 801875a:	2200      	movs	r2, #0
 801875c:	f7e7 ff74 	bl	8000648 <__aeabi_dmul>
 8018760:	4b08      	ldr	r3, [pc, #32]	@ (8018784 <_dtoa_r+0x58c>)
 8018762:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8018766:	2200      	movs	r2, #0
 8018768:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801876c:	f7e7 ff6c 	bl	8000648 <__aeabi_dmul>
 8018770:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018774:	e7c4      	b.n	8018700 <_dtoa_r+0x508>
 8018776:	bf00      	nop
 8018778:	0801c6f0 	.word	0x0801c6f0
 801877c:	0801c6c8 	.word	0x0801c6c8
 8018780:	3ff00000 	.word	0x3ff00000
 8018784:	40240000 	.word	0x40240000
 8018788:	401c0000 	.word	0x401c0000
 801878c:	40140000 	.word	0x40140000
 8018790:	3fe00000 	.word	0x3fe00000
 8018794:	4631      	mov	r1, r6
 8018796:	4628      	mov	r0, r5
 8018798:	f7e7 ff56 	bl	8000648 <__aeabi_dmul>
 801879c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80187a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80187a2:	4656      	mov	r6, sl
 80187a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80187a8:	f7e8 f9fe 	bl	8000ba8 <__aeabi_d2iz>
 80187ac:	4605      	mov	r5, r0
 80187ae:	f7e7 fee1 	bl	8000574 <__aeabi_i2d>
 80187b2:	4602      	mov	r2, r0
 80187b4:	460b      	mov	r3, r1
 80187b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80187ba:	f7e7 fd8d 	bl	80002d8 <__aeabi_dsub>
 80187be:	3530      	adds	r5, #48	@ 0x30
 80187c0:	f806 5b01 	strb.w	r5, [r6], #1
 80187c4:	4602      	mov	r2, r0
 80187c6:	460b      	mov	r3, r1
 80187c8:	42a6      	cmp	r6, r4
 80187ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80187ce:	f04f 0200 	mov.w	r2, #0
 80187d2:	d124      	bne.n	801881e <_dtoa_r+0x626>
 80187d4:	4baf      	ldr	r3, [pc, #700]	@ (8018a94 <_dtoa_r+0x89c>)
 80187d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80187da:	f7e7 fd7f 	bl	80002dc <__adddf3>
 80187de:	4602      	mov	r2, r0
 80187e0:	460b      	mov	r3, r1
 80187e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80187e6:	f7e8 f9bf 	bl	8000b68 <__aeabi_dcmpgt>
 80187ea:	2800      	cmp	r0, #0
 80187ec:	d163      	bne.n	80188b6 <_dtoa_r+0x6be>
 80187ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80187f2:	49a8      	ldr	r1, [pc, #672]	@ (8018a94 <_dtoa_r+0x89c>)
 80187f4:	2000      	movs	r0, #0
 80187f6:	f7e7 fd6f 	bl	80002d8 <__aeabi_dsub>
 80187fa:	4602      	mov	r2, r0
 80187fc:	460b      	mov	r3, r1
 80187fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018802:	f7e8 f993 	bl	8000b2c <__aeabi_dcmplt>
 8018806:	2800      	cmp	r0, #0
 8018808:	f43f af14 	beq.w	8018634 <_dtoa_r+0x43c>
 801880c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801880e:	1e73      	subs	r3, r6, #1
 8018810:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018812:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018816:	2b30      	cmp	r3, #48	@ 0x30
 8018818:	d0f8      	beq.n	801880c <_dtoa_r+0x614>
 801881a:	4647      	mov	r7, r8
 801881c:	e03b      	b.n	8018896 <_dtoa_r+0x69e>
 801881e:	4b9e      	ldr	r3, [pc, #632]	@ (8018a98 <_dtoa_r+0x8a0>)
 8018820:	f7e7 ff12 	bl	8000648 <__aeabi_dmul>
 8018824:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018828:	e7bc      	b.n	80187a4 <_dtoa_r+0x5ac>
 801882a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801882e:	4656      	mov	r6, sl
 8018830:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018834:	4620      	mov	r0, r4
 8018836:	4629      	mov	r1, r5
 8018838:	f7e8 f830 	bl	800089c <__aeabi_ddiv>
 801883c:	f7e8 f9b4 	bl	8000ba8 <__aeabi_d2iz>
 8018840:	4680      	mov	r8, r0
 8018842:	f7e7 fe97 	bl	8000574 <__aeabi_i2d>
 8018846:	e9dd 2300 	ldrd	r2, r3, [sp]
 801884a:	f7e7 fefd 	bl	8000648 <__aeabi_dmul>
 801884e:	4602      	mov	r2, r0
 8018850:	460b      	mov	r3, r1
 8018852:	4620      	mov	r0, r4
 8018854:	4629      	mov	r1, r5
 8018856:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801885a:	f7e7 fd3d 	bl	80002d8 <__aeabi_dsub>
 801885e:	f806 4b01 	strb.w	r4, [r6], #1
 8018862:	9d03      	ldr	r5, [sp, #12]
 8018864:	eba6 040a 	sub.w	r4, r6, sl
 8018868:	42a5      	cmp	r5, r4
 801886a:	4602      	mov	r2, r0
 801886c:	460b      	mov	r3, r1
 801886e:	d133      	bne.n	80188d8 <_dtoa_r+0x6e0>
 8018870:	f7e7 fd34 	bl	80002dc <__adddf3>
 8018874:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018878:	4604      	mov	r4, r0
 801887a:	460d      	mov	r5, r1
 801887c:	f7e8 f974 	bl	8000b68 <__aeabi_dcmpgt>
 8018880:	b9c0      	cbnz	r0, 80188b4 <_dtoa_r+0x6bc>
 8018882:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018886:	4620      	mov	r0, r4
 8018888:	4629      	mov	r1, r5
 801888a:	f7e8 f945 	bl	8000b18 <__aeabi_dcmpeq>
 801888e:	b110      	cbz	r0, 8018896 <_dtoa_r+0x69e>
 8018890:	f018 0f01 	tst.w	r8, #1
 8018894:	d10e      	bne.n	80188b4 <_dtoa_r+0x6bc>
 8018896:	9902      	ldr	r1, [sp, #8]
 8018898:	4648      	mov	r0, r9
 801889a:	f000 fbbd 	bl	8019018 <_Bfree>
 801889e:	2300      	movs	r3, #0
 80188a0:	7033      	strb	r3, [r6, #0]
 80188a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80188a4:	3701      	adds	r7, #1
 80188a6:	601f      	str	r7, [r3, #0]
 80188a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	f000 824b 	beq.w	8018d46 <_dtoa_r+0xb4e>
 80188b0:	601e      	str	r6, [r3, #0]
 80188b2:	e248      	b.n	8018d46 <_dtoa_r+0xb4e>
 80188b4:	46b8      	mov	r8, r7
 80188b6:	4633      	mov	r3, r6
 80188b8:	461e      	mov	r6, r3
 80188ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80188be:	2a39      	cmp	r2, #57	@ 0x39
 80188c0:	d106      	bne.n	80188d0 <_dtoa_r+0x6d8>
 80188c2:	459a      	cmp	sl, r3
 80188c4:	d1f8      	bne.n	80188b8 <_dtoa_r+0x6c0>
 80188c6:	2230      	movs	r2, #48	@ 0x30
 80188c8:	f108 0801 	add.w	r8, r8, #1
 80188cc:	f88a 2000 	strb.w	r2, [sl]
 80188d0:	781a      	ldrb	r2, [r3, #0]
 80188d2:	3201      	adds	r2, #1
 80188d4:	701a      	strb	r2, [r3, #0]
 80188d6:	e7a0      	b.n	801881a <_dtoa_r+0x622>
 80188d8:	4b6f      	ldr	r3, [pc, #444]	@ (8018a98 <_dtoa_r+0x8a0>)
 80188da:	2200      	movs	r2, #0
 80188dc:	f7e7 feb4 	bl	8000648 <__aeabi_dmul>
 80188e0:	2200      	movs	r2, #0
 80188e2:	2300      	movs	r3, #0
 80188e4:	4604      	mov	r4, r0
 80188e6:	460d      	mov	r5, r1
 80188e8:	f7e8 f916 	bl	8000b18 <__aeabi_dcmpeq>
 80188ec:	2800      	cmp	r0, #0
 80188ee:	d09f      	beq.n	8018830 <_dtoa_r+0x638>
 80188f0:	e7d1      	b.n	8018896 <_dtoa_r+0x69e>
 80188f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80188f4:	2a00      	cmp	r2, #0
 80188f6:	f000 80ea 	beq.w	8018ace <_dtoa_r+0x8d6>
 80188fa:	9a07      	ldr	r2, [sp, #28]
 80188fc:	2a01      	cmp	r2, #1
 80188fe:	f300 80cd 	bgt.w	8018a9c <_dtoa_r+0x8a4>
 8018902:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8018904:	2a00      	cmp	r2, #0
 8018906:	f000 80c1 	beq.w	8018a8c <_dtoa_r+0x894>
 801890a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801890e:	9c08      	ldr	r4, [sp, #32]
 8018910:	9e00      	ldr	r6, [sp, #0]
 8018912:	9a00      	ldr	r2, [sp, #0]
 8018914:	441a      	add	r2, r3
 8018916:	9200      	str	r2, [sp, #0]
 8018918:	9a06      	ldr	r2, [sp, #24]
 801891a:	2101      	movs	r1, #1
 801891c:	441a      	add	r2, r3
 801891e:	4648      	mov	r0, r9
 8018920:	9206      	str	r2, [sp, #24]
 8018922:	f000 fc2d 	bl	8019180 <__i2b>
 8018926:	4605      	mov	r5, r0
 8018928:	b166      	cbz	r6, 8018944 <_dtoa_r+0x74c>
 801892a:	9b06      	ldr	r3, [sp, #24]
 801892c:	2b00      	cmp	r3, #0
 801892e:	dd09      	ble.n	8018944 <_dtoa_r+0x74c>
 8018930:	42b3      	cmp	r3, r6
 8018932:	9a00      	ldr	r2, [sp, #0]
 8018934:	bfa8      	it	ge
 8018936:	4633      	movge	r3, r6
 8018938:	1ad2      	subs	r2, r2, r3
 801893a:	9200      	str	r2, [sp, #0]
 801893c:	9a06      	ldr	r2, [sp, #24]
 801893e:	1af6      	subs	r6, r6, r3
 8018940:	1ad3      	subs	r3, r2, r3
 8018942:	9306      	str	r3, [sp, #24]
 8018944:	9b08      	ldr	r3, [sp, #32]
 8018946:	b30b      	cbz	r3, 801898c <_dtoa_r+0x794>
 8018948:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801894a:	2b00      	cmp	r3, #0
 801894c:	f000 80c6 	beq.w	8018adc <_dtoa_r+0x8e4>
 8018950:	2c00      	cmp	r4, #0
 8018952:	f000 80c0 	beq.w	8018ad6 <_dtoa_r+0x8de>
 8018956:	4629      	mov	r1, r5
 8018958:	4622      	mov	r2, r4
 801895a:	4648      	mov	r0, r9
 801895c:	f000 fcc8 	bl	80192f0 <__pow5mult>
 8018960:	9a02      	ldr	r2, [sp, #8]
 8018962:	4601      	mov	r1, r0
 8018964:	4605      	mov	r5, r0
 8018966:	4648      	mov	r0, r9
 8018968:	f000 fc20 	bl	80191ac <__multiply>
 801896c:	9902      	ldr	r1, [sp, #8]
 801896e:	4680      	mov	r8, r0
 8018970:	4648      	mov	r0, r9
 8018972:	f000 fb51 	bl	8019018 <_Bfree>
 8018976:	9b08      	ldr	r3, [sp, #32]
 8018978:	1b1b      	subs	r3, r3, r4
 801897a:	9308      	str	r3, [sp, #32]
 801897c:	f000 80b1 	beq.w	8018ae2 <_dtoa_r+0x8ea>
 8018980:	9a08      	ldr	r2, [sp, #32]
 8018982:	4641      	mov	r1, r8
 8018984:	4648      	mov	r0, r9
 8018986:	f000 fcb3 	bl	80192f0 <__pow5mult>
 801898a:	9002      	str	r0, [sp, #8]
 801898c:	2101      	movs	r1, #1
 801898e:	4648      	mov	r0, r9
 8018990:	f000 fbf6 	bl	8019180 <__i2b>
 8018994:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018996:	4604      	mov	r4, r0
 8018998:	2b00      	cmp	r3, #0
 801899a:	f000 81d8 	beq.w	8018d4e <_dtoa_r+0xb56>
 801899e:	461a      	mov	r2, r3
 80189a0:	4601      	mov	r1, r0
 80189a2:	4648      	mov	r0, r9
 80189a4:	f000 fca4 	bl	80192f0 <__pow5mult>
 80189a8:	9b07      	ldr	r3, [sp, #28]
 80189aa:	2b01      	cmp	r3, #1
 80189ac:	4604      	mov	r4, r0
 80189ae:	f300 809f 	bgt.w	8018af0 <_dtoa_r+0x8f8>
 80189b2:	9b04      	ldr	r3, [sp, #16]
 80189b4:	2b00      	cmp	r3, #0
 80189b6:	f040 8097 	bne.w	8018ae8 <_dtoa_r+0x8f0>
 80189ba:	9b05      	ldr	r3, [sp, #20]
 80189bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80189c0:	2b00      	cmp	r3, #0
 80189c2:	f040 8093 	bne.w	8018aec <_dtoa_r+0x8f4>
 80189c6:	9b05      	ldr	r3, [sp, #20]
 80189c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80189cc:	0d1b      	lsrs	r3, r3, #20
 80189ce:	051b      	lsls	r3, r3, #20
 80189d0:	b133      	cbz	r3, 80189e0 <_dtoa_r+0x7e8>
 80189d2:	9b00      	ldr	r3, [sp, #0]
 80189d4:	3301      	adds	r3, #1
 80189d6:	9300      	str	r3, [sp, #0]
 80189d8:	9b06      	ldr	r3, [sp, #24]
 80189da:	3301      	adds	r3, #1
 80189dc:	9306      	str	r3, [sp, #24]
 80189de:	2301      	movs	r3, #1
 80189e0:	9308      	str	r3, [sp, #32]
 80189e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80189e4:	2b00      	cmp	r3, #0
 80189e6:	f000 81b8 	beq.w	8018d5a <_dtoa_r+0xb62>
 80189ea:	6923      	ldr	r3, [r4, #16]
 80189ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80189f0:	6918      	ldr	r0, [r3, #16]
 80189f2:	f000 fb79 	bl	80190e8 <__hi0bits>
 80189f6:	f1c0 0020 	rsb	r0, r0, #32
 80189fa:	9b06      	ldr	r3, [sp, #24]
 80189fc:	4418      	add	r0, r3
 80189fe:	f010 001f 	ands.w	r0, r0, #31
 8018a02:	f000 8082 	beq.w	8018b0a <_dtoa_r+0x912>
 8018a06:	f1c0 0320 	rsb	r3, r0, #32
 8018a0a:	2b04      	cmp	r3, #4
 8018a0c:	dd73      	ble.n	8018af6 <_dtoa_r+0x8fe>
 8018a0e:	9b00      	ldr	r3, [sp, #0]
 8018a10:	f1c0 001c 	rsb	r0, r0, #28
 8018a14:	4403      	add	r3, r0
 8018a16:	9300      	str	r3, [sp, #0]
 8018a18:	9b06      	ldr	r3, [sp, #24]
 8018a1a:	4403      	add	r3, r0
 8018a1c:	4406      	add	r6, r0
 8018a1e:	9306      	str	r3, [sp, #24]
 8018a20:	9b00      	ldr	r3, [sp, #0]
 8018a22:	2b00      	cmp	r3, #0
 8018a24:	dd05      	ble.n	8018a32 <_dtoa_r+0x83a>
 8018a26:	9902      	ldr	r1, [sp, #8]
 8018a28:	461a      	mov	r2, r3
 8018a2a:	4648      	mov	r0, r9
 8018a2c:	f000 fcba 	bl	80193a4 <__lshift>
 8018a30:	9002      	str	r0, [sp, #8]
 8018a32:	9b06      	ldr	r3, [sp, #24]
 8018a34:	2b00      	cmp	r3, #0
 8018a36:	dd05      	ble.n	8018a44 <_dtoa_r+0x84c>
 8018a38:	4621      	mov	r1, r4
 8018a3a:	461a      	mov	r2, r3
 8018a3c:	4648      	mov	r0, r9
 8018a3e:	f000 fcb1 	bl	80193a4 <__lshift>
 8018a42:	4604      	mov	r4, r0
 8018a44:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8018a46:	2b00      	cmp	r3, #0
 8018a48:	d061      	beq.n	8018b0e <_dtoa_r+0x916>
 8018a4a:	9802      	ldr	r0, [sp, #8]
 8018a4c:	4621      	mov	r1, r4
 8018a4e:	f000 fd15 	bl	801947c <__mcmp>
 8018a52:	2800      	cmp	r0, #0
 8018a54:	da5b      	bge.n	8018b0e <_dtoa_r+0x916>
 8018a56:	2300      	movs	r3, #0
 8018a58:	9902      	ldr	r1, [sp, #8]
 8018a5a:	220a      	movs	r2, #10
 8018a5c:	4648      	mov	r0, r9
 8018a5e:	f000 fafd 	bl	801905c <__multadd>
 8018a62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018a64:	9002      	str	r0, [sp, #8]
 8018a66:	f107 38ff 	add.w	r8, r7, #4294967295
 8018a6a:	2b00      	cmp	r3, #0
 8018a6c:	f000 8177 	beq.w	8018d5e <_dtoa_r+0xb66>
 8018a70:	4629      	mov	r1, r5
 8018a72:	2300      	movs	r3, #0
 8018a74:	220a      	movs	r2, #10
 8018a76:	4648      	mov	r0, r9
 8018a78:	f000 faf0 	bl	801905c <__multadd>
 8018a7c:	f1bb 0f00 	cmp.w	fp, #0
 8018a80:	4605      	mov	r5, r0
 8018a82:	dc6f      	bgt.n	8018b64 <_dtoa_r+0x96c>
 8018a84:	9b07      	ldr	r3, [sp, #28]
 8018a86:	2b02      	cmp	r3, #2
 8018a88:	dc49      	bgt.n	8018b1e <_dtoa_r+0x926>
 8018a8a:	e06b      	b.n	8018b64 <_dtoa_r+0x96c>
 8018a8c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8018a8e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8018a92:	e73c      	b.n	801890e <_dtoa_r+0x716>
 8018a94:	3fe00000 	.word	0x3fe00000
 8018a98:	40240000 	.word	0x40240000
 8018a9c:	9b03      	ldr	r3, [sp, #12]
 8018a9e:	1e5c      	subs	r4, r3, #1
 8018aa0:	9b08      	ldr	r3, [sp, #32]
 8018aa2:	42a3      	cmp	r3, r4
 8018aa4:	db09      	blt.n	8018aba <_dtoa_r+0x8c2>
 8018aa6:	1b1c      	subs	r4, r3, r4
 8018aa8:	9b03      	ldr	r3, [sp, #12]
 8018aaa:	2b00      	cmp	r3, #0
 8018aac:	f6bf af30 	bge.w	8018910 <_dtoa_r+0x718>
 8018ab0:	9b00      	ldr	r3, [sp, #0]
 8018ab2:	9a03      	ldr	r2, [sp, #12]
 8018ab4:	1a9e      	subs	r6, r3, r2
 8018ab6:	2300      	movs	r3, #0
 8018ab8:	e72b      	b.n	8018912 <_dtoa_r+0x71a>
 8018aba:	9b08      	ldr	r3, [sp, #32]
 8018abc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8018abe:	9408      	str	r4, [sp, #32]
 8018ac0:	1ae3      	subs	r3, r4, r3
 8018ac2:	441a      	add	r2, r3
 8018ac4:	9e00      	ldr	r6, [sp, #0]
 8018ac6:	9b03      	ldr	r3, [sp, #12]
 8018ac8:	920d      	str	r2, [sp, #52]	@ 0x34
 8018aca:	2400      	movs	r4, #0
 8018acc:	e721      	b.n	8018912 <_dtoa_r+0x71a>
 8018ace:	9c08      	ldr	r4, [sp, #32]
 8018ad0:	9e00      	ldr	r6, [sp, #0]
 8018ad2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8018ad4:	e728      	b.n	8018928 <_dtoa_r+0x730>
 8018ad6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8018ada:	e751      	b.n	8018980 <_dtoa_r+0x788>
 8018adc:	9a08      	ldr	r2, [sp, #32]
 8018ade:	9902      	ldr	r1, [sp, #8]
 8018ae0:	e750      	b.n	8018984 <_dtoa_r+0x78c>
 8018ae2:	f8cd 8008 	str.w	r8, [sp, #8]
 8018ae6:	e751      	b.n	801898c <_dtoa_r+0x794>
 8018ae8:	2300      	movs	r3, #0
 8018aea:	e779      	b.n	80189e0 <_dtoa_r+0x7e8>
 8018aec:	9b04      	ldr	r3, [sp, #16]
 8018aee:	e777      	b.n	80189e0 <_dtoa_r+0x7e8>
 8018af0:	2300      	movs	r3, #0
 8018af2:	9308      	str	r3, [sp, #32]
 8018af4:	e779      	b.n	80189ea <_dtoa_r+0x7f2>
 8018af6:	d093      	beq.n	8018a20 <_dtoa_r+0x828>
 8018af8:	9a00      	ldr	r2, [sp, #0]
 8018afa:	331c      	adds	r3, #28
 8018afc:	441a      	add	r2, r3
 8018afe:	9200      	str	r2, [sp, #0]
 8018b00:	9a06      	ldr	r2, [sp, #24]
 8018b02:	441a      	add	r2, r3
 8018b04:	441e      	add	r6, r3
 8018b06:	9206      	str	r2, [sp, #24]
 8018b08:	e78a      	b.n	8018a20 <_dtoa_r+0x828>
 8018b0a:	4603      	mov	r3, r0
 8018b0c:	e7f4      	b.n	8018af8 <_dtoa_r+0x900>
 8018b0e:	9b03      	ldr	r3, [sp, #12]
 8018b10:	2b00      	cmp	r3, #0
 8018b12:	46b8      	mov	r8, r7
 8018b14:	dc20      	bgt.n	8018b58 <_dtoa_r+0x960>
 8018b16:	469b      	mov	fp, r3
 8018b18:	9b07      	ldr	r3, [sp, #28]
 8018b1a:	2b02      	cmp	r3, #2
 8018b1c:	dd1e      	ble.n	8018b5c <_dtoa_r+0x964>
 8018b1e:	f1bb 0f00 	cmp.w	fp, #0
 8018b22:	f47f adb1 	bne.w	8018688 <_dtoa_r+0x490>
 8018b26:	4621      	mov	r1, r4
 8018b28:	465b      	mov	r3, fp
 8018b2a:	2205      	movs	r2, #5
 8018b2c:	4648      	mov	r0, r9
 8018b2e:	f000 fa95 	bl	801905c <__multadd>
 8018b32:	4601      	mov	r1, r0
 8018b34:	4604      	mov	r4, r0
 8018b36:	9802      	ldr	r0, [sp, #8]
 8018b38:	f000 fca0 	bl	801947c <__mcmp>
 8018b3c:	2800      	cmp	r0, #0
 8018b3e:	f77f ada3 	ble.w	8018688 <_dtoa_r+0x490>
 8018b42:	4656      	mov	r6, sl
 8018b44:	2331      	movs	r3, #49	@ 0x31
 8018b46:	f806 3b01 	strb.w	r3, [r6], #1
 8018b4a:	f108 0801 	add.w	r8, r8, #1
 8018b4e:	e59f      	b.n	8018690 <_dtoa_r+0x498>
 8018b50:	9c03      	ldr	r4, [sp, #12]
 8018b52:	46b8      	mov	r8, r7
 8018b54:	4625      	mov	r5, r4
 8018b56:	e7f4      	b.n	8018b42 <_dtoa_r+0x94a>
 8018b58:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8018b5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018b5e:	2b00      	cmp	r3, #0
 8018b60:	f000 8101 	beq.w	8018d66 <_dtoa_r+0xb6e>
 8018b64:	2e00      	cmp	r6, #0
 8018b66:	dd05      	ble.n	8018b74 <_dtoa_r+0x97c>
 8018b68:	4629      	mov	r1, r5
 8018b6a:	4632      	mov	r2, r6
 8018b6c:	4648      	mov	r0, r9
 8018b6e:	f000 fc19 	bl	80193a4 <__lshift>
 8018b72:	4605      	mov	r5, r0
 8018b74:	9b08      	ldr	r3, [sp, #32]
 8018b76:	2b00      	cmp	r3, #0
 8018b78:	d05c      	beq.n	8018c34 <_dtoa_r+0xa3c>
 8018b7a:	6869      	ldr	r1, [r5, #4]
 8018b7c:	4648      	mov	r0, r9
 8018b7e:	f000 fa0b 	bl	8018f98 <_Balloc>
 8018b82:	4606      	mov	r6, r0
 8018b84:	b928      	cbnz	r0, 8018b92 <_dtoa_r+0x99a>
 8018b86:	4b82      	ldr	r3, [pc, #520]	@ (8018d90 <_dtoa_r+0xb98>)
 8018b88:	4602      	mov	r2, r0
 8018b8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8018b8e:	f7ff bb4a 	b.w	8018226 <_dtoa_r+0x2e>
 8018b92:	692a      	ldr	r2, [r5, #16]
 8018b94:	3202      	adds	r2, #2
 8018b96:	0092      	lsls	r2, r2, #2
 8018b98:	f105 010c 	add.w	r1, r5, #12
 8018b9c:	300c      	adds	r0, #12
 8018b9e:	f7ff fa92 	bl	80180c6 <memcpy>
 8018ba2:	2201      	movs	r2, #1
 8018ba4:	4631      	mov	r1, r6
 8018ba6:	4648      	mov	r0, r9
 8018ba8:	f000 fbfc 	bl	80193a4 <__lshift>
 8018bac:	f10a 0301 	add.w	r3, sl, #1
 8018bb0:	9300      	str	r3, [sp, #0]
 8018bb2:	eb0a 030b 	add.w	r3, sl, fp
 8018bb6:	9308      	str	r3, [sp, #32]
 8018bb8:	9b04      	ldr	r3, [sp, #16]
 8018bba:	f003 0301 	and.w	r3, r3, #1
 8018bbe:	462f      	mov	r7, r5
 8018bc0:	9306      	str	r3, [sp, #24]
 8018bc2:	4605      	mov	r5, r0
 8018bc4:	9b00      	ldr	r3, [sp, #0]
 8018bc6:	9802      	ldr	r0, [sp, #8]
 8018bc8:	4621      	mov	r1, r4
 8018bca:	f103 3bff 	add.w	fp, r3, #4294967295
 8018bce:	f7ff fa88 	bl	80180e2 <quorem>
 8018bd2:	4603      	mov	r3, r0
 8018bd4:	3330      	adds	r3, #48	@ 0x30
 8018bd6:	9003      	str	r0, [sp, #12]
 8018bd8:	4639      	mov	r1, r7
 8018bda:	9802      	ldr	r0, [sp, #8]
 8018bdc:	9309      	str	r3, [sp, #36]	@ 0x24
 8018bde:	f000 fc4d 	bl	801947c <__mcmp>
 8018be2:	462a      	mov	r2, r5
 8018be4:	9004      	str	r0, [sp, #16]
 8018be6:	4621      	mov	r1, r4
 8018be8:	4648      	mov	r0, r9
 8018bea:	f000 fc63 	bl	80194b4 <__mdiff>
 8018bee:	68c2      	ldr	r2, [r0, #12]
 8018bf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018bf2:	4606      	mov	r6, r0
 8018bf4:	bb02      	cbnz	r2, 8018c38 <_dtoa_r+0xa40>
 8018bf6:	4601      	mov	r1, r0
 8018bf8:	9802      	ldr	r0, [sp, #8]
 8018bfa:	f000 fc3f 	bl	801947c <__mcmp>
 8018bfe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c00:	4602      	mov	r2, r0
 8018c02:	4631      	mov	r1, r6
 8018c04:	4648      	mov	r0, r9
 8018c06:	920c      	str	r2, [sp, #48]	@ 0x30
 8018c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8018c0a:	f000 fa05 	bl	8019018 <_Bfree>
 8018c0e:	9b07      	ldr	r3, [sp, #28]
 8018c10:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8018c12:	9e00      	ldr	r6, [sp, #0]
 8018c14:	ea42 0103 	orr.w	r1, r2, r3
 8018c18:	9b06      	ldr	r3, [sp, #24]
 8018c1a:	4319      	orrs	r1, r3
 8018c1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018c1e:	d10d      	bne.n	8018c3c <_dtoa_r+0xa44>
 8018c20:	2b39      	cmp	r3, #57	@ 0x39
 8018c22:	d027      	beq.n	8018c74 <_dtoa_r+0xa7c>
 8018c24:	9a04      	ldr	r2, [sp, #16]
 8018c26:	2a00      	cmp	r2, #0
 8018c28:	dd01      	ble.n	8018c2e <_dtoa_r+0xa36>
 8018c2a:	9b03      	ldr	r3, [sp, #12]
 8018c2c:	3331      	adds	r3, #49	@ 0x31
 8018c2e:	f88b 3000 	strb.w	r3, [fp]
 8018c32:	e52e      	b.n	8018692 <_dtoa_r+0x49a>
 8018c34:	4628      	mov	r0, r5
 8018c36:	e7b9      	b.n	8018bac <_dtoa_r+0x9b4>
 8018c38:	2201      	movs	r2, #1
 8018c3a:	e7e2      	b.n	8018c02 <_dtoa_r+0xa0a>
 8018c3c:	9904      	ldr	r1, [sp, #16]
 8018c3e:	2900      	cmp	r1, #0
 8018c40:	db04      	blt.n	8018c4c <_dtoa_r+0xa54>
 8018c42:	9807      	ldr	r0, [sp, #28]
 8018c44:	4301      	orrs	r1, r0
 8018c46:	9806      	ldr	r0, [sp, #24]
 8018c48:	4301      	orrs	r1, r0
 8018c4a:	d120      	bne.n	8018c8e <_dtoa_r+0xa96>
 8018c4c:	2a00      	cmp	r2, #0
 8018c4e:	ddee      	ble.n	8018c2e <_dtoa_r+0xa36>
 8018c50:	9902      	ldr	r1, [sp, #8]
 8018c52:	9300      	str	r3, [sp, #0]
 8018c54:	2201      	movs	r2, #1
 8018c56:	4648      	mov	r0, r9
 8018c58:	f000 fba4 	bl	80193a4 <__lshift>
 8018c5c:	4621      	mov	r1, r4
 8018c5e:	9002      	str	r0, [sp, #8]
 8018c60:	f000 fc0c 	bl	801947c <__mcmp>
 8018c64:	2800      	cmp	r0, #0
 8018c66:	9b00      	ldr	r3, [sp, #0]
 8018c68:	dc02      	bgt.n	8018c70 <_dtoa_r+0xa78>
 8018c6a:	d1e0      	bne.n	8018c2e <_dtoa_r+0xa36>
 8018c6c:	07da      	lsls	r2, r3, #31
 8018c6e:	d5de      	bpl.n	8018c2e <_dtoa_r+0xa36>
 8018c70:	2b39      	cmp	r3, #57	@ 0x39
 8018c72:	d1da      	bne.n	8018c2a <_dtoa_r+0xa32>
 8018c74:	2339      	movs	r3, #57	@ 0x39
 8018c76:	f88b 3000 	strb.w	r3, [fp]
 8018c7a:	4633      	mov	r3, r6
 8018c7c:	461e      	mov	r6, r3
 8018c7e:	3b01      	subs	r3, #1
 8018c80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8018c84:	2a39      	cmp	r2, #57	@ 0x39
 8018c86:	d04e      	beq.n	8018d26 <_dtoa_r+0xb2e>
 8018c88:	3201      	adds	r2, #1
 8018c8a:	701a      	strb	r2, [r3, #0]
 8018c8c:	e501      	b.n	8018692 <_dtoa_r+0x49a>
 8018c8e:	2a00      	cmp	r2, #0
 8018c90:	dd03      	ble.n	8018c9a <_dtoa_r+0xaa2>
 8018c92:	2b39      	cmp	r3, #57	@ 0x39
 8018c94:	d0ee      	beq.n	8018c74 <_dtoa_r+0xa7c>
 8018c96:	3301      	adds	r3, #1
 8018c98:	e7c9      	b.n	8018c2e <_dtoa_r+0xa36>
 8018c9a:	9a00      	ldr	r2, [sp, #0]
 8018c9c:	9908      	ldr	r1, [sp, #32]
 8018c9e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8018ca2:	428a      	cmp	r2, r1
 8018ca4:	d028      	beq.n	8018cf8 <_dtoa_r+0xb00>
 8018ca6:	9902      	ldr	r1, [sp, #8]
 8018ca8:	2300      	movs	r3, #0
 8018caa:	220a      	movs	r2, #10
 8018cac:	4648      	mov	r0, r9
 8018cae:	f000 f9d5 	bl	801905c <__multadd>
 8018cb2:	42af      	cmp	r7, r5
 8018cb4:	9002      	str	r0, [sp, #8]
 8018cb6:	f04f 0300 	mov.w	r3, #0
 8018cba:	f04f 020a 	mov.w	r2, #10
 8018cbe:	4639      	mov	r1, r7
 8018cc0:	4648      	mov	r0, r9
 8018cc2:	d107      	bne.n	8018cd4 <_dtoa_r+0xadc>
 8018cc4:	f000 f9ca 	bl	801905c <__multadd>
 8018cc8:	4607      	mov	r7, r0
 8018cca:	4605      	mov	r5, r0
 8018ccc:	9b00      	ldr	r3, [sp, #0]
 8018cce:	3301      	adds	r3, #1
 8018cd0:	9300      	str	r3, [sp, #0]
 8018cd2:	e777      	b.n	8018bc4 <_dtoa_r+0x9cc>
 8018cd4:	f000 f9c2 	bl	801905c <__multadd>
 8018cd8:	4629      	mov	r1, r5
 8018cda:	4607      	mov	r7, r0
 8018cdc:	2300      	movs	r3, #0
 8018cde:	220a      	movs	r2, #10
 8018ce0:	4648      	mov	r0, r9
 8018ce2:	f000 f9bb 	bl	801905c <__multadd>
 8018ce6:	4605      	mov	r5, r0
 8018ce8:	e7f0      	b.n	8018ccc <_dtoa_r+0xad4>
 8018cea:	f1bb 0f00 	cmp.w	fp, #0
 8018cee:	bfcc      	ite	gt
 8018cf0:	465e      	movgt	r6, fp
 8018cf2:	2601      	movle	r6, #1
 8018cf4:	4456      	add	r6, sl
 8018cf6:	2700      	movs	r7, #0
 8018cf8:	9902      	ldr	r1, [sp, #8]
 8018cfa:	9300      	str	r3, [sp, #0]
 8018cfc:	2201      	movs	r2, #1
 8018cfe:	4648      	mov	r0, r9
 8018d00:	f000 fb50 	bl	80193a4 <__lshift>
 8018d04:	4621      	mov	r1, r4
 8018d06:	9002      	str	r0, [sp, #8]
 8018d08:	f000 fbb8 	bl	801947c <__mcmp>
 8018d0c:	2800      	cmp	r0, #0
 8018d0e:	dcb4      	bgt.n	8018c7a <_dtoa_r+0xa82>
 8018d10:	d102      	bne.n	8018d18 <_dtoa_r+0xb20>
 8018d12:	9b00      	ldr	r3, [sp, #0]
 8018d14:	07db      	lsls	r3, r3, #31
 8018d16:	d4b0      	bmi.n	8018c7a <_dtoa_r+0xa82>
 8018d18:	4633      	mov	r3, r6
 8018d1a:	461e      	mov	r6, r3
 8018d1c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8018d20:	2a30      	cmp	r2, #48	@ 0x30
 8018d22:	d0fa      	beq.n	8018d1a <_dtoa_r+0xb22>
 8018d24:	e4b5      	b.n	8018692 <_dtoa_r+0x49a>
 8018d26:	459a      	cmp	sl, r3
 8018d28:	d1a8      	bne.n	8018c7c <_dtoa_r+0xa84>
 8018d2a:	2331      	movs	r3, #49	@ 0x31
 8018d2c:	f108 0801 	add.w	r8, r8, #1
 8018d30:	f88a 3000 	strb.w	r3, [sl]
 8018d34:	e4ad      	b.n	8018692 <_dtoa_r+0x49a>
 8018d36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8018d38:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8018d94 <_dtoa_r+0xb9c>
 8018d3c:	b11b      	cbz	r3, 8018d46 <_dtoa_r+0xb4e>
 8018d3e:	f10a 0308 	add.w	r3, sl, #8
 8018d42:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8018d44:	6013      	str	r3, [r2, #0]
 8018d46:	4650      	mov	r0, sl
 8018d48:	b017      	add	sp, #92	@ 0x5c
 8018d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d4e:	9b07      	ldr	r3, [sp, #28]
 8018d50:	2b01      	cmp	r3, #1
 8018d52:	f77f ae2e 	ble.w	80189b2 <_dtoa_r+0x7ba>
 8018d56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8018d58:	9308      	str	r3, [sp, #32]
 8018d5a:	2001      	movs	r0, #1
 8018d5c:	e64d      	b.n	80189fa <_dtoa_r+0x802>
 8018d5e:	f1bb 0f00 	cmp.w	fp, #0
 8018d62:	f77f aed9 	ble.w	8018b18 <_dtoa_r+0x920>
 8018d66:	4656      	mov	r6, sl
 8018d68:	9802      	ldr	r0, [sp, #8]
 8018d6a:	4621      	mov	r1, r4
 8018d6c:	f7ff f9b9 	bl	80180e2 <quorem>
 8018d70:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8018d74:	f806 3b01 	strb.w	r3, [r6], #1
 8018d78:	eba6 020a 	sub.w	r2, r6, sl
 8018d7c:	4593      	cmp	fp, r2
 8018d7e:	ddb4      	ble.n	8018cea <_dtoa_r+0xaf2>
 8018d80:	9902      	ldr	r1, [sp, #8]
 8018d82:	2300      	movs	r3, #0
 8018d84:	220a      	movs	r2, #10
 8018d86:	4648      	mov	r0, r9
 8018d88:	f000 f968 	bl	801905c <__multadd>
 8018d8c:	9002      	str	r0, [sp, #8]
 8018d8e:	e7eb      	b.n	8018d68 <_dtoa_r+0xb70>
 8018d90:	0801c5f8 	.word	0x0801c5f8
 8018d94:	0801c57c 	.word	0x0801c57c

08018d98 <_free_r>:
 8018d98:	b538      	push	{r3, r4, r5, lr}
 8018d9a:	4605      	mov	r5, r0
 8018d9c:	2900      	cmp	r1, #0
 8018d9e:	d041      	beq.n	8018e24 <_free_r+0x8c>
 8018da0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018da4:	1f0c      	subs	r4, r1, #4
 8018da6:	2b00      	cmp	r3, #0
 8018da8:	bfb8      	it	lt
 8018daa:	18e4      	addlt	r4, r4, r3
 8018dac:	f000 f8e8 	bl	8018f80 <__malloc_lock>
 8018db0:	4a1d      	ldr	r2, [pc, #116]	@ (8018e28 <_free_r+0x90>)
 8018db2:	6813      	ldr	r3, [r2, #0]
 8018db4:	b933      	cbnz	r3, 8018dc4 <_free_r+0x2c>
 8018db6:	6063      	str	r3, [r4, #4]
 8018db8:	6014      	str	r4, [r2, #0]
 8018dba:	4628      	mov	r0, r5
 8018dbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8018dc0:	f000 b8e4 	b.w	8018f8c <__malloc_unlock>
 8018dc4:	42a3      	cmp	r3, r4
 8018dc6:	d908      	bls.n	8018dda <_free_r+0x42>
 8018dc8:	6820      	ldr	r0, [r4, #0]
 8018dca:	1821      	adds	r1, r4, r0
 8018dcc:	428b      	cmp	r3, r1
 8018dce:	bf01      	itttt	eq
 8018dd0:	6819      	ldreq	r1, [r3, #0]
 8018dd2:	685b      	ldreq	r3, [r3, #4]
 8018dd4:	1809      	addeq	r1, r1, r0
 8018dd6:	6021      	streq	r1, [r4, #0]
 8018dd8:	e7ed      	b.n	8018db6 <_free_r+0x1e>
 8018dda:	461a      	mov	r2, r3
 8018ddc:	685b      	ldr	r3, [r3, #4]
 8018dde:	b10b      	cbz	r3, 8018de4 <_free_r+0x4c>
 8018de0:	42a3      	cmp	r3, r4
 8018de2:	d9fa      	bls.n	8018dda <_free_r+0x42>
 8018de4:	6811      	ldr	r1, [r2, #0]
 8018de6:	1850      	adds	r0, r2, r1
 8018de8:	42a0      	cmp	r0, r4
 8018dea:	d10b      	bne.n	8018e04 <_free_r+0x6c>
 8018dec:	6820      	ldr	r0, [r4, #0]
 8018dee:	4401      	add	r1, r0
 8018df0:	1850      	adds	r0, r2, r1
 8018df2:	4283      	cmp	r3, r0
 8018df4:	6011      	str	r1, [r2, #0]
 8018df6:	d1e0      	bne.n	8018dba <_free_r+0x22>
 8018df8:	6818      	ldr	r0, [r3, #0]
 8018dfa:	685b      	ldr	r3, [r3, #4]
 8018dfc:	6053      	str	r3, [r2, #4]
 8018dfe:	4408      	add	r0, r1
 8018e00:	6010      	str	r0, [r2, #0]
 8018e02:	e7da      	b.n	8018dba <_free_r+0x22>
 8018e04:	d902      	bls.n	8018e0c <_free_r+0x74>
 8018e06:	230c      	movs	r3, #12
 8018e08:	602b      	str	r3, [r5, #0]
 8018e0a:	e7d6      	b.n	8018dba <_free_r+0x22>
 8018e0c:	6820      	ldr	r0, [r4, #0]
 8018e0e:	1821      	adds	r1, r4, r0
 8018e10:	428b      	cmp	r3, r1
 8018e12:	bf04      	itt	eq
 8018e14:	6819      	ldreq	r1, [r3, #0]
 8018e16:	685b      	ldreq	r3, [r3, #4]
 8018e18:	6063      	str	r3, [r4, #4]
 8018e1a:	bf04      	itt	eq
 8018e1c:	1809      	addeq	r1, r1, r0
 8018e1e:	6021      	streq	r1, [r4, #0]
 8018e20:	6054      	str	r4, [r2, #4]
 8018e22:	e7ca      	b.n	8018dba <_free_r+0x22>
 8018e24:	bd38      	pop	{r3, r4, r5, pc}
 8018e26:	bf00      	nop
 8018e28:	20003e54 	.word	0x20003e54

08018e2c <malloc>:
 8018e2c:	4b02      	ldr	r3, [pc, #8]	@ (8018e38 <malloc+0xc>)
 8018e2e:	4601      	mov	r1, r0
 8018e30:	6818      	ldr	r0, [r3, #0]
 8018e32:	f000 b825 	b.w	8018e80 <_malloc_r>
 8018e36:	bf00      	nop
 8018e38:	200001ac 	.word	0x200001ac

08018e3c <sbrk_aligned>:
 8018e3c:	b570      	push	{r4, r5, r6, lr}
 8018e3e:	4e0f      	ldr	r6, [pc, #60]	@ (8018e7c <sbrk_aligned+0x40>)
 8018e40:	460c      	mov	r4, r1
 8018e42:	6831      	ldr	r1, [r6, #0]
 8018e44:	4605      	mov	r5, r0
 8018e46:	b911      	cbnz	r1, 8018e4e <sbrk_aligned+0x12>
 8018e48:	f000 fe24 	bl	8019a94 <_sbrk_r>
 8018e4c:	6030      	str	r0, [r6, #0]
 8018e4e:	4621      	mov	r1, r4
 8018e50:	4628      	mov	r0, r5
 8018e52:	f000 fe1f 	bl	8019a94 <_sbrk_r>
 8018e56:	1c43      	adds	r3, r0, #1
 8018e58:	d103      	bne.n	8018e62 <sbrk_aligned+0x26>
 8018e5a:	f04f 34ff 	mov.w	r4, #4294967295
 8018e5e:	4620      	mov	r0, r4
 8018e60:	bd70      	pop	{r4, r5, r6, pc}
 8018e62:	1cc4      	adds	r4, r0, #3
 8018e64:	f024 0403 	bic.w	r4, r4, #3
 8018e68:	42a0      	cmp	r0, r4
 8018e6a:	d0f8      	beq.n	8018e5e <sbrk_aligned+0x22>
 8018e6c:	1a21      	subs	r1, r4, r0
 8018e6e:	4628      	mov	r0, r5
 8018e70:	f000 fe10 	bl	8019a94 <_sbrk_r>
 8018e74:	3001      	adds	r0, #1
 8018e76:	d1f2      	bne.n	8018e5e <sbrk_aligned+0x22>
 8018e78:	e7ef      	b.n	8018e5a <sbrk_aligned+0x1e>
 8018e7a:	bf00      	nop
 8018e7c:	20003e50 	.word	0x20003e50

08018e80 <_malloc_r>:
 8018e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018e84:	1ccd      	adds	r5, r1, #3
 8018e86:	f025 0503 	bic.w	r5, r5, #3
 8018e8a:	3508      	adds	r5, #8
 8018e8c:	2d0c      	cmp	r5, #12
 8018e8e:	bf38      	it	cc
 8018e90:	250c      	movcc	r5, #12
 8018e92:	2d00      	cmp	r5, #0
 8018e94:	4606      	mov	r6, r0
 8018e96:	db01      	blt.n	8018e9c <_malloc_r+0x1c>
 8018e98:	42a9      	cmp	r1, r5
 8018e9a:	d904      	bls.n	8018ea6 <_malloc_r+0x26>
 8018e9c:	230c      	movs	r3, #12
 8018e9e:	6033      	str	r3, [r6, #0]
 8018ea0:	2000      	movs	r0, #0
 8018ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018ea6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018f7c <_malloc_r+0xfc>
 8018eaa:	f000 f869 	bl	8018f80 <__malloc_lock>
 8018eae:	f8d8 3000 	ldr.w	r3, [r8]
 8018eb2:	461c      	mov	r4, r3
 8018eb4:	bb44      	cbnz	r4, 8018f08 <_malloc_r+0x88>
 8018eb6:	4629      	mov	r1, r5
 8018eb8:	4630      	mov	r0, r6
 8018eba:	f7ff ffbf 	bl	8018e3c <sbrk_aligned>
 8018ebe:	1c43      	adds	r3, r0, #1
 8018ec0:	4604      	mov	r4, r0
 8018ec2:	d158      	bne.n	8018f76 <_malloc_r+0xf6>
 8018ec4:	f8d8 4000 	ldr.w	r4, [r8]
 8018ec8:	4627      	mov	r7, r4
 8018eca:	2f00      	cmp	r7, #0
 8018ecc:	d143      	bne.n	8018f56 <_malloc_r+0xd6>
 8018ece:	2c00      	cmp	r4, #0
 8018ed0:	d04b      	beq.n	8018f6a <_malloc_r+0xea>
 8018ed2:	6823      	ldr	r3, [r4, #0]
 8018ed4:	4639      	mov	r1, r7
 8018ed6:	4630      	mov	r0, r6
 8018ed8:	eb04 0903 	add.w	r9, r4, r3
 8018edc:	f000 fdda 	bl	8019a94 <_sbrk_r>
 8018ee0:	4581      	cmp	r9, r0
 8018ee2:	d142      	bne.n	8018f6a <_malloc_r+0xea>
 8018ee4:	6821      	ldr	r1, [r4, #0]
 8018ee6:	1a6d      	subs	r5, r5, r1
 8018ee8:	4629      	mov	r1, r5
 8018eea:	4630      	mov	r0, r6
 8018eec:	f7ff ffa6 	bl	8018e3c <sbrk_aligned>
 8018ef0:	3001      	adds	r0, #1
 8018ef2:	d03a      	beq.n	8018f6a <_malloc_r+0xea>
 8018ef4:	6823      	ldr	r3, [r4, #0]
 8018ef6:	442b      	add	r3, r5
 8018ef8:	6023      	str	r3, [r4, #0]
 8018efa:	f8d8 3000 	ldr.w	r3, [r8]
 8018efe:	685a      	ldr	r2, [r3, #4]
 8018f00:	bb62      	cbnz	r2, 8018f5c <_malloc_r+0xdc>
 8018f02:	f8c8 7000 	str.w	r7, [r8]
 8018f06:	e00f      	b.n	8018f28 <_malloc_r+0xa8>
 8018f08:	6822      	ldr	r2, [r4, #0]
 8018f0a:	1b52      	subs	r2, r2, r5
 8018f0c:	d420      	bmi.n	8018f50 <_malloc_r+0xd0>
 8018f0e:	2a0b      	cmp	r2, #11
 8018f10:	d917      	bls.n	8018f42 <_malloc_r+0xc2>
 8018f12:	1961      	adds	r1, r4, r5
 8018f14:	42a3      	cmp	r3, r4
 8018f16:	6025      	str	r5, [r4, #0]
 8018f18:	bf18      	it	ne
 8018f1a:	6059      	strne	r1, [r3, #4]
 8018f1c:	6863      	ldr	r3, [r4, #4]
 8018f1e:	bf08      	it	eq
 8018f20:	f8c8 1000 	streq.w	r1, [r8]
 8018f24:	5162      	str	r2, [r4, r5]
 8018f26:	604b      	str	r3, [r1, #4]
 8018f28:	4630      	mov	r0, r6
 8018f2a:	f000 f82f 	bl	8018f8c <__malloc_unlock>
 8018f2e:	f104 000b 	add.w	r0, r4, #11
 8018f32:	1d23      	adds	r3, r4, #4
 8018f34:	f020 0007 	bic.w	r0, r0, #7
 8018f38:	1ac2      	subs	r2, r0, r3
 8018f3a:	bf1c      	itt	ne
 8018f3c:	1a1b      	subne	r3, r3, r0
 8018f3e:	50a3      	strne	r3, [r4, r2]
 8018f40:	e7af      	b.n	8018ea2 <_malloc_r+0x22>
 8018f42:	6862      	ldr	r2, [r4, #4]
 8018f44:	42a3      	cmp	r3, r4
 8018f46:	bf0c      	ite	eq
 8018f48:	f8c8 2000 	streq.w	r2, [r8]
 8018f4c:	605a      	strne	r2, [r3, #4]
 8018f4e:	e7eb      	b.n	8018f28 <_malloc_r+0xa8>
 8018f50:	4623      	mov	r3, r4
 8018f52:	6864      	ldr	r4, [r4, #4]
 8018f54:	e7ae      	b.n	8018eb4 <_malloc_r+0x34>
 8018f56:	463c      	mov	r4, r7
 8018f58:	687f      	ldr	r7, [r7, #4]
 8018f5a:	e7b6      	b.n	8018eca <_malloc_r+0x4a>
 8018f5c:	461a      	mov	r2, r3
 8018f5e:	685b      	ldr	r3, [r3, #4]
 8018f60:	42a3      	cmp	r3, r4
 8018f62:	d1fb      	bne.n	8018f5c <_malloc_r+0xdc>
 8018f64:	2300      	movs	r3, #0
 8018f66:	6053      	str	r3, [r2, #4]
 8018f68:	e7de      	b.n	8018f28 <_malloc_r+0xa8>
 8018f6a:	230c      	movs	r3, #12
 8018f6c:	6033      	str	r3, [r6, #0]
 8018f6e:	4630      	mov	r0, r6
 8018f70:	f000 f80c 	bl	8018f8c <__malloc_unlock>
 8018f74:	e794      	b.n	8018ea0 <_malloc_r+0x20>
 8018f76:	6005      	str	r5, [r0, #0]
 8018f78:	e7d6      	b.n	8018f28 <_malloc_r+0xa8>
 8018f7a:	bf00      	nop
 8018f7c:	20003e54 	.word	0x20003e54

08018f80 <__malloc_lock>:
 8018f80:	4801      	ldr	r0, [pc, #4]	@ (8018f88 <__malloc_lock+0x8>)
 8018f82:	f7ff b89e 	b.w	80180c2 <__retarget_lock_acquire_recursive>
 8018f86:	bf00      	nop
 8018f88:	20003e4c 	.word	0x20003e4c

08018f8c <__malloc_unlock>:
 8018f8c:	4801      	ldr	r0, [pc, #4]	@ (8018f94 <__malloc_unlock+0x8>)
 8018f8e:	f7ff b899 	b.w	80180c4 <__retarget_lock_release_recursive>
 8018f92:	bf00      	nop
 8018f94:	20003e4c 	.word	0x20003e4c

08018f98 <_Balloc>:
 8018f98:	b570      	push	{r4, r5, r6, lr}
 8018f9a:	69c6      	ldr	r6, [r0, #28]
 8018f9c:	4604      	mov	r4, r0
 8018f9e:	460d      	mov	r5, r1
 8018fa0:	b976      	cbnz	r6, 8018fc0 <_Balloc+0x28>
 8018fa2:	2010      	movs	r0, #16
 8018fa4:	f7ff ff42 	bl	8018e2c <malloc>
 8018fa8:	4602      	mov	r2, r0
 8018faa:	61e0      	str	r0, [r4, #28]
 8018fac:	b920      	cbnz	r0, 8018fb8 <_Balloc+0x20>
 8018fae:	4b18      	ldr	r3, [pc, #96]	@ (8019010 <_Balloc+0x78>)
 8018fb0:	4818      	ldr	r0, [pc, #96]	@ (8019014 <_Balloc+0x7c>)
 8018fb2:	216b      	movs	r1, #107	@ 0x6b
 8018fb4:	f000 fd7e 	bl	8019ab4 <__assert_func>
 8018fb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8018fbc:	6006      	str	r6, [r0, #0]
 8018fbe:	60c6      	str	r6, [r0, #12]
 8018fc0:	69e6      	ldr	r6, [r4, #28]
 8018fc2:	68f3      	ldr	r3, [r6, #12]
 8018fc4:	b183      	cbz	r3, 8018fe8 <_Balloc+0x50>
 8018fc6:	69e3      	ldr	r3, [r4, #28]
 8018fc8:	68db      	ldr	r3, [r3, #12]
 8018fca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8018fce:	b9b8      	cbnz	r0, 8019000 <_Balloc+0x68>
 8018fd0:	2101      	movs	r1, #1
 8018fd2:	fa01 f605 	lsl.w	r6, r1, r5
 8018fd6:	1d72      	adds	r2, r6, #5
 8018fd8:	0092      	lsls	r2, r2, #2
 8018fda:	4620      	mov	r0, r4
 8018fdc:	f000 fd88 	bl	8019af0 <_calloc_r>
 8018fe0:	b160      	cbz	r0, 8018ffc <_Balloc+0x64>
 8018fe2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8018fe6:	e00e      	b.n	8019006 <_Balloc+0x6e>
 8018fe8:	2221      	movs	r2, #33	@ 0x21
 8018fea:	2104      	movs	r1, #4
 8018fec:	4620      	mov	r0, r4
 8018fee:	f000 fd7f 	bl	8019af0 <_calloc_r>
 8018ff2:	69e3      	ldr	r3, [r4, #28]
 8018ff4:	60f0      	str	r0, [r6, #12]
 8018ff6:	68db      	ldr	r3, [r3, #12]
 8018ff8:	2b00      	cmp	r3, #0
 8018ffa:	d1e4      	bne.n	8018fc6 <_Balloc+0x2e>
 8018ffc:	2000      	movs	r0, #0
 8018ffe:	bd70      	pop	{r4, r5, r6, pc}
 8019000:	6802      	ldr	r2, [r0, #0]
 8019002:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019006:	2300      	movs	r3, #0
 8019008:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801900c:	e7f7      	b.n	8018ffe <_Balloc+0x66>
 801900e:	bf00      	nop
 8019010:	0801c589 	.word	0x0801c589
 8019014:	0801c609 	.word	0x0801c609

08019018 <_Bfree>:
 8019018:	b570      	push	{r4, r5, r6, lr}
 801901a:	69c6      	ldr	r6, [r0, #28]
 801901c:	4605      	mov	r5, r0
 801901e:	460c      	mov	r4, r1
 8019020:	b976      	cbnz	r6, 8019040 <_Bfree+0x28>
 8019022:	2010      	movs	r0, #16
 8019024:	f7ff ff02 	bl	8018e2c <malloc>
 8019028:	4602      	mov	r2, r0
 801902a:	61e8      	str	r0, [r5, #28]
 801902c:	b920      	cbnz	r0, 8019038 <_Bfree+0x20>
 801902e:	4b09      	ldr	r3, [pc, #36]	@ (8019054 <_Bfree+0x3c>)
 8019030:	4809      	ldr	r0, [pc, #36]	@ (8019058 <_Bfree+0x40>)
 8019032:	218f      	movs	r1, #143	@ 0x8f
 8019034:	f000 fd3e 	bl	8019ab4 <__assert_func>
 8019038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801903c:	6006      	str	r6, [r0, #0]
 801903e:	60c6      	str	r6, [r0, #12]
 8019040:	b13c      	cbz	r4, 8019052 <_Bfree+0x3a>
 8019042:	69eb      	ldr	r3, [r5, #28]
 8019044:	6862      	ldr	r2, [r4, #4]
 8019046:	68db      	ldr	r3, [r3, #12]
 8019048:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801904c:	6021      	str	r1, [r4, #0]
 801904e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019052:	bd70      	pop	{r4, r5, r6, pc}
 8019054:	0801c589 	.word	0x0801c589
 8019058:	0801c609 	.word	0x0801c609

0801905c <__multadd>:
 801905c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019060:	690d      	ldr	r5, [r1, #16]
 8019062:	4607      	mov	r7, r0
 8019064:	460c      	mov	r4, r1
 8019066:	461e      	mov	r6, r3
 8019068:	f101 0c14 	add.w	ip, r1, #20
 801906c:	2000      	movs	r0, #0
 801906e:	f8dc 3000 	ldr.w	r3, [ip]
 8019072:	b299      	uxth	r1, r3
 8019074:	fb02 6101 	mla	r1, r2, r1, r6
 8019078:	0c1e      	lsrs	r6, r3, #16
 801907a:	0c0b      	lsrs	r3, r1, #16
 801907c:	fb02 3306 	mla	r3, r2, r6, r3
 8019080:	b289      	uxth	r1, r1
 8019082:	3001      	adds	r0, #1
 8019084:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8019088:	4285      	cmp	r5, r0
 801908a:	f84c 1b04 	str.w	r1, [ip], #4
 801908e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8019092:	dcec      	bgt.n	801906e <__multadd+0x12>
 8019094:	b30e      	cbz	r6, 80190da <__multadd+0x7e>
 8019096:	68a3      	ldr	r3, [r4, #8]
 8019098:	42ab      	cmp	r3, r5
 801909a:	dc19      	bgt.n	80190d0 <__multadd+0x74>
 801909c:	6861      	ldr	r1, [r4, #4]
 801909e:	4638      	mov	r0, r7
 80190a0:	3101      	adds	r1, #1
 80190a2:	f7ff ff79 	bl	8018f98 <_Balloc>
 80190a6:	4680      	mov	r8, r0
 80190a8:	b928      	cbnz	r0, 80190b6 <__multadd+0x5a>
 80190aa:	4602      	mov	r2, r0
 80190ac:	4b0c      	ldr	r3, [pc, #48]	@ (80190e0 <__multadd+0x84>)
 80190ae:	480d      	ldr	r0, [pc, #52]	@ (80190e4 <__multadd+0x88>)
 80190b0:	21ba      	movs	r1, #186	@ 0xba
 80190b2:	f000 fcff 	bl	8019ab4 <__assert_func>
 80190b6:	6922      	ldr	r2, [r4, #16]
 80190b8:	3202      	adds	r2, #2
 80190ba:	f104 010c 	add.w	r1, r4, #12
 80190be:	0092      	lsls	r2, r2, #2
 80190c0:	300c      	adds	r0, #12
 80190c2:	f7ff f800 	bl	80180c6 <memcpy>
 80190c6:	4621      	mov	r1, r4
 80190c8:	4638      	mov	r0, r7
 80190ca:	f7ff ffa5 	bl	8019018 <_Bfree>
 80190ce:	4644      	mov	r4, r8
 80190d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80190d4:	3501      	adds	r5, #1
 80190d6:	615e      	str	r6, [r3, #20]
 80190d8:	6125      	str	r5, [r4, #16]
 80190da:	4620      	mov	r0, r4
 80190dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80190e0:	0801c5f8 	.word	0x0801c5f8
 80190e4:	0801c609 	.word	0x0801c609

080190e8 <__hi0bits>:
 80190e8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80190ec:	4603      	mov	r3, r0
 80190ee:	bf36      	itet	cc
 80190f0:	0403      	lslcc	r3, r0, #16
 80190f2:	2000      	movcs	r0, #0
 80190f4:	2010      	movcc	r0, #16
 80190f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80190fa:	bf3c      	itt	cc
 80190fc:	021b      	lslcc	r3, r3, #8
 80190fe:	3008      	addcc	r0, #8
 8019100:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019104:	bf3c      	itt	cc
 8019106:	011b      	lslcc	r3, r3, #4
 8019108:	3004      	addcc	r0, #4
 801910a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801910e:	bf3c      	itt	cc
 8019110:	009b      	lslcc	r3, r3, #2
 8019112:	3002      	addcc	r0, #2
 8019114:	2b00      	cmp	r3, #0
 8019116:	db05      	blt.n	8019124 <__hi0bits+0x3c>
 8019118:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801911c:	f100 0001 	add.w	r0, r0, #1
 8019120:	bf08      	it	eq
 8019122:	2020      	moveq	r0, #32
 8019124:	4770      	bx	lr

08019126 <__lo0bits>:
 8019126:	6803      	ldr	r3, [r0, #0]
 8019128:	4602      	mov	r2, r0
 801912a:	f013 0007 	ands.w	r0, r3, #7
 801912e:	d00b      	beq.n	8019148 <__lo0bits+0x22>
 8019130:	07d9      	lsls	r1, r3, #31
 8019132:	d421      	bmi.n	8019178 <__lo0bits+0x52>
 8019134:	0798      	lsls	r0, r3, #30
 8019136:	bf49      	itett	mi
 8019138:	085b      	lsrmi	r3, r3, #1
 801913a:	089b      	lsrpl	r3, r3, #2
 801913c:	2001      	movmi	r0, #1
 801913e:	6013      	strmi	r3, [r2, #0]
 8019140:	bf5c      	itt	pl
 8019142:	6013      	strpl	r3, [r2, #0]
 8019144:	2002      	movpl	r0, #2
 8019146:	4770      	bx	lr
 8019148:	b299      	uxth	r1, r3
 801914a:	b909      	cbnz	r1, 8019150 <__lo0bits+0x2a>
 801914c:	0c1b      	lsrs	r3, r3, #16
 801914e:	2010      	movs	r0, #16
 8019150:	b2d9      	uxtb	r1, r3
 8019152:	b909      	cbnz	r1, 8019158 <__lo0bits+0x32>
 8019154:	3008      	adds	r0, #8
 8019156:	0a1b      	lsrs	r3, r3, #8
 8019158:	0719      	lsls	r1, r3, #28
 801915a:	bf04      	itt	eq
 801915c:	091b      	lsreq	r3, r3, #4
 801915e:	3004      	addeq	r0, #4
 8019160:	0799      	lsls	r1, r3, #30
 8019162:	bf04      	itt	eq
 8019164:	089b      	lsreq	r3, r3, #2
 8019166:	3002      	addeq	r0, #2
 8019168:	07d9      	lsls	r1, r3, #31
 801916a:	d403      	bmi.n	8019174 <__lo0bits+0x4e>
 801916c:	085b      	lsrs	r3, r3, #1
 801916e:	f100 0001 	add.w	r0, r0, #1
 8019172:	d003      	beq.n	801917c <__lo0bits+0x56>
 8019174:	6013      	str	r3, [r2, #0]
 8019176:	4770      	bx	lr
 8019178:	2000      	movs	r0, #0
 801917a:	4770      	bx	lr
 801917c:	2020      	movs	r0, #32
 801917e:	4770      	bx	lr

08019180 <__i2b>:
 8019180:	b510      	push	{r4, lr}
 8019182:	460c      	mov	r4, r1
 8019184:	2101      	movs	r1, #1
 8019186:	f7ff ff07 	bl	8018f98 <_Balloc>
 801918a:	4602      	mov	r2, r0
 801918c:	b928      	cbnz	r0, 801919a <__i2b+0x1a>
 801918e:	4b05      	ldr	r3, [pc, #20]	@ (80191a4 <__i2b+0x24>)
 8019190:	4805      	ldr	r0, [pc, #20]	@ (80191a8 <__i2b+0x28>)
 8019192:	f240 1145 	movw	r1, #325	@ 0x145
 8019196:	f000 fc8d 	bl	8019ab4 <__assert_func>
 801919a:	2301      	movs	r3, #1
 801919c:	6144      	str	r4, [r0, #20]
 801919e:	6103      	str	r3, [r0, #16]
 80191a0:	bd10      	pop	{r4, pc}
 80191a2:	bf00      	nop
 80191a4:	0801c5f8 	.word	0x0801c5f8
 80191a8:	0801c609 	.word	0x0801c609

080191ac <__multiply>:
 80191ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191b0:	4617      	mov	r7, r2
 80191b2:	690a      	ldr	r2, [r1, #16]
 80191b4:	693b      	ldr	r3, [r7, #16]
 80191b6:	429a      	cmp	r2, r3
 80191b8:	bfa8      	it	ge
 80191ba:	463b      	movge	r3, r7
 80191bc:	4689      	mov	r9, r1
 80191be:	bfa4      	itt	ge
 80191c0:	460f      	movge	r7, r1
 80191c2:	4699      	movge	r9, r3
 80191c4:	693d      	ldr	r5, [r7, #16]
 80191c6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80191ca:	68bb      	ldr	r3, [r7, #8]
 80191cc:	6879      	ldr	r1, [r7, #4]
 80191ce:	eb05 060a 	add.w	r6, r5, sl
 80191d2:	42b3      	cmp	r3, r6
 80191d4:	b085      	sub	sp, #20
 80191d6:	bfb8      	it	lt
 80191d8:	3101      	addlt	r1, #1
 80191da:	f7ff fedd 	bl	8018f98 <_Balloc>
 80191de:	b930      	cbnz	r0, 80191ee <__multiply+0x42>
 80191e0:	4602      	mov	r2, r0
 80191e2:	4b41      	ldr	r3, [pc, #260]	@ (80192e8 <__multiply+0x13c>)
 80191e4:	4841      	ldr	r0, [pc, #260]	@ (80192ec <__multiply+0x140>)
 80191e6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80191ea:	f000 fc63 	bl	8019ab4 <__assert_func>
 80191ee:	f100 0414 	add.w	r4, r0, #20
 80191f2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80191f6:	4623      	mov	r3, r4
 80191f8:	2200      	movs	r2, #0
 80191fa:	4573      	cmp	r3, lr
 80191fc:	d320      	bcc.n	8019240 <__multiply+0x94>
 80191fe:	f107 0814 	add.w	r8, r7, #20
 8019202:	f109 0114 	add.w	r1, r9, #20
 8019206:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801920a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801920e:	9302      	str	r3, [sp, #8]
 8019210:	1beb      	subs	r3, r5, r7
 8019212:	3b15      	subs	r3, #21
 8019214:	f023 0303 	bic.w	r3, r3, #3
 8019218:	3304      	adds	r3, #4
 801921a:	3715      	adds	r7, #21
 801921c:	42bd      	cmp	r5, r7
 801921e:	bf38      	it	cc
 8019220:	2304      	movcc	r3, #4
 8019222:	9301      	str	r3, [sp, #4]
 8019224:	9b02      	ldr	r3, [sp, #8]
 8019226:	9103      	str	r1, [sp, #12]
 8019228:	428b      	cmp	r3, r1
 801922a:	d80c      	bhi.n	8019246 <__multiply+0x9a>
 801922c:	2e00      	cmp	r6, #0
 801922e:	dd03      	ble.n	8019238 <__multiply+0x8c>
 8019230:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8019234:	2b00      	cmp	r3, #0
 8019236:	d055      	beq.n	80192e4 <__multiply+0x138>
 8019238:	6106      	str	r6, [r0, #16]
 801923a:	b005      	add	sp, #20
 801923c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019240:	f843 2b04 	str.w	r2, [r3], #4
 8019244:	e7d9      	b.n	80191fa <__multiply+0x4e>
 8019246:	f8b1 a000 	ldrh.w	sl, [r1]
 801924a:	f1ba 0f00 	cmp.w	sl, #0
 801924e:	d01f      	beq.n	8019290 <__multiply+0xe4>
 8019250:	46c4      	mov	ip, r8
 8019252:	46a1      	mov	r9, r4
 8019254:	2700      	movs	r7, #0
 8019256:	f85c 2b04 	ldr.w	r2, [ip], #4
 801925a:	f8d9 3000 	ldr.w	r3, [r9]
 801925e:	fa1f fb82 	uxth.w	fp, r2
 8019262:	b29b      	uxth	r3, r3
 8019264:	fb0a 330b 	mla	r3, sl, fp, r3
 8019268:	443b      	add	r3, r7
 801926a:	f8d9 7000 	ldr.w	r7, [r9]
 801926e:	0c12      	lsrs	r2, r2, #16
 8019270:	0c3f      	lsrs	r7, r7, #16
 8019272:	fb0a 7202 	mla	r2, sl, r2, r7
 8019276:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801927a:	b29b      	uxth	r3, r3
 801927c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019280:	4565      	cmp	r5, ip
 8019282:	f849 3b04 	str.w	r3, [r9], #4
 8019286:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801928a:	d8e4      	bhi.n	8019256 <__multiply+0xaa>
 801928c:	9b01      	ldr	r3, [sp, #4]
 801928e:	50e7      	str	r7, [r4, r3]
 8019290:	9b03      	ldr	r3, [sp, #12]
 8019292:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8019296:	3104      	adds	r1, #4
 8019298:	f1b9 0f00 	cmp.w	r9, #0
 801929c:	d020      	beq.n	80192e0 <__multiply+0x134>
 801929e:	6823      	ldr	r3, [r4, #0]
 80192a0:	4647      	mov	r7, r8
 80192a2:	46a4      	mov	ip, r4
 80192a4:	f04f 0a00 	mov.w	sl, #0
 80192a8:	f8b7 b000 	ldrh.w	fp, [r7]
 80192ac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80192b0:	fb09 220b 	mla	r2, r9, fp, r2
 80192b4:	4452      	add	r2, sl
 80192b6:	b29b      	uxth	r3, r3
 80192b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80192bc:	f84c 3b04 	str.w	r3, [ip], #4
 80192c0:	f857 3b04 	ldr.w	r3, [r7], #4
 80192c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80192c8:	f8bc 3000 	ldrh.w	r3, [ip]
 80192cc:	fb09 330a 	mla	r3, r9, sl, r3
 80192d0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80192d4:	42bd      	cmp	r5, r7
 80192d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80192da:	d8e5      	bhi.n	80192a8 <__multiply+0xfc>
 80192dc:	9a01      	ldr	r2, [sp, #4]
 80192de:	50a3      	str	r3, [r4, r2]
 80192e0:	3404      	adds	r4, #4
 80192e2:	e79f      	b.n	8019224 <__multiply+0x78>
 80192e4:	3e01      	subs	r6, #1
 80192e6:	e7a1      	b.n	801922c <__multiply+0x80>
 80192e8:	0801c5f8 	.word	0x0801c5f8
 80192ec:	0801c609 	.word	0x0801c609

080192f0 <__pow5mult>:
 80192f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80192f4:	4615      	mov	r5, r2
 80192f6:	f012 0203 	ands.w	r2, r2, #3
 80192fa:	4607      	mov	r7, r0
 80192fc:	460e      	mov	r6, r1
 80192fe:	d007      	beq.n	8019310 <__pow5mult+0x20>
 8019300:	4c25      	ldr	r4, [pc, #148]	@ (8019398 <__pow5mult+0xa8>)
 8019302:	3a01      	subs	r2, #1
 8019304:	2300      	movs	r3, #0
 8019306:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801930a:	f7ff fea7 	bl	801905c <__multadd>
 801930e:	4606      	mov	r6, r0
 8019310:	10ad      	asrs	r5, r5, #2
 8019312:	d03d      	beq.n	8019390 <__pow5mult+0xa0>
 8019314:	69fc      	ldr	r4, [r7, #28]
 8019316:	b97c      	cbnz	r4, 8019338 <__pow5mult+0x48>
 8019318:	2010      	movs	r0, #16
 801931a:	f7ff fd87 	bl	8018e2c <malloc>
 801931e:	4602      	mov	r2, r0
 8019320:	61f8      	str	r0, [r7, #28]
 8019322:	b928      	cbnz	r0, 8019330 <__pow5mult+0x40>
 8019324:	4b1d      	ldr	r3, [pc, #116]	@ (801939c <__pow5mult+0xac>)
 8019326:	481e      	ldr	r0, [pc, #120]	@ (80193a0 <__pow5mult+0xb0>)
 8019328:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801932c:	f000 fbc2 	bl	8019ab4 <__assert_func>
 8019330:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8019334:	6004      	str	r4, [r0, #0]
 8019336:	60c4      	str	r4, [r0, #12]
 8019338:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801933c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8019340:	b94c      	cbnz	r4, 8019356 <__pow5mult+0x66>
 8019342:	f240 2171 	movw	r1, #625	@ 0x271
 8019346:	4638      	mov	r0, r7
 8019348:	f7ff ff1a 	bl	8019180 <__i2b>
 801934c:	2300      	movs	r3, #0
 801934e:	f8c8 0008 	str.w	r0, [r8, #8]
 8019352:	4604      	mov	r4, r0
 8019354:	6003      	str	r3, [r0, #0]
 8019356:	f04f 0900 	mov.w	r9, #0
 801935a:	07eb      	lsls	r3, r5, #31
 801935c:	d50a      	bpl.n	8019374 <__pow5mult+0x84>
 801935e:	4631      	mov	r1, r6
 8019360:	4622      	mov	r2, r4
 8019362:	4638      	mov	r0, r7
 8019364:	f7ff ff22 	bl	80191ac <__multiply>
 8019368:	4631      	mov	r1, r6
 801936a:	4680      	mov	r8, r0
 801936c:	4638      	mov	r0, r7
 801936e:	f7ff fe53 	bl	8019018 <_Bfree>
 8019372:	4646      	mov	r6, r8
 8019374:	106d      	asrs	r5, r5, #1
 8019376:	d00b      	beq.n	8019390 <__pow5mult+0xa0>
 8019378:	6820      	ldr	r0, [r4, #0]
 801937a:	b938      	cbnz	r0, 801938c <__pow5mult+0x9c>
 801937c:	4622      	mov	r2, r4
 801937e:	4621      	mov	r1, r4
 8019380:	4638      	mov	r0, r7
 8019382:	f7ff ff13 	bl	80191ac <__multiply>
 8019386:	6020      	str	r0, [r4, #0]
 8019388:	f8c0 9000 	str.w	r9, [r0]
 801938c:	4604      	mov	r4, r0
 801938e:	e7e4      	b.n	801935a <__pow5mult+0x6a>
 8019390:	4630      	mov	r0, r6
 8019392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019396:	bf00      	nop
 8019398:	0801c6bc 	.word	0x0801c6bc
 801939c:	0801c589 	.word	0x0801c589
 80193a0:	0801c609 	.word	0x0801c609

080193a4 <__lshift>:
 80193a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80193a8:	460c      	mov	r4, r1
 80193aa:	6849      	ldr	r1, [r1, #4]
 80193ac:	6923      	ldr	r3, [r4, #16]
 80193ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80193b2:	68a3      	ldr	r3, [r4, #8]
 80193b4:	4607      	mov	r7, r0
 80193b6:	4691      	mov	r9, r2
 80193b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80193bc:	f108 0601 	add.w	r6, r8, #1
 80193c0:	42b3      	cmp	r3, r6
 80193c2:	db0b      	blt.n	80193dc <__lshift+0x38>
 80193c4:	4638      	mov	r0, r7
 80193c6:	f7ff fde7 	bl	8018f98 <_Balloc>
 80193ca:	4605      	mov	r5, r0
 80193cc:	b948      	cbnz	r0, 80193e2 <__lshift+0x3e>
 80193ce:	4602      	mov	r2, r0
 80193d0:	4b28      	ldr	r3, [pc, #160]	@ (8019474 <__lshift+0xd0>)
 80193d2:	4829      	ldr	r0, [pc, #164]	@ (8019478 <__lshift+0xd4>)
 80193d4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80193d8:	f000 fb6c 	bl	8019ab4 <__assert_func>
 80193dc:	3101      	adds	r1, #1
 80193de:	005b      	lsls	r3, r3, #1
 80193e0:	e7ee      	b.n	80193c0 <__lshift+0x1c>
 80193e2:	2300      	movs	r3, #0
 80193e4:	f100 0114 	add.w	r1, r0, #20
 80193e8:	f100 0210 	add.w	r2, r0, #16
 80193ec:	4618      	mov	r0, r3
 80193ee:	4553      	cmp	r3, sl
 80193f0:	db33      	blt.n	801945a <__lshift+0xb6>
 80193f2:	6920      	ldr	r0, [r4, #16]
 80193f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80193f8:	f104 0314 	add.w	r3, r4, #20
 80193fc:	f019 091f 	ands.w	r9, r9, #31
 8019400:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019404:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8019408:	d02b      	beq.n	8019462 <__lshift+0xbe>
 801940a:	f1c9 0e20 	rsb	lr, r9, #32
 801940e:	468a      	mov	sl, r1
 8019410:	2200      	movs	r2, #0
 8019412:	6818      	ldr	r0, [r3, #0]
 8019414:	fa00 f009 	lsl.w	r0, r0, r9
 8019418:	4310      	orrs	r0, r2
 801941a:	f84a 0b04 	str.w	r0, [sl], #4
 801941e:	f853 2b04 	ldr.w	r2, [r3], #4
 8019422:	459c      	cmp	ip, r3
 8019424:	fa22 f20e 	lsr.w	r2, r2, lr
 8019428:	d8f3      	bhi.n	8019412 <__lshift+0x6e>
 801942a:	ebac 0304 	sub.w	r3, ip, r4
 801942e:	3b15      	subs	r3, #21
 8019430:	f023 0303 	bic.w	r3, r3, #3
 8019434:	3304      	adds	r3, #4
 8019436:	f104 0015 	add.w	r0, r4, #21
 801943a:	4560      	cmp	r0, ip
 801943c:	bf88      	it	hi
 801943e:	2304      	movhi	r3, #4
 8019440:	50ca      	str	r2, [r1, r3]
 8019442:	b10a      	cbz	r2, 8019448 <__lshift+0xa4>
 8019444:	f108 0602 	add.w	r6, r8, #2
 8019448:	3e01      	subs	r6, #1
 801944a:	4638      	mov	r0, r7
 801944c:	612e      	str	r6, [r5, #16]
 801944e:	4621      	mov	r1, r4
 8019450:	f7ff fde2 	bl	8019018 <_Bfree>
 8019454:	4628      	mov	r0, r5
 8019456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801945a:	f842 0f04 	str.w	r0, [r2, #4]!
 801945e:	3301      	adds	r3, #1
 8019460:	e7c5      	b.n	80193ee <__lshift+0x4a>
 8019462:	3904      	subs	r1, #4
 8019464:	f853 2b04 	ldr.w	r2, [r3], #4
 8019468:	f841 2f04 	str.w	r2, [r1, #4]!
 801946c:	459c      	cmp	ip, r3
 801946e:	d8f9      	bhi.n	8019464 <__lshift+0xc0>
 8019470:	e7ea      	b.n	8019448 <__lshift+0xa4>
 8019472:	bf00      	nop
 8019474:	0801c5f8 	.word	0x0801c5f8
 8019478:	0801c609 	.word	0x0801c609

0801947c <__mcmp>:
 801947c:	690a      	ldr	r2, [r1, #16]
 801947e:	4603      	mov	r3, r0
 8019480:	6900      	ldr	r0, [r0, #16]
 8019482:	1a80      	subs	r0, r0, r2
 8019484:	b530      	push	{r4, r5, lr}
 8019486:	d10e      	bne.n	80194a6 <__mcmp+0x2a>
 8019488:	3314      	adds	r3, #20
 801948a:	3114      	adds	r1, #20
 801948c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8019490:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8019494:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8019498:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801949c:	4295      	cmp	r5, r2
 801949e:	d003      	beq.n	80194a8 <__mcmp+0x2c>
 80194a0:	d205      	bcs.n	80194ae <__mcmp+0x32>
 80194a2:	f04f 30ff 	mov.w	r0, #4294967295
 80194a6:	bd30      	pop	{r4, r5, pc}
 80194a8:	42a3      	cmp	r3, r4
 80194aa:	d3f3      	bcc.n	8019494 <__mcmp+0x18>
 80194ac:	e7fb      	b.n	80194a6 <__mcmp+0x2a>
 80194ae:	2001      	movs	r0, #1
 80194b0:	e7f9      	b.n	80194a6 <__mcmp+0x2a>
	...

080194b4 <__mdiff>:
 80194b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80194b8:	4689      	mov	r9, r1
 80194ba:	4606      	mov	r6, r0
 80194bc:	4611      	mov	r1, r2
 80194be:	4648      	mov	r0, r9
 80194c0:	4614      	mov	r4, r2
 80194c2:	f7ff ffdb 	bl	801947c <__mcmp>
 80194c6:	1e05      	subs	r5, r0, #0
 80194c8:	d112      	bne.n	80194f0 <__mdiff+0x3c>
 80194ca:	4629      	mov	r1, r5
 80194cc:	4630      	mov	r0, r6
 80194ce:	f7ff fd63 	bl	8018f98 <_Balloc>
 80194d2:	4602      	mov	r2, r0
 80194d4:	b928      	cbnz	r0, 80194e2 <__mdiff+0x2e>
 80194d6:	4b3f      	ldr	r3, [pc, #252]	@ (80195d4 <__mdiff+0x120>)
 80194d8:	f240 2137 	movw	r1, #567	@ 0x237
 80194dc:	483e      	ldr	r0, [pc, #248]	@ (80195d8 <__mdiff+0x124>)
 80194de:	f000 fae9 	bl	8019ab4 <__assert_func>
 80194e2:	2301      	movs	r3, #1
 80194e4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80194e8:	4610      	mov	r0, r2
 80194ea:	b003      	add	sp, #12
 80194ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80194f0:	bfbc      	itt	lt
 80194f2:	464b      	movlt	r3, r9
 80194f4:	46a1      	movlt	r9, r4
 80194f6:	4630      	mov	r0, r6
 80194f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80194fc:	bfba      	itte	lt
 80194fe:	461c      	movlt	r4, r3
 8019500:	2501      	movlt	r5, #1
 8019502:	2500      	movge	r5, #0
 8019504:	f7ff fd48 	bl	8018f98 <_Balloc>
 8019508:	4602      	mov	r2, r0
 801950a:	b918      	cbnz	r0, 8019514 <__mdiff+0x60>
 801950c:	4b31      	ldr	r3, [pc, #196]	@ (80195d4 <__mdiff+0x120>)
 801950e:	f240 2145 	movw	r1, #581	@ 0x245
 8019512:	e7e3      	b.n	80194dc <__mdiff+0x28>
 8019514:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8019518:	6926      	ldr	r6, [r4, #16]
 801951a:	60c5      	str	r5, [r0, #12]
 801951c:	f109 0310 	add.w	r3, r9, #16
 8019520:	f109 0514 	add.w	r5, r9, #20
 8019524:	f104 0e14 	add.w	lr, r4, #20
 8019528:	f100 0b14 	add.w	fp, r0, #20
 801952c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8019530:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8019534:	9301      	str	r3, [sp, #4]
 8019536:	46d9      	mov	r9, fp
 8019538:	f04f 0c00 	mov.w	ip, #0
 801953c:	9b01      	ldr	r3, [sp, #4]
 801953e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8019542:	f853 af04 	ldr.w	sl, [r3, #4]!
 8019546:	9301      	str	r3, [sp, #4]
 8019548:	fa1f f38a 	uxth.w	r3, sl
 801954c:	4619      	mov	r1, r3
 801954e:	b283      	uxth	r3, r0
 8019550:	1acb      	subs	r3, r1, r3
 8019552:	0c00      	lsrs	r0, r0, #16
 8019554:	4463      	add	r3, ip
 8019556:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801955a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801955e:	b29b      	uxth	r3, r3
 8019560:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8019564:	4576      	cmp	r6, lr
 8019566:	f849 3b04 	str.w	r3, [r9], #4
 801956a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801956e:	d8e5      	bhi.n	801953c <__mdiff+0x88>
 8019570:	1b33      	subs	r3, r6, r4
 8019572:	3b15      	subs	r3, #21
 8019574:	f023 0303 	bic.w	r3, r3, #3
 8019578:	3415      	adds	r4, #21
 801957a:	3304      	adds	r3, #4
 801957c:	42a6      	cmp	r6, r4
 801957e:	bf38      	it	cc
 8019580:	2304      	movcc	r3, #4
 8019582:	441d      	add	r5, r3
 8019584:	445b      	add	r3, fp
 8019586:	461e      	mov	r6, r3
 8019588:	462c      	mov	r4, r5
 801958a:	4544      	cmp	r4, r8
 801958c:	d30e      	bcc.n	80195ac <__mdiff+0xf8>
 801958e:	f108 0103 	add.w	r1, r8, #3
 8019592:	1b49      	subs	r1, r1, r5
 8019594:	f021 0103 	bic.w	r1, r1, #3
 8019598:	3d03      	subs	r5, #3
 801959a:	45a8      	cmp	r8, r5
 801959c:	bf38      	it	cc
 801959e:	2100      	movcc	r1, #0
 80195a0:	440b      	add	r3, r1
 80195a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80195a6:	b191      	cbz	r1, 80195ce <__mdiff+0x11a>
 80195a8:	6117      	str	r7, [r2, #16]
 80195aa:	e79d      	b.n	80194e8 <__mdiff+0x34>
 80195ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80195b0:	46e6      	mov	lr, ip
 80195b2:	0c08      	lsrs	r0, r1, #16
 80195b4:	fa1c fc81 	uxtah	ip, ip, r1
 80195b8:	4471      	add	r1, lr
 80195ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80195be:	b289      	uxth	r1, r1
 80195c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80195c4:	f846 1b04 	str.w	r1, [r6], #4
 80195c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80195cc:	e7dd      	b.n	801958a <__mdiff+0xd6>
 80195ce:	3f01      	subs	r7, #1
 80195d0:	e7e7      	b.n	80195a2 <__mdiff+0xee>
 80195d2:	bf00      	nop
 80195d4:	0801c5f8 	.word	0x0801c5f8
 80195d8:	0801c609 	.word	0x0801c609

080195dc <__d2b>:
 80195dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80195e0:	460f      	mov	r7, r1
 80195e2:	2101      	movs	r1, #1
 80195e4:	ec59 8b10 	vmov	r8, r9, d0
 80195e8:	4616      	mov	r6, r2
 80195ea:	f7ff fcd5 	bl	8018f98 <_Balloc>
 80195ee:	4604      	mov	r4, r0
 80195f0:	b930      	cbnz	r0, 8019600 <__d2b+0x24>
 80195f2:	4602      	mov	r2, r0
 80195f4:	4b23      	ldr	r3, [pc, #140]	@ (8019684 <__d2b+0xa8>)
 80195f6:	4824      	ldr	r0, [pc, #144]	@ (8019688 <__d2b+0xac>)
 80195f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80195fc:	f000 fa5a 	bl	8019ab4 <__assert_func>
 8019600:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8019604:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8019608:	b10d      	cbz	r5, 801960e <__d2b+0x32>
 801960a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801960e:	9301      	str	r3, [sp, #4]
 8019610:	f1b8 0300 	subs.w	r3, r8, #0
 8019614:	d023      	beq.n	801965e <__d2b+0x82>
 8019616:	4668      	mov	r0, sp
 8019618:	9300      	str	r3, [sp, #0]
 801961a:	f7ff fd84 	bl	8019126 <__lo0bits>
 801961e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8019622:	b1d0      	cbz	r0, 801965a <__d2b+0x7e>
 8019624:	f1c0 0320 	rsb	r3, r0, #32
 8019628:	fa02 f303 	lsl.w	r3, r2, r3
 801962c:	430b      	orrs	r3, r1
 801962e:	40c2      	lsrs	r2, r0
 8019630:	6163      	str	r3, [r4, #20]
 8019632:	9201      	str	r2, [sp, #4]
 8019634:	9b01      	ldr	r3, [sp, #4]
 8019636:	61a3      	str	r3, [r4, #24]
 8019638:	2b00      	cmp	r3, #0
 801963a:	bf0c      	ite	eq
 801963c:	2201      	moveq	r2, #1
 801963e:	2202      	movne	r2, #2
 8019640:	6122      	str	r2, [r4, #16]
 8019642:	b1a5      	cbz	r5, 801966e <__d2b+0x92>
 8019644:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8019648:	4405      	add	r5, r0
 801964a:	603d      	str	r5, [r7, #0]
 801964c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8019650:	6030      	str	r0, [r6, #0]
 8019652:	4620      	mov	r0, r4
 8019654:	b003      	add	sp, #12
 8019656:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801965a:	6161      	str	r1, [r4, #20]
 801965c:	e7ea      	b.n	8019634 <__d2b+0x58>
 801965e:	a801      	add	r0, sp, #4
 8019660:	f7ff fd61 	bl	8019126 <__lo0bits>
 8019664:	9b01      	ldr	r3, [sp, #4]
 8019666:	6163      	str	r3, [r4, #20]
 8019668:	3020      	adds	r0, #32
 801966a:	2201      	movs	r2, #1
 801966c:	e7e8      	b.n	8019640 <__d2b+0x64>
 801966e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019672:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8019676:	6038      	str	r0, [r7, #0]
 8019678:	6918      	ldr	r0, [r3, #16]
 801967a:	f7ff fd35 	bl	80190e8 <__hi0bits>
 801967e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019682:	e7e5      	b.n	8019650 <__d2b+0x74>
 8019684:	0801c5f8 	.word	0x0801c5f8
 8019688:	0801c609 	.word	0x0801c609

0801968c <__ssputs_r>:
 801968c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019690:	688e      	ldr	r6, [r1, #8]
 8019692:	461f      	mov	r7, r3
 8019694:	42be      	cmp	r6, r7
 8019696:	680b      	ldr	r3, [r1, #0]
 8019698:	4682      	mov	sl, r0
 801969a:	460c      	mov	r4, r1
 801969c:	4690      	mov	r8, r2
 801969e:	d82d      	bhi.n	80196fc <__ssputs_r+0x70>
 80196a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80196a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80196a8:	d026      	beq.n	80196f8 <__ssputs_r+0x6c>
 80196aa:	6965      	ldr	r5, [r4, #20]
 80196ac:	6909      	ldr	r1, [r1, #16]
 80196ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80196b2:	eba3 0901 	sub.w	r9, r3, r1
 80196b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80196ba:	1c7b      	adds	r3, r7, #1
 80196bc:	444b      	add	r3, r9
 80196be:	106d      	asrs	r5, r5, #1
 80196c0:	429d      	cmp	r5, r3
 80196c2:	bf38      	it	cc
 80196c4:	461d      	movcc	r5, r3
 80196c6:	0553      	lsls	r3, r2, #21
 80196c8:	d527      	bpl.n	801971a <__ssputs_r+0x8e>
 80196ca:	4629      	mov	r1, r5
 80196cc:	f7ff fbd8 	bl	8018e80 <_malloc_r>
 80196d0:	4606      	mov	r6, r0
 80196d2:	b360      	cbz	r0, 801972e <__ssputs_r+0xa2>
 80196d4:	6921      	ldr	r1, [r4, #16]
 80196d6:	464a      	mov	r2, r9
 80196d8:	f7fe fcf5 	bl	80180c6 <memcpy>
 80196dc:	89a3      	ldrh	r3, [r4, #12]
 80196de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80196e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80196e6:	81a3      	strh	r3, [r4, #12]
 80196e8:	6126      	str	r6, [r4, #16]
 80196ea:	6165      	str	r5, [r4, #20]
 80196ec:	444e      	add	r6, r9
 80196ee:	eba5 0509 	sub.w	r5, r5, r9
 80196f2:	6026      	str	r6, [r4, #0]
 80196f4:	60a5      	str	r5, [r4, #8]
 80196f6:	463e      	mov	r6, r7
 80196f8:	42be      	cmp	r6, r7
 80196fa:	d900      	bls.n	80196fe <__ssputs_r+0x72>
 80196fc:	463e      	mov	r6, r7
 80196fe:	6820      	ldr	r0, [r4, #0]
 8019700:	4632      	mov	r2, r6
 8019702:	4641      	mov	r1, r8
 8019704:	f7fe fc45 	bl	8017f92 <memmove>
 8019708:	68a3      	ldr	r3, [r4, #8]
 801970a:	1b9b      	subs	r3, r3, r6
 801970c:	60a3      	str	r3, [r4, #8]
 801970e:	6823      	ldr	r3, [r4, #0]
 8019710:	4433      	add	r3, r6
 8019712:	6023      	str	r3, [r4, #0]
 8019714:	2000      	movs	r0, #0
 8019716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801971a:	462a      	mov	r2, r5
 801971c:	f000 fa0e 	bl	8019b3c <_realloc_r>
 8019720:	4606      	mov	r6, r0
 8019722:	2800      	cmp	r0, #0
 8019724:	d1e0      	bne.n	80196e8 <__ssputs_r+0x5c>
 8019726:	6921      	ldr	r1, [r4, #16]
 8019728:	4650      	mov	r0, sl
 801972a:	f7ff fb35 	bl	8018d98 <_free_r>
 801972e:	230c      	movs	r3, #12
 8019730:	f8ca 3000 	str.w	r3, [sl]
 8019734:	89a3      	ldrh	r3, [r4, #12]
 8019736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801973a:	81a3      	strh	r3, [r4, #12]
 801973c:	f04f 30ff 	mov.w	r0, #4294967295
 8019740:	e7e9      	b.n	8019716 <__ssputs_r+0x8a>
	...

08019744 <_svfiprintf_r>:
 8019744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019748:	4698      	mov	r8, r3
 801974a:	898b      	ldrh	r3, [r1, #12]
 801974c:	061b      	lsls	r3, r3, #24
 801974e:	b09d      	sub	sp, #116	@ 0x74
 8019750:	4607      	mov	r7, r0
 8019752:	460d      	mov	r5, r1
 8019754:	4614      	mov	r4, r2
 8019756:	d510      	bpl.n	801977a <_svfiprintf_r+0x36>
 8019758:	690b      	ldr	r3, [r1, #16]
 801975a:	b973      	cbnz	r3, 801977a <_svfiprintf_r+0x36>
 801975c:	2140      	movs	r1, #64	@ 0x40
 801975e:	f7ff fb8f 	bl	8018e80 <_malloc_r>
 8019762:	6028      	str	r0, [r5, #0]
 8019764:	6128      	str	r0, [r5, #16]
 8019766:	b930      	cbnz	r0, 8019776 <_svfiprintf_r+0x32>
 8019768:	230c      	movs	r3, #12
 801976a:	603b      	str	r3, [r7, #0]
 801976c:	f04f 30ff 	mov.w	r0, #4294967295
 8019770:	b01d      	add	sp, #116	@ 0x74
 8019772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019776:	2340      	movs	r3, #64	@ 0x40
 8019778:	616b      	str	r3, [r5, #20]
 801977a:	2300      	movs	r3, #0
 801977c:	9309      	str	r3, [sp, #36]	@ 0x24
 801977e:	2320      	movs	r3, #32
 8019780:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019784:	f8cd 800c 	str.w	r8, [sp, #12]
 8019788:	2330      	movs	r3, #48	@ 0x30
 801978a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8019928 <_svfiprintf_r+0x1e4>
 801978e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019792:	f04f 0901 	mov.w	r9, #1
 8019796:	4623      	mov	r3, r4
 8019798:	469a      	mov	sl, r3
 801979a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801979e:	b10a      	cbz	r2, 80197a4 <_svfiprintf_r+0x60>
 80197a0:	2a25      	cmp	r2, #37	@ 0x25
 80197a2:	d1f9      	bne.n	8019798 <_svfiprintf_r+0x54>
 80197a4:	ebba 0b04 	subs.w	fp, sl, r4
 80197a8:	d00b      	beq.n	80197c2 <_svfiprintf_r+0x7e>
 80197aa:	465b      	mov	r3, fp
 80197ac:	4622      	mov	r2, r4
 80197ae:	4629      	mov	r1, r5
 80197b0:	4638      	mov	r0, r7
 80197b2:	f7ff ff6b 	bl	801968c <__ssputs_r>
 80197b6:	3001      	adds	r0, #1
 80197b8:	f000 80a7 	beq.w	801990a <_svfiprintf_r+0x1c6>
 80197bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80197be:	445a      	add	r2, fp
 80197c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80197c2:	f89a 3000 	ldrb.w	r3, [sl]
 80197c6:	2b00      	cmp	r3, #0
 80197c8:	f000 809f 	beq.w	801990a <_svfiprintf_r+0x1c6>
 80197cc:	2300      	movs	r3, #0
 80197ce:	f04f 32ff 	mov.w	r2, #4294967295
 80197d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80197d6:	f10a 0a01 	add.w	sl, sl, #1
 80197da:	9304      	str	r3, [sp, #16]
 80197dc:	9307      	str	r3, [sp, #28]
 80197de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80197e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80197e4:	4654      	mov	r4, sl
 80197e6:	2205      	movs	r2, #5
 80197e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80197ec:	484e      	ldr	r0, [pc, #312]	@ (8019928 <_svfiprintf_r+0x1e4>)
 80197ee:	f7e6 fd17 	bl	8000220 <memchr>
 80197f2:	9a04      	ldr	r2, [sp, #16]
 80197f4:	b9d8      	cbnz	r0, 801982e <_svfiprintf_r+0xea>
 80197f6:	06d0      	lsls	r0, r2, #27
 80197f8:	bf44      	itt	mi
 80197fa:	2320      	movmi	r3, #32
 80197fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019800:	0711      	lsls	r1, r2, #28
 8019802:	bf44      	itt	mi
 8019804:	232b      	movmi	r3, #43	@ 0x2b
 8019806:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801980a:	f89a 3000 	ldrb.w	r3, [sl]
 801980e:	2b2a      	cmp	r3, #42	@ 0x2a
 8019810:	d015      	beq.n	801983e <_svfiprintf_r+0xfa>
 8019812:	9a07      	ldr	r2, [sp, #28]
 8019814:	4654      	mov	r4, sl
 8019816:	2000      	movs	r0, #0
 8019818:	f04f 0c0a 	mov.w	ip, #10
 801981c:	4621      	mov	r1, r4
 801981e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019822:	3b30      	subs	r3, #48	@ 0x30
 8019824:	2b09      	cmp	r3, #9
 8019826:	d94b      	bls.n	80198c0 <_svfiprintf_r+0x17c>
 8019828:	b1b0      	cbz	r0, 8019858 <_svfiprintf_r+0x114>
 801982a:	9207      	str	r2, [sp, #28]
 801982c:	e014      	b.n	8019858 <_svfiprintf_r+0x114>
 801982e:	eba0 0308 	sub.w	r3, r0, r8
 8019832:	fa09 f303 	lsl.w	r3, r9, r3
 8019836:	4313      	orrs	r3, r2
 8019838:	9304      	str	r3, [sp, #16]
 801983a:	46a2      	mov	sl, r4
 801983c:	e7d2      	b.n	80197e4 <_svfiprintf_r+0xa0>
 801983e:	9b03      	ldr	r3, [sp, #12]
 8019840:	1d19      	adds	r1, r3, #4
 8019842:	681b      	ldr	r3, [r3, #0]
 8019844:	9103      	str	r1, [sp, #12]
 8019846:	2b00      	cmp	r3, #0
 8019848:	bfbb      	ittet	lt
 801984a:	425b      	neglt	r3, r3
 801984c:	f042 0202 	orrlt.w	r2, r2, #2
 8019850:	9307      	strge	r3, [sp, #28]
 8019852:	9307      	strlt	r3, [sp, #28]
 8019854:	bfb8      	it	lt
 8019856:	9204      	strlt	r2, [sp, #16]
 8019858:	7823      	ldrb	r3, [r4, #0]
 801985a:	2b2e      	cmp	r3, #46	@ 0x2e
 801985c:	d10a      	bne.n	8019874 <_svfiprintf_r+0x130>
 801985e:	7863      	ldrb	r3, [r4, #1]
 8019860:	2b2a      	cmp	r3, #42	@ 0x2a
 8019862:	d132      	bne.n	80198ca <_svfiprintf_r+0x186>
 8019864:	9b03      	ldr	r3, [sp, #12]
 8019866:	1d1a      	adds	r2, r3, #4
 8019868:	681b      	ldr	r3, [r3, #0]
 801986a:	9203      	str	r2, [sp, #12]
 801986c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019870:	3402      	adds	r4, #2
 8019872:	9305      	str	r3, [sp, #20]
 8019874:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8019938 <_svfiprintf_r+0x1f4>
 8019878:	7821      	ldrb	r1, [r4, #0]
 801987a:	2203      	movs	r2, #3
 801987c:	4650      	mov	r0, sl
 801987e:	f7e6 fccf 	bl	8000220 <memchr>
 8019882:	b138      	cbz	r0, 8019894 <_svfiprintf_r+0x150>
 8019884:	9b04      	ldr	r3, [sp, #16]
 8019886:	eba0 000a 	sub.w	r0, r0, sl
 801988a:	2240      	movs	r2, #64	@ 0x40
 801988c:	4082      	lsls	r2, r0
 801988e:	4313      	orrs	r3, r2
 8019890:	3401      	adds	r4, #1
 8019892:	9304      	str	r3, [sp, #16]
 8019894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019898:	4824      	ldr	r0, [pc, #144]	@ (801992c <_svfiprintf_r+0x1e8>)
 801989a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801989e:	2206      	movs	r2, #6
 80198a0:	f7e6 fcbe 	bl	8000220 <memchr>
 80198a4:	2800      	cmp	r0, #0
 80198a6:	d036      	beq.n	8019916 <_svfiprintf_r+0x1d2>
 80198a8:	4b21      	ldr	r3, [pc, #132]	@ (8019930 <_svfiprintf_r+0x1ec>)
 80198aa:	bb1b      	cbnz	r3, 80198f4 <_svfiprintf_r+0x1b0>
 80198ac:	9b03      	ldr	r3, [sp, #12]
 80198ae:	3307      	adds	r3, #7
 80198b0:	f023 0307 	bic.w	r3, r3, #7
 80198b4:	3308      	adds	r3, #8
 80198b6:	9303      	str	r3, [sp, #12]
 80198b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198ba:	4433      	add	r3, r6
 80198bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80198be:	e76a      	b.n	8019796 <_svfiprintf_r+0x52>
 80198c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80198c4:	460c      	mov	r4, r1
 80198c6:	2001      	movs	r0, #1
 80198c8:	e7a8      	b.n	801981c <_svfiprintf_r+0xd8>
 80198ca:	2300      	movs	r3, #0
 80198cc:	3401      	adds	r4, #1
 80198ce:	9305      	str	r3, [sp, #20]
 80198d0:	4619      	mov	r1, r3
 80198d2:	f04f 0c0a 	mov.w	ip, #10
 80198d6:	4620      	mov	r0, r4
 80198d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80198dc:	3a30      	subs	r2, #48	@ 0x30
 80198de:	2a09      	cmp	r2, #9
 80198e0:	d903      	bls.n	80198ea <_svfiprintf_r+0x1a6>
 80198e2:	2b00      	cmp	r3, #0
 80198e4:	d0c6      	beq.n	8019874 <_svfiprintf_r+0x130>
 80198e6:	9105      	str	r1, [sp, #20]
 80198e8:	e7c4      	b.n	8019874 <_svfiprintf_r+0x130>
 80198ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80198ee:	4604      	mov	r4, r0
 80198f0:	2301      	movs	r3, #1
 80198f2:	e7f0      	b.n	80198d6 <_svfiprintf_r+0x192>
 80198f4:	ab03      	add	r3, sp, #12
 80198f6:	9300      	str	r3, [sp, #0]
 80198f8:	462a      	mov	r2, r5
 80198fa:	4b0e      	ldr	r3, [pc, #56]	@ (8019934 <_svfiprintf_r+0x1f0>)
 80198fc:	a904      	add	r1, sp, #16
 80198fe:	4638      	mov	r0, r7
 8019900:	f7fd fe34 	bl	801756c <_printf_float>
 8019904:	1c42      	adds	r2, r0, #1
 8019906:	4606      	mov	r6, r0
 8019908:	d1d6      	bne.n	80198b8 <_svfiprintf_r+0x174>
 801990a:	89ab      	ldrh	r3, [r5, #12]
 801990c:	065b      	lsls	r3, r3, #25
 801990e:	f53f af2d 	bmi.w	801976c <_svfiprintf_r+0x28>
 8019912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019914:	e72c      	b.n	8019770 <_svfiprintf_r+0x2c>
 8019916:	ab03      	add	r3, sp, #12
 8019918:	9300      	str	r3, [sp, #0]
 801991a:	462a      	mov	r2, r5
 801991c:	4b05      	ldr	r3, [pc, #20]	@ (8019934 <_svfiprintf_r+0x1f0>)
 801991e:	a904      	add	r1, sp, #16
 8019920:	4638      	mov	r0, r7
 8019922:	f7fe f8bb 	bl	8017a9c <_printf_i>
 8019926:	e7ed      	b.n	8019904 <_svfiprintf_r+0x1c0>
 8019928:	0801c662 	.word	0x0801c662
 801992c:	0801c66c 	.word	0x0801c66c
 8019930:	0801756d 	.word	0x0801756d
 8019934:	0801968d 	.word	0x0801968d
 8019938:	0801c668 	.word	0x0801c668

0801993c <__sflush_r>:
 801993c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8019940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019944:	0716      	lsls	r6, r2, #28
 8019946:	4605      	mov	r5, r0
 8019948:	460c      	mov	r4, r1
 801994a:	d454      	bmi.n	80199f6 <__sflush_r+0xba>
 801994c:	684b      	ldr	r3, [r1, #4]
 801994e:	2b00      	cmp	r3, #0
 8019950:	dc02      	bgt.n	8019958 <__sflush_r+0x1c>
 8019952:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8019954:	2b00      	cmp	r3, #0
 8019956:	dd48      	ble.n	80199ea <__sflush_r+0xae>
 8019958:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801995a:	2e00      	cmp	r6, #0
 801995c:	d045      	beq.n	80199ea <__sflush_r+0xae>
 801995e:	2300      	movs	r3, #0
 8019960:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8019964:	682f      	ldr	r7, [r5, #0]
 8019966:	6a21      	ldr	r1, [r4, #32]
 8019968:	602b      	str	r3, [r5, #0]
 801996a:	d030      	beq.n	80199ce <__sflush_r+0x92>
 801996c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801996e:	89a3      	ldrh	r3, [r4, #12]
 8019970:	0759      	lsls	r1, r3, #29
 8019972:	d505      	bpl.n	8019980 <__sflush_r+0x44>
 8019974:	6863      	ldr	r3, [r4, #4]
 8019976:	1ad2      	subs	r2, r2, r3
 8019978:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801997a:	b10b      	cbz	r3, 8019980 <__sflush_r+0x44>
 801997c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801997e:	1ad2      	subs	r2, r2, r3
 8019980:	2300      	movs	r3, #0
 8019982:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8019984:	6a21      	ldr	r1, [r4, #32]
 8019986:	4628      	mov	r0, r5
 8019988:	47b0      	blx	r6
 801998a:	1c43      	adds	r3, r0, #1
 801998c:	89a3      	ldrh	r3, [r4, #12]
 801998e:	d106      	bne.n	801999e <__sflush_r+0x62>
 8019990:	6829      	ldr	r1, [r5, #0]
 8019992:	291d      	cmp	r1, #29
 8019994:	d82b      	bhi.n	80199ee <__sflush_r+0xb2>
 8019996:	4a2a      	ldr	r2, [pc, #168]	@ (8019a40 <__sflush_r+0x104>)
 8019998:	40ca      	lsrs	r2, r1
 801999a:	07d6      	lsls	r6, r2, #31
 801999c:	d527      	bpl.n	80199ee <__sflush_r+0xb2>
 801999e:	2200      	movs	r2, #0
 80199a0:	6062      	str	r2, [r4, #4]
 80199a2:	04d9      	lsls	r1, r3, #19
 80199a4:	6922      	ldr	r2, [r4, #16]
 80199a6:	6022      	str	r2, [r4, #0]
 80199a8:	d504      	bpl.n	80199b4 <__sflush_r+0x78>
 80199aa:	1c42      	adds	r2, r0, #1
 80199ac:	d101      	bne.n	80199b2 <__sflush_r+0x76>
 80199ae:	682b      	ldr	r3, [r5, #0]
 80199b0:	b903      	cbnz	r3, 80199b4 <__sflush_r+0x78>
 80199b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80199b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80199b6:	602f      	str	r7, [r5, #0]
 80199b8:	b1b9      	cbz	r1, 80199ea <__sflush_r+0xae>
 80199ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80199be:	4299      	cmp	r1, r3
 80199c0:	d002      	beq.n	80199c8 <__sflush_r+0x8c>
 80199c2:	4628      	mov	r0, r5
 80199c4:	f7ff f9e8 	bl	8018d98 <_free_r>
 80199c8:	2300      	movs	r3, #0
 80199ca:	6363      	str	r3, [r4, #52]	@ 0x34
 80199cc:	e00d      	b.n	80199ea <__sflush_r+0xae>
 80199ce:	2301      	movs	r3, #1
 80199d0:	4628      	mov	r0, r5
 80199d2:	47b0      	blx	r6
 80199d4:	4602      	mov	r2, r0
 80199d6:	1c50      	adds	r0, r2, #1
 80199d8:	d1c9      	bne.n	801996e <__sflush_r+0x32>
 80199da:	682b      	ldr	r3, [r5, #0]
 80199dc:	2b00      	cmp	r3, #0
 80199de:	d0c6      	beq.n	801996e <__sflush_r+0x32>
 80199e0:	2b1d      	cmp	r3, #29
 80199e2:	d001      	beq.n	80199e8 <__sflush_r+0xac>
 80199e4:	2b16      	cmp	r3, #22
 80199e6:	d11e      	bne.n	8019a26 <__sflush_r+0xea>
 80199e8:	602f      	str	r7, [r5, #0]
 80199ea:	2000      	movs	r0, #0
 80199ec:	e022      	b.n	8019a34 <__sflush_r+0xf8>
 80199ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80199f2:	b21b      	sxth	r3, r3
 80199f4:	e01b      	b.n	8019a2e <__sflush_r+0xf2>
 80199f6:	690f      	ldr	r7, [r1, #16]
 80199f8:	2f00      	cmp	r7, #0
 80199fa:	d0f6      	beq.n	80199ea <__sflush_r+0xae>
 80199fc:	0793      	lsls	r3, r2, #30
 80199fe:	680e      	ldr	r6, [r1, #0]
 8019a00:	bf08      	it	eq
 8019a02:	694b      	ldreq	r3, [r1, #20]
 8019a04:	600f      	str	r7, [r1, #0]
 8019a06:	bf18      	it	ne
 8019a08:	2300      	movne	r3, #0
 8019a0a:	eba6 0807 	sub.w	r8, r6, r7
 8019a0e:	608b      	str	r3, [r1, #8]
 8019a10:	f1b8 0f00 	cmp.w	r8, #0
 8019a14:	dde9      	ble.n	80199ea <__sflush_r+0xae>
 8019a16:	6a21      	ldr	r1, [r4, #32]
 8019a18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8019a1a:	4643      	mov	r3, r8
 8019a1c:	463a      	mov	r2, r7
 8019a1e:	4628      	mov	r0, r5
 8019a20:	47b0      	blx	r6
 8019a22:	2800      	cmp	r0, #0
 8019a24:	dc08      	bgt.n	8019a38 <__sflush_r+0xfc>
 8019a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019a2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019a2e:	81a3      	strh	r3, [r4, #12]
 8019a30:	f04f 30ff 	mov.w	r0, #4294967295
 8019a34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019a38:	4407      	add	r7, r0
 8019a3a:	eba8 0800 	sub.w	r8, r8, r0
 8019a3e:	e7e7      	b.n	8019a10 <__sflush_r+0xd4>
 8019a40:	20400001 	.word	0x20400001

08019a44 <_fflush_r>:
 8019a44:	b538      	push	{r3, r4, r5, lr}
 8019a46:	690b      	ldr	r3, [r1, #16]
 8019a48:	4605      	mov	r5, r0
 8019a4a:	460c      	mov	r4, r1
 8019a4c:	b913      	cbnz	r3, 8019a54 <_fflush_r+0x10>
 8019a4e:	2500      	movs	r5, #0
 8019a50:	4628      	mov	r0, r5
 8019a52:	bd38      	pop	{r3, r4, r5, pc}
 8019a54:	b118      	cbz	r0, 8019a5e <_fflush_r+0x1a>
 8019a56:	6a03      	ldr	r3, [r0, #32]
 8019a58:	b90b      	cbnz	r3, 8019a5e <_fflush_r+0x1a>
 8019a5a:	f7fe f9c9 	bl	8017df0 <__sinit>
 8019a5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019a62:	2b00      	cmp	r3, #0
 8019a64:	d0f3      	beq.n	8019a4e <_fflush_r+0xa>
 8019a66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8019a68:	07d0      	lsls	r0, r2, #31
 8019a6a:	d404      	bmi.n	8019a76 <_fflush_r+0x32>
 8019a6c:	0599      	lsls	r1, r3, #22
 8019a6e:	d402      	bmi.n	8019a76 <_fflush_r+0x32>
 8019a70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019a72:	f7fe fb26 	bl	80180c2 <__retarget_lock_acquire_recursive>
 8019a76:	4628      	mov	r0, r5
 8019a78:	4621      	mov	r1, r4
 8019a7a:	f7ff ff5f 	bl	801993c <__sflush_r>
 8019a7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8019a80:	07da      	lsls	r2, r3, #31
 8019a82:	4605      	mov	r5, r0
 8019a84:	d4e4      	bmi.n	8019a50 <_fflush_r+0xc>
 8019a86:	89a3      	ldrh	r3, [r4, #12]
 8019a88:	059b      	lsls	r3, r3, #22
 8019a8a:	d4e1      	bmi.n	8019a50 <_fflush_r+0xc>
 8019a8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8019a8e:	f7fe fb19 	bl	80180c4 <__retarget_lock_release_recursive>
 8019a92:	e7dd      	b.n	8019a50 <_fflush_r+0xc>

08019a94 <_sbrk_r>:
 8019a94:	b538      	push	{r3, r4, r5, lr}
 8019a96:	4d06      	ldr	r5, [pc, #24]	@ (8019ab0 <_sbrk_r+0x1c>)
 8019a98:	2300      	movs	r3, #0
 8019a9a:	4604      	mov	r4, r0
 8019a9c:	4608      	mov	r0, r1
 8019a9e:	602b      	str	r3, [r5, #0]
 8019aa0:	f7ea ff20 	bl	80048e4 <_sbrk>
 8019aa4:	1c43      	adds	r3, r0, #1
 8019aa6:	d102      	bne.n	8019aae <_sbrk_r+0x1a>
 8019aa8:	682b      	ldr	r3, [r5, #0]
 8019aaa:	b103      	cbz	r3, 8019aae <_sbrk_r+0x1a>
 8019aac:	6023      	str	r3, [r4, #0]
 8019aae:	bd38      	pop	{r3, r4, r5, pc}
 8019ab0:	20003e48 	.word	0x20003e48

08019ab4 <__assert_func>:
 8019ab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8019ab6:	4614      	mov	r4, r2
 8019ab8:	461a      	mov	r2, r3
 8019aba:	4b09      	ldr	r3, [pc, #36]	@ (8019ae0 <__assert_func+0x2c>)
 8019abc:	681b      	ldr	r3, [r3, #0]
 8019abe:	4605      	mov	r5, r0
 8019ac0:	68d8      	ldr	r0, [r3, #12]
 8019ac2:	b14c      	cbz	r4, 8019ad8 <__assert_func+0x24>
 8019ac4:	4b07      	ldr	r3, [pc, #28]	@ (8019ae4 <__assert_func+0x30>)
 8019ac6:	9100      	str	r1, [sp, #0]
 8019ac8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8019acc:	4906      	ldr	r1, [pc, #24]	@ (8019ae8 <__assert_func+0x34>)
 8019ace:	462b      	mov	r3, r5
 8019ad0:	f000 f870 	bl	8019bb4 <fiprintf>
 8019ad4:	f000 f880 	bl	8019bd8 <abort>
 8019ad8:	4b04      	ldr	r3, [pc, #16]	@ (8019aec <__assert_func+0x38>)
 8019ada:	461c      	mov	r4, r3
 8019adc:	e7f3      	b.n	8019ac6 <__assert_func+0x12>
 8019ade:	bf00      	nop
 8019ae0:	200001ac 	.word	0x200001ac
 8019ae4:	0801c67d 	.word	0x0801c67d
 8019ae8:	0801c68a 	.word	0x0801c68a
 8019aec:	0801c6b8 	.word	0x0801c6b8

08019af0 <_calloc_r>:
 8019af0:	b570      	push	{r4, r5, r6, lr}
 8019af2:	fba1 5402 	umull	r5, r4, r1, r2
 8019af6:	b934      	cbnz	r4, 8019b06 <_calloc_r+0x16>
 8019af8:	4629      	mov	r1, r5
 8019afa:	f7ff f9c1 	bl	8018e80 <_malloc_r>
 8019afe:	4606      	mov	r6, r0
 8019b00:	b928      	cbnz	r0, 8019b0e <_calloc_r+0x1e>
 8019b02:	4630      	mov	r0, r6
 8019b04:	bd70      	pop	{r4, r5, r6, pc}
 8019b06:	220c      	movs	r2, #12
 8019b08:	6002      	str	r2, [r0, #0]
 8019b0a:	2600      	movs	r6, #0
 8019b0c:	e7f9      	b.n	8019b02 <_calloc_r+0x12>
 8019b0e:	462a      	mov	r2, r5
 8019b10:	4621      	mov	r1, r4
 8019b12:	f7fe fa58 	bl	8017fc6 <memset>
 8019b16:	e7f4      	b.n	8019b02 <_calloc_r+0x12>

08019b18 <__ascii_mbtowc>:
 8019b18:	b082      	sub	sp, #8
 8019b1a:	b901      	cbnz	r1, 8019b1e <__ascii_mbtowc+0x6>
 8019b1c:	a901      	add	r1, sp, #4
 8019b1e:	b142      	cbz	r2, 8019b32 <__ascii_mbtowc+0x1a>
 8019b20:	b14b      	cbz	r3, 8019b36 <__ascii_mbtowc+0x1e>
 8019b22:	7813      	ldrb	r3, [r2, #0]
 8019b24:	600b      	str	r3, [r1, #0]
 8019b26:	7812      	ldrb	r2, [r2, #0]
 8019b28:	1e10      	subs	r0, r2, #0
 8019b2a:	bf18      	it	ne
 8019b2c:	2001      	movne	r0, #1
 8019b2e:	b002      	add	sp, #8
 8019b30:	4770      	bx	lr
 8019b32:	4610      	mov	r0, r2
 8019b34:	e7fb      	b.n	8019b2e <__ascii_mbtowc+0x16>
 8019b36:	f06f 0001 	mvn.w	r0, #1
 8019b3a:	e7f8      	b.n	8019b2e <__ascii_mbtowc+0x16>

08019b3c <_realloc_r>:
 8019b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b40:	4607      	mov	r7, r0
 8019b42:	4614      	mov	r4, r2
 8019b44:	460d      	mov	r5, r1
 8019b46:	b921      	cbnz	r1, 8019b52 <_realloc_r+0x16>
 8019b48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019b4c:	4611      	mov	r1, r2
 8019b4e:	f7ff b997 	b.w	8018e80 <_malloc_r>
 8019b52:	b92a      	cbnz	r2, 8019b60 <_realloc_r+0x24>
 8019b54:	f7ff f920 	bl	8018d98 <_free_r>
 8019b58:	4625      	mov	r5, r4
 8019b5a:	4628      	mov	r0, r5
 8019b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019b60:	f000 f841 	bl	8019be6 <_malloc_usable_size_r>
 8019b64:	4284      	cmp	r4, r0
 8019b66:	4606      	mov	r6, r0
 8019b68:	d802      	bhi.n	8019b70 <_realloc_r+0x34>
 8019b6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8019b6e:	d8f4      	bhi.n	8019b5a <_realloc_r+0x1e>
 8019b70:	4621      	mov	r1, r4
 8019b72:	4638      	mov	r0, r7
 8019b74:	f7ff f984 	bl	8018e80 <_malloc_r>
 8019b78:	4680      	mov	r8, r0
 8019b7a:	b908      	cbnz	r0, 8019b80 <_realloc_r+0x44>
 8019b7c:	4645      	mov	r5, r8
 8019b7e:	e7ec      	b.n	8019b5a <_realloc_r+0x1e>
 8019b80:	42b4      	cmp	r4, r6
 8019b82:	4622      	mov	r2, r4
 8019b84:	4629      	mov	r1, r5
 8019b86:	bf28      	it	cs
 8019b88:	4632      	movcs	r2, r6
 8019b8a:	f7fe fa9c 	bl	80180c6 <memcpy>
 8019b8e:	4629      	mov	r1, r5
 8019b90:	4638      	mov	r0, r7
 8019b92:	f7ff f901 	bl	8018d98 <_free_r>
 8019b96:	e7f1      	b.n	8019b7c <_realloc_r+0x40>

08019b98 <__ascii_wctomb>:
 8019b98:	4603      	mov	r3, r0
 8019b9a:	4608      	mov	r0, r1
 8019b9c:	b141      	cbz	r1, 8019bb0 <__ascii_wctomb+0x18>
 8019b9e:	2aff      	cmp	r2, #255	@ 0xff
 8019ba0:	d904      	bls.n	8019bac <__ascii_wctomb+0x14>
 8019ba2:	228a      	movs	r2, #138	@ 0x8a
 8019ba4:	601a      	str	r2, [r3, #0]
 8019ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8019baa:	4770      	bx	lr
 8019bac:	700a      	strb	r2, [r1, #0]
 8019bae:	2001      	movs	r0, #1
 8019bb0:	4770      	bx	lr
	...

08019bb4 <fiprintf>:
 8019bb4:	b40e      	push	{r1, r2, r3}
 8019bb6:	b503      	push	{r0, r1, lr}
 8019bb8:	4601      	mov	r1, r0
 8019bba:	ab03      	add	r3, sp, #12
 8019bbc:	4805      	ldr	r0, [pc, #20]	@ (8019bd4 <fiprintf+0x20>)
 8019bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8019bc2:	6800      	ldr	r0, [r0, #0]
 8019bc4:	9301      	str	r3, [sp, #4]
 8019bc6:	f000 f83f 	bl	8019c48 <_vfiprintf_r>
 8019bca:	b002      	add	sp, #8
 8019bcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8019bd0:	b003      	add	sp, #12
 8019bd2:	4770      	bx	lr
 8019bd4:	200001ac 	.word	0x200001ac

08019bd8 <abort>:
 8019bd8:	b508      	push	{r3, lr}
 8019bda:	2006      	movs	r0, #6
 8019bdc:	f000 fa08 	bl	8019ff0 <raise>
 8019be0:	2001      	movs	r0, #1
 8019be2:	f7ea fe07 	bl	80047f4 <_exit>

08019be6 <_malloc_usable_size_r>:
 8019be6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019bea:	1f18      	subs	r0, r3, #4
 8019bec:	2b00      	cmp	r3, #0
 8019bee:	bfbc      	itt	lt
 8019bf0:	580b      	ldrlt	r3, [r1, r0]
 8019bf2:	18c0      	addlt	r0, r0, r3
 8019bf4:	4770      	bx	lr

08019bf6 <__sfputc_r>:
 8019bf6:	6893      	ldr	r3, [r2, #8]
 8019bf8:	3b01      	subs	r3, #1
 8019bfa:	2b00      	cmp	r3, #0
 8019bfc:	b410      	push	{r4}
 8019bfe:	6093      	str	r3, [r2, #8]
 8019c00:	da08      	bge.n	8019c14 <__sfputc_r+0x1e>
 8019c02:	6994      	ldr	r4, [r2, #24]
 8019c04:	42a3      	cmp	r3, r4
 8019c06:	db01      	blt.n	8019c0c <__sfputc_r+0x16>
 8019c08:	290a      	cmp	r1, #10
 8019c0a:	d103      	bne.n	8019c14 <__sfputc_r+0x1e>
 8019c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c10:	f000 b932 	b.w	8019e78 <__swbuf_r>
 8019c14:	6813      	ldr	r3, [r2, #0]
 8019c16:	1c58      	adds	r0, r3, #1
 8019c18:	6010      	str	r0, [r2, #0]
 8019c1a:	7019      	strb	r1, [r3, #0]
 8019c1c:	4608      	mov	r0, r1
 8019c1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8019c22:	4770      	bx	lr

08019c24 <__sfputs_r>:
 8019c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019c26:	4606      	mov	r6, r0
 8019c28:	460f      	mov	r7, r1
 8019c2a:	4614      	mov	r4, r2
 8019c2c:	18d5      	adds	r5, r2, r3
 8019c2e:	42ac      	cmp	r4, r5
 8019c30:	d101      	bne.n	8019c36 <__sfputs_r+0x12>
 8019c32:	2000      	movs	r0, #0
 8019c34:	e007      	b.n	8019c46 <__sfputs_r+0x22>
 8019c36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019c3a:	463a      	mov	r2, r7
 8019c3c:	4630      	mov	r0, r6
 8019c3e:	f7ff ffda 	bl	8019bf6 <__sfputc_r>
 8019c42:	1c43      	adds	r3, r0, #1
 8019c44:	d1f3      	bne.n	8019c2e <__sfputs_r+0xa>
 8019c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08019c48 <_vfiprintf_r>:
 8019c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019c4c:	460d      	mov	r5, r1
 8019c4e:	b09d      	sub	sp, #116	@ 0x74
 8019c50:	4614      	mov	r4, r2
 8019c52:	4698      	mov	r8, r3
 8019c54:	4606      	mov	r6, r0
 8019c56:	b118      	cbz	r0, 8019c60 <_vfiprintf_r+0x18>
 8019c58:	6a03      	ldr	r3, [r0, #32]
 8019c5a:	b90b      	cbnz	r3, 8019c60 <_vfiprintf_r+0x18>
 8019c5c:	f7fe f8c8 	bl	8017df0 <__sinit>
 8019c60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019c62:	07d9      	lsls	r1, r3, #31
 8019c64:	d405      	bmi.n	8019c72 <_vfiprintf_r+0x2a>
 8019c66:	89ab      	ldrh	r3, [r5, #12]
 8019c68:	059a      	lsls	r2, r3, #22
 8019c6a:	d402      	bmi.n	8019c72 <_vfiprintf_r+0x2a>
 8019c6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019c6e:	f7fe fa28 	bl	80180c2 <__retarget_lock_acquire_recursive>
 8019c72:	89ab      	ldrh	r3, [r5, #12]
 8019c74:	071b      	lsls	r3, r3, #28
 8019c76:	d501      	bpl.n	8019c7c <_vfiprintf_r+0x34>
 8019c78:	692b      	ldr	r3, [r5, #16]
 8019c7a:	b99b      	cbnz	r3, 8019ca4 <_vfiprintf_r+0x5c>
 8019c7c:	4629      	mov	r1, r5
 8019c7e:	4630      	mov	r0, r6
 8019c80:	f000 f938 	bl	8019ef4 <__swsetup_r>
 8019c84:	b170      	cbz	r0, 8019ca4 <_vfiprintf_r+0x5c>
 8019c86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019c88:	07dc      	lsls	r4, r3, #31
 8019c8a:	d504      	bpl.n	8019c96 <_vfiprintf_r+0x4e>
 8019c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8019c90:	b01d      	add	sp, #116	@ 0x74
 8019c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019c96:	89ab      	ldrh	r3, [r5, #12]
 8019c98:	0598      	lsls	r0, r3, #22
 8019c9a:	d4f7      	bmi.n	8019c8c <_vfiprintf_r+0x44>
 8019c9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019c9e:	f7fe fa11 	bl	80180c4 <__retarget_lock_release_recursive>
 8019ca2:	e7f3      	b.n	8019c8c <_vfiprintf_r+0x44>
 8019ca4:	2300      	movs	r3, #0
 8019ca6:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ca8:	2320      	movs	r3, #32
 8019caa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8019cae:	f8cd 800c 	str.w	r8, [sp, #12]
 8019cb2:	2330      	movs	r3, #48	@ 0x30
 8019cb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8019e64 <_vfiprintf_r+0x21c>
 8019cb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8019cbc:	f04f 0901 	mov.w	r9, #1
 8019cc0:	4623      	mov	r3, r4
 8019cc2:	469a      	mov	sl, r3
 8019cc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019cc8:	b10a      	cbz	r2, 8019cce <_vfiprintf_r+0x86>
 8019cca:	2a25      	cmp	r2, #37	@ 0x25
 8019ccc:	d1f9      	bne.n	8019cc2 <_vfiprintf_r+0x7a>
 8019cce:	ebba 0b04 	subs.w	fp, sl, r4
 8019cd2:	d00b      	beq.n	8019cec <_vfiprintf_r+0xa4>
 8019cd4:	465b      	mov	r3, fp
 8019cd6:	4622      	mov	r2, r4
 8019cd8:	4629      	mov	r1, r5
 8019cda:	4630      	mov	r0, r6
 8019cdc:	f7ff ffa2 	bl	8019c24 <__sfputs_r>
 8019ce0:	3001      	adds	r0, #1
 8019ce2:	f000 80a7 	beq.w	8019e34 <_vfiprintf_r+0x1ec>
 8019ce6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019ce8:	445a      	add	r2, fp
 8019cea:	9209      	str	r2, [sp, #36]	@ 0x24
 8019cec:	f89a 3000 	ldrb.w	r3, [sl]
 8019cf0:	2b00      	cmp	r3, #0
 8019cf2:	f000 809f 	beq.w	8019e34 <_vfiprintf_r+0x1ec>
 8019cf6:	2300      	movs	r3, #0
 8019cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8019cfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019d00:	f10a 0a01 	add.w	sl, sl, #1
 8019d04:	9304      	str	r3, [sp, #16]
 8019d06:	9307      	str	r3, [sp, #28]
 8019d08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8019d0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8019d0e:	4654      	mov	r4, sl
 8019d10:	2205      	movs	r2, #5
 8019d12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019d16:	4853      	ldr	r0, [pc, #332]	@ (8019e64 <_vfiprintf_r+0x21c>)
 8019d18:	f7e6 fa82 	bl	8000220 <memchr>
 8019d1c:	9a04      	ldr	r2, [sp, #16]
 8019d1e:	b9d8      	cbnz	r0, 8019d58 <_vfiprintf_r+0x110>
 8019d20:	06d1      	lsls	r1, r2, #27
 8019d22:	bf44      	itt	mi
 8019d24:	2320      	movmi	r3, #32
 8019d26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d2a:	0713      	lsls	r3, r2, #28
 8019d2c:	bf44      	itt	mi
 8019d2e:	232b      	movmi	r3, #43	@ 0x2b
 8019d30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8019d34:	f89a 3000 	ldrb.w	r3, [sl]
 8019d38:	2b2a      	cmp	r3, #42	@ 0x2a
 8019d3a:	d015      	beq.n	8019d68 <_vfiprintf_r+0x120>
 8019d3c:	9a07      	ldr	r2, [sp, #28]
 8019d3e:	4654      	mov	r4, sl
 8019d40:	2000      	movs	r0, #0
 8019d42:	f04f 0c0a 	mov.w	ip, #10
 8019d46:	4621      	mov	r1, r4
 8019d48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019d4c:	3b30      	subs	r3, #48	@ 0x30
 8019d4e:	2b09      	cmp	r3, #9
 8019d50:	d94b      	bls.n	8019dea <_vfiprintf_r+0x1a2>
 8019d52:	b1b0      	cbz	r0, 8019d82 <_vfiprintf_r+0x13a>
 8019d54:	9207      	str	r2, [sp, #28]
 8019d56:	e014      	b.n	8019d82 <_vfiprintf_r+0x13a>
 8019d58:	eba0 0308 	sub.w	r3, r0, r8
 8019d5c:	fa09 f303 	lsl.w	r3, r9, r3
 8019d60:	4313      	orrs	r3, r2
 8019d62:	9304      	str	r3, [sp, #16]
 8019d64:	46a2      	mov	sl, r4
 8019d66:	e7d2      	b.n	8019d0e <_vfiprintf_r+0xc6>
 8019d68:	9b03      	ldr	r3, [sp, #12]
 8019d6a:	1d19      	adds	r1, r3, #4
 8019d6c:	681b      	ldr	r3, [r3, #0]
 8019d6e:	9103      	str	r1, [sp, #12]
 8019d70:	2b00      	cmp	r3, #0
 8019d72:	bfbb      	ittet	lt
 8019d74:	425b      	neglt	r3, r3
 8019d76:	f042 0202 	orrlt.w	r2, r2, #2
 8019d7a:	9307      	strge	r3, [sp, #28]
 8019d7c:	9307      	strlt	r3, [sp, #28]
 8019d7e:	bfb8      	it	lt
 8019d80:	9204      	strlt	r2, [sp, #16]
 8019d82:	7823      	ldrb	r3, [r4, #0]
 8019d84:	2b2e      	cmp	r3, #46	@ 0x2e
 8019d86:	d10a      	bne.n	8019d9e <_vfiprintf_r+0x156>
 8019d88:	7863      	ldrb	r3, [r4, #1]
 8019d8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8019d8c:	d132      	bne.n	8019df4 <_vfiprintf_r+0x1ac>
 8019d8e:	9b03      	ldr	r3, [sp, #12]
 8019d90:	1d1a      	adds	r2, r3, #4
 8019d92:	681b      	ldr	r3, [r3, #0]
 8019d94:	9203      	str	r2, [sp, #12]
 8019d96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8019d9a:	3402      	adds	r4, #2
 8019d9c:	9305      	str	r3, [sp, #20]
 8019d9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8019e74 <_vfiprintf_r+0x22c>
 8019da2:	7821      	ldrb	r1, [r4, #0]
 8019da4:	2203      	movs	r2, #3
 8019da6:	4650      	mov	r0, sl
 8019da8:	f7e6 fa3a 	bl	8000220 <memchr>
 8019dac:	b138      	cbz	r0, 8019dbe <_vfiprintf_r+0x176>
 8019dae:	9b04      	ldr	r3, [sp, #16]
 8019db0:	eba0 000a 	sub.w	r0, r0, sl
 8019db4:	2240      	movs	r2, #64	@ 0x40
 8019db6:	4082      	lsls	r2, r0
 8019db8:	4313      	orrs	r3, r2
 8019dba:	3401      	adds	r4, #1
 8019dbc:	9304      	str	r3, [sp, #16]
 8019dbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019dc2:	4829      	ldr	r0, [pc, #164]	@ (8019e68 <_vfiprintf_r+0x220>)
 8019dc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8019dc8:	2206      	movs	r2, #6
 8019dca:	f7e6 fa29 	bl	8000220 <memchr>
 8019dce:	2800      	cmp	r0, #0
 8019dd0:	d03f      	beq.n	8019e52 <_vfiprintf_r+0x20a>
 8019dd2:	4b26      	ldr	r3, [pc, #152]	@ (8019e6c <_vfiprintf_r+0x224>)
 8019dd4:	bb1b      	cbnz	r3, 8019e1e <_vfiprintf_r+0x1d6>
 8019dd6:	9b03      	ldr	r3, [sp, #12]
 8019dd8:	3307      	adds	r3, #7
 8019dda:	f023 0307 	bic.w	r3, r3, #7
 8019dde:	3308      	adds	r3, #8
 8019de0:	9303      	str	r3, [sp, #12]
 8019de2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019de4:	443b      	add	r3, r7
 8019de6:	9309      	str	r3, [sp, #36]	@ 0x24
 8019de8:	e76a      	b.n	8019cc0 <_vfiprintf_r+0x78>
 8019dea:	fb0c 3202 	mla	r2, ip, r2, r3
 8019dee:	460c      	mov	r4, r1
 8019df0:	2001      	movs	r0, #1
 8019df2:	e7a8      	b.n	8019d46 <_vfiprintf_r+0xfe>
 8019df4:	2300      	movs	r3, #0
 8019df6:	3401      	adds	r4, #1
 8019df8:	9305      	str	r3, [sp, #20]
 8019dfa:	4619      	mov	r1, r3
 8019dfc:	f04f 0c0a 	mov.w	ip, #10
 8019e00:	4620      	mov	r0, r4
 8019e02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019e06:	3a30      	subs	r2, #48	@ 0x30
 8019e08:	2a09      	cmp	r2, #9
 8019e0a:	d903      	bls.n	8019e14 <_vfiprintf_r+0x1cc>
 8019e0c:	2b00      	cmp	r3, #0
 8019e0e:	d0c6      	beq.n	8019d9e <_vfiprintf_r+0x156>
 8019e10:	9105      	str	r1, [sp, #20]
 8019e12:	e7c4      	b.n	8019d9e <_vfiprintf_r+0x156>
 8019e14:	fb0c 2101 	mla	r1, ip, r1, r2
 8019e18:	4604      	mov	r4, r0
 8019e1a:	2301      	movs	r3, #1
 8019e1c:	e7f0      	b.n	8019e00 <_vfiprintf_r+0x1b8>
 8019e1e:	ab03      	add	r3, sp, #12
 8019e20:	9300      	str	r3, [sp, #0]
 8019e22:	462a      	mov	r2, r5
 8019e24:	4b12      	ldr	r3, [pc, #72]	@ (8019e70 <_vfiprintf_r+0x228>)
 8019e26:	a904      	add	r1, sp, #16
 8019e28:	4630      	mov	r0, r6
 8019e2a:	f7fd fb9f 	bl	801756c <_printf_float>
 8019e2e:	4607      	mov	r7, r0
 8019e30:	1c78      	adds	r0, r7, #1
 8019e32:	d1d6      	bne.n	8019de2 <_vfiprintf_r+0x19a>
 8019e34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8019e36:	07d9      	lsls	r1, r3, #31
 8019e38:	d405      	bmi.n	8019e46 <_vfiprintf_r+0x1fe>
 8019e3a:	89ab      	ldrh	r3, [r5, #12]
 8019e3c:	059a      	lsls	r2, r3, #22
 8019e3e:	d402      	bmi.n	8019e46 <_vfiprintf_r+0x1fe>
 8019e40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8019e42:	f7fe f93f 	bl	80180c4 <__retarget_lock_release_recursive>
 8019e46:	89ab      	ldrh	r3, [r5, #12]
 8019e48:	065b      	lsls	r3, r3, #25
 8019e4a:	f53f af1f 	bmi.w	8019c8c <_vfiprintf_r+0x44>
 8019e4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8019e50:	e71e      	b.n	8019c90 <_vfiprintf_r+0x48>
 8019e52:	ab03      	add	r3, sp, #12
 8019e54:	9300      	str	r3, [sp, #0]
 8019e56:	462a      	mov	r2, r5
 8019e58:	4b05      	ldr	r3, [pc, #20]	@ (8019e70 <_vfiprintf_r+0x228>)
 8019e5a:	a904      	add	r1, sp, #16
 8019e5c:	4630      	mov	r0, r6
 8019e5e:	f7fd fe1d 	bl	8017a9c <_printf_i>
 8019e62:	e7e4      	b.n	8019e2e <_vfiprintf_r+0x1e6>
 8019e64:	0801c662 	.word	0x0801c662
 8019e68:	0801c66c 	.word	0x0801c66c
 8019e6c:	0801756d 	.word	0x0801756d
 8019e70:	08019c25 	.word	0x08019c25
 8019e74:	0801c668 	.word	0x0801c668

08019e78 <__swbuf_r>:
 8019e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019e7a:	460e      	mov	r6, r1
 8019e7c:	4614      	mov	r4, r2
 8019e7e:	4605      	mov	r5, r0
 8019e80:	b118      	cbz	r0, 8019e8a <__swbuf_r+0x12>
 8019e82:	6a03      	ldr	r3, [r0, #32]
 8019e84:	b90b      	cbnz	r3, 8019e8a <__swbuf_r+0x12>
 8019e86:	f7fd ffb3 	bl	8017df0 <__sinit>
 8019e8a:	69a3      	ldr	r3, [r4, #24]
 8019e8c:	60a3      	str	r3, [r4, #8]
 8019e8e:	89a3      	ldrh	r3, [r4, #12]
 8019e90:	071a      	lsls	r2, r3, #28
 8019e92:	d501      	bpl.n	8019e98 <__swbuf_r+0x20>
 8019e94:	6923      	ldr	r3, [r4, #16]
 8019e96:	b943      	cbnz	r3, 8019eaa <__swbuf_r+0x32>
 8019e98:	4621      	mov	r1, r4
 8019e9a:	4628      	mov	r0, r5
 8019e9c:	f000 f82a 	bl	8019ef4 <__swsetup_r>
 8019ea0:	b118      	cbz	r0, 8019eaa <__swbuf_r+0x32>
 8019ea2:	f04f 37ff 	mov.w	r7, #4294967295
 8019ea6:	4638      	mov	r0, r7
 8019ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019eaa:	6823      	ldr	r3, [r4, #0]
 8019eac:	6922      	ldr	r2, [r4, #16]
 8019eae:	1a98      	subs	r0, r3, r2
 8019eb0:	6963      	ldr	r3, [r4, #20]
 8019eb2:	b2f6      	uxtb	r6, r6
 8019eb4:	4283      	cmp	r3, r0
 8019eb6:	4637      	mov	r7, r6
 8019eb8:	dc05      	bgt.n	8019ec6 <__swbuf_r+0x4e>
 8019eba:	4621      	mov	r1, r4
 8019ebc:	4628      	mov	r0, r5
 8019ebe:	f7ff fdc1 	bl	8019a44 <_fflush_r>
 8019ec2:	2800      	cmp	r0, #0
 8019ec4:	d1ed      	bne.n	8019ea2 <__swbuf_r+0x2a>
 8019ec6:	68a3      	ldr	r3, [r4, #8]
 8019ec8:	3b01      	subs	r3, #1
 8019eca:	60a3      	str	r3, [r4, #8]
 8019ecc:	6823      	ldr	r3, [r4, #0]
 8019ece:	1c5a      	adds	r2, r3, #1
 8019ed0:	6022      	str	r2, [r4, #0]
 8019ed2:	701e      	strb	r6, [r3, #0]
 8019ed4:	6962      	ldr	r2, [r4, #20]
 8019ed6:	1c43      	adds	r3, r0, #1
 8019ed8:	429a      	cmp	r2, r3
 8019eda:	d004      	beq.n	8019ee6 <__swbuf_r+0x6e>
 8019edc:	89a3      	ldrh	r3, [r4, #12]
 8019ede:	07db      	lsls	r3, r3, #31
 8019ee0:	d5e1      	bpl.n	8019ea6 <__swbuf_r+0x2e>
 8019ee2:	2e0a      	cmp	r6, #10
 8019ee4:	d1df      	bne.n	8019ea6 <__swbuf_r+0x2e>
 8019ee6:	4621      	mov	r1, r4
 8019ee8:	4628      	mov	r0, r5
 8019eea:	f7ff fdab 	bl	8019a44 <_fflush_r>
 8019eee:	2800      	cmp	r0, #0
 8019ef0:	d0d9      	beq.n	8019ea6 <__swbuf_r+0x2e>
 8019ef2:	e7d6      	b.n	8019ea2 <__swbuf_r+0x2a>

08019ef4 <__swsetup_r>:
 8019ef4:	b538      	push	{r3, r4, r5, lr}
 8019ef6:	4b29      	ldr	r3, [pc, #164]	@ (8019f9c <__swsetup_r+0xa8>)
 8019ef8:	4605      	mov	r5, r0
 8019efa:	6818      	ldr	r0, [r3, #0]
 8019efc:	460c      	mov	r4, r1
 8019efe:	b118      	cbz	r0, 8019f08 <__swsetup_r+0x14>
 8019f00:	6a03      	ldr	r3, [r0, #32]
 8019f02:	b90b      	cbnz	r3, 8019f08 <__swsetup_r+0x14>
 8019f04:	f7fd ff74 	bl	8017df0 <__sinit>
 8019f08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019f0c:	0719      	lsls	r1, r3, #28
 8019f0e:	d422      	bmi.n	8019f56 <__swsetup_r+0x62>
 8019f10:	06da      	lsls	r2, r3, #27
 8019f12:	d407      	bmi.n	8019f24 <__swsetup_r+0x30>
 8019f14:	2209      	movs	r2, #9
 8019f16:	602a      	str	r2, [r5, #0]
 8019f18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8019f1c:	81a3      	strh	r3, [r4, #12]
 8019f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8019f22:	e033      	b.n	8019f8c <__swsetup_r+0x98>
 8019f24:	0758      	lsls	r0, r3, #29
 8019f26:	d512      	bpl.n	8019f4e <__swsetup_r+0x5a>
 8019f28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8019f2a:	b141      	cbz	r1, 8019f3e <__swsetup_r+0x4a>
 8019f2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8019f30:	4299      	cmp	r1, r3
 8019f32:	d002      	beq.n	8019f3a <__swsetup_r+0x46>
 8019f34:	4628      	mov	r0, r5
 8019f36:	f7fe ff2f 	bl	8018d98 <_free_r>
 8019f3a:	2300      	movs	r3, #0
 8019f3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8019f3e:	89a3      	ldrh	r3, [r4, #12]
 8019f40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8019f44:	81a3      	strh	r3, [r4, #12]
 8019f46:	2300      	movs	r3, #0
 8019f48:	6063      	str	r3, [r4, #4]
 8019f4a:	6923      	ldr	r3, [r4, #16]
 8019f4c:	6023      	str	r3, [r4, #0]
 8019f4e:	89a3      	ldrh	r3, [r4, #12]
 8019f50:	f043 0308 	orr.w	r3, r3, #8
 8019f54:	81a3      	strh	r3, [r4, #12]
 8019f56:	6923      	ldr	r3, [r4, #16]
 8019f58:	b94b      	cbnz	r3, 8019f6e <__swsetup_r+0x7a>
 8019f5a:	89a3      	ldrh	r3, [r4, #12]
 8019f5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8019f60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8019f64:	d003      	beq.n	8019f6e <__swsetup_r+0x7a>
 8019f66:	4621      	mov	r1, r4
 8019f68:	4628      	mov	r0, r5
 8019f6a:	f000 f883 	bl	801a074 <__smakebuf_r>
 8019f6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019f72:	f013 0201 	ands.w	r2, r3, #1
 8019f76:	d00a      	beq.n	8019f8e <__swsetup_r+0x9a>
 8019f78:	2200      	movs	r2, #0
 8019f7a:	60a2      	str	r2, [r4, #8]
 8019f7c:	6962      	ldr	r2, [r4, #20]
 8019f7e:	4252      	negs	r2, r2
 8019f80:	61a2      	str	r2, [r4, #24]
 8019f82:	6922      	ldr	r2, [r4, #16]
 8019f84:	b942      	cbnz	r2, 8019f98 <__swsetup_r+0xa4>
 8019f86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8019f8a:	d1c5      	bne.n	8019f18 <__swsetup_r+0x24>
 8019f8c:	bd38      	pop	{r3, r4, r5, pc}
 8019f8e:	0799      	lsls	r1, r3, #30
 8019f90:	bf58      	it	pl
 8019f92:	6962      	ldrpl	r2, [r4, #20]
 8019f94:	60a2      	str	r2, [r4, #8]
 8019f96:	e7f4      	b.n	8019f82 <__swsetup_r+0x8e>
 8019f98:	2000      	movs	r0, #0
 8019f9a:	e7f7      	b.n	8019f8c <__swsetup_r+0x98>
 8019f9c:	200001ac 	.word	0x200001ac

08019fa0 <_raise_r>:
 8019fa0:	291f      	cmp	r1, #31
 8019fa2:	b538      	push	{r3, r4, r5, lr}
 8019fa4:	4605      	mov	r5, r0
 8019fa6:	460c      	mov	r4, r1
 8019fa8:	d904      	bls.n	8019fb4 <_raise_r+0x14>
 8019faa:	2316      	movs	r3, #22
 8019fac:	6003      	str	r3, [r0, #0]
 8019fae:	f04f 30ff 	mov.w	r0, #4294967295
 8019fb2:	bd38      	pop	{r3, r4, r5, pc}
 8019fb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8019fb6:	b112      	cbz	r2, 8019fbe <_raise_r+0x1e>
 8019fb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8019fbc:	b94b      	cbnz	r3, 8019fd2 <_raise_r+0x32>
 8019fbe:	4628      	mov	r0, r5
 8019fc0:	f000 f830 	bl	801a024 <_getpid_r>
 8019fc4:	4622      	mov	r2, r4
 8019fc6:	4601      	mov	r1, r0
 8019fc8:	4628      	mov	r0, r5
 8019fca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019fce:	f000 b817 	b.w	801a000 <_kill_r>
 8019fd2:	2b01      	cmp	r3, #1
 8019fd4:	d00a      	beq.n	8019fec <_raise_r+0x4c>
 8019fd6:	1c59      	adds	r1, r3, #1
 8019fd8:	d103      	bne.n	8019fe2 <_raise_r+0x42>
 8019fda:	2316      	movs	r3, #22
 8019fdc:	6003      	str	r3, [r0, #0]
 8019fde:	2001      	movs	r0, #1
 8019fe0:	e7e7      	b.n	8019fb2 <_raise_r+0x12>
 8019fe2:	2100      	movs	r1, #0
 8019fe4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8019fe8:	4620      	mov	r0, r4
 8019fea:	4798      	blx	r3
 8019fec:	2000      	movs	r0, #0
 8019fee:	e7e0      	b.n	8019fb2 <_raise_r+0x12>

08019ff0 <raise>:
 8019ff0:	4b02      	ldr	r3, [pc, #8]	@ (8019ffc <raise+0xc>)
 8019ff2:	4601      	mov	r1, r0
 8019ff4:	6818      	ldr	r0, [r3, #0]
 8019ff6:	f7ff bfd3 	b.w	8019fa0 <_raise_r>
 8019ffa:	bf00      	nop
 8019ffc:	200001ac 	.word	0x200001ac

0801a000 <_kill_r>:
 801a000:	b538      	push	{r3, r4, r5, lr}
 801a002:	4d07      	ldr	r5, [pc, #28]	@ (801a020 <_kill_r+0x20>)
 801a004:	2300      	movs	r3, #0
 801a006:	4604      	mov	r4, r0
 801a008:	4608      	mov	r0, r1
 801a00a:	4611      	mov	r1, r2
 801a00c:	602b      	str	r3, [r5, #0]
 801a00e:	f7ea fbe1 	bl	80047d4 <_kill>
 801a012:	1c43      	adds	r3, r0, #1
 801a014:	d102      	bne.n	801a01c <_kill_r+0x1c>
 801a016:	682b      	ldr	r3, [r5, #0]
 801a018:	b103      	cbz	r3, 801a01c <_kill_r+0x1c>
 801a01a:	6023      	str	r3, [r4, #0]
 801a01c:	bd38      	pop	{r3, r4, r5, pc}
 801a01e:	bf00      	nop
 801a020:	20003e48 	.word	0x20003e48

0801a024 <_getpid_r>:
 801a024:	f7ea bbce 	b.w	80047c4 <_getpid>

0801a028 <__swhatbuf_r>:
 801a028:	b570      	push	{r4, r5, r6, lr}
 801a02a:	460c      	mov	r4, r1
 801a02c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a030:	2900      	cmp	r1, #0
 801a032:	b096      	sub	sp, #88	@ 0x58
 801a034:	4615      	mov	r5, r2
 801a036:	461e      	mov	r6, r3
 801a038:	da0d      	bge.n	801a056 <__swhatbuf_r+0x2e>
 801a03a:	89a3      	ldrh	r3, [r4, #12]
 801a03c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801a040:	f04f 0100 	mov.w	r1, #0
 801a044:	bf14      	ite	ne
 801a046:	2340      	movne	r3, #64	@ 0x40
 801a048:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801a04c:	2000      	movs	r0, #0
 801a04e:	6031      	str	r1, [r6, #0]
 801a050:	602b      	str	r3, [r5, #0]
 801a052:	b016      	add	sp, #88	@ 0x58
 801a054:	bd70      	pop	{r4, r5, r6, pc}
 801a056:	466a      	mov	r2, sp
 801a058:	f000 f848 	bl	801a0ec <_fstat_r>
 801a05c:	2800      	cmp	r0, #0
 801a05e:	dbec      	blt.n	801a03a <__swhatbuf_r+0x12>
 801a060:	9901      	ldr	r1, [sp, #4]
 801a062:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801a066:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801a06a:	4259      	negs	r1, r3
 801a06c:	4159      	adcs	r1, r3
 801a06e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801a072:	e7eb      	b.n	801a04c <__swhatbuf_r+0x24>

0801a074 <__smakebuf_r>:
 801a074:	898b      	ldrh	r3, [r1, #12]
 801a076:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801a078:	079d      	lsls	r5, r3, #30
 801a07a:	4606      	mov	r6, r0
 801a07c:	460c      	mov	r4, r1
 801a07e:	d507      	bpl.n	801a090 <__smakebuf_r+0x1c>
 801a080:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801a084:	6023      	str	r3, [r4, #0]
 801a086:	6123      	str	r3, [r4, #16]
 801a088:	2301      	movs	r3, #1
 801a08a:	6163      	str	r3, [r4, #20]
 801a08c:	b003      	add	sp, #12
 801a08e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a090:	ab01      	add	r3, sp, #4
 801a092:	466a      	mov	r2, sp
 801a094:	f7ff ffc8 	bl	801a028 <__swhatbuf_r>
 801a098:	9f00      	ldr	r7, [sp, #0]
 801a09a:	4605      	mov	r5, r0
 801a09c:	4639      	mov	r1, r7
 801a09e:	4630      	mov	r0, r6
 801a0a0:	f7fe feee 	bl	8018e80 <_malloc_r>
 801a0a4:	b948      	cbnz	r0, 801a0ba <__smakebuf_r+0x46>
 801a0a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a0aa:	059a      	lsls	r2, r3, #22
 801a0ac:	d4ee      	bmi.n	801a08c <__smakebuf_r+0x18>
 801a0ae:	f023 0303 	bic.w	r3, r3, #3
 801a0b2:	f043 0302 	orr.w	r3, r3, #2
 801a0b6:	81a3      	strh	r3, [r4, #12]
 801a0b8:	e7e2      	b.n	801a080 <__smakebuf_r+0xc>
 801a0ba:	89a3      	ldrh	r3, [r4, #12]
 801a0bc:	6020      	str	r0, [r4, #0]
 801a0be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801a0c2:	81a3      	strh	r3, [r4, #12]
 801a0c4:	9b01      	ldr	r3, [sp, #4]
 801a0c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801a0ca:	b15b      	cbz	r3, 801a0e4 <__smakebuf_r+0x70>
 801a0cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801a0d0:	4630      	mov	r0, r6
 801a0d2:	f000 f81d 	bl	801a110 <_isatty_r>
 801a0d6:	b128      	cbz	r0, 801a0e4 <__smakebuf_r+0x70>
 801a0d8:	89a3      	ldrh	r3, [r4, #12]
 801a0da:	f023 0303 	bic.w	r3, r3, #3
 801a0de:	f043 0301 	orr.w	r3, r3, #1
 801a0e2:	81a3      	strh	r3, [r4, #12]
 801a0e4:	89a3      	ldrh	r3, [r4, #12]
 801a0e6:	431d      	orrs	r5, r3
 801a0e8:	81a5      	strh	r5, [r4, #12]
 801a0ea:	e7cf      	b.n	801a08c <__smakebuf_r+0x18>

0801a0ec <_fstat_r>:
 801a0ec:	b538      	push	{r3, r4, r5, lr}
 801a0ee:	4d07      	ldr	r5, [pc, #28]	@ (801a10c <_fstat_r+0x20>)
 801a0f0:	2300      	movs	r3, #0
 801a0f2:	4604      	mov	r4, r0
 801a0f4:	4608      	mov	r0, r1
 801a0f6:	4611      	mov	r1, r2
 801a0f8:	602b      	str	r3, [r5, #0]
 801a0fa:	f7ea fbcb 	bl	8004894 <_fstat>
 801a0fe:	1c43      	adds	r3, r0, #1
 801a100:	d102      	bne.n	801a108 <_fstat_r+0x1c>
 801a102:	682b      	ldr	r3, [r5, #0]
 801a104:	b103      	cbz	r3, 801a108 <_fstat_r+0x1c>
 801a106:	6023      	str	r3, [r4, #0]
 801a108:	bd38      	pop	{r3, r4, r5, pc}
 801a10a:	bf00      	nop
 801a10c:	20003e48 	.word	0x20003e48

0801a110 <_isatty_r>:
 801a110:	b538      	push	{r3, r4, r5, lr}
 801a112:	4d06      	ldr	r5, [pc, #24]	@ (801a12c <_isatty_r+0x1c>)
 801a114:	2300      	movs	r3, #0
 801a116:	4604      	mov	r4, r0
 801a118:	4608      	mov	r0, r1
 801a11a:	602b      	str	r3, [r5, #0]
 801a11c:	f7ea fbca 	bl	80048b4 <_isatty>
 801a120:	1c43      	adds	r3, r0, #1
 801a122:	d102      	bne.n	801a12a <_isatty_r+0x1a>
 801a124:	682b      	ldr	r3, [r5, #0]
 801a126:	b103      	cbz	r3, 801a12a <_isatty_r+0x1a>
 801a128:	6023      	str	r3, [r4, #0]
 801a12a:	bd38      	pop	{r3, r4, r5, pc}
 801a12c:	20003e48 	.word	0x20003e48

0801a130 <_init>:
 801a130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a132:	bf00      	nop
 801a134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a136:	bc08      	pop	{r3}
 801a138:	469e      	mov	lr, r3
 801a13a:	4770      	bx	lr

0801a13c <_fini>:
 801a13c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a13e:	bf00      	nop
 801a140:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a142:	bc08      	pop	{r3}
 801a144:	469e      	mov	lr, r3
 801a146:	4770      	bx	lr
