<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 1.2: Synthesis vs. Simulation ‚Äî Accelerated HDL for Digital System Design</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/theme/white.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/vs2015.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="../../theme/ucf-hdl.css">
    <style>
        .two-col { display: flex; gap: 2em; }
        .two-col .col { flex: 1; }
        .panel { padding: 1em; border-radius: 8px; }
        .panel-sw { background: #F3E5F5; border: 2px solid #9C27B0; }
        .panel-hw { background: #E3F2FD; border: 2px solid #1565C0; }
        .panel-good { background: #E8F5E9; border: 2px solid #2E7D32; }
        .panel-bad { background: #FFEBEE; border: 2px solid #C62828; }
        .panel-neutral { background: #FFF8E1; border: 2px solid #F9A825; }
        .check { color: #2E7D32; font-weight: 700; }
        .cross { color: #C62828; font-weight: 700; }
    </style>
</head>
<body>
<div class="reveal">
<div class="slides">

<!-- TITLE SLIDE -->
<section class="title-slide" data-background-color="#000000">
    <div style="margin-bottom:1em;">
        <span style="color:#FFC904;font-weight:700;font-size:0.6em;letter-spacing:0.15em;text-transform:uppercase;">
            Day 1 ¬∑ Welcome to Hardware Thinking
        </span>
    </div>
    <h1 style="color:#FFC904;border-bottom:none;font-size:2.2em;">Synthesis vs. Simulation</h1>
    <p class="subtitle" style="color:#E8E8E4;">Video 2 of 4 ¬∑ ~10 minutes</p>
    <p class="course-info" style="color:#888;">UCF ¬∑ Department of ECE</p>
</section>

<section>
    <h2>One Source File, Two Consumers</h2>
    <div style="text-align:center;margin-top:1em;">
        <div style="display:inline-block;padding:0.5em 0.8em;border-radius:6px;font-weight:600;background:#FFF8E1;border:2px solid #F9A825;color:#E65100;">
            Your Verilog Source (<code>.v</code>)
        </div>
    </div>
    <div class="two-col" style="margin-top:1em;">
        <div class="panel panel-good fragment">
            <h3 style="color:#2E7D32;margin-top:0;">üî® Synthesis (Yosys)</h3>
            <p style="font-size:0.7em;">Converts Verilog ‚Üí netlist of FPGA primitives<br>(LUTs, flip-flops, I/O buffers, block RAM)</p>
            <p style="font-size:0.65em;color:#555;">Produces <strong>real, physical circuitry</strong></p>
        </div>
        <div class="panel" style="background:#E3F2FD;border:2px solid #1565C0;" >
            <h3 style="color:#1565C0;margin-top:0;" class="fragment">üî¨ Simulation (Icarus Verilog)</h3>
            <p style="font-size:0.7em;" class="fragment">Models behavior computationally<br>Respects delays, display statements, testbenches</p>
            <p style="font-size:0.65em;color:#555;" class="fragment">Produces a <strong>prediction</strong> of hardware behavior</p>
        </div>
    </div>
    <aside class="notes">The same Verilog source file gets consumed by two very different tools. Synthesis, Yosys in our case, converts it to real hardware primitives. Simulation, Icarus Verilog, models behavior computationally and produces waveforms.</aside>
</section>
<section>
    <h2>What Synthesis Ignores</h2>
    <p style="font-size:0.8em;">These constructs are <strong>simulation-only</strong>:</p>
    <pre class="sim-only"><code class="language-verilog" data-noescape><span class="fragment">initial begin              // ‚Üê Can't "start up" hardware</span>
<span class="fragment">    #10;                   // ‚Üê Can't tell gates to "wait"</span>
<span class="fragment">    $display("x = %b", x); // ‚Üê No printf in silicon</span>
<span class="fragment">    $dumpfile("dump.vcd");  // ‚Üê Waveform dump is a sim concept</span>
<span class="fragment">    $finish;               // ‚Üê Hardware doesn't "finish"</span>
<span class="fragment">end</span></code></pre>
    <div class="fragment callout" style="font-size:0.75em;">
        <strong>Key insight:</strong> Testbenches are simulation artifacts. Design modules must avoid these constructs.
    </div>
    <aside class="notes">This is critical. initial blocks, delay values, display statements, dumpfile, finish ‚Äî all simulation-only. Synthesis ignores them completely. Your testbenches are full of these. Your synthesizable design must avoid them.</aside>
</section>
<section>
    <h2>The Hidden Danger: Sim/Synth Mismatch</h2>
    <pre class="mistake"><code class="language-verilog">// In a DESIGN module (not testbench) ‚Äî DON'T DO THIS
always @(a or b) begin
    y = a & b;
    #10;           // Synthesis IGNORES this
    z = a | b;
end</code></pre>
    <div class="two-col fragment" style="margin-top:0.5em;">
        <div class="panel" style="background:#E3F2FD;border-left:4px solid #1565C0;font-size:0.7em;">
            <strong>Simulation:</strong> y updates, waits 10 units, then z updates.
        </div>
        <div class="panel panel-good" style="font-size:0.7em;">
            <strong>Synthesis:</strong> #10 ignored. Both update simultaneously.
        </div>
    </div>
    <div class="fragment callout-danger" style="font-size:0.8em;">
        <strong>The simulation lies to you.</strong> It shows sequential behavior that won't exist in hardware.
    </div>
    <aside class="notes">Here's the real danger. If you put a delay in a design module, simulation models the delay. But synthesis ignores it. Your simulation says one thing, your hardware does another. This is a simulation-synthesis mismatch.</aside>
</section>
<section>
    <h2>The Workflow Golden Rule</h2>
    <div class="golden-rule" style="margin-top:1em;font-size:1.3em;padding:1.2em;">
        Simulate first. Synthesize second. Program last.
    </div>
    <div style="margin-top:1.5em;">
        <p class="fragment" style="font-size:0.8em;"><span class="cross">‚úó</span> You <strong>cannot</strong> set breakpoints on an FPGA.</p>
        <p class="fragment" style="font-size:0.8em;"><span class="cross">‚úó</span> You <strong>cannot</strong> print from inside the chip <span style="color:#888;">(until Week 3 ‚Äî UART)</span></p>
        <p class="fragment" style="font-size:0.8em;"><span class="check">‚úì</span> Waveform simulation is your <strong>primary debugging tool</strong>.</p>
    </div>
    <aside class="notes">This is the golden rule of this course. Simulate first, synthesize second, program last. You cannot set breakpoints on an FPGA. You cannot print from inside the chip until we build UART in Week 3. Waveform simulation is your primary debugging tool.</aside>
</section>
<section>
    <h2>Our Complete Toolchain</h2>
    <div style="text-align:center;margin-top:0.5em;font-size:0.7em;">
        <p style="color:#2E7D32;font-weight:600;">Synthesis Path ‚Üí Real Hardware</p>
        <p>Verilog <code>.v</code> ‚Üí <strong>Yosys</strong> (synthesis) ‚Üí <strong>nextpnr</strong> (place &amp; route) ‚Üí <strong>icepack</strong> (bitstream) ‚Üí <strong>iceprog</strong> (program)</p>
    </div>
    <div style="text-align:center;margin-top:1em;font-size:0.7em;">
        <p style="color:#1565C0;font-weight:600;">Simulation Path ‚Üí Behavioral Prediction</p>
        <p>Verilog <code>.v</code> + <code>tb.v</code> ‚Üí <strong>iverilog</strong> (compile) ‚Üí <strong>vvp</strong> (simulate) ‚Üí <strong>GTKWave</strong> (waveforms)</p>
    </div>
    <div class="fragment callout" style="font-size:0.7em;margin-top:0.8em;">
        <strong>All free, open-source tools.</strong> No expensive licenses. Everything runs on Linux, macOS, and Windows.
    </div>
    <aside class="notes">Here's the complete toolchain. Synthesis path: Yosys, nextpnr, icepack, iceprog. Simulation path: iverilog, vvp, GTKWave. All free and open-source.</aside>
</section>
<section>
    <h2>Key Takeaways</h2>
    <div style="margin-top:0.5em;">
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">‚ë†</span>&ensp;Synthesis ‚Üí real hardware. Simulation ‚Üí behavioral prediction.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">‚ë°</span>&ensp;<code>initial</code>, <code>#delay</code>, <code>$display</code> are <strong>simulation-only</strong>.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">‚ë¢</span>&ensp;Sim/synth mismatches are real and dangerous.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">‚ë£</span>&ensp;<strong>Simulate first. Synthesize second. Program last.</strong>
        </p>
    </div>
</section>
<section data-background-color="#000000">
    <div style="text-align:center;">
        <p style="color:#FFC904;font-size:0.7em;font-weight:600;letter-spacing:0.1em;text-transform:uppercase;">Up Next</p>
        <h2 style="color:#FFFFFF;font-size:1.8em;">Anatomy of a Verilog Module</h2>
        <p style="color:#E8E8E4;font-size:0.8em;margin-top:0.5em;">Video 3 of 4 ¬∑ ~12 minutes</p>
        <p style="color:#888;font-size:0.6em;margin-top:2em;">Your first Verilog code ‚Äî ports, assign, and naming conventions.</p>
    </div>
</section>


</div></div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/highlight/highlight.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/notes/notes.min.js"></script>
<script>
Reveal.initialize({
    hash: true, slideNumber: 'c/t', showSlideNumber: 'all',
    width: 1280, height: 720, margin: 0.04,
    transition: 'slide', transitionSpeed: 'default', backgroundTransition: 'fade',
    plugins: [ RevealHighlight, RevealNotes ],
});
</script>
</body>
</html>