Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Thu Apr 17 14:08:00 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing_summary -file zynq_system_wrapper_timing_summary_routed.rpt -pb zynq_system_wrapper_timing_summary_routed.pb
| Design       : zynq_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
--------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 0 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 0 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.680        0.000                      0                 3936        0.055        0.000                      0                 3936        8.750        0.000                       0                  1795  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.047        0.000                      0                 3838        0.055        0.000                      0                 3838        8.750        0.000                       0                  1795  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              11.680        0.000                      0                   98        0.332        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.047ns  (required time - arrival time)
  Source:                 zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/pout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_write/len_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 2.595ns (33.947%)  route 5.049ns (66.053%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT6=1 SRLC32E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.108ns = ( 24.108 - 20.000 ) 
    Source Clock Delay      (SCD):    4.723ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.842     4.723    zynq_system_i/hhb_query_0/aclk
    SLICE_X38Y109                                                     r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/pout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.478     5.201 r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/pout_reg[2]/Q
                         net (fo=102, routed)         2.260     7.461    zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/pout_reg__0[2]
    SLICE_X36Y122        SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.301     7.762 r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/mem_reg[31][96]_srl32/Q
                         net (fo=14, routed)          0.472     8.234    zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/tmp_type
    SLICE_X41Y123        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  zynq_system_i/hhb_query_0/addr_buf[31]_i_3/O
                         net (fo=99, routed)          2.317    10.676    zynq_system_i/hhb_query_0/n_0_addr_buf[31]_i_3
    SLICE_X44Y113        LUT3 (Prop_lut3_I1_O)        0.124    10.800 r  zynq_system_i/hhb_query_0/len_buf[0]_i_5/O
                         net (fo=1, routed)           0.000    10.800    zynq_system_i/hhb_query_0/n_0_len_buf[0]_i_5
    SLICE_X44Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.350 r  zynq_system_i/hhb_query_0/len_buf_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.350    zynq_system_i/hhb_query_0/n_0_len_buf_reg[0]_i_2
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.464 r  zynq_system_i/hhb_query_0/len_buf_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.464    zynq_system_i/hhb_query_0/n_0_len_buf_reg[4]_i_1
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.578 r  zynq_system_i/hhb_query_0/len_buf_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.578    zynq_system_i/hhb_query_0/n_0_len_buf_reg[8]_i_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.692 r  zynq_system_i/hhb_query_0/len_buf_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.692    zynq_system_i/hhb_query_0/n_0_len_buf_reg[12]_i_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.806 r  zynq_system_i/hhb_query_0/len_buf_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.806    zynq_system_i/hhb_query_0/n_0_len_buf_reg[16]_i_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.920 r  zynq_system_i/hhb_query_0/len_buf_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.920    zynq_system_i/hhb_query_0/n_0_len_buf_reg[20]_i_1
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.034 r  zynq_system_i/hhb_query_0/len_buf_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.034    zynq_system_i/hhb_query_0/n_0_len_buf_reg[24]_i_1
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.368 r  zynq_system_i/hhb_query_0/len_buf_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.368    zynq_system_i/hhb_query_0/n_6_len_buf_reg[28]_i_1
    SLICE_X44Y120        FDRE                                         r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_write/len_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    22.376    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.467 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.641    24.108    zynq_system_i/hhb_query_0/aclk
    SLICE_X44Y120                                                     r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_write/len_buf_reg[29]/C
                         clock pessimism              0.546    24.654    
                         clock uncertainty           -0.302    24.352    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.062    24.414    zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/bus_write/len_buf_reg[29]
  -------------------------------------------------------------------
                         required time                         24.414    
                         arrival time                         -12.368    
  -------------------------------------------------------------------
                         slack                                 12.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 zynq_system_i/hhb_query_0/inst/hhb_query_U/a_addr_reg_151_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/mem_reg[31][91]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.639     1.834    zynq_system_i/hhb_query_0/aclk
    SLICE_X33Y109                                                     r  zynq_system_i/hhb_query_0/inst/hhb_query_U/a_addr_reg_151_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y109        FDRE (Prop_fdre_C_Q)         0.141     1.975 r  zynq_system_i/hhb_query_0/inst/hhb_query_U/a_addr_reg_151_reg[27]/Q
                         net (fo=1, routed)           0.112     2.087    zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_data[91]
    SLICE_X32Y110        SRLC32E                                      r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/mem_reg[31][91]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.909     2.282    zynq_system_i/hhb_query_0/aclk
    SLICE_X32Y110                                                     r  zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/mem_reg[31][91]_srl32/CLK
                         clock pessimism             -0.433     1.849    
    SLICE_X32Y110        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.032    zynq_system_i/hhb_query_0/inst/hhb_query_a_if_U/request_preprocessor/req_fifo/mem_reg[31][91]_srl32
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155     20.000  17.845  BUFGCTRL_X0Y16  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250     10.000  8.750   SLICE_X46Y127   zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250     10.000  8.750   SLICE_X38Y131   zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.680ns  (required time - arrival time)
  Source:                 zynq_system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 0.580ns (7.936%)  route 6.728ns (92.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.960ns = ( 23.960 - 20.000 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.780     2.780    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.881 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.843     4.724    zynq_system_i/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X43Y106                                                     r  zynq_system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y106        FDRE (Prop_fdre_C_Q)         0.456     5.180 r  zynq_system_i/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=44, routed)          1.269     6.449    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/aresetn
    SLICE_X32Y128        LUT1 (Prop_lut1_I0_O)        0.124     6.573 f  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/S_AXI_AID_Q[0]_i_1/O
                         net (fo=263, routed)         5.460    12.033    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_AID_Q[0]_i_1
    SLICE_X44Y10         FDPE                                         f  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.376    22.376    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.467 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        1.492    23.960    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X44Y10                                                      r  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.414    24.374    
                         clock uncertainty           -0.302    24.072    
    SLICE_X44Y10         FDPE (Recov_fdpe_C_PRE)     -0.359    23.713    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         23.713    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                 11.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.529%)  route 0.156ns (52.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.169     1.169    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.195 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.631     1.826    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X44Y131                                                     r  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.156     2.123    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/RD_RST
    SLICE_X42Y131        FDCE                                         f  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zynq_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.344     1.344    zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.373 r  zynq_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1796, routed)        0.901     2.274    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/aclk
    SLICE_X42Y131                                                     r  zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.416     1.858    
    SLICE_X42Y131        FDCE (Remov_fdce_C_CLR)     -0.067     1.791    zynq_system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.332    





