#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Thu May 18 11:32:21 2023
# Process ID: 5422
# Log file: /home/nourhan/Documents/AccDNN/build/ips_prj/vivado.log
# Journal file: /home/nourhan/Documents/AccDNN/build/ips_prj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.xpr
create_ip -name vio -vendor xilinx.com -library ip -module_name vio_0
generate_target {instantiation_template} [get_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
set_property -dict [list CONFIG.C_NUM_PROBE_IN {64} CONFIG.C_NUM_PROBE_OUT {64}] [get_ips vio_0]
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_example_project -force -dir /home/nourhan/Documents/AccDNN/build/ips_prj [get_ips  vio_0]
import_files -norecurse /home/nourhan/Documents/AccDNN/sim/lib/ddr3_dma/ddr3_dma_engineer.v
update_compile_order -fileset sources_1
remove_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/imports/ddr3_dma/ddr3_dma_engineer.v
set_property -dict [list CONFIG.C_NUM_PROBE_IN {1} CONFIG.C_NUM_PROBE_OUT {1} CONFIG.C_PROBE_IN0_WIDTH {4} CONFIG.C_PROBE_OUT0_WIDTH {2}] [get_ips vio_0]
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step  -noclean_dir
remove_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0/vio_0.xci
create_ip -name vio -vendor xilinx.com -library ip -module_name vio_0
set_property -dict [list CONFIG.C_PROBE_IN0_WIDTH {4} CONFIG.C_PROBE_OUT0_WIDTH {2}] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0_0/vio_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0_0/vio_0.xci]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
remove_files /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/vio_0_0/vio_0.xci
remove_files -fileset mul16_signed /home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.srcs/sources_1/ip/mul16_signed/mul16_signed.xci
delete_fileset mul16_signed
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
create_run synth_2 -flow {Vivado Synthesis 2013} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_2]
launch_runs synth_2 -jobs 8
wait_on_run synth_2
launch_runs impl_2 -jobs 8
wait_on_run impl_2
compile_simlib -simulator modelsim -simulator_exec_path {/home/nourhan/intelFPGA/20.1/modelsim_ase} -family all -language all -library all -dir {/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim}
compile_simlib -simulator modelsim -simulator_exec_path {/home/nourhan/intelFPGA/20.1/modelsim_ase/bin/} -family all -language all -library all -dir {/home/nourhan/Desktop/build/ips_prj/ips_prj.cache/compile_simlib/modelsim}
compile_simlib -simulator modelsim -simulator_exec_path {/home/nourhan/intelFPGA/20.1/modelsim_ase} -family all -language all -library all -dir {/home/nourhan/Documents/AccDNN/build/ips_prj/ips_prj.cache/compile_simlib/modelsim}
