// Seed: 1419274277
module module_0 (
    input tri id_0,
    input supply1 void id_1,
    input tri0 id_2,
    output wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8
);
  wire id_10, id_11;
endmodule
module module_1 (
    input wor id_0[-1 : 1 'b0],
    input tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4
);
  logic id_6;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3,
      id_2,
      id_1,
      id_4,
      id_4,
      id_1
  );
  logic id_7;
  ;
  assign id_3 = (1);
endmodule
