`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 16 2023 20:15:49 CST (May 16 2023 12:15:49 UTC)

module dut_Equal_14Ux9U_1U_4(in2, in1, out1);
  input [13:0] in2;
  input [8:0] in1;
  output out1;
  wire [13:0] in2;
  wire [8:0] in1;
  wire out1;
  wire eq_21_21_n_0, eq_21_21_n_1, eq_21_21_n_2, eq_21_21_n_3,
       eq_21_21_n_4, eq_21_21_n_5, eq_21_21_n_6, eq_21_21_n_7;
  wire eq_21_21_n_8, eq_21_21_n_9, eq_21_21_n_10, eq_21_21_n_11,
       eq_21_21_n_12;
  AND4XL eq_21_21_g71(.A (eq_21_21_n_12), .B (eq_21_21_n_3), .C
       (eq_21_21_n_9), .D (eq_21_21_n_0), .Y (out1));
  NOR4X1 eq_21_21_g72(.A (eq_21_21_n_11), .B (eq_21_21_n_10), .C
       (in2[9]), .D (eq_21_21_n_5), .Y (eq_21_21_n_12));
  NAND4XL eq_21_21_g73(.A (eq_21_21_n_7), .B (eq_21_21_n_6), .C
       (eq_21_21_n_4), .D (eq_21_21_n_2), .Y (eq_21_21_n_11));
  NAND2X1 eq_21_21_g74(.A (eq_21_21_n_1), .B (eq_21_21_n_8), .Y
       (eq_21_21_n_10));
  XNOR2X1 eq_21_21_g75(.A (in1[8]), .B (in2[8]), .Y (eq_21_21_n_9));
  XNOR2X1 eq_21_21_g76(.A (in1[0]), .B (in2[0]), .Y (eq_21_21_n_8));
  XNOR2X1 eq_21_21_g77(.A (in1[6]), .B (in2[6]), .Y (eq_21_21_n_7));
  XNOR2X1 eq_21_21_g78(.A (in1[5]), .B (in2[5]), .Y (eq_21_21_n_6));
  XOR2XL eq_21_21_g79(.A (in1[1]), .B (in2[1]), .Y (eq_21_21_n_5));
  XNOR2X1 eq_21_21_g80(.A (in1[4]), .B (in2[4]), .Y (eq_21_21_n_4));
  XNOR2X1 eq_21_21_g81(.A (in1[7]), .B (in2[7]), .Y (eq_21_21_n_3));
  XNOR2X1 eq_21_21_g82(.A (in1[3]), .B (in2[3]), .Y (eq_21_21_n_2));
  XNOR2X1 eq_21_21_g83(.A (in1[2]), .B (in2[2]), .Y (eq_21_21_n_1));
  NOR4X1 eq_21_21_g84(.A (in2[13]), .B (in2[12]), .C (in2[11]), .D
       (in2[10]), .Y (eq_21_21_n_0));
endmodule


