Write : 20 <= d0 (Interrupt Status Register)
Write : 108 <= 68 (Transmit FIFO )
Write : 108 <= 21 (Transmit FIFO )
Write : 120 <= 1 (RX FIFO Prog Depth)
Write : 100 <= d (Control Register)
Read from : 20, compare mask : 4, compare data : 4 (Interrupt Status Register)
Write : 20 <= 4 (Interrupt Status Register)
Write : 100 <= 25 (Control Register)
Write : 108 <= 69 (Transmit FIFO )
Read from : 100, compare mask : 0, compare data : 0 (Control Register)
Read from : 20, compare mask : 4, compare data : 4 (Interrupt Status Register)
Write : 20 <= 4 (Interrupt Status Register)
Read from : 20, compare mask : 8, compare data : 8 (Interrupt Status Register)
Write : 20 <= 8 (Interrupt Status Register)
Write : 100 <= 1 (Control Register)
Read from : 10c, compare mask : 0, compare data : 0 (Receive FIFO)
Read from : 10c, compare mask : 0, compare data : 0 (Receive FIFO)
End of app
Program ended with exit code: 0