{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559552706455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559552706455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 03:05:06 2019 " "Processing started: Mon Jun 03 03:05:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559552706455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1559552706455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off GAME_ARMV4_MODULE -c GAME_ARMV4_MODULE --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1559552706456 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1559552708136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1559552708136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "area_verificator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file area_verificator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AREA_VERIFICATOR_MODULE " "Found entity 1: AREA_VERIFICATOR_MODULE" {  } { { "AREA_VERIFICATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/AREA_VERIFICATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stored_images_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file stored_images_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 STORED_IMAGES_DECODER " "Found entity 1: STORED_IMAGES_DECODER" {  } { { "STORED_IMAGES_DECODER.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/STORED_IMAGES_DECODER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_MODULE " "Found entity 1: MEMORY_MODULE" {  } { { "MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_MODULE " "Found entity 1: COUNTER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/COUNTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CLK_HALF_DIV_MODULE.sv(7) " "Verilog HDL information at CLK_HALF_DIV_MODULE.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559552725196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/clk_half_div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/clk_half_div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_HALF_DIV_MODULE " "Found entity 1: CLK_HALF_DIV_MODULE" {  } { { "VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ENABLE_MODULE.sv(2) " "Verilog HDL Declaration information at ENABLE_MODULE.sv(2): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552725208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enable_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file enable_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ENABLE_MODULE " "Found entity 1: ENABLE_MODULE" {  } { { "ENABLE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal_comparator_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file equal_comparator_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EQUAL_COMPARATOR_MODULE " "Found entity 1: EQUAL_COMPARATOR_MODULE" {  } { { "EQUAL_COMPARATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/EQUAL_COMPARATOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_n_bits_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_N_BITS_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/two_bits_select_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/two_bits_select_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_BITS_SELECT_FOUR_DEMUX_MODULE " "Found entity 1: TWO_BITS_SELECT_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/TWO_BITS_SELECT_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_one_bit_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_one_bit_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ONE_BIT_SUBTRACTOR_MODULE " "Found entity 1: FULL_ONE_BIT_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_subtrator_module/full_n_bits_subtractor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_subtrator_module/full_n_bits_subtractor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_N_BITS_SUBTRACTOR_MODULE " "Found entity 1: FULL_N_BITS_SUBTRACTOR_MODULE" {  } { { "N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/one_bit_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/one_bit_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_MUX_MODULE " "Found entity 1: ONE_BIT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/ONE_BIT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/n_bits_one_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/n_bits_one_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ONE_SELECT_MUX_MODULE " "Found entity 1: N_BITS_ONE_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/N_BITS_ONE_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/four_n_bits_inputs_two_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE " "Found entity 1: FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/FOUR_N_BITS_INPUTS_TWO_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/two_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/two_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TWO_COMPLEMENTER_MODULE " "Found entity 1: TWO_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/TWO_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i ONE_COMPLEMENTER_MODULE.sv(3) " "Verilog HDL Declaration information at ONE_COMPLEMENTER_MODULE.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552725321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_complementer_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_complementer_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_COMPLEMENTER_MODULE " "Found entity 1: ONE_COMPLEMENTER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_COMPLEMENTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/one_bit_adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/one_bit_adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BIT_ADDER_MODULE " "Found entity 1: ONE_BIT_ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ONE_BIT_ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/adder_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/adder_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER_MODULE " "Found entity 1: ADDER_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/ADDER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_XOR " "Found entity 1: N_XOR" {  } { { "LOGIC_MODULES/N_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_OR " "Found entity 1: N_OR" {  } { { "LOGIC_MODULES/N_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_NOT " "Found entity 1: N_NOT" {  } { { "LOGIC_MODULES/N_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_OR.sv(3) " "Verilog HDL Declaration information at N_INPUTS_OR.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552725388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_OR " "Found entity 1: N_INPUTS_OR" {  } { { "LOGIC_MODULES/N_INPUTS_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i N_INPUTS_AND.sv(3) " "Verilog HDL Declaration information at N_INPUTS_AND.sv(3): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1559552725400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_inputs_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_inputs_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_INPUTS_AND " "Found entity 1: N_INPUTS_AND" {  } { { "LOGIC_MODULES/N_INPUTS_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_INPUTS_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_RIGHT " "Found entity 1: N_BITS_LOGIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_logic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_logic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_LOGIC_SHIFT_LEFT " "Found entity 1: N_BITS_LOGIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_LOGIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_right.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_RIGHT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_RIGHT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_RIGHT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_AND " "Found entity 1: N_AND" {  } { { "LOGIC_MODULES/N_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XOR " "Found entity 1: _XOR" {  } { { "LOGIC_MODULES/_XOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_xnor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_xnor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _XNOR " "Found entity 1: _XNOR" {  } { { "LOGIC_MODULES/_XNOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XNOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _OR " "Found entity 1: _OR" {  } { { "LOGIC_MODULES/_OR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_OR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOT " "Found entity 1: _NOT" {  } { { "LOGIC_MODULES/_NOT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nor.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NOR " "Found entity 1: _NOR" {  } { { "LOGIC_MODULES/_NOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_nand.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_nand.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _NAND " "Found entity 1: _NAND" {  } { { "LOGIC_MODULES/_NAND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NAND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _AND " "Found entity 1: _AND" {  } { { "LOGIC_MODULES/_AND.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_AND.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_add_sub_module/n_bits_add_sub_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_add_sub_module/n_bits_add_sub_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ADD_SUB_MODULE " "Found entity 1: N_BITS_ADD_SUB_MODULE" {  } { { "N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ADD_SUB_MODULE/N_BITS_ADD_SUB_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TESTBENCH_MODULE " "Found entity 1: TESTBENCH_MODULE" {  } { { "TESTBENCH_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/TESTBENCH_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/eight_n_bits_inputs_three_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE " "Found entity 1: EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/EIGHT_N_BITS_INPUTS_THREE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixteen_n_bits_inputs_four_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/SIXTEEN_N_BITS_INPUTS_FOUR_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_modules/n_bits_aritmetic_shift_left.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_modules/n_bits_aritmetic_shift_left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ARITMETIC_SHIFT_LEFT " "Found entity 1: N_BITS_ARITMETIC_SHIFT_LEFT" {  } { { "LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/N_BITS_ARITMETIC_SHIFT_LEFT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BITS_ALU_MODULE " "Found entity 1: N_BITS_ALU_MODULE" {  } { { "N_BITS_ALU_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_ALU_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725610 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SYNC_MODULE.sv(10) " "Verilog HDL information at SYNC_MODULE.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1559552725617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/sync_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/sync_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SYNC_MODULE " "Found entity 1: SYNC_MODULE" {  } { { "VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_module/vga_controller_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_module/vga_controller_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER_MODULE " "Found entity 1: VGA_CONTROLLER_MODULE" {  } { { "VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/four_bits_select_sixteen_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/four_bits_select_sixteen_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE " "Found entity 1: FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FOUR_BITS_SELECT_SIXTEEN_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new_instruction_verificator.sv 1 1 " "Found 1 design units, including 1 entities, in source file new_instruction_verificator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NEW_INSTRUCTION_VERIFICATOR " "Found entity 1: NEW_INSTRUCTION_VERIFICATOR" {  } { { "NEW_INSTRUCTION_VERIFICATOR.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/NEW_INSTRUCTION_VERIFICATOR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_MODULE " "Found entity 1: REGISTER_MODULE" {  } { { "REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_CONTROL_UNIT " "Found entity 1: INSTRUCTION_CONTROL_UNIT" {  } { { "INSTRUCTION_CONTROL_UNIT.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/INSTRUCTION_CONTROL_UNIT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE_MODULE " "Found entity 1: REGISTER_FILE_MODULE" {  } { { "REGISTER_FILE_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/REGISTER_FILE_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/thirty_two_n_bits_inputs_five_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE " "Found entity 1: THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/THIRTY_TWO_N_BITS_INPUTS_FIVE_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_mux_module/sixty_four_n_bits_inputs_six_bits_select_mux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE " "Found entity 1: SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE" {  } { { "N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_MUX_MODULE/SIXTY_FOUR_N_BITS_INPUTS_SIX_BITS_SELECT_MUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_instruction_memory_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_instruction_memory_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_INSTRUCTION_MEMORY_MODULE " "Found entity 1: GRAPHIC_INSTRUCTION_MEMORY_MODULE" {  } { { "GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_INSTRUCTION_MEMORY_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/six_bits_select_sixty_four_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE " "Found entity 1: SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/SIX_BITS_SELECT_SIXTY_FOUR_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/one_bits_select_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/one_bits_select_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ONE_BITS_SELECT_TWO_DEMUX_MODULE " "Found entity 1: ONE_BITS_SELECT_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/ONE_BITS_SELECT_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_bits_demux_module/five_bits_select_thirty_two_demux_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE " "Found entity 1: FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE" {  } { { "N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/N_BITS_DEMUX_MODULE/FIVE_BITS_SELECT_THIRTY_TWO_DEMUX_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic_register_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic_register_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GRAPHIC_REGISTER_MODULE " "Found entity 1: GRAPHIC_REGISTER_MODULE" {  } { { "GRAPHIC_REGISTER_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/GRAPHIC_REGISTER_MODULE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559552725796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1559552725796 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "POSX_MIN_Y AREA_VERIFICATOR_MODULE.sv(22) " "Verilog HDL error at AREA_VERIFICATOR_MODULE.sv(22): object \"POSX_MIN_Y\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "AREA_VERIFICATOR_MODULE.sv" "" { Text "C:/Users/aaron/Desktop/ARMv4/AREA_VERIFICATOR_MODULE.sv" 22 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1559552725797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg " "Generated suppressed messages file C:/Users/aaron/Desktop/ARMv4/output_files/GAME_ARMV4_MODULE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1559552725866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559552725904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 03 03:05:25 2019 " "Processing ended: Mon Jun 03 03:05:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559552725904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559552725904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559552725904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559552725904 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 1  " "Quartus Prime Flow was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1559552726665 ""}
