* Z:\mnt\design.r\spice\examples\4224-2.asc
XU1 N001 IN1 N004 N007 N006 N006 0 N005 IN2 N003 LTC4224-2
R1 OUT2 0 1.65
R2 N003 IN2 10m
M§Q1 N001 N004 OUT1 OUT1 FDS6911
R3 OUT1 0 5
R4 N001 IN1 15m
V1 IN2 0 PWL(0 0 +100n 3.3)
V2 IN1 0 PWL(0 0 +100n 5)
S1 N006 0 N008 0 SON
V3 N008 0 PWL(0 0 200m 0 +10n 1)
R5 IN1 N007 1K
M§Q2 N003 N005 OUT2 OUT2 FDS6911
C1 OUT1 0 150µ
C2 OUT2 0 150µ
S2 0 OUT1 N002 0 SSHORT
V4 N002 0 PULSE(0 1 500m 10n 10n 8m 100)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 5
.model SON SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
.model SSHORT SW(Ron=200m Roff=50 Vt=.5 Vh=-.3)
.lib LTC4224-2.sub
.backanno
.end
