// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F23C7 Package FBGA484
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F23C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_processor")
  (DATE "07/03/2021 17:13:54")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1681:1681:1681) (2141:2141:2141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (816:816:816) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (1323:1323:1323) (1134:1134:1134))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (1332:1332:1332) (1143:1143:1143))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1548:1548:1548) (1405:1405:1405))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (130:130:130) (178:178:178))
        (PORT datac (1318:1318:1318) (1130:1130:1130))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1548:1548:1548) (1405:1405:1405))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (1304:1304:1304) (1122:1122:1122))
        (PORT datac (129:129:129) (170:170:170))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (1331:1331:1331) (1142:1142:1142))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (397:397:397))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1309:1309:1309) (1131:1131:1131))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1348:1348:1348) (1552:1552:1552))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1348:1348:1348) (1552:1552:1552))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1155:1155:1155))
        (PORT datab (311:311:311) (377:377:377))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (1305:1305:1305) (1122:1122:1122))
        (PORT datac (321:321:321) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1548:1548:1548) (1405:1405:1405))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1327:1327:1327) (1138:1138:1138))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (292:292:292))
        (PORT datac (1270:1270:1270) (1097:1097:1097))
        (PORT datad (200:200:200) (244:244:244))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (458:458:458))
        (PORT datab (206:206:206) (264:264:264))
        (PORT datad (213:213:213) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1548:1548:1548) (1405:1405:1405))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (459:459:459))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (1324:1324:1324) (1135:1135:1135))
        (PORT datad (210:210:210) (260:260:260))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1268:1268:1268) (1096:1096:1096))
        (PORT datad (205:205:205) (249:249:249))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (408:408:408))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (1548:1548:1548) (1405:1405:1405))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (482:482:482))
        (PORT datad (664:664:664) (785:785:785))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT asdata (1671:1671:1671) (1474:1474:1474))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT asdata (486:486:486) (540:540:540))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT asdata (305:305:305) (345:345:345))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT asdata (298:298:298) (340:340:340))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (PORT datab (137:137:137) (189:189:189))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (202:202:202) (254:254:254))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (546:546:546) (606:606:606))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (207:207:207) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (135:135:135) (186:186:186))
        (PORT datac (202:202:202) (254:254:254))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (482:482:482) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (661:661:661))
        (PORT datad (628:628:628) (738:738:738))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (201:201:201) (254:254:254))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1170:1170:1170) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (577:577:577) (508:508:508))
        (PORT ena (482:482:482) (512:512:512))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (273:273:273))
        (PORT datab (432:432:432) (531:531:531))
        (PORT datac (468:468:468) (555:555:555))
        (PORT datad (636:636:636) (747:747:747))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (514:514:514) (586:586:586))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (514:514:514) (586:586:586))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (514:514:514) (586:586:586))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (199:199:199))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (514:514:514) (586:586:586))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (216:216:216))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (131:131:131) (179:179:179))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (321:321:321))
        (PORT datab (553:553:553) (660:660:660))
        (PORT datac (215:215:215) (268:268:268))
        (PORT datad (626:626:626) (735:735:735))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (514:514:514) (586:586:586))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (215:215:215))
        (PORT datab (432:432:432) (531:531:531))
        (PORT datac (203:203:203) (255:255:255))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (216:216:216))
        (PORT datab (146:146:146) (201:201:201))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (136:136:136) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (145:145:145) (200:200:200))
        (PORT datac (138:138:138) (185:185:185))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (217:217:217))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (279:279:279) (315:315:315))
        (PORT datad (411:411:411) (502:502:502))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (PORT datab (1469:1469:1469) (1273:1273:1273))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (410:410:410) (501:501:501))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (274:274:274))
        (PORT datab (431:431:431) (529:529:529))
        (PORT datac (470:470:470) (557:557:557))
        (PORT datad (638:638:638) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (270:270:270))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (120:120:120) (162:162:162))
        (PORT datad (415:415:415) (507:507:507))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (270:270:270))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (188:188:188) (235:235:235))
        (PORT datad (415:415:415) (506:506:506))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (416:416:416) (507:507:507))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (383:383:383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (431:431:431))
        (PORT datab (1532:1532:1532) (1331:1331:1331))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1094:1094:1094))
        (PORT datab (238:238:238) (296:296:296))
        (PORT datac (316:316:316) (386:386:386))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (429:429:429))
        (PORT datab (351:351:351) (421:421:421))
        (PORT datac (133:133:133) (177:177:177))
        (PORT datad (314:314:314) (379:379:379))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (408:408:408))
        (PORT datab (192:192:192) (230:230:230))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (423:423:423))
        (PORT datac (331:331:331) (406:406:406))
        (PORT datad (316:316:316) (380:380:380))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (172:172:172) (210:210:210))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (519:519:519) (567:567:567))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (163:163:163) (213:213:213))
        (PORT datac (133:133:133) (176:176:176))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (658:658:658) (600:600:600))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (257:257:257))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT clrn (519:519:519) (567:567:567))
        (PORT sload (533:533:533) (605:605:605))
        (PORT ena (636:636:636) (694:694:694))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (275:275:275))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (518:518:518))
        (PORT datab (249:249:249) (311:311:311))
        (PORT datac (433:433:433) (504:504:504))
        (PORT datad (432:432:432) (515:515:515))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (441:441:441) (477:477:477))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datac (232:232:232) (297:297:297))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (210:210:210) (265:265:265))
        (PORT datad (236:236:236) (287:287:287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (236:236:236) (287:287:287))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (637:637:637) (738:738:738))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (592:592:592))
        (PORT datac (1304:1304:1304) (1125:1125:1125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (369:369:369) (453:453:453))
        (PORT datad (534:534:534) (636:636:636))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (323:323:323))
        (PORT datab (1285:1285:1285) (1106:1106:1106))
        (PORT datac (1518:1518:1518) (1318:1318:1318))
        (PORT datad (237:237:237) (288:288:288))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1264:1264:1264) (1091:1091:1091))
        (PORT datad (213:213:213) (263:263:263))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (378:378:378))
        (PORT datab (172:172:172) (211:211:211))
        (PORT datad (162:162:162) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1183:1183:1183))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (517:517:517) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (PORT datab (495:495:495) (588:588:588))
        (PORT datac (608:608:608) (719:719:719))
        (PORT datad (491:491:491) (575:575:575))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (218:218:218))
        (PORT datab (235:235:235) (296:296:296))
        (PORT datac (328:328:328) (393:393:393))
        (PORT datad (306:306:306) (364:364:364))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (738:738:738))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (441:441:441) (477:477:477))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (478:478:478) (558:558:558))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (408:408:408))
        (PORT datab (193:193:193) (232:232:232))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (857:857:857))
        (PORT ena (759:759:759) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (503:503:503) (600:600:600))
        (PORT datac (606:606:606) (716:716:716))
        (PORT datad (479:479:479) (564:564:564))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT asdata (488:488:488) (545:545:545))
        (PORT clrn (785:785:785) (857:857:857))
        (PORT ena (759:759:759) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (743:743:743))
        (PORT datab (494:494:494) (587:587:587))
        (PORT datac (590:590:590) (688:688:688))
        (PORT datad (125:125:125) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (476:476:476) (566:566:566))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (857:857:857))
        (PORT ena (759:759:759) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datab (499:499:499) (596:596:596))
        (PORT datac (607:607:607) (718:718:718))
        (PORT datad (480:480:480) (565:565:565))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (206:206:206))
        (PORT datab (288:288:288) (333:333:333))
        (PORT datad (132:132:132) (175:175:175))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (625:625:625) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (285:285:285) (329:329:329))
        (PORT datad (132:132:132) (178:178:178))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (625:625:625) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (199:199:199))
        (PORT datab (285:285:285) (330:330:330))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (625:625:625) (681:681:681))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (204:204:204))
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (323:323:323) (385:385:385))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (329:329:329))
        (PORT datab (294:294:294) (340:340:340))
        (PORT datac (92:92:92) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (272:272:272))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (434:434:434))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (280:280:280))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (377:377:377) (433:433:433))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (279:279:279))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (275:275:275))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (282:282:282))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (212:212:212))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (282:282:282))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1649:1649:1649) (1454:1454:1454))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (352:352:352))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (385:385:385) (433:433:433))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (323:323:323) (364:364:364))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (385:385:385) (432:432:432))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (311:311:311) (351:351:351))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (382:382:382) (427:427:427))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (433:433:433))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (381:381:381) (427:427:427))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (549:549:549))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (397:397:397) (478:478:478))
        (PORT datac (326:326:326) (380:380:380))
        (PORT datad (201:201:201) (253:253:253))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (409:409:409))
        (PORT datab (236:236:236) (298:298:298))
        (PORT datac (339:339:339) (412:412:412))
        (PORT datad (163:163:163) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (463:463:463) (548:548:548))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (395:395:395) (476:476:476))
        (PORT datac (201:201:201) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (455:455:455) (535:535:535))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (PORT datac (330:330:330) (391:391:391))
        (PORT datad (199:199:199) (250:250:250))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (842:842:842) (983:983:983))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (480:480:480))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (189:189:189) (237:237:237))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT asdata (305:305:305) (345:345:345))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (598:598:598) (635:635:635))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (557:557:557))
        (PORT datad (188:188:188) (234:234:234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (394:394:394) (475:475:475))
        (PORT datac (189:189:189) (241:241:241))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (236:236:236))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (638:638:638) (698:698:698))
        (PORT sload (764:764:764) (869:869:869))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (473:473:473))
        (PORT datac (195:195:195) (249:249:249))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT asdata (665:665:665) (762:762:762))
        (PORT clrn (785:785:785) (857:857:857))
        (PORT ena (759:759:759) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (429:429:429))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (310:310:310) (351:351:351))
        (PORT clrn (598:598:598) (657:657:657))
        (PORT sload (584:584:584) (643:643:643))
        (PORT ena (473:473:473) (499:499:499))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (458:458:458) (539:539:539))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1179:1179:1179) (1191:1191:1191))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (377:377:377) (388:388:388))
        (PORT ena (733:733:733) (790:790:790))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (PORT datab (339:339:339) (405:405:405))
        (PORT datad (371:371:371) (446:446:446))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (611:611:611) (660:660:660))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (613:613:613))
        (PORT datab (513:513:513) (614:614:614))
        (PORT datad (489:489:489) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (1449:1449:1449) (1264:1264:1264))
        (PORT datad (666:666:666) (788:788:788))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (428:428:428) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datad (658:658:658) (779:779:779))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (428:428:428) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (663:663:663) (784:784:784))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (428:428:428) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (658:658:658) (778:778:778))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (428:428:428) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (366:366:366))
        (PORT datab (457:457:457) (540:540:540))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1184:1184:1184))
        (PORT asdata (509:509:509) (567:567:567))
        (PORT clrn (441:441:441) (477:477:477))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (415:415:415))
        (PORT datab (334:334:334) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (648:648:648))
        (PORT datab (553:553:553) (661:661:661))
        (PORT datac (371:371:371) (456:456:456))
        (PORT datad (626:626:626) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (315:315:315))
        (PORT datab (268:268:268) (336:336:336))
        (PORT datac (255:255:255) (324:324:324))
        (PORT datad (239:239:239) (297:297:297))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (218:218:218))
        (PORT datab (553:553:553) (660:660:660))
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (625:625:625) (735:735:735))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (403:403:403) (442:442:442))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (325:325:325))
        (PORT datab (356:356:356) (429:429:429))
        (PORT datac (258:258:258) (327:327:327))
        (PORT datad (240:240:240) (300:300:300))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (320:320:320))
        (PORT datab (272:272:272) (341:341:341))
        (PORT datac (263:263:263) (333:333:333))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (1464:1464:1464) (1268:1268:1268))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (516:516:516))
        (PORT datab (334:334:334) (403:403:403))
        (PORT datac (432:432:432) (503:503:503))
        (PORT datad (431:431:431) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (110:110:110) (141:141:141))
        (PORT datac (233:233:233) (299:299:299))
        (PORT datad (236:236:236) (287:287:287))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (903:903:903) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (903:903:903) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (903:903:903) (999:999:999))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (315:315:315))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (331:331:331) (391:391:391))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (807:807:807))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (326:326:326))
        (PORT datab (356:356:356) (429:429:429))
        (PORT datac (258:258:258) (328:328:328))
        (PORT datad (240:240:240) (301:301:301))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (247:247:247) (314:314:314))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (213:213:213) (268:268:268))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (314:314:314))
        (PORT datab (267:267:267) (336:336:336))
        (PORT datac (254:254:254) (323:323:323))
        (PORT datad (238:238:238) (296:296:296))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (319:319:319))
        (PORT datab (179:179:179) (218:218:218))
        (PORT datac (252:252:252) (319:319:319))
        (PORT datad (241:241:241) (302:302:302))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (807:807:807))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (300:300:300) (361:361:361))
        (PORT datad (103:103:103) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT ena (744:744:744) (807:807:807))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (322:322:322))
        (PORT datab (355:355:355) (428:428:428))
        (PORT datac (253:253:253) (322:322:322))
        (PORT datad (237:237:237) (298:298:298))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (269:269:269) (338:338:338))
        (PORT datac (257:257:257) (327:327:327))
        (PORT datad (233:233:233) (291:291:291))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (PORT datab (121:121:121) (155:155:155))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (744:744:744) (807:807:807))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (321:321:321))
        (PORT datab (355:355:355) (428:428:428))
        (PORT datac (251:251:251) (320:320:320))
        (PORT datad (236:236:236) (297:297:297))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (320:320:320))
        (PORT datab (175:175:175) (210:210:210))
        (PORT datac (247:247:247) (314:314:314))
        (PORT datad (235:235:235) (296:296:296))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (115:115:115) (150:150:150))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (367:367:367) (452:452:452))
        (PORT datad (514:514:514) (616:616:616))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (594:594:594))
        (PORT datac (370:370:370) (455:455:455))
        (PORT datad (516:516:516) (618:618:618))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1647:1647:1647) (1448:1448:1448))
        (PORT sload (491:491:491) (545:545:545))
        (PORT ena (484:484:484) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (296:296:296) (335:335:335))
        (PORT sload (491:491:491) (545:545:545))
        (PORT ena (484:484:484) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (491:491:491) (545:545:545))
        (PORT ena (484:484:484) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1181:1181:1181))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (295:295:295) (335:335:335))
        (PORT sload (491:491:491) (545:545:545))
        (PORT ena (484:484:484) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (612:612:612))
        (PORT datab (462:462:462) (545:545:545))
        (PORT datac (488:488:488) (590:590:590))
        (PORT datad (494:494:494) (590:590:590))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (614:614:614))
        (PORT datab (320:320:320) (384:384:384))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (489:489:489) (583:583:583))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (178:178:178) (213:213:213))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (595:595:595))
        (PORT datab (1468:1468:1468) (1273:1273:1273))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1182:1182:1182))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (390:390:390))
        (PORT datab (395:395:395) (483:483:483))
        (PORT datac (599:599:599) (699:699:699))
        (PORT datad (664:664:664) (785:785:785))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (389:389:389))
        (PORT datac (477:477:477) (556:556:556))
        (PORT datad (486:486:486) (580:580:580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (459:459:459) (543:543:543))
        (PORT datac (492:492:492) (594:594:594))
        (PORT datad (496:496:496) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (595:595:595))
        (PORT datad (607:607:607) (706:706:706))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (120:120:120) (154:154:154))
        (PORT datad (145:145:145) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|no_name_gen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (606:606:606))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datac (625:625:625) (729:729:729))
        (PORT datad (383:383:383) (461:461:461))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (499:499:499) (595:595:595))
        (PORT datac (491:491:491) (578:578:578))
        (PORT datad (515:515:515) (610:610:610))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (224:224:224))
        (PORT datab (144:144:144) (199:199:199))
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (627:627:627))
        (PORT datab (119:119:119) (154:154:154))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (514:514:514) (610:610:610))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (231:231:231))
        (PORT datab (148:148:148) (203:203:203))
        (PORT datac (221:221:221) (275:275:275))
        (PORT datad (136:136:136) (179:179:179))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (622:622:622))
        (PORT datab (535:535:535) (641:641:641))
        (PORT datac (105:105:105) (133:133:133))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (227:227:227))
        (PORT datab (146:146:146) (200:200:200))
        (PORT datac (218:218:218) (271:271:271))
        (PORT datad (139:139:139) (183:183:183))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (623:623:623))
        (PORT datab (119:119:119) (153:153:153))
        (PORT datad (519:519:519) (615:615:615))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1175:1175:1175) (1186:1186:1186))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (408:408:408) (428:428:428))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (483:483:483) (571:571:571))
        (PORT datad (129:129:129) (173:173:173))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (225:225:225))
        (PORT datab (153:153:153) (207:207:207))
        (PORT datac (99:99:99) (125:125:125))
        (PORT datad (139:139:139) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (516:516:516))
        (PORT datab (195:195:195) (240:240:240))
        (PORT datac (1635:1635:1635) (1422:1422:1422))
        (PORT datad (277:277:277) (318:318:318))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (600:600:600))
        (PORT datab (338:338:338) (406:406:406))
        (PORT datad (605:605:605) (704:704:704))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (405:405:405) (490:490:490))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (194:194:194) (239:239:239))
        (PORT datad (330:330:330) (387:387:387))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (229:229:229))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (138:138:138) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (194:194:194) (239:239:239))
        (PORT datac (410:410:410) (495:495:495))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (167:167:167) (230:230:230))
        (PORT datab (156:156:156) (210:210:210))
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (136:136:136) (179:179:179))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (182:182:182))
        (PORT datab (193:193:193) (239:239:239))
        (PORT datac (412:412:412) (498:498:498))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1174:1174:1174) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (407:407:407) (424:424:424))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1469:1469:1469) (1274:1274:1274))
        (PORT datad (480:480:480) (565:565:565))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (799:799:799) (878:878:878))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (444:444:444))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (785:785:785) (857:857:857))
        (PORT ena (759:759:759) (822:822:822))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (688:688:688))
        (PORT datab (493:493:493) (586:586:586))
        (PORT datac (605:605:605) (715:715:715))
        (PORT datad (122:122:122) (163:163:163))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode898w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (812:812:812))
        (PORT datab (489:489:489) (567:567:567))
        (PORT datac (585:585:585) (688:688:688))
        (PORT datad (434:434:434) (509:509:509))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE fast_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE fast_clock\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE clock_divider1\|counter\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clock_divider1\|counter)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE clock_divider1\|clockout\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE clock_divider1\|clockout)
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clock_divider1\|clockout\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (393:393:393) (426:426:426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE start_process\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (687:687:687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datad (2018:2018:2018) (2298:2298:2298))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[8\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE process_switch_buffer\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE process_switch_buffer\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (2519:2519:2519) (2282:2282:2282))
        (PORT ena (409:409:409) (429:429:429))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (136:136:136) (185:185:185))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datad (2018:2018:2018) (2299:2299:2299))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1173:1173:1173))
        (PORT asdata (538:538:538) (608:608:608))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode928w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (813:813:813))
        (PORT datab (486:486:486) (563:563:563))
        (PORT datac (577:577:577) (679:679:679))
        (PORT datad (430:430:430) (505:505:505))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (527:527:527))
        (PORT datab (261:261:261) (335:335:335))
        (PORT datac (229:229:229) (292:292:292))
        (PORT datad (233:233:233) (293:293:293))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (317:317:317))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (325:325:325))
        (PORT datab (414:414:414) (510:510:510))
        (PORT datac (355:355:355) (430:430:430))
        (PORT datad (223:223:223) (282:282:282))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (650:650:650))
        (PORT datad (539:539:539) (638:638:638))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (694:694:694))
        (PORT datab (545:545:545) (653:653:653))
        (PORT datac (550:550:550) (650:650:650))
        (PORT datad (405:405:405) (488:488:488))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (398:398:398) (485:485:485))
        (PORT datac (243:243:243) (316:316:316))
        (PORT datad (232:232:232) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (504:504:504))
        (PORT datad (338:338:338) (407:407:407))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (368:368:368))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (326:326:326) (367:367:367))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|NEXT_COMMAND\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1052:1052:1052) (1088:1088:1088))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|ControlUnit\|CONTROL_COMMAND\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1162:1162:1162))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (646:646:646))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datad (527:527:527) (627:627:627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE processor1\|ControlUnit\|WideOr38\~1clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1721:1721:1721) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|NEXT_COMMAND\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1055:1055:1055) (1092:1092:1092))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|ControlUnit\|CONTROL_COMMAND\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (159:159:159) (208:208:208))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode918w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (813:813:813))
        (PORT datab (487:487:487) (564:564:564))
        (PORT datac (580:580:580) (682:682:682))
        (PORT datad (432:432:432) (506:506:506))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1011w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (477:477:477))
        (PORT datab (376:376:376) (453:453:453))
        (PORT datac (468:468:468) (548:548:548))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1011w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (537:537:537))
        (PORT datac (584:584:584) (687:687:687))
        (PORT datad (674:674:674) (781:781:781))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (314:314:314))
        (PORT datab (396:396:396) (482:482:482))
        (PORT datac (246:246:246) (319:319:319))
        (PORT datad (231:231:231) (290:290:290))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr22\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (518:518:518))
        (PORT datab (520:520:520) (623:623:623))
        (PORT datac (223:223:223) (290:290:290))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (521:521:521))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (206:206:206) (248:248:248))
        (PORT datad (508:508:508) (601:601:601))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (320:320:320))
        (PORT datac (360:360:360) (435:435:435))
        (PORT datad (228:228:228) (288:288:288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (322:322:322))
        (PORT datab (415:415:415) (511:511:511))
        (PORT datac (358:358:358) (433:433:433))
        (PORT datad (226:226:226) (285:285:285))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Selector31\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (649:649:649))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (524:524:524) (620:620:620))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Selector31\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (412:412:412) (508:508:508))
        (PORT datac (91:91:91) (115:115:115))
        (PORT datad (524:524:524) (620:620:620))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE processor1\|ControlUnit\|Selector31\~2clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1778:1778:1778) (1970:1970:1970))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|read_enable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1062:1062:1062) (1099:1099:1099))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (497:497:497))
        (PORT datab (584:584:584) (691:691:691))
        (PORT datac (403:403:403) (486:486:486))
        (PORT datad (402:402:402) (488:488:488))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (504:504:504))
        (PORT datab (582:582:582) (689:689:689))
        (PORT datac (397:397:397) (480:480:480))
        (PORT datad (397:397:397) (483:483:483))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (494:494:494))
        (PORT datab (585:585:585) (692:692:692))
        (PORT datac (405:405:405) (488:488:488))
        (PORT datad (404:404:404) (490:490:490))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (393:393:393) (479:479:479))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (654:654:654) (766:766:766))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr19\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (482:482:482))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|read_enable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (174:174:174) (212:212:212))
        (PORT datac (1043:1043:1043) (1075:1075:1075))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (572:572:572))
        (PORT datab (247:247:247) (316:316:316))
        (PORT datac (515:515:515) (617:617:617))
        (PORT datad (378:378:378) (460:460:460))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr24\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (570:570:570))
        (PORT datab (250:250:250) (319:319:319))
        (PORT datac (517:517:517) (619:619:619))
        (PORT datad (377:377:377) (458:458:458))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr24\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (506:506:506) (605:605:605))
        (PORT datad (514:514:514) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr24\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (565:565:565))
        (PORT datab (256:256:256) (326:326:326))
        (PORT datac (521:521:521) (624:624:624))
        (PORT datad (373:373:373) (455:455:455))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr24\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (515:515:515) (606:606:606))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|read_enable\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (397:397:397))
        (PORT datac (1046:1046:1046) (1079:1079:1079))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (648:648:648))
        (PORT datad (402:402:402) (486:486:486))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (316:316:316))
        (PORT datab (419:419:419) (516:516:516))
        (PORT datac (364:364:364) (440:440:440))
        (PORT datad (233:233:233) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (647:647:647))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datad (526:526:526) (625:625:625))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (113:113:113) (145:145:145))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|read_enable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (1048:1048:1048) (1082:1082:1082))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (439:439:439))
        (PORT datab (529:529:529) (613:613:613))
        (PORT datac (353:353:353) (410:410:410))
        (PORT datad (535:535:535) (619:619:619))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (794:794:794))
        (PORT datab (585:585:585) (692:692:692))
        (PORT datac (404:404:404) (488:488:488))
        (PORT datad (403:403:403) (490:490:490))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (505:505:505))
        (PORT datad (371:371:371) (451:451:451))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (503:503:503))
        (PORT datab (582:582:582) (689:689:689))
        (PORT datac (398:398:398) (481:481:481))
        (PORT datad (398:398:398) (484:484:484))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (329:329:329) (383:383:383))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|read_enable\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (414:414:414))
        (PORT datac (1049:1049:1049) (1083:1083:1083))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (356:356:356))
        (PORT datac (369:369:369) (433:433:433))
        (PORT datad (487:487:487) (560:560:560))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (283:283:283))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (149:149:149))
        (PORT datac (373:373:373) (448:448:448))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (509:509:509))
        (PORT datab (496:496:496) (578:578:578))
        (PORT datac (167:167:167) (199:199:199))
        (PORT datad (497:497:497) (576:576:576))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (318:318:318))
        (PORT datab (246:246:246) (314:314:314))
        (PORT datac (363:363:363) (439:439:439))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Selector40\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (649:649:649))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (525:525:525) (621:621:621))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE processor1\|ControlUnit\|Selector40\~1clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1827:1827:1827) (2031:2031:2031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (493:493:493))
        (PORT datab (426:426:426) (521:521:521))
        (PORT datac (408:408:408) (492:492:492))
        (PORT datad (377:377:377) (458:458:458))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (795:795:795))
        (PORT datab (587:587:587) (695:695:695))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1115:1115:1115))
        (PORT datac (405:405:405) (457:457:457))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\[11\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (526:526:526))
        (PORT datac (381:381:381) (466:466:466))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (285:285:285))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode888w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (814:814:814))
        (PORT datab (485:485:485) (562:562:562))
        (PORT datac (574:574:574) (676:676:676))
        (PORT datad (429:429:429) (503:503:503))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode978w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (480:480:480))
        (PORT datab (375:375:375) (453:453:453))
        (PORT datac (469:469:469) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode978w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (531:531:531))
        (PORT datac (573:573:573) (675:675:675))
        (PORT datad (675:675:675) (783:783:783))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (472:472:472))
        (PORT datac (730:730:730) (841:841:841))
        (PORT datad (366:366:366) (431:431:431))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (686:686:686))
        (PORT datab (427:427:427) (515:515:515))
        (PORT datac (384:384:384) (465:465:465))
        (PORT datad (285:285:285) (337:337:337))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr32\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (507:507:507))
        (PORT datab (546:546:546) (654:654:654))
        (PORT datac (556:556:556) (668:668:668))
        (PORT datad (405:405:405) (488:488:488))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr32\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (550:550:550) (650:650:650))
        (PORT datad (337:337:337) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|increment\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datac (1054:1054:1054) (1090:1090:1090))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (459:459:459))
        (PORT datab (553:553:553) (647:647:647))
        (PORT datac (612:612:612) (727:727:727))
        (PORT datad (288:288:288) (330:330:330))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (565:565:565))
        (PORT datab (257:257:257) (327:327:327))
        (PORT datac (522:522:522) (625:625:625))
        (PORT datad (373:373:373) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (573:573:573))
        (PORT datab (249:249:249) (319:319:319))
        (PORT datac (517:517:517) (619:619:619))
        (PORT datad (378:378:378) (460:460:460))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (148:148:148))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (508:508:508) (607:607:607))
        (PORT datad (514:514:514) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1116:1116:1116))
        (PORT datab (191:191:191) (229:229:229))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\[7\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datac (382:382:382) (468:468:468))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (149:149:149) (199:199:199))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (670:670:670))
        (PORT datab (357:357:357) (436:436:436))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (534:534:534))
        (PORT datab (256:256:256) (326:326:326))
        (PORT datad (446:446:446) (537:537:537))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (1053:1053:1053) (1083:1083:1083))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|data_out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (434:434:434))
        (PORT datac (345:345:345) (412:412:412))
        (PORT datad (666:666:666) (765:765:765))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (573:573:573) (670:670:670))
        (PORT ena (485:485:485) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (473:473:473))
        (PORT datab (730:730:730) (862:862:862))
        (PORT datac (731:731:731) (842:842:842))
        (PORT datad (364:364:364) (429:429:429))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (670:670:670))
        (PORT datab (367:367:367) (445:445:445))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (573:573:573) (670:670:670))
        (PORT ena (485:485:485) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (472:472:472))
        (PORT datab (727:727:727) (859:859:859))
        (PORT datac (774:774:774) (885:885:885))
        (PORT datad (366:366:366) (431:431:431))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (669:669:669))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (343:343:343) (414:414:414))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (573:573:573) (670:670:670))
        (PORT ena (485:485:485) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode861w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (812:812:812))
        (PORT datab (488:488:488) (565:565:565))
        (PORT datac (582:582:582) (685:685:685))
        (PORT datad (433:433:433) (508:508:508))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode949w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (160:160:160) (216:216:216))
        (PORT datad (146:146:146) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode861w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (611:611:611))
        (PORT datab (632:632:632) (734:734:734))
        (PORT datad (379:379:379) (452:452:452))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (473:473:473))
        (PORT datac (711:711:711) (804:804:804))
        (PORT datad (364:364:364) (428:428:428))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (397:397:397))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (337:337:337) (411:411:411))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (437:437:437))
        (PORT datab (489:489:489) (571:571:571))
        (PORT datac (162:162:162) (190:190:190))
        (PORT datad (493:493:493) (571:571:571))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (234:234:234) (292:292:292))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1022w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (538:538:538))
        (PORT datac (586:586:586) (689:689:689))
        (PORT datad (673:673:673) (781:781:781))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (473:473:473))
        (PORT datab (514:514:514) (599:599:599))
        (PORT datad (362:362:362) (426:426:426))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode989w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (534:534:534))
        (PORT datac (579:579:579) (681:681:681))
        (PORT datad (675:675:675) (783:783:783))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1421:1421:1421))
        (PORT clk (1354:1354:1354) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (567:567:567) (664:664:664))
        (PORT d[1] (1113:1113:1113) (1276:1276:1276))
        (PORT d[2] (1087:1087:1087) (1260:1260:1260))
        (PORT d[3] (1099:1099:1099) (1278:1278:1278))
        (PORT d[4] (1473:1473:1473) (1716:1716:1716))
        (PORT d[5] (733:733:733) (856:856:856))
        (PORT d[6] (585:585:585) (689:689:689))
        (PORT d[7] (2519:2519:2519) (2956:2956:2956))
        (PORT d[8] (1103:1103:1103) (1301:1301:1301))
        (PORT d[9] (1449:1449:1449) (1701:1701:1701))
        (PORT d[10] (1005:1005:1005) (1151:1151:1151))
        (PORT d[11] (1502:1502:1502) (1794:1794:1794))
        (PORT d[12] (990:990:990) (1142:1142:1142))
        (PORT clk (1352:1352:1352) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1374:1374:1374))
        (PORT d[0] (561:561:561) (602:602:602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1104:1104:1104))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1451:1451:1451))
        (PORT d[1] (1268:1268:1268) (1457:1457:1457))
        (PORT d[2] (1724:1724:1724) (2011:2011:2011))
        (PORT d[3] (1756:1756:1756) (2067:2067:2067))
        (PORT d[4] (1375:1375:1375) (1561:1561:1561))
        (PORT d[5] (1320:1320:1320) (1513:1513:1513))
        (PORT d[6] (2297:2297:2297) (2656:2656:2656))
        (PORT d[7] (1292:1292:1292) (1481:1481:1481))
        (PORT d[8] (1316:1316:1316) (1517:1517:1517))
        (PORT d[9] (2211:2211:2211) (2510:2510:2510))
        (PORT d[10] (2189:2189:2189) (2539:2539:2539))
        (PORT d[11] (1978:1978:1978) (2298:2298:2298))
        (PORT d[12] (1630:1630:1630) (1861:1861:1861))
        (PORT clk (1332:1332:1332) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (952:952:952))
        (PORT clk (1332:1332:1332) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (PORT d[0] (1395:1395:1395) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode878w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (814:814:814))
        (PORT datab (485:485:485) (562:562:562))
        (PORT datac (576:576:576) (678:678:678))
        (PORT datad (430:430:430) (504:504:504))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode967w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (223:223:223))
        (PORT datab (163:163:163) (218:218:218))
        (PORT datad (144:144:144) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode967w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (614:614:614))
        (PORT datab (632:632:632) (733:733:733))
        (PORT datad (381:381:381) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1197:1197:1197))
        (PORT clk (1350:1350:1350) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1318:1318:1318))
        (PORT d[1] (1257:1257:1257) (1440:1440:1440))
        (PORT d[2] (1177:1177:1177) (1363:1363:1363))
        (PORT d[3] (1320:1320:1320) (1529:1529:1529))
        (PORT d[4] (1317:1317:1317) (1524:1524:1524))
        (PORT d[5] (1812:1812:1812) (2095:2095:2095))
        (PORT d[6] (1178:1178:1178) (1381:1381:1381))
        (PORT d[7] (987:987:987) (1156:1156:1156))
        (PORT d[8] (907:907:907) (1067:1067:1067))
        (PORT d[9] (1271:1271:1271) (1480:1480:1480))
        (PORT d[10] (1688:1688:1688) (1960:1960:1960))
        (PORT d[11] (934:934:934) (1093:1093:1093))
        (PORT d[12] (1907:1907:1907) (2202:2202:2202))
        (PORT clk (1348:1348:1348) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d[0] (938:938:938) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (781:781:781))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (901:901:901))
        (PORT d[1] (736:736:736) (870:870:870))
        (PORT d[2] (576:576:576) (682:682:682))
        (PORT d[3] (751:751:751) (882:882:882))
        (PORT d[4] (573:573:573) (676:676:676))
        (PORT d[5] (2186:2186:2186) (2493:2493:2493))
        (PORT d[6] (591:591:591) (709:709:709))
        (PORT d[7] (933:933:933) (1080:1080:1080))
        (PORT d[8] (878:878:878) (1029:1029:1029))
        (PORT d[9] (743:743:743) (870:870:870))
        (PORT d[10] (877:877:877) (1010:1010:1010))
        (PORT d[11] (923:923:923) (1077:1077:1077))
        (PORT d[12] (596:596:596) (697:697:697))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (706:706:706))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (925:925:925) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1197:1197:1197))
        (PORT asdata (689:689:689) (767:767:767))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1408:1408:1408) (1638:1638:1638))
        (PORT clk (1354:1354:1354) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1610:1610:1610))
        (PORT d[1] (1368:1368:1368) (1578:1578:1578))
        (PORT d[2] (1825:1825:1825) (2103:2103:2103))
        (PORT d[3] (1362:1362:1362) (1575:1575:1575))
        (PORT d[4] (1659:1659:1659) (1908:1908:1908))
        (PORT d[5] (1487:1487:1487) (1725:1725:1725))
        (PORT d[6] (1456:1456:1456) (1692:1692:1692))
        (PORT d[7] (1380:1380:1380) (1624:1624:1624))
        (PORT d[8] (1285:1285:1285) (1506:1506:1506))
        (PORT d[9] (1611:1611:1611) (1874:1874:1874))
        (PORT d[10] (1471:1471:1471) (1709:1709:1709))
        (PORT d[11] (1289:1289:1289) (1500:1500:1500))
        (PORT d[12] (1685:1685:1685) (1944:1944:1944))
        (PORT clk (1352:1352:1352) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1373:1373:1373))
        (PORT d[0] (786:786:786) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (1026:1026:1026))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1075:1075:1075))
        (PORT d[1] (932:932:932) (1090:1090:1090))
        (PORT d[2] (936:936:936) (1086:1086:1086))
        (PORT d[3] (952:952:952) (1112:1112:1112))
        (PORT d[4] (1079:1079:1079) (1241:1241:1241))
        (PORT d[5] (1123:1123:1123) (1316:1316:1316))
        (PORT d[6] (1137:1137:1137) (1326:1326:1326))
        (PORT d[7] (922:922:922) (1070:1070:1070))
        (PORT d[8] (929:929:929) (1079:1079:1079))
        (PORT d[9] (967:967:967) (1133:1133:1133))
        (PORT d[10] (1489:1489:1489) (1759:1759:1759))
        (PORT d[11] (1132:1132:1132) (1319:1319:1319))
        (PORT d[12] (1274:1274:1274) (1467:1467:1467))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (926:926:926))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1119:1119:1119) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1185:1185:1185) (1197:1197:1197))
        (PORT asdata (842:842:842) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1349:1349:1349))
        (PORT clk (1337:1337:1337) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1450:1450:1450))
        (PORT d[1] (1341:1341:1341) (1511:1511:1511))
        (PORT d[2] (1342:1342:1342) (1526:1526:1526))
        (PORT d[3] (1603:1603:1603) (1829:1829:1829))
        (PORT d[4] (1597:1597:1597) (1896:1896:1896))
        (PORT d[5] (1281:1281:1281) (1468:1468:1468))
        (PORT d[6] (1232:1232:1232) (1401:1401:1401))
        (PORT d[7] (944:944:944) (1117:1117:1117))
        (PORT d[8] (1283:1283:1283) (1501:1501:1501))
        (PORT d[9] (1592:1592:1592) (1831:1831:1831))
        (PORT d[10] (1248:1248:1248) (1413:1413:1413))
        (PORT d[11] (1651:1651:1651) (1955:1955:1955))
        (PORT d[12] (1190:1190:1190) (1346:1346:1346))
        (PORT clk (1335:1335:1335) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (PORT d[0] (983:983:983) (1116:1116:1116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1274:1274:1274))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1496:1496:1496))
        (PORT d[1] (1432:1432:1432) (1616:1616:1616))
        (PORT d[2] (1428:1428:1428) (1589:1589:1589))
        (PORT d[3] (1001:1001:1001) (1192:1192:1192))
        (PORT d[4] (1421:1421:1421) (1593:1593:1593))
        (PORT d[5] (1533:1533:1533) (1743:1743:1743))
        (PORT d[6] (960:960:960) (1142:1142:1142))
        (PORT d[7] (1465:1465:1465) (1652:1652:1652))
        (PORT d[8] (1594:1594:1594) (1803:1803:1803))
        (PORT d[9] (1296:1296:1296) (1505:1505:1505))
        (PORT d[10] (985:985:985) (1153:1153:1153))
        (PORT d[11] (1146:1146:1146) (1344:1344:1344))
        (PORT d[12] (1580:1580:1580) (1815:1815:1815))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1354:1354:1354))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (1624:1624:1624) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (625:625:625))
        (PORT datab (200:200:200) (270:270:270))
        (PORT datad (1246:1246:1246) (1407:1407:1407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (838:838:838))
        (PORT datab (371:371:371) (432:432:432))
        (PORT datac (180:180:180) (244:244:244))
        (PORT datad (580:580:580) (655:655:655))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode938w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (811:811:811))
        (PORT datab (491:491:491) (569:569:569))
        (PORT datac (589:589:589) (693:693:693))
        (PORT datad (437:437:437) (512:512:512))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1033w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (224:224:224))
        (PORT datab (165:165:165) (221:221:221))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_b\|w_anode1033w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (539:539:539))
        (PORT datac (588:588:588) (692:692:692))
        (PORT datad (673:673:673) (780:780:780))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1697:1697:1697))
        (PORT clk (1360:1360:1360) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1441:1441:1441))
        (PORT d[1] (1188:1188:1188) (1375:1375:1375))
        (PORT d[2] (1083:1083:1083) (1253:1253:1253))
        (PORT d[3] (1430:1430:1430) (1647:1647:1647))
        (PORT d[4] (1445:1445:1445) (1661:1661:1661))
        (PORT d[5] (1104:1104:1104) (1285:1285:1285))
        (PORT d[6] (1221:1221:1221) (1415:1415:1415))
        (PORT d[7] (1967:1967:1967) (2315:2315:2315))
        (PORT d[8] (1331:1331:1331) (1569:1569:1569))
        (PORT d[9] (1593:1593:1593) (1859:1859:1859))
        (PORT d[10] (1359:1359:1359) (1563:1563:1563))
        (PORT d[11] (1965:1965:1965) (2329:2329:2329))
        (PORT d[12] (1506:1506:1506) (1721:1721:1721))
        (PORT clk (1358:1358:1358) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1379:1379:1379))
        (PORT d[0] (1078:1078:1078) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1312:1312:1312))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2288:2288:2288))
        (PORT d[1] (1474:1474:1474) (1701:1701:1701))
        (PORT d[2] (1468:1468:1468) (1711:1711:1711))
        (PORT d[3] (1172:1172:1172) (1393:1393:1393))
        (PORT d[4] (1709:1709:1709) (1940:1940:1940))
        (PORT d[5] (1502:1502:1502) (1726:1726:1726))
        (PORT d[6] (1217:1217:1217) (1449:1449:1449))
        (PORT d[7] (1463:1463:1463) (1675:1675:1675))
        (PORT d[8] (1494:1494:1494) (1718:1718:1718))
        (PORT d[9] (1785:1785:1785) (2039:2039:2039))
        (PORT d[10] (1615:1615:1615) (1873:1873:1873))
        (PORT d[11] (2172:2172:2172) (2526:2526:2526))
        (PORT d[12] (1494:1494:1494) (1717:1717:1717))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1361:1361:1361))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1296:1296:1296) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1520:1520:1520))
        (PORT clk (1349:1349:1349) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1639:1639:1639))
        (PORT d[1] (1352:1352:1352) (1555:1555:1555))
        (PORT d[2] (1250:1250:1250) (1440:1440:1440))
        (PORT d[3] (1333:1333:1333) (1531:1531:1531))
        (PORT d[4] (1275:1275:1275) (1468:1468:1468))
        (PORT d[5] (1269:1269:1269) (1467:1467:1467))
        (PORT d[6] (1393:1393:1393) (1609:1609:1609))
        (PORT d[7] (1765:1765:1765) (2080:2080:2080))
        (PORT d[8] (1502:1502:1502) (1763:1763:1763))
        (PORT d[9] (1783:1783:1783) (2072:2072:2072))
        (PORT d[10] (1335:1335:1335) (1531:1531:1531))
        (PORT d[11] (1673:1673:1673) (1993:1993:1993))
        (PORT d[12] (1332:1332:1332) (1528:1528:1528))
        (PORT clk (1347:1347:1347) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (PORT d[0] (800:800:800) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1499:1499:1499))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1739:1739:1739))
        (PORT d[1] (1649:1649:1649) (1896:1896:1896))
        (PORT d[2] (1332:1332:1332) (1560:1560:1560))
        (PORT d[3] (1353:1353:1353) (1585:1585:1585))
        (PORT d[4] (1885:1885:1885) (2138:2138:2138))
        (PORT d[5] (1671:1671:1671) (1913:1913:1913))
        (PORT d[6] (2092:2092:2092) (2414:2414:2414))
        (PORT d[7] (1651:1651:1651) (1894:1894:1894))
        (PORT d[8] (1665:1665:1665) (1912:1912:1912))
        (PORT d[9] (1583:1583:1583) (1804:1804:1804))
        (PORT d[10] (1416:1416:1416) (1642:1642:1642))
        (PORT d[11] (1958:1958:1958) (2276:2276:2276))
        (PORT d[12] (1687:1687:1687) (1939:1939:1939))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1353:1353:1353))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (1504:1504:1504) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode908w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (812:812:812))
        (PORT datab (488:488:488) (566:566:566))
        (PORT datac (583:583:583) (686:686:686))
        (PORT datad (433:433:433) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1000w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (162:162:162) (217:217:217))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|decode5\|w_anode908w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (444:444:444) (530:530:530))
        (PORT datac (572:572:572) (674:674:674))
        (PORT datad (675:675:675) (784:784:784))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1343:1343:1343))
        (PORT clk (1336:1336:1336) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1775:1775:1775))
        (PORT d[1] (1494:1494:1494) (1684:1684:1684))
        (PORT d[2] (1664:1664:1664) (1891:1891:1891))
        (PORT d[3] (1935:1935:1935) (2209:2209:2209))
        (PORT d[4] (1772:1772:1772) (2096:2096:2096))
        (PORT d[5] (1554:1554:1554) (1773:1773:1773))
        (PORT d[6] (1494:1494:1494) (1695:1695:1695))
        (PORT d[7] (938:938:938) (1111:1111:1111))
        (PORT d[8] (1111:1111:1111) (1303:1303:1303))
        (PORT d[9] (1900:1900:1900) (2181:2181:2181))
        (PORT d[10] (1489:1489:1489) (1674:1674:1674))
        (PORT d[11] (1481:1481:1481) (1766:1766:1766))
        (PORT d[12] (1505:1505:1505) (1700:1700:1700))
        (PORT clk (1334:1334:1334) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1356:1356:1356))
        (PORT d[0] (1187:1187:1187) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1634:1634:1634))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1691:1691:1691))
        (PORT d[1] (1722:1722:1722) (1939:1939:1939))
        (PORT d[2] (1558:1558:1558) (1776:1776:1776))
        (PORT d[3] (1281:1281:1281) (1501:1501:1501))
        (PORT d[4] (1755:1755:1755) (1965:1965:1965))
        (PORT d[5] (1807:1807:1807) (2045:2045:2045))
        (PORT d[6] (1110:1110:1110) (1306:1306:1306))
        (PORT d[7] (1800:1800:1800) (2040:2040:2040))
        (PORT d[8] (2071:2071:2071) (2335:2335:2335))
        (PORT d[9] (1475:1475:1475) (1707:1707:1707))
        (PORT d[10] (1118:1118:1118) (1296:1296:1296))
        (PORT d[11] (1487:1487:1487) (1728:1728:1728))
        (PORT d[12] (1760:1760:1760) (2017:2017:2017))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1698:1698:1698) (1843:1843:1843))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1823:1823:1823) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1208:1208:1208))
        (PORT datab (597:597:597) (699:699:699))
        (PORT datac (376:376:376) (455:455:455))
        (PORT datad (959:959:959) (1080:1080:1080))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1697:1697:1697))
        (PORT clk (1358:1358:1358) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1258:1258:1258) (1449:1449:1449))
        (PORT d[1] (1344:1344:1344) (1549:1549:1549))
        (PORT d[2] (1422:1422:1422) (1637:1637:1637))
        (PORT d[3] (1388:1388:1388) (1597:1597:1597))
        (PORT d[4] (1454:1454:1454) (1674:1674:1674))
        (PORT d[5] (1095:1095:1095) (1268:1268:1268))
        (PORT d[6] (1229:1229:1229) (1423:1423:1423))
        (PORT d[7] (1959:1959:1959) (2306:2306:2306))
        (PORT d[8] (1515:1515:1515) (1786:1786:1786))
        (PORT d[9] (1751:1751:1751) (2033:2033:2033))
        (PORT d[10] (1353:1353:1353) (1555:1555:1555))
        (PORT d[11] (1815:1815:1815) (2150:2150:2150))
        (PORT d[12] (1519:1519:1519) (1740:1740:1740))
        (PORT clk (1356:1356:1356) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1377:1377:1377))
        (PORT d[0] (921:921:921) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1304:1304:1304))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2276:2276:2276))
        (PORT d[1] (1636:1636:1636) (1884:1884:1884))
        (PORT d[2] (1452:1452:1452) (1690:1690:1690))
        (PORT d[3] (1315:1315:1315) (1545:1545:1545))
        (PORT d[4] (1872:1872:1872) (2117:2117:2117))
        (PORT d[5] (1521:1521:1521) (1752:1752:1752))
        (PORT d[6] (1206:1206:1206) (1439:1439:1439))
        (PORT d[7] (1637:1637:1637) (1877:1877:1877))
        (PORT d[8] (1515:1515:1515) (1747:1747:1747))
        (PORT d[9] (1443:1443:1443) (1653:1653:1653))
        (PORT d[10] (1614:1614:1614) (1872:1872:1872))
        (PORT d[11] (2171:2171:2171) (2525:2525:2525))
        (PORT d[12] (1495:1495:1495) (1718:1718:1718))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1642:1642:1642))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (1754:1754:1754) (1895:1895:1895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (1104:1104:1104))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (373:373:373) (451:451:451))
        (PORT datad (980:980:980) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (617:617:617) (710:710:710))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (337:337:337))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datad (148:148:148) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (469:469:469))
        (PORT datab (573:573:573) (653:653:653))
        (PORT datad (479:479:479) (552:552:552))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1744:1744:1744))
        (PORT clk (1359:1359:1359) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1371:1371:1371))
        (PORT d[1] (1172:1172:1172) (1355:1355:1355))
        (PORT d[2] (1295:1295:1295) (1501:1501:1501))
        (PORT d[3] (1168:1168:1168) (1362:1362:1362))
        (PORT d[4] (1647:1647:1647) (1893:1893:1893))
        (PORT d[5] (1698:1698:1698) (1970:1970:1970))
        (PORT d[6] (1308:1308:1308) (1516:1516:1516))
        (PORT d[7] (1023:1023:1023) (1193:1193:1193))
        (PORT d[8] (1252:1252:1252) (1467:1467:1467))
        (PORT d[9] (1257:1257:1257) (1469:1469:1469))
        (PORT d[10] (1689:1689:1689) (1965:1965:1965))
        (PORT d[11] (945:945:945) (1106:1106:1106))
        (PORT d[12] (1909:1909:1909) (2205:2205:2205))
        (PORT clk (1357:1357:1357) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d[0] (755:755:755) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (692:692:692) (806:806:806))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (720:720:720) (841:841:841))
        (PORT d[1] (580:580:580) (689:689:689))
        (PORT d[2] (598:598:598) (708:708:708))
        (PORT d[3] (620:620:620) (737:737:737))
        (PORT d[4] (741:741:741) (867:867:867))
        (PORT d[5] (1272:1272:1272) (1478:1478:1478))
        (PORT d[6] (621:621:621) (746:746:746))
        (PORT d[7] (759:759:759) (887:887:887))
        (PORT d[8] (847:847:847) (986:986:986))
        (PORT d[9] (747:747:747) (874:874:874))
        (PORT d[10] (1719:1719:1719) (2004:2004:2004))
        (PORT d[11] (929:929:929) (1084:1084:1084))
        (PORT d[12] (620:620:620) (723:723:723))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (675:675:675) (721:721:721))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (927:927:927) (986:986:986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1939:1939:1939))
        (PORT clk (1348:1348:1348) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1355:1355:1355))
        (PORT d[1] (1287:1287:1287) (1479:1479:1479))
        (PORT d[2] (1189:1189:1189) (1374:1374:1374))
        (PORT d[3] (1319:1319:1319) (1521:1521:1521))
        (PORT d[4] (1326:1326:1326) (1528:1528:1528))
        (PORT d[5] (1634:1634:1634) (1934:1934:1934))
        (PORT d[6] (1188:1188:1188) (1388:1388:1388))
        (PORT d[7] (1124:1124:1124) (1313:1313:1313))
        (PORT d[8] (1079:1079:1079) (1266:1266:1266))
        (PORT d[9] (895:895:895) (1054:1054:1054))
        (PORT d[10] (1875:1875:1875) (2176:2176:2176))
        (PORT d[11] (1072:1072:1072) (1256:1256:1256))
        (PORT d[12] (2068:2068:2068) (2382:2382:2382))
        (PORT clk (1346:1346:1346) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1368:1368:1368))
        (PORT d[0] (599:599:599) (662:662:662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (996:996:996))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (758:758:758) (878:878:878))
        (PORT d[1] (747:747:747) (880:880:880))
        (PORT d[2] (574:574:574) (675:675:675))
        (PORT d[3] (773:773:773) (908:908:908))
        (PORT d[4] (746:746:746) (873:873:873))
        (PORT d[5] (2167:2167:2167) (2471:2471:2471))
        (PORT d[6] (569:569:569) (675:675:675))
        (PORT d[7] (874:874:874) (1017:1017:1017))
        (PORT d[8] (556:556:556) (652:652:652))
        (PORT d[9] (769:769:769) (905:905:905))
        (PORT d[10] (914:914:914) (1059:1059:1059))
        (PORT d[11] (941:941:941) (1094:1094:1094))
        (PORT d[12] (578:578:578) (671:671:671))
        (PORT clk (1326:1326:1326) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1926:1926:1926))
        (PORT clk (1326:1326:1326) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1070:1070:1070) (1143:1143:1143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1707:1707:1707))
        (PORT clk (1358:1358:1358) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1382:1382:1382))
        (PORT d[1] (1350:1350:1350) (1557:1557:1557))
        (PORT d[2] (1479:1479:1479) (1713:1713:1713))
        (PORT d[3] (1191:1191:1191) (1391:1391:1391))
        (PORT d[4] (1513:1513:1513) (1747:1747:1747))
        (PORT d[5] (1510:1510:1510) (1755:1755:1755))
        (PORT d[6] (1617:1617:1617) (1872:1872:1872))
        (PORT d[7] (1339:1339:1339) (1570:1570:1570))
        (PORT d[8] (1121:1121:1121) (1323:1323:1323))
        (PORT d[9] (1427:1427:1427) (1661:1661:1661))
        (PORT d[10] (1492:1492:1492) (1734:1734:1734))
        (PORT d[11] (1146:1146:1146) (1344:1344:1344))
        (PORT d[12] (1719:1719:1719) (1985:1985:1985))
        (PORT clk (1356:1356:1356) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d[0] (949:949:949) (1064:1064:1064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (799:799:799))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (890:890:890))
        (PORT d[1] (783:783:783) (927:927:927))
        (PORT d[2] (764:764:764) (891:891:891))
        (PORT d[3] (789:789:789) (933:933:933))
        (PORT d[4] (742:742:742) (852:852:852))
        (PORT d[5] (1300:1300:1300) (1519:1519:1519))
        (PORT d[6] (1155:1155:1155) (1349:1349:1349))
        (PORT d[7] (931:931:931) (1078:1078:1078))
        (PORT d[8] (791:791:791) (930:930:930))
        (PORT d[9] (783:783:783) (920:920:920))
        (PORT d[10] (1482:1482:1482) (1748:1748:1748))
        (PORT d[11] (938:938:938) (1092:1092:1092))
        (PORT d[12] (1441:1441:1441) (1658:1658:1658))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1093:1093:1093))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (PORT d[0] (1260:1260:1260) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1296:1296:1296))
        (PORT clk (1337:1337:1337) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1620:1620:1620))
        (PORT d[1] (1481:1481:1481) (1670:1670:1670))
        (PORT d[2] (1779:1779:1779) (2014:2014:2014))
        (PORT d[3] (1783:1783:1783) (2036:2036:2036))
        (PORT d[4] (1595:1595:1595) (1894:1894:1894))
        (PORT d[5] (1519:1519:1519) (1727:1727:1727))
        (PORT d[6] (1484:1484:1484) (1683:1683:1683))
        (PORT d[7] (935:935:935) (1103:1103:1103))
        (PORT d[8] (1270:1270:1270) (1487:1487:1487))
        (PORT d[9] (2041:2041:2041) (2335:2335:2335))
        (PORT d[10] (1493:1493:1493) (1679:1679:1679))
        (PORT d[11] (1646:1646:1646) (1951:1951:1951))
        (PORT d[12] (1516:1516:1516) (1718:1718:1718))
        (PORT clk (1335:1335:1335) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1357:1357:1357))
        (PORT d[0] (990:990:990) (1120:1120:1120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1709:1709:1709))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1726:1726:1726))
        (PORT d[1] (1722:1722:1722) (1939:1939:1939))
        (PORT d[2] (1885:1885:1885) (2104:2104:2104))
        (PORT d[3] (1281:1281:1281) (1506:1506:1506))
        (PORT d[4] (1735:1735:1735) (1944:1944:1944))
        (PORT d[5] (1791:1791:1791) (2027:2027:2027))
        (PORT d[6] (1100:1100:1100) (1295:1295:1295))
        (PORT d[7] (1959:1959:1959) (2219:2219:2219))
        (PORT d[8] (1939:1939:1939) (2190:2190:2190))
        (PORT d[9] (1464:1464:1464) (1695:1695:1695))
        (PORT d[10] (1127:1127:1127) (1311:1311:1311))
        (PORT d[11] (1475:1475:1475) (1713:1713:1713))
        (PORT d[12] (1735:1735:1735) (1985:1985:1985))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1640:1640:1640))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (1927:1927:1927) (2082:2082:2082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (894:894:894))
        (PORT datab (331:331:331) (394:394:394))
        (PORT datac (447:447:447) (529:529:529))
        (PORT datad (711:711:711) (823:823:823))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (571:571:571))
        (PORT datab (594:594:594) (676:676:676))
        (PORT datac (447:447:447) (529:529:529))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1493:1493:1493))
        (PORT clk (1334:1334:1334) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1797:1797:1797))
        (PORT d[1] (1512:1512:1512) (1707:1707:1707))
        (PORT d[2] (1643:1643:1643) (1863:1863:1863))
        (PORT d[3] (1932:1932:1932) (2198:2198:2198))
        (PORT d[4] (1904:1904:1904) (2235:2235:2235))
        (PORT d[5] (1538:1538:1538) (1747:1747:1747))
        (PORT d[6] (1655:1655:1655) (1875:1875:1875))
        (PORT d[7] (764:764:764) (913:913:913))
        (PORT d[8] (1363:1363:1363) (1579:1579:1579))
        (PORT d[9] (2075:2075:2075) (2378:2378:2378))
        (PORT d[10] (1508:1508:1508) (1696:1696:1696))
        (PORT d[11] (1607:1607:1607) (1921:1921:1921))
        (PORT d[12] (1807:1807:1807) (2038:2038:2038))
        (PORT clk (1332:1332:1332) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1356:1356:1356))
        (PORT d[0] (1024:1024:1024) (1131:1131:1131))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1330:1330:1330))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1733:1733:1733))
        (PORT d[1] (1742:1742:1742) (1963:1963:1963))
        (PORT d[2] (1899:1899:1899) (2125:2125:2125))
        (PORT d[3] (1294:1294:1294) (1516:1516:1516))
        (PORT d[4] (1738:1738:1738) (1939:1939:1939))
        (PORT d[5] (1838:1838:1838) (2084:2084:2084))
        (PORT d[6] (1099:1099:1099) (1293:1293:1293))
        (PORT d[7] (1910:1910:1910) (2149:2149:2149))
        (PORT d[8] (1764:1764:1764) (1996:1996:1996))
        (PORT d[9] (1481:1481:1481) (1714:1714:1714))
        (PORT d[10] (1268:1268:1268) (1465:1465:1465))
        (PORT d[11] (1485:1485:1485) (1727:1727:1727))
        (PORT d[12] (1767:1767:1767) (2025:2025:2025))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1457:1457:1457))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (1673:1673:1673) (1798:1798:1798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1327:1327:1327))
        (PORT clk (1348:1348:1348) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1813:1813:1813))
        (PORT d[1] (1546:1546:1546) (1774:1774:1774))
        (PORT d[2] (1655:1655:1655) (1909:1909:1909))
        (PORT d[3] (1537:1537:1537) (1780:1780:1780))
        (PORT d[4] (1676:1676:1676) (1926:1926:1926))
        (PORT d[5] (1303:1303:1303) (1506:1506:1506))
        (PORT d[6] (1639:1639:1639) (1897:1897:1897))
        (PORT d[7] (1375:1375:1375) (1615:1615:1615))
        (PORT d[8] (1589:1589:1589) (1848:1848:1848))
        (PORT d[9] (1607:1607:1607) (1856:1856:1856))
        (PORT d[10] (1490:1490:1490) (1741:1741:1741))
        (PORT d[11] (1307:1307:1307) (1520:1520:1520))
        (PORT d[12] (1676:1676:1676) (1928:1928:1928))
        (PORT clk (1346:1346:1346) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1366:1366:1366))
        (PORT d[0] (1392:1392:1392) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (726:726:726) (859:859:859))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (1082:1082:1082))
        (PORT d[1] (936:936:936) (1094:1094:1094))
        (PORT d[2] (966:966:966) (1134:1134:1134))
        (PORT d[3] (956:956:956) (1106:1106:1106))
        (PORT d[4] (914:914:914) (1054:1054:1054))
        (PORT d[5] (913:913:913) (1067:1067:1067))
        (PORT d[6] (965:965:965) (1132:1132:1132))
        (PORT d[7] (934:934:934) (1082:1082:1082))
        (PORT d[8] (950:950:950) (1103:1103:1103))
        (PORT d[9] (1147:1147:1147) (1338:1338:1338))
        (PORT d[10] (1513:1513:1513) (1771:1771:1771))
        (PORT d[11] (1285:1285:1285) (1486:1486:1486))
        (PORT d[12] (1086:1086:1086) (1256:1256:1256))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1135:1135:1135))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1274:1274:1274) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (996:996:996))
        (PORT datab (601:601:601) (705:705:705))
        (PORT datac (371:371:371) (450:450:450))
        (PORT datad (1089:1089:1089) (1237:1237:1237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1206:1206:1206))
        (PORT clk (1354:1354:1354) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1641:1641:1641))
        (PORT d[1] (1353:1353:1353) (1559:1559:1559))
        (PORT d[2] (1250:1250:1250) (1442:1442:1442))
        (PORT d[3] (1256:1256:1256) (1446:1446:1446))
        (PORT d[4] (1272:1272:1272) (1469:1469:1469))
        (PORT d[5] (1407:1407:1407) (1625:1625:1625))
        (PORT d[6] (1385:1385:1385) (1598:1598:1598))
        (PORT d[7] (1772:1772:1772) (2089:2089:2089))
        (PORT d[8] (1502:1502:1502) (1762:1762:1762))
        (PORT d[9] (1783:1783:1783) (2072:2072:2072))
        (PORT d[10] (1181:1181:1181) (1360:1360:1360))
        (PORT d[11] (1846:1846:1846) (2191:2191:2191))
        (PORT d[12] (1485:1485:1485) (1696:1696:1696))
        (PORT clk (1352:1352:1352) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1372:1372:1372))
        (PORT d[0] (908:908:908) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1644:1644:1644))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1903:1903:1903))
        (PORT d[1] (1642:1642:1642) (1891:1891:1891))
        (PORT d[2] (1328:1328:1328) (1555:1555:1555))
        (PORT d[3] (1338:1338:1338) (1573:1573:1573))
        (PORT d[4] (1884:1884:1884) (2138:2138:2138))
        (PORT d[5] (1829:1829:1829) (2100:2100:2100))
        (PORT d[6] (2091:2091:2091) (2414:2414:2414))
        (PORT d[7] (1640:1640:1640) (1877:1877:1877))
        (PORT d[8] (1645:1645:1645) (1886:1886:1886))
        (PORT d[9] (1753:1753:1753) (1999:1999:1999))
        (PORT d[10] (1421:1421:1421) (1648:1648:1648))
        (PORT d[11] (2133:2133:2133) (2474:2474:2474))
        (PORT d[12] (1676:1676:1676) (1925:1925:1925))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1274:1274:1274))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (1472:1472:1472) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1334:1334:1334))
        (PORT clk (1352:1352:1352) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1611:1611:1611))
        (PORT d[1] (1530:1530:1530) (1757:1757:1757))
        (PORT d[2] (1824:1824:1824) (2105:2105:2105))
        (PORT d[3] (1365:1365:1365) (1588:1588:1588))
        (PORT d[4] (1815:1815:1815) (2081:2081:2081))
        (PORT d[5] (1473:1473:1473) (1708:1708:1708))
        (PORT d[6] (1508:1508:1508) (1750:1750:1750))
        (PORT d[7] (1528:1528:1528) (1785:1785:1785))
        (PORT d[8] (1306:1306:1306) (1534:1534:1534))
        (PORT d[9] (1630:1630:1630) (1897:1897:1897))
        (PORT d[10] (1317:1317:1317) (1538:1538:1538))
        (PORT d[11] (1312:1312:1312) (1529:1529:1529))
        (PORT d[12] (1515:1515:1515) (1748:1748:1748))
        (PORT clk (1350:1350:1350) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1371:1371:1371))
        (PORT d[0] (1095:1095:1095) (1224:1224:1224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1187:1187:1187))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (1103:1103:1103))
        (PORT d[1] (947:947:947) (1114:1114:1114))
        (PORT d[2] (942:942:942) (1097:1097:1097))
        (PORT d[3] (959:959:959) (1124:1124:1124))
        (PORT d[4] (1072:1072:1072) (1234:1234:1234))
        (PORT d[5] (1114:1114:1114) (1306:1306:1306))
        (PORT d[6] (1253:1253:1253) (1455:1455:1455))
        (PORT d[7] (941:941:941) (1096:1096:1096))
        (PORT d[8] (1040:1040:1040) (1195:1195:1195))
        (PORT d[9] (955:955:955) (1114:1114:1114))
        (PORT d[10] (1800:1800:1800) (2093:2093:2093))
        (PORT d[11] (1120:1120:1120) (1300:1300:1300))
        (PORT d[12] (1269:1269:1269) (1464:1464:1464))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1122:1122:1122))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (PORT d[0] (1556:1556:1556) (1731:1731:1731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (481:481:481))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1122:1122:1122) (1286:1286:1286))
        (PORT datad (902:902:902) (1012:1012:1012))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (190:190:190) (230:230:230))
        (PORT datad (147:147:147) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1555:1555:1555))
        (PORT clk (1331:1331:1331) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1596:1596:1596))
        (PORT d[1] (1350:1350:1350) (1538:1538:1538))
        (PORT d[2] (1435:1435:1435) (1665:1665:1665))
        (PORT d[3] (1355:1355:1355) (1561:1561:1561))
        (PORT d[4] (1390:1390:1390) (1601:1601:1601))
        (PORT d[5] (1578:1578:1578) (1857:1857:1857))
        (PORT d[6] (1345:1345:1345) (1553:1553:1553))
        (PORT d[7] (1293:1293:1293) (1528:1528:1528))
        (PORT d[8] (1273:1273:1273) (1506:1506:1506))
        (PORT d[9] (1262:1262:1262) (1463:1463:1463))
        (PORT d[10] (1176:1176:1176) (1386:1386:1386))
        (PORT d[11] (993:993:993) (1179:1179:1179))
        (PORT d[12] (1816:1816:1816) (2080:2080:2080))
        (PORT clk (1329:1329:1329) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1351:1351:1351))
        (PORT d[0] (1253:1253:1253) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1224:1224:1224))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1952:1952:1952))
        (PORT d[1] (1158:1158:1158) (1331:1331:1331))
        (PORT d[2] (2370:2370:2370) (2722:2722:2722))
        (PORT d[3] (934:934:934) (1073:1073:1073))
        (PORT d[4] (939:939:939) (1083:1083:1083))
        (PORT d[5] (1491:1491:1491) (1714:1714:1714))
        (PORT d[6] (1464:1464:1464) (1682:1682:1682))
        (PORT d[7] (1479:1479:1479) (1701:1701:1701))
        (PORT d[8] (1478:1478:1478) (1696:1696:1696))
        (PORT d[9] (1439:1439:1439) (1656:1656:1656))
        (PORT d[10] (945:945:945) (1093:1093:1093))
        (PORT d[11] (1484:1484:1484) (1701:1701:1701))
        (PORT d[12] (2191:2191:2191) (2516:2516:2516))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1241:1241:1241))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1308:1308:1308) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (375:375:375) (432:432:432))
        (PORT clk (1344:1344:1344) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (896:896:896))
        (PORT d[1] (1299:1299:1299) (1489:1489:1489))
        (PORT d[2] (550:550:550) (643:643:643))
        (PORT d[3] (1276:1276:1276) (1483:1483:1483))
        (PORT d[4] (1498:1498:1498) (1744:1744:1744))
        (PORT d[5] (573:573:573) (685:685:685))
        (PORT d[6] (553:553:553) (650:650:650))
        (PORT d[7] (1739:1739:1739) (1993:1993:1993))
        (PORT d[8] (1301:1301:1301) (1528:1528:1528))
        (PORT d[9] (1615:1615:1615) (1881:1881:1881))
        (PORT d[10] (2224:2224:2224) (2593:2593:2593))
        (PORT d[11] (1464:1464:1464) (1746:1746:1746))
        (PORT d[12] (2624:2624:2624) (2979:2979:2979))
        (PORT clk (1342:1342:1342) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1364:1364:1364))
        (PORT d[0] (1112:1112:1112) (1267:1267:1267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (926:926:926))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (2010:2010:2010))
        (PORT d[1] (1448:1448:1448) (1661:1661:1661))
        (PORT d[2] (2339:2339:2339) (2695:2695:2695))
        (PORT d[3] (1168:1168:1168) (1381:1381:1381))
        (PORT d[4] (1537:1537:1537) (1743:1743:1743))
        (PORT d[5] (2192:2192:2192) (2485:2485:2485))
        (PORT d[6] (1917:1917:1917) (2221:2221:2221))
        (PORT d[7] (1481:1481:1481) (1701:1701:1701))
        (PORT d[8] (1479:1479:1479) (1701:1701:1701))
        (PORT d[9] (1866:1866:1866) (2118:2118:2118))
        (PORT d[10] (2237:2237:2237) (2566:2566:2566))
        (PORT d[11] (1832:1832:1832) (2140:2140:2140))
        (PORT d[12] (1457:1457:1457) (1672:1672:1672))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1127:1127:1127))
        (PORT clk (1322:1322:1322) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (1839:1839:1839) (2014:2014:2014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (587:587:587) (677:677:677))
        (PORT clk (1365:1365:1365) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1221:1221:1221))
        (PORT d[1] (1123:1123:1123) (1282:1282:1282))
        (PORT d[2] (910:910:910) (1056:1056:1056))
        (PORT d[3] (1603:1603:1603) (1841:1841:1841))
        (PORT d[4] (933:933:933) (1088:1088:1088))
        (PORT d[5] (1040:1040:1040) (1208:1208:1208))
        (PORT d[6] (1034:1034:1034) (1200:1200:1200))
        (PORT d[7] (2152:2152:2152) (2529:2529:2529))
        (PORT d[8] (1146:1146:1146) (1354:1354:1354))
        (PORT d[9] (1385:1385:1385) (1612:1612:1612))
        (PORT d[10] (1134:1134:1134) (1303:1303:1303))
        (PORT d[11] (1844:1844:1844) (2187:2187:2187))
        (PORT d[12] (1007:1007:1007) (1167:1167:1167))
        (PORT clk (1363:1363:1363) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (PORT d[0] (904:904:904) (1001:1001:1001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (924:924:924))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1383:1383:1383))
        (PORT d[1] (1283:1283:1283) (1483:1483:1483))
        (PORT d[2] (1379:1379:1379) (1619:1619:1619))
        (PORT d[3] (1374:1374:1374) (1625:1625:1625))
        (PORT d[4] (1517:1517:1517) (1720:1720:1720))
        (PORT d[5] (1324:1324:1324) (1523:1523:1523))
        (PORT d[6] (1400:1400:1400) (1657:1657:1657))
        (PORT d[7] (1278:1278:1278) (1467:1467:1467))
        (PORT d[8] (1309:1309:1309) (1505:1505:1505))
        (PORT d[9] (1254:1254:1254) (1437:1437:1437))
        (PORT d[10] (1801:1801:1801) (2087:2087:2087))
        (PORT d[11] (2349:2349:2349) (2729:2729:2729))
        (PORT d[12] (1294:1294:1294) (1483:1483:1483))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1676:1676:1676) (1826:1826:1826))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1912:1912:1912) (2078:2078:2078))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (869:869:869) (987:987:987))
        (PORT clk (1347:1347:1347) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1356:1356:1356))
        (PORT d[1] (1272:1272:1272) (1460:1460:1460))
        (PORT d[2] (1190:1190:1190) (1375:1375:1375))
        (PORT d[3] (1471:1471:1471) (1701:1701:1701))
        (PORT d[4] (1183:1183:1183) (1372:1372:1372))
        (PORT d[5] (1626:1626:1626) (1922:1922:1922))
        (PORT d[6] (1202:1202:1202) (1409:1409:1409))
        (PORT d[7] (1134:1134:1134) (1324:1324:1324))
        (PORT d[8] (1086:1086:1086) (1273:1273:1273))
        (PORT d[9] (1032:1032:1032) (1208:1208:1208))
        (PORT d[10] (1883:1883:1883) (2185:2185:2185))
        (PORT d[11] (764:764:764) (903:903:903))
        (PORT d[12] (1314:1314:1314) (1516:1516:1516))
        (PORT clk (1345:1345:1345) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1368:1368:1368))
        (PORT d[0] (568:568:568) (618:618:618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1179:1179:1179))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (567:567:567) (664:664:664))
        (PORT d[1] (758:758:758) (895:895:895))
        (PORT d[2] (587:587:587) (688:688:688))
        (PORT d[3] (795:795:795) (938:938:938))
        (PORT d[4] (758:758:758) (890:890:890))
        (PORT d[5] (2002:2002:2002) (2282:2282:2282))
        (PORT d[6] (734:734:734) (858:858:858))
        (PORT d[7] (587:587:587) (692:692:692))
        (PORT d[8] (887:887:887) (1037:1037:1037))
        (PORT d[9] (904:904:904) (1054:1054:1054))
        (PORT d[10] (898:898:898) (1036:1036:1036))
        (PORT d[11] (942:942:942) (1095:1095:1095))
        (PORT d[12] (613:613:613) (715:715:715))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (691:691:691) (743:743:743))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (PORT d[0] (937:937:937) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1173:1173:1173))
        (PORT asdata (555:555:555) (628:628:628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (756:756:756))
        (PORT datab (497:497:497) (559:559:559))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (500:500:500) (590:590:590))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (983:983:983))
        (PORT datab (607:607:607) (697:697:697))
        (PORT datac (169:169:169) (201:201:201))
        (PORT datad (416:416:416) (498:498:498))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1315:1315:1315))
        (PORT clk (1345:1345:1345) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1521:1521:1521))
        (PORT d[1] (1448:1448:1448) (1656:1656:1656))
        (PORT d[2] (1365:1365:1365) (1577:1577:1577))
        (PORT d[3] (1472:1472:1472) (1702:1702:1702))
        (PORT d[4] (1489:1489:1489) (1741:1741:1741))
        (PORT d[5] (1555:1555:1555) (1843:1843:1843))
        (PORT d[6] (1357:1357:1357) (1583:1583:1583))
        (PORT d[7] (676:676:676) (798:798:798))
        (PORT d[8] (1084:1084:1084) (1268:1268:1268))
        (PORT d[9] (1057:1057:1057) (1241:1241:1241))
        (PORT d[10] (1884:1884:1884) (2186:2186:2186))
        (PORT d[11] (744:744:744) (875:875:875))
        (PORT d[12] (2085:2085:2085) (2402:2402:2402))
        (PORT clk (1343:1343:1343) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1367:1367:1367))
        (PORT d[0] (779:779:779) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1142:1142:1142))
        (PORT clk (1326:1326:1326) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (610:610:610) (719:719:719))
        (PORT d[1] (921:921:921) (1081:1081:1081))
        (PORT d[2] (594:594:594) (696:696:696))
        (PORT d[3] (930:930:930) (1084:1084:1084))
        (PORT d[4] (923:923:923) (1064:1064:1064))
        (PORT d[5] (2014:2014:2014) (2301:2301:2301))
        (PORT d[6] (910:910:910) (1059:1059:1059))
        (PORT d[7] (1021:1021:1021) (1176:1176:1176))
        (PORT d[8] (925:925:925) (1074:1074:1074))
        (PORT d[9] (932:932:932) (1088:1088:1088))
        (PORT d[10] (1068:1068:1068) (1234:1234:1234))
        (PORT d[11] (581:581:581) (678:678:678))
        (PORT d[12] (2372:2372:2372) (2732:2732:2732))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1736:1736:1736))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (PORT d[0] (920:920:920) (979:979:979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1471:1471:1471))
        (PORT clk (1359:1359:1359) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1531:1531:1531))
        (PORT d[1] (1172:1172:1172) (1352:1352:1352))
        (PORT d[2] (1289:1289:1289) (1491:1491:1491))
        (PORT d[3] (1182:1182:1182) (1378:1378:1378))
        (PORT d[4] (1652:1652:1652) (1901:1901:1901))
        (PORT d[5] (1678:1678:1678) (1943:1943:1943))
        (PORT d[6] (1296:1296:1296) (1502:1502:1502))
        (PORT d[7] (1044:1044:1044) (1221:1221:1221))
        (PORT d[8] (1098:1098:1098) (1292:1292:1292))
        (PORT d[9] (1094:1094:1094) (1278:1278:1278))
        (PORT d[10] (1659:1659:1659) (1926:1926:1926))
        (PORT d[11] (1111:1111:1111) (1298:1298:1298))
        (PORT d[12] (1916:1916:1916) (2218:2218:2218))
        (PORT clk (1357:1357:1357) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d[0] (827:827:827) (938:938:938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (798:798:798))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (736:736:736) (850:850:850))
        (PORT d[1] (755:755:755) (887:887:887))
        (PORT d[2] (599:599:599) (709:709:709))
        (PORT d[3] (593:593:593) (698:698:698))
        (PORT d[4] (740:740:740) (863:863:863))
        (PORT d[5] (1294:1294:1294) (1508:1508:1508))
        (PORT d[6] (774:774:774) (920:920:920))
        (PORT d[7] (758:758:758) (885:885:885))
        (PORT d[8] (770:770:770) (905:905:905))
        (PORT d[9] (760:760:760) (889:889:889))
        (PORT d[10] (1718:1718:1718) (2003:2003:2003))
        (PORT d[11] (943:943:943) (1103:1103:1103))
        (PORT d[12] (1449:1449:1449) (1666:1666:1666))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (694:694:694) (748:748:748))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (PORT d[0] (932:932:932) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1333:1333:1333))
        (PORT clk (1341:1341:1341) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1351:1351:1351) (1555:1555:1555))
        (PORT d[1] (1453:1453:1453) (1707:1707:1707))
        (PORT d[2] (1530:1530:1530) (1759:1759:1759))
        (PORT d[3] (1474:1474:1474) (1697:1697:1697))
        (PORT d[4] (757:757:757) (900:900:900))
        (PORT d[5] (1539:1539:1539) (1820:1820:1820))
        (PORT d[6] (1372:1372:1372) (1599:1599:1599))
        (PORT d[7] (479:479:479) (565:565:565))
        (PORT d[8] (880:880:880) (1032:1032:1032))
        (PORT d[9] (1052:1052:1052) (1231:1231:1231))
        (PORT d[10] (2058:2058:2058) (2411:2411:2411))
        (PORT d[11] (808:808:808) (969:969:969))
        (PORT d[12] (1837:1837:1837) (2103:2103:2103))
        (PORT clk (1339:1339:1339) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1360:1360:1360))
        (PORT d[0] (1305:1305:1305) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (822:822:822) (958:958:958))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (898:898:898))
        (PORT d[1] (931:931:931) (1090:1090:1090))
        (PORT d[2] (762:762:762) (885:885:885))
        (PORT d[3] (957:957:957) (1116:1116:1116))
        (PORT d[4] (944:944:944) (1096:1096:1096))
        (PORT d[5] (1990:1990:1990) (2271:2271:2271))
        (PORT d[6] (741:741:741) (863:863:863))
        (PORT d[7] (916:916:916) (1067:1067:1067))
        (PORT d[8] (730:730:730) (851:851:851))
        (PORT d[9] (956:956:956) (1119:1119:1119))
        (PORT d[10] (1085:1085:1085) (1251:1251:1251))
        (PORT d[11] (1955:1955:1955) (2253:2253:2253))
        (PORT d[12] (2365:2365:2365) (2724:2724:2724))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (902:902:902))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1260:1260:1260) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1740:1740:1740))
        (PORT clk (1329:1329:1329) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2128:2128:2128))
        (PORT d[1] (1683:1683:1683) (1920:1920:1920))
        (PORT d[2] (1516:1516:1516) (1764:1764:1764))
        (PORT d[3] (1863:1863:1863) (2142:2142:2142))
        (PORT d[4] (1725:1725:1725) (1981:1981:1981))
        (PORT d[5] (1389:1389:1389) (1643:1643:1643))
        (PORT d[6] (1525:1525:1525) (1759:1759:1759))
        (PORT d[7] (1495:1495:1495) (1764:1764:1764))
        (PORT d[8] (1443:1443:1443) (1704:1704:1704))
        (PORT d[9] (1460:1460:1460) (1696:1696:1696))
        (PORT d[10] (1344:1344:1344) (1579:1579:1579))
        (PORT d[11] (1217:1217:1217) (1446:1446:1446))
        (PORT d[12] (1808:1808:1808) (2072:2072:2072))
        (PORT clk (1327:1327:1327) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1350:1350:1350))
        (PORT d[0] (1313:1313:1313) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1562:1562:1562))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1754:1754:1754))
        (PORT d[1] (984:984:984) (1139:1139:1139))
        (PORT d[2] (2192:2192:2192) (2523:2523:2523))
        (PORT d[3] (834:834:834) (966:966:966))
        (PORT d[4] (818:818:818) (946:946:946))
        (PORT d[5] (1497:1497:1497) (1729:1729:1729))
        (PORT d[6] (1301:1301:1301) (1503:1503:1503))
        (PORT d[7] (1277:1277:1277) (1474:1474:1474))
        (PORT d[8] (1308:1308:1308) (1506:1506:1506))
        (PORT d[9] (1259:1259:1259) (1453:1453:1453))
        (PORT d[10] (770:770:770) (890:890:890))
        (PORT d[11] (1390:1390:1390) (1593:1593:1593))
        (PORT d[12] (2008:2008:2008) (2312:2312:2312))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1635:1635:1635))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (PORT d[0] (1792:1792:1792) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (901:901:901))
        (PORT datab (821:821:821) (956:956:956))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (498:498:498) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (756:756:756))
        (PORT datab (514:514:514) (614:614:614))
        (PORT datac (898:898:898) (1005:1005:1005))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1173:1173:1173))
        (PORT asdata (647:647:647) (726:726:726))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (533:533:533))
        (PORT datab (469:469:469) (544:544:544))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (276:276:276))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (472:472:472))
        (PORT datab (521:521:521) (607:607:607))
        (PORT datac (707:707:707) (834:834:834))
        (PORT datad (368:368:368) (433:433:433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (672:672:672))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (195:195:195) (243:243:243))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (573:573:573) (670:670:670))
        (PORT ena (485:485:485) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (750:750:750))
        (PORT datab (576:576:576) (657:657:657))
        (PORT datac (371:371:371) (435:435:435))
        (PORT datad (486:486:486) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (668:668:668))
        (PORT datac (348:348:348) (417:417:417))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (573:573:573) (670:670:670))
        (PORT ena (485:485:485) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (343:343:343) (408:408:408))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (474:474:474))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (343:343:343) (410:410:410))
        (PORT datad (569:569:569) (651:651:651))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (664:664:664) (732:732:732))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (685:685:685) (790:790:790))
        (PORT datac (174:174:174) (211:211:211))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (575:575:575) (675:675:675))
        (PORT ena (417:417:417) (434:434:434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (497:497:497) (581:581:581))
        (PORT datac (375:375:375) (439:439:439))
        (PORT datad (290:290:290) (333:333:333))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1167:1167:1167))
        (PORT clk (1335:1335:1335) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1325:1325:1325))
        (PORT d[1] (1319:1319:1319) (1556:1556:1556))
        (PORT d[2] (1538:1538:1538) (1769:1769:1769))
        (PORT d[3] (1649:1649:1649) (1901:1901:1901))
        (PORT d[4] (1134:1134:1134) (1338:1338:1338))
        (PORT d[5] (1535:1535:1535) (1819:1819:1819))
        (PORT d[6] (1551:1551:1551) (1808:1808:1808))
        (PORT d[7] (852:852:852) (1000:1000:1000))
        (PORT d[8] (674:674:674) (793:793:793))
        (PORT d[9] (1228:1228:1228) (1428:1428:1428))
        (PORT d[10] (2050:2050:2050) (2403:2403:2403))
        (PORT d[11] (744:744:744) (875:875:875))
        (PORT d[12] (2229:2229:2229) (2552:2552:2552))
        (PORT clk (1333:1333:1333) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1354:1354:1354))
        (PORT d[0] (954:954:954) (1061:1061:1061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (862:862:862) (995:995:995))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1449:1449:1449))
        (PORT d[1] (1106:1106:1106) (1291:1291:1291))
        (PORT d[2] (769:769:769) (893:893:893))
        (PORT d[3] (1625:1625:1625) (1912:1912:1912))
        (PORT d[4] (1103:1103:1103) (1272:1272:1272))
        (PORT d[5] (1825:1825:1825) (2086:2086:2086))
        (PORT d[6] (844:844:844) (980:980:980))
        (PORT d[7] (1311:1311:1311) (1527:1527:1527))
        (PORT d[8] (1416:1416:1416) (1622:1622:1622))
        (PORT d[9] (1127:1127:1127) (1313:1313:1313))
        (PORT d[10] (968:968:968) (1113:1113:1113))
        (PORT d[11] (1769:1769:1769) (2047:2047:2047))
        (PORT d[12] (2200:2200:2200) (2540:2540:2540))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1546:1546:1546))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (1105:1105:1105) (1195:1195:1195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1555:1555:1555))
        (PORT clk (1317:1317:1317) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1121:1121:1121))
        (PORT d[1] (1073:1073:1073) (1275:1275:1275))
        (PORT d[2] (2044:2044:2044) (2384:2384:2384))
        (PORT d[3] (1449:1449:1449) (1664:1664:1664))
        (PORT d[4] (952:952:952) (1128:1128:1128))
        (PORT d[5] (1167:1167:1167) (1390:1390:1390))
        (PORT d[6] (1734:1734:1734) (2015:2015:2015))
        (PORT d[7] (1284:1284:1284) (1492:1492:1492))
        (PORT d[8] (864:864:864) (1007:1007:1007))
        (PORT d[9] (841:841:841) (985:985:985))
        (PORT d[10] (1839:1839:1839) (2157:2157:2157))
        (PORT d[11] (925:925:925) (1080:1080:1080))
        (PORT d[12] (2035:2035:2035) (2327:2327:2327))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1336:1336:1336))
        (PORT d[0] (1485:1485:1485) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1182:1182:1182))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1426:1426:1426))
        (PORT d[1] (1287:1287:1287) (1495:1495:1495))
        (PORT d[2] (2143:2143:2143) (2456:2456:2456))
        (PORT d[3] (1443:1443:1443) (1707:1707:1707))
        (PORT d[4] (1423:1423:1423) (1643:1643:1643))
        (PORT d[5] (1637:1637:1637) (1868:1868:1868))
        (PORT d[6] (1080:1080:1080) (1248:1248:1248))
        (PORT d[7] (1145:1145:1145) (1340:1340:1340))
        (PORT d[8] (935:935:935) (1085:1085:1085))
        (PORT d[9] (1313:1313:1313) (1526:1526:1526))
        (PORT d[10] (1159:1159:1159) (1335:1335:1335))
        (PORT d[11] (1594:1594:1594) (1849:1849:1849))
        (PORT d[12] (2034:2034:2034) (2357:2357:2357))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1036:1036:1036) (1133:1133:1133))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1244:1244:1244) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1060:1060:1060))
        (PORT clk (1349:1349:1349) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1363:1363:1363))
        (PORT d[1] (1261:1261:1261) (1445:1445:1445))
        (PORT d[2] (1181:1181:1181) (1366:1366:1366))
        (PORT d[3] (1321:1321:1321) (1530:1530:1530))
        (PORT d[4] (1177:1177:1177) (1365:1365:1365))
        (PORT d[5] (1623:1623:1623) (1923:1923:1923))
        (PORT d[6] (1192:1192:1192) (1399:1399:1399))
        (PORT d[7] (1008:1008:1008) (1191:1191:1191))
        (PORT d[8] (1066:1066:1066) (1251:1251:1251))
        (PORT d[9] (1282:1282:1282) (1494:1494:1494))
        (PORT d[10] (1852:1852:1852) (2147:2147:2147))
        (PORT d[11] (931:931:931) (1095:1095:1095))
        (PORT d[12] (2056:2056:2056) (2370:2370:2370))
        (PORT clk (1347:1347:1347) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1369:1369:1369))
        (PORT d[0] (967:967:967) (1088:1088:1088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (522:522:522) (612:612:612))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (414:414:414) (481:481:481))
        (PORT d[1] (761:761:761) (901:901:901))
        (PORT d[2] (421:421:421) (497:497:497))
        (PORT d[3] (775:775:775) (912:912:912))
        (PORT d[4] (430:430:430) (500:500:500))
        (PORT d[5] (400:400:400) (474:474:474))
        (PORT d[6] (945:945:945) (1110:1110:1110))
        (PORT d[7] (854:854:854) (991:991:991))
        (PORT d[8] (877:877:877) (1024:1024:1024))
        (PORT d[9] (747:747:747) (875:875:875))
        (PORT d[10] (420:420:420) (495:495:495))
        (PORT d[11] (923:923:923) (1073:1073:1073))
        (PORT d[12] (416:416:416) (492:492:492))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (518:518:518) (541:541:541))
        (PORT clk (1327:1327:1327) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (743:743:743) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1577:1577:1577))
        (PORT clk (1322:1322:1322) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2327:2327:2327))
        (PORT d[1] (1338:1338:1338) (1577:1577:1577))
        (PORT d[2] (1705:1705:1705) (1983:1983:1983))
        (PORT d[3] (1862:1862:1862) (2137:2137:2137))
        (PORT d[4] (1902:1902:1902) (2178:2178:2178))
        (PORT d[5] (1570:1570:1570) (1845:1845:1845))
        (PORT d[6] (1848:1848:1848) (2125:2125:2125))
        (PORT d[7] (1673:1673:1673) (1967:1967:1967))
        (PORT d[8] (1616:1616:1616) (1898:1898:1898))
        (PORT d[9] (1784:1784:1784) (2061:2061:2061))
        (PORT d[10] (1587:1587:1587) (1873:1873:1873))
        (PORT d[11] (1198:1198:1198) (1419:1419:1419))
        (PORT d[12] (1820:1820:1820) (2080:2080:2080))
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1342:1342:1342))
        (PORT d[0] (1332:1332:1332) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1548:1548:1548))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1116:1116:1116))
        (PORT d[1] (950:950:950) (1099:1099:1099))
        (PORT d[2] (2195:2195:2195) (2532:2532:2532))
        (PORT d[3] (1151:1151:1151) (1322:1322:1322))
        (PORT d[4] (1133:1133:1133) (1294:1294:1294))
        (PORT d[5] (1121:1121:1121) (1293:1293:1293))
        (PORT d[6] (1117:1117:1117) (1293:1293:1293))
        (PORT d[7] (1278:1278:1278) (1474:1474:1474))
        (PORT d[8] (1448:1448:1448) (1662:1662:1662))
        (PORT d[9] (1076:1076:1076) (1245:1245:1245))
        (PORT d[10] (913:913:913) (1049:1049:1049))
        (PORT d[11] (1144:1144:1144) (1325:1325:1325))
        (PORT d[12] (1828:1828:1828) (2102:2102:2102))
        (PORT clk (1300:1300:1300) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1454:1454:1454))
        (PORT clk (1300:1300:1300) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (PORT d[0] (1618:1618:1618) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (359:359:359))
        (PORT datab (195:195:195) (264:264:264))
        (PORT datac (164:164:164) (225:225:225))
        (PORT datad (989:989:989) (1099:1099:1099))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (926:926:926))
        (PORT datab (691:691:691) (802:802:802))
        (PORT datac (181:181:181) (245:245:245))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (365:365:365) (421:421:421))
        (PORT clk (1352:1352:1352) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (597:597:597) (708:708:708))
        (PORT d[1] (553:553:553) (642:642:642))
        (PORT d[2] (555:555:555) (647:647:647))
        (PORT d[3] (1298:1298:1298) (1511:1511:1511))
        (PORT d[4] (1323:1323:1323) (1536:1536:1536))
        (PORT d[5] (562:562:562) (664:664:664))
        (PORT d[6] (1238:1238:1238) (1430:1430:1430))
        (PORT d[7] (1921:1921:1921) (2204:2204:2204))
        (PORT d[8] (1123:1123:1123) (1323:1323:1323))
        (PORT d[9] (1568:1568:1568) (1827:1827:1827))
        (PORT d[10] (1526:1526:1526) (1750:1750:1750))
        (PORT d[11] (1458:1458:1458) (1738:1738:1738))
        (PORT d[12] (1180:1180:1180) (1359:1359:1359))
        (PORT clk (1350:1350:1350) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1373:1373:1373))
        (PORT d[0] (399:399:399) (423:423:423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1416:1416:1416))
        (PORT clk (1332:1332:1332) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2218:2218:2218))
        (PORT d[1] (1439:1439:1439) (1654:1654:1654))
        (PORT d[2] (2500:2500:2500) (2876:2876:2876))
        (PORT d[3] (1755:1755:1755) (2063:2063:2063))
        (PORT d[4] (1527:1527:1527) (1734:1734:1734))
        (PORT d[5] (2366:2366:2366) (2681:2681:2681))
        (PORT d[6] (2117:2117:2117) (2455:2455:2455))
        (PORT d[7] (1444:1444:1444) (1649:1649:1649))
        (PORT d[8] (1449:1449:1449) (1665:1665:1665))
        (PORT d[9] (1490:1490:1490) (1693:1693:1693))
        (PORT d[10] (2281:2281:2281) (2617:2617:2617))
        (PORT d[11] (1838:1838:1838) (2141:2141:2141))
        (PORT d[12] (1453:1453:1453) (1671:1671:1671))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2254:2254:2254))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (PORT d[0] (1165:1165:1165) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1456:1456:1456))
        (PORT clk (1331:1331:1331) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1950:1950:1950))
        (PORT d[1] (1669:1669:1669) (1906:1906:1906))
        (PORT d[2] (1508:1508:1508) (1756:1756:1756))
        (PORT d[3] (1674:1674:1674) (1921:1921:1921))
        (PORT d[4] (1732:1732:1732) (1989:1989:1989))
        (PORT d[5] (1560:1560:1560) (1832:1832:1832))
        (PORT d[6] (1666:1666:1666) (1920:1920:1920))
        (PORT d[7] (1483:1483:1483) (1748:1748:1748))
        (PORT d[8] (1422:1422:1422) (1676:1676:1676))
        (PORT d[9] (1428:1428:1428) (1653:1653:1653))
        (PORT d[10] (1366:1366:1366) (1606:1606:1606))
        (PORT d[11] (1038:1038:1038) (1238:1238:1238))
        (PORT d[12] (1686:1686:1686) (1939:1939:1939))
        (PORT clk (1329:1329:1329) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1350:1350:1350))
        (PORT d[0] (1574:1574:1574) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1957:1957:1957))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1725:1725:1725))
        (PORT d[1] (994:994:994) (1149:1149:1149))
        (PORT d[2] (2373:2373:2373) (2728:2728:2728))
        (PORT d[3] (633:633:633) (733:733:733))
        (PORT d[4] (644:644:644) (748:748:748))
        (PORT d[5] (1316:1316:1316) (1516:1516:1516))
        (PORT d[6] (1297:1297:1297) (1493:1493:1493))
        (PORT d[7] (1296:1296:1296) (1494:1494:1494))
        (PORT d[8] (1322:1322:1322) (1525:1525:1525))
        (PORT d[9] (1438:1438:1438) (1659:1659:1659))
        (PORT d[10] (924:924:924) (1066:1066:1066))
        (PORT d[11] (1317:1317:1317) (1515:1515:1515))
        (PORT d[12] (2159:2159:2159) (2476:2476:2476))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1070:1070:1070))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (1485:1485:1485) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1367:1367:1367))
        (PORT clk (1298:1298:1298) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1145:1145:1145))
        (PORT d[1] (1163:1163:1163) (1382:1382:1382))
        (PORT d[2] (1854:1854:1854) (2157:2157:2157))
        (PORT d[3] (1131:1131:1131) (1303:1303:1303))
        (PORT d[4] (1135:1135:1135) (1339:1339:1339))
        (PORT d[5] (1138:1138:1138) (1352:1352:1352))
        (PORT d[6] (1754:1754:1754) (2036:2036:2036))
        (PORT d[7] (1096:1096:1096) (1277:1277:1277))
        (PORT d[8] (1048:1048:1048) (1217:1217:1217))
        (PORT d[9] (1018:1018:1018) (1182:1182:1182))
        (PORT d[10] (1679:1679:1679) (1969:1969:1969))
        (PORT d[11] (1450:1450:1450) (1720:1720:1720))
        (PORT d[12] (1845:1845:1845) (2114:2114:2114))
        (PORT clk (1296:1296:1296) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1318:1318:1318))
        (PORT d[0] (895:895:895) (984:984:984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1370:1370:1370))
        (PORT clk (1279:1279:1279) (1304:1304:1304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1253:1253:1253))
        (PORT d[1] (1306:1306:1306) (1516:1516:1516))
        (PORT d[2] (1994:1994:1994) (2297:2297:2297))
        (PORT d[3] (1370:1370:1370) (1625:1625:1625))
        (PORT d[4] (1301:1301:1301) (1505:1505:1505))
        (PORT d[5] (1434:1434:1434) (1635:1635:1635))
        (PORT d[6] (1074:1074:1074) (1243:1243:1243))
        (PORT d[7] (962:962:962) (1133:1133:1133))
        (PORT d[8] (1414:1414:1414) (1625:1625:1625))
        (PORT d[9] (1333:1333:1333) (1547:1547:1547))
        (PORT d[10] (1327:1327:1327) (1522:1522:1522))
        (PORT d[11] (1455:1455:1455) (1690:1690:1690))
        (PORT d[12] (1984:1984:1984) (2299:2299:2299))
        (PORT clk (1276:1276:1276) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1321:1321:1321))
        (PORT clk (1276:1276:1276) (1303:1303:1303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1304:1304:1304))
        (PORT d[0] (1274:1274:1274) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (948:948:948))
        (PORT datab (194:194:194) (263:263:263))
        (PORT datac (166:166:166) (226:226:226))
        (PORT datad (971:971:971) (1116:1116:1116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (737:737:737) (848:848:848))
        (PORT clk (1311:1311:1311) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (1128:1128:1128))
        (PORT d[1] (847:847:847) (972:972:972))
        (PORT d[2] (2047:2047:2047) (2380:2380:2380))
        (PORT d[3] (915:915:915) (1066:1066:1066))
        (PORT d[4] (1163:1163:1163) (1376:1376:1376))
        (PORT d[5] (1128:1128:1128) (1327:1327:1327))
        (PORT d[6] (758:758:758) (887:887:887))
        (PORT d[7] (1521:1521:1521) (1743:1743:1743))
        (PORT d[8] (1301:1301:1301) (1495:1495:1495))
        (PORT d[9] (1772:1772:1772) (2064:2064:2064))
        (PORT d[10] (1856:1856:1856) (2178:2178:2178))
        (PORT d[11] (1500:1500:1500) (1760:1760:1760))
        (PORT d[12] (2429:2429:2429) (2760:2760:2760))
        (PORT clk (1309:1309:1309) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1330:1330:1330))
        (PORT d[0] (951:951:951) (1087:1087:1087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1602:1602:1602))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2015:2015:2015))
        (PORT d[1] (1813:1813:1813) (2073:2073:2073))
        (PORT d[2] (2108:2108:2108) (2420:2420:2420))
        (PORT d[3] (2385:2385:2385) (2748:2748:2748))
        (PORT d[4] (1908:1908:1908) (2165:2165:2165))
        (PORT d[5] (2130:2130:2130) (2409:2409:2409))
        (PORT d[6] (1711:1711:1711) (1984:1984:1984))
        (PORT d[7] (1842:1842:1842) (2110:2110:2110))
        (PORT d[8] (1839:1839:1839) (2107:2107:2107))
        (PORT d[9] (1882:1882:1882) (2145:2145:2145))
        (PORT d[10] (2079:2079:2079) (2381:2381:2381))
        (PORT d[11] (1649:1649:1649) (1920:1920:1920))
        (PORT d[12] (1958:1958:1958) (2264:2264:2264))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1340:1340:1340))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (1256:1256:1256) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (483:483:483))
        (PORT datab (671:671:671) (772:772:772))
        (PORT datac (270:270:270) (311:311:311))
        (PORT datad (1283:1283:1283) (1486:1486:1486))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (320:320:320))
        (PORT datab (163:163:163) (221:221:221))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (204:204:204))
        (PORT datab (147:147:147) (202:202:202))
        (PORT datac (323:323:323) (385:385:385))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (322:322:322) (379:379:379))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (401:401:401))
        (PORT datac (273:273:273) (311:311:311))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1678:1678:1678) (1476:1476:1476))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1257:1257:1257))
        (PORT datab (931:931:931) (1055:1055:1055))
        (PORT datad (323:323:323) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (855:855:855))
        (PORT datab (757:757:757) (850:850:850))
        (PORT datad (159:159:159) (186:186:186))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (156:156:156))
        (PORT datab (394:394:394) (487:487:487))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (360:360:360) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|increment\[5\])
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (1065:1065:1065) (1096:1096:1096))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (348:348:348))
        (PORT datab (402:402:402) (475:475:475))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (370:370:370) (439:439:439))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (750:750:750))
        (PORT datac (335:335:335) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (514:514:514))
        (PORT datab (389:389:389) (466:466:466))
        (PORT datac (383:383:383) (454:454:454))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (639:639:639))
        (PORT datab (389:389:389) (465:465:465))
        (PORT datac (383:383:383) (454:454:454))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (525:525:525))
        (PORT datab (383:383:383) (458:458:458))
        (PORT datac (385:385:385) (456:456:456))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (558:558:558))
        (PORT datab (402:402:402) (475:475:475))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (372:372:372) (442:442:442))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (669:669:669))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (382:382:382) (453:453:453))
        (PORT datad (372:372:372) (441:441:441))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (533:533:533))
        (PORT datab (402:402:402) (475:475:475))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (371:371:371) (441:441:441))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (132:132:132) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r3\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (337:337:337))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (382:382:382) (454:454:454))
        (PORT datad (370:370:370) (440:440:440))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r3\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (730:730:730) (850:850:850))
        (PORT ena (481:481:481) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (429:429:429))
        (PORT datab (347:347:347) (417:417:417))
        (PORT datac (324:324:324) (371:371:371))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (530:530:530))
        (PORT datab (256:256:256) (330:330:330))
        (PORT datac (205:205:205) (248:248:248))
        (PORT datad (509:509:509) (602:602:602))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|increment\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (406:406:406))
        (PORT datac (1060:1060:1060) (1095:1095:1095))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (279:279:279))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (509:509:509))
        (PORT datab (386:386:386) (457:457:457))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (497:497:497) (575:575:575))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (350:350:350) (407:407:407))
        (PORT datac (372:372:372) (452:452:452))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (262:262:262))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (434:434:434))
        (PORT datab (389:389:389) (461:461:461))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (493:493:493) (572:572:572))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (278:278:278))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (525:525:525))
        (PORT datab (388:388:388) (459:459:459))
        (PORT datac (174:174:174) (210:210:210))
        (PORT datad (495:495:495) (573:573:573))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (205:205:205) (263:263:263))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (436:436:436))
        (PORT datab (175:175:175) (214:214:214))
        (PORT datac (368:368:368) (438:438:438))
        (PORT datad (495:495:495) (573:573:573))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (262:262:262))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (454:454:454))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (367:367:367) (437:437:437))
        (PORT datad (496:496:496) (574:574:574))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (818:818:818))
        (PORT datab (387:387:387) (459:459:459))
        (PORT datac (164:164:164) (197:197:197))
        (PORT datad (495:495:495) (574:574:574))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (208:208:208) (267:267:267))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (683:683:683))
        (PORT datab (192:192:192) (231:231:231))
        (PORT datac (367:367:367) (436:436:436))
        (PORT datad (496:496:496) (575:575:575))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (239:239:239))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|reg_r\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (502:502:502))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (371:371:371) (441:441:441))
        (PORT datad (492:492:492) (570:570:570))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|reg_r\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (599:599:599) (647:647:647))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (577:577:577))
        (PORT datac (313:313:313) (365:365:365))
        (PORT datad (347:347:347) (405:405:405))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (381:381:381) (452:452:452))
        (PORT datac (321:321:321) (368:368:368))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (472:472:472))
        (PORT datab (555:555:555) (645:645:645))
        (PORT datad (353:353:353) (409:409:409))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (365:365:365))
        (PORT datab (427:427:427) (516:516:516))
        (PORT datac (551:551:551) (662:662:662))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|increment\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (1067:1067:1067) (1109:1109:1109))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (433:433:433))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (537:537:537))
        (PORT datab (386:386:386) (461:461:461))
        (PORT datac (516:516:516) (598:598:598))
        (PORT datad (318:318:318) (369:369:369))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (729:729:729) (861:861:861))
        (PORT datac (519:519:519) (601:601:601))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (440:440:440))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (632:632:632))
        (PORT datab (342:342:342) (399:399:399))
        (PORT datac (730:730:730) (840:840:840))
        (PORT datad (370:370:370) (439:439:439))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (376:376:376) (457:457:457))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (415:415:415))
        (PORT datab (581:581:581) (669:669:669))
        (PORT datac (515:515:515) (597:597:597))
        (PORT datad (365:365:365) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (462:462:462))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (829:829:829))
        (PORT datab (389:389:389) (465:465:465))
        (PORT datac (522:522:522) (605:605:605))
        (PORT datad (323:323:323) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (452:452:452))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (394:394:394))
        (PORT datab (520:520:520) (605:605:605))
        (PORT datac (522:522:522) (605:605:605))
        (PORT datad (369:369:369) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (426:426:426))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (623:623:623))
        (PORT datab (572:572:572) (652:652:652))
        (PORT datac (334:334:334) (395:395:395))
        (PORT datad (366:366:366) (434:434:434))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (424:424:424))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (631:631:631))
        (PORT datab (390:390:390) (466:466:466))
        (PORT datac (456:456:456) (521:521:521))
        (PORT datad (333:333:333) (390:390:390))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (402:402:402))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|STXZ\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (385:385:385))
        (PORT datab (745:745:745) (853:853:853))
        (PORT datac (520:520:520) (603:603:603))
        (PORT datad (368:368:368) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|STXZ\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (942:942:942) (1102:1102:1102))
        (PORT ena (405:405:405) (422:422:422))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (424:424:424))
        (PORT datab (1864:1864:1864) (2135:2135:2135))
        (PORT datac (514:514:514) (596:596:596))
        (PORT datad (371:371:371) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (480:480:480))
        (PORT d[1] (561:561:561) (656:656:656))
        (PORT d[2] (555:555:555) (648:648:648))
        (PORT d[3] (576:576:576) (677:677:677))
        (PORT d[4] (411:411:411) (483:483:483))
        (PORT d[5] (541:541:541) (626:626:626))
        (PORT d[6] (565:565:565) (661:661:661))
        (PORT d[7] (559:559:559) (651:651:651))
        (PORT clk (1345:1345:1345) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE instructionmemory\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (390:390:390) (463:463:463))
        (PORT datac (344:344:344) (394:394:394))
        (PORT datad (525:525:525) (618:618:618))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (324:324:324))
        (PORT datab (619:619:619) (724:724:724))
        (PORT datac (108:108:108) (131:131:131))
        (PORT datad (577:577:577) (665:665:665))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (430:430:430))
        (PORT datab (1065:1065:1065) (1205:1205:1205))
        (PORT datac (669:669:669) (756:756:756))
        (PORT datad (223:223:223) (278:278:278))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (306:306:306))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1148:1148:1148) (1286:1286:1286))
        (PORT datad (791:791:791) (900:900:900))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux16\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (452:452:452) (525:525:525))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (581:581:581))
        (PORT datab (538:538:538) (642:642:642))
        (PORT datac (376:376:376) (441:441:441))
        (PORT datad (290:290:290) (333:333:333))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (764:764:764) (830:830:830))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~21)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (563:563:563) (668:668:668))
        (PORT datab (390:390:390) (469:469:469))
        (PORT datac (90:90:90) (111:111:111))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (573:573:573) (670:670:670))
        (PORT ena (485:485:485) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datab (363:363:363) (424:424:424))
        (PORT datac (649:649:649) (753:753:753))
        (PORT datad (527:527:527) (611:611:611))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (367:367:367))
        (PORT datab (546:546:546) (637:637:637))
        (PORT datac (544:544:544) (640:640:640))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (645:645:645))
        (PORT datac (358:358:358) (415:415:415))
        (PORT datad (513:513:513) (589:589:589))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (645:645:645))
        (PORT datac (357:357:357) (415:415:415))
        (PORT datad (513:513:513) (589:589:589))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (204:204:204) (262:262:262))
        (PORT datac (363:363:363) (430:430:430))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (277:277:277))
        (PORT datab (368:368:368) (429:429:429))
        (PORT datac (363:363:363) (440:440:440))
        (PORT datad (403:403:403) (453:453:453))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (720:720:720))
        (PORT datab (133:133:133) (183:183:183))
        (PORT datac (431:431:431) (488:488:488))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (528:528:528) (612:612:612))
        (PORT datad (535:535:535) (619:619:619))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (420:420:420))
        (PORT datab (425:425:425) (493:493:493))
        (PORT datac (269:269:269) (311:311:311))
        (PORT datad (630:630:630) (730:730:730))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (336:336:336))
        (PORT datab (454:454:454) (533:533:533))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (337:337:337) (394:394:394))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux17\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (564:564:564))
        (PORT datac (378:378:378) (443:443:443))
        (PORT datad (480:480:480) (553:553:553))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (250:250:250))
        (PORT datab (480:480:480) (548:548:548))
        (PORT datac (177:177:177) (239:239:239))
        (PORT datad (716:716:716) (831:831:831))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (546:546:546))
        (PORT datab (636:636:636) (723:723:723))
        (PORT datac (181:181:181) (245:245:245))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (421:421:421))
        (PORT datab (193:193:193) (262:262:262))
        (PORT datac (168:168:168) (228:228:228))
        (PORT datad (813:813:813) (897:897:897))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (476:476:476))
        (PORT datab (916:916:916) (1042:1042:1042))
        (PORT datac (259:259:259) (291:291:291))
        (PORT datad (941:941:941) (1078:1078:1078))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (596:596:596))
        (PORT datab (164:164:164) (222:222:222))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (344:344:344))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (471:471:471) (529:529:529))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (894:894:894) (1004:1004:1004))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (527:527:527))
        (PORT datab (647:647:647) (757:757:757))
        (PORT datac (492:492:492) (591:591:591))
        (PORT datad (954:954:954) (1072:1072:1072))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (528:528:528))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (929:929:929) (1051:1051:1051))
        (PORT datad (912:912:912) (1038:1038:1038))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (430:430:430))
        (PORT datad (187:187:187) (234:234:234))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (222:222:222))
        (PORT datab (367:367:367) (427:427:427))
        (PORT datac (208:208:208) (253:253:253))
        (PORT datad (200:200:200) (243:243:243))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (447:447:447))
        (PORT datab (208:208:208) (265:265:265))
        (PORT datac (131:131:131) (175:175:175))
        (PORT datad (311:311:311) (359:359:359))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (721:721:721))
        (PORT datab (528:528:528) (612:612:612))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (452:452:452))
        (PORT datab (518:518:518) (616:616:616))
        (PORT datac (514:514:514) (596:596:596))
        (PORT datad (374:374:374) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (634:634:634))
        (PORT datab (344:344:344) (392:392:392))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (373:373:373) (439:439:439))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (419:419:419))
        (PORT datab (291:291:291) (339:339:339))
        (PORT datac (585:585:585) (680:680:680))
        (PORT datad (626:626:626) (727:727:727))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1273:1273:1273))
        (PORT datab (512:512:512) (613:613:613))
        (PORT datac (725:725:725) (811:811:811))
        (PORT datad (415:415:415) (497:497:497))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (515:515:515))
        (PORT datab (513:513:513) (614:614:614))
        (PORT datac (949:949:949) (1074:1074:1074))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux19\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (528:528:528))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (313:313:313) (365:365:365))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (214:214:214))
        (PORT datab (489:489:489) (570:570:570))
        (PORT datac (356:356:356) (426:426:426))
        (PORT datad (492:492:492) (570:570:570))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (520:520:520) (596:596:596))
        (PORT clk (1332:1332:1332) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (591:591:591) (687:687:687))
        (PORT d[1] (683:683:683) (790:790:790))
        (PORT d[2] (581:581:581) (679:679:679))
        (PORT d[3] (1096:1096:1096) (1276:1276:1276))
        (PORT d[4] (1363:1363:1363) (1615:1615:1615))
        (PORT d[5] (585:585:585) (694:694:694))
        (PORT d[6] (581:581:581) (685:685:685))
        (PORT d[7] (1705:1705:1705) (1954:1954:1954))
        (PORT d[8] (1435:1435:1435) (1648:1648:1648))
        (PORT d[9] (1775:1775:1775) (2069:2069:2069))
        (PORT d[10] (2047:2047:2047) (2397:2397:2397))
        (PORT d[11] (1730:1730:1730) (2028:2028:2028))
        (PORT d[12] (2613:2613:2613) (2971:2971:2971))
        (PORT clk (1330:1330:1330) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (PORT d[0] (583:583:583) (620:620:620))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1126:1126:1126))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1831:1831:1831))
        (PORT d[1] (1633:1633:1633) (1870:1870:1870))
        (PORT d[2] (2321:2321:2321) (2669:2669:2669))
        (PORT d[3] (2560:2560:2560) (2944:2944:2944))
        (PORT d[4] (1724:1724:1724) (1957:1957:1957))
        (PORT d[5] (2319:2319:2319) (2620:2620:2620))
        (PORT d[6] (1929:1929:1929) (2239:2239:2239))
        (PORT d[7] (1661:1661:1661) (1906:1906:1906))
        (PORT d[8] (1670:1670:1670) (1921:1921:1921))
        (PORT d[9] (1845:1845:1845) (2093:2093:2093))
        (PORT d[10] (1908:1908:1908) (2187:2187:2187))
        (PORT d[11] (1634:1634:1634) (1908:1908:1908))
        (PORT d[12] (2140:2140:2140) (2470:2470:2470))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1333:1333:1333))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (PORT d[0] (1413:1413:1413) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1369:1369:1369))
        (PORT clk (1322:1322:1322) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (829:829:829) (967:967:967))
        (PORT d[1] (1151:1151:1151) (1373:1373:1373))
        (PORT d[2] (2049:2049:2049) (2392:2392:2392))
        (PORT d[3] (1593:1593:1593) (1824:1824:1824))
        (PORT d[4] (1128:1128:1128) (1325:1325:1325))
        (PORT d[5] (1186:1186:1186) (1413:1413:1413))
        (PORT d[6] (1572:1572:1572) (1832:1832:1832))
        (PORT d[7] (1291:1291:1291) (1499:1499:1499))
        (PORT d[8] (851:851:851) (990:990:990))
        (PORT d[9] (853:853:853) (1004:1004:1004))
        (PORT d[10] (1849:1849:1849) (2167:2167:2167))
        (PORT d[11] (913:913:913) (1067:1067:1067))
        (PORT d[12] (2049:2049:2049) (2347:2347:2347))
        (PORT clk (1320:1320:1320) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1342:1342:1342))
        (PORT d[0] (1484:1484:1484) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1300:1300:1300))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1079:1079:1079))
        (PORT d[1] (1127:1127:1127) (1315:1315:1315))
        (PORT d[2] (966:966:966) (1120:1120:1120))
        (PORT d[3] (1454:1454:1454) (1722:1722:1722))
        (PORT d[4] (1117:1117:1117) (1300:1300:1300))
        (PORT d[5] (1625:1625:1625) (1850:1850:1850))
        (PORT d[6] (1234:1234:1234) (1416:1416:1416))
        (PORT d[7] (895:895:895) (1028:1028:1028))
        (PORT d[8] (1255:1255:1255) (1447:1447:1447))
        (PORT d[9] (1151:1151:1151) (1340:1340:1340))
        (PORT d[10] (1161:1161:1161) (1341:1341:1341))
        (PORT d[11] (1582:1582:1582) (1831:1831:1831))
        (PORT d[12] (2022:2022:2022) (2338:2338:2338))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1310:1310:1310))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1245:1245:1245) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (793:793:793))
        (PORT clk (1365:1365:1365) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1052:1052:1052) (1218:1218:1218))
        (PORT d[1] (1097:1097:1097) (1257:1257:1257))
        (PORT d[2] (916:916:916) (1064:1064:1064))
        (PORT d[3] (917:917:917) (1067:1067:1067))
        (PORT d[4] (1256:1256:1256) (1450:1450:1450))
        (PORT d[5] (1041:1041:1041) (1212:1212:1212))
        (PORT d[6] (1021:1021:1021) (1186:1186:1186))
        (PORT d[7] (2346:2346:2346) (2759:2759:2759))
        (PORT d[8] (1145:1145:1145) (1353:1353:1353))
        (PORT d[9] (1388:1388:1388) (1620:1620:1620))
        (PORT d[10] (1301:1301:1301) (1490:1490:1490))
        (PORT d[11] (1858:1858:1858) (2208:2208:2208))
        (PORT d[12] (1160:1160:1160) (1334:1334:1334))
        (PORT clk (1363:1363:1363) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (PORT d[0] (940:940:940) (1062:1062:1062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (941:941:941))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2495:2495:2495))
        (PORT d[1] (1549:1549:1549) (1774:1774:1774))
        (PORT d[2] (1380:1380:1380) (1620:1620:1620))
        (PORT d[3] (1565:1565:1565) (1849:1849:1849))
        (PORT d[4] (1516:1516:1516) (1719:1719:1719))
        (PORT d[5] (1306:1306:1306) (1501:1501:1501))
        (PORT d[6] (1400:1400:1400) (1658:1658:1658))
        (PORT d[7] (1273:1273:1273) (1458:1458:1458))
        (PORT d[8] (1285:1285:1285) (1476:1476:1476))
        (PORT d[9] (1425:1425:1425) (1633:1633:1633))
        (PORT d[10] (1982:1982:1982) (2300:2300:2300))
        (PORT d[11] (2538:2538:2538) (2945:2945:2945))
        (PORT d[12] (1280:1280:1280) (1466:1466:1466))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1311:1311:1311))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1618:1618:1618) (1754:1754:1754))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1481:1481:1481))
        (PORT clk (1327:1327:1327) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2258:2258:2258))
        (PORT d[1] (1342:1342:1342) (1584:1584:1584))
        (PORT d[2] (1687:1687:1687) (1960:1960:1960))
        (PORT d[3] (2021:2021:2021) (2319:2319:2319))
        (PORT d[4] (1748:1748:1748) (2009:2009:2009))
        (PORT d[5] (1575:1575:1575) (1858:1858:1858))
        (PORT d[6] (1684:1684:1684) (1940:1940:1940))
        (PORT d[7] (1665:1665:1665) (1958:1958:1958))
        (PORT d[8] (1596:1596:1596) (1872:1872:1872))
        (PORT d[9] (1622:1622:1622) (1880:1880:1880))
        (PORT d[10] (1512:1512:1512) (1767:1767:1767))
        (PORT d[11] (1212:1212:1212) (1438:1438:1438))
        (PORT d[12] (1825:1825:1825) (2092:2092:2092))
        (PORT clk (1325:1325:1325) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1348:1348:1348))
        (PORT d[0] (1325:1325:1325) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1218:1218:1218))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1303:1303:1303) (1519:1519:1519))
        (PORT d[1] (789:789:789) (909:909:909))
        (PORT d[2] (2675:2675:2675) (3066:3066:3066))
        (PORT d[3] (831:831:831) (962:962:962))
        (PORT d[4] (825:825:825) (953:953:953))
        (PORT d[5] (1132:1132:1132) (1308:1308:1308))
        (PORT d[6] (1111:1111:1111) (1282:1282:1282))
        (PORT d[7] (1128:1128:1128) (1310:1310:1310))
        (PORT d[8] (1133:1133:1133) (1304:1304:1304))
        (PORT d[9] (1257:1257:1257) (1452:1452:1452))
        (PORT d[10] (771:771:771) (891:891:891))
        (PORT d[11] (1138:1138:1138) (1314:1314:1314))
        (PORT d[12] (1990:1990:1990) (2290:2290:2290))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1478:1478:1478))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (PORT d[0] (1622:1622:1622) (1764:1764:1764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (251:251:251))
        (PORT datab (872:872:872) (1016:1016:1016))
        (PORT datad (933:933:933) (1066:1066:1066))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1283:1283:1283))
        (PORT datab (807:807:807) (921:921:921))
        (PORT datac (447:447:447) (529:529:529))
        (PORT datad (591:591:591) (671:671:671))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (780:780:780))
        (PORT clk (1328:1328:1328) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (915:915:915))
        (PORT d[1] (1177:1177:1177) (1342:1342:1342))
        (PORT d[2] (2065:2065:2065) (2401:2401:2401))
        (PORT d[3] (1101:1101:1101) (1275:1275:1275))
        (PORT d[4] (1350:1350:1350) (1594:1594:1594))
        (PORT d[5] (750:750:750) (884:884:884))
        (PORT d[6] (737:737:737) (861:861:861))
        (PORT d[7] (1555:1555:1555) (1783:1783:1783))
        (PORT d[8] (1168:1168:1168) (1353:1353:1353))
        (PORT d[9] (1786:1786:1786) (2081:2081:2081))
        (PORT d[10] (1855:1855:1855) (2170:2170:2170))
        (PORT d[11] (1554:1554:1554) (1830:1830:1830))
        (PORT d[12] (2440:2440:2440) (2772:2772:2772))
        (PORT clk (1326:1326:1326) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1348:1348:1348))
        (PORT d[0] (1036:1036:1036) (1140:1140:1140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1146:1146:1146))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2187:2187:2187))
        (PORT d[1] (1623:1623:1623) (1857:1857:1857))
        (PORT d[2] (2145:2145:2145) (2470:2470:2470))
        (PORT d[3] (2407:2407:2407) (2773:2773:2773))
        (PORT d[4] (1725:1725:1725) (1958:1958:1958))
        (PORT d[5] (2028:2028:2028) (2302:2302:2302))
        (PORT d[6] (1747:1747:1747) (2027:2027:2027))
        (PORT d[7] (1798:1798:1798) (2054:2054:2054))
        (PORT d[8] (1661:1661:1661) (1908:1908:1908))
        (PORT d[9] (1679:1679:1679) (1906:1906:1906))
        (PORT d[10] (2048:2048:2048) (2347:2347:2347))
        (PORT d[11] (1486:1486:1486) (1742:1742:1742))
        (PORT d[12] (1979:1979:1979) (2286:2286:2286))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1456:1456:1456))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT d[0] (1660:1660:1660) (1807:1807:1807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (940:940:940))
        (PORT clk (1356:1356:1356) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (770:770:770) (903:903:903))
        (PORT d[1] (1093:1093:1093) (1253:1253:1253))
        (PORT d[2] (1069:1069:1069) (1238:1238:1238))
        (PORT d[3] (1105:1105:1105) (1281:1281:1281))
        (PORT d[4] (1130:1130:1130) (1321:1321:1321))
        (PORT d[5] (746:746:746) (873:873:873))
        (PORT d[6] (778:778:778) (916:916:916))
        (PORT d[7] (2344:2344:2344) (2752:2752:2752))
        (PORT d[8] (1115:1115:1115) (1318:1318:1318))
        (PORT d[9] (1398:1398:1398) (1634:1634:1634))
        (PORT d[10] (1355:1355:1355) (1558:1558:1558))
        (PORT d[11] (2044:2044:2044) (2419:2419:2419))
        (PORT d[12] (1189:1189:1189) (1370:1370:1370))
        (PORT clk (1354:1354:1354) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d[0] (556:556:556) (598:598:598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1105:1105:1105))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1446:1446:1446))
        (PORT d[1] (1249:1249:1249) (1436:1436:1436))
        (PORT d[2] (1574:1574:1574) (1847:1847:1847))
        (PORT d[3] (1568:1568:1568) (1851:1851:1851))
        (PORT d[4] (1382:1382:1382) (1572:1572:1572))
        (PORT d[5] (1302:1302:1302) (1495:1495:1495))
        (PORT d[6] (1557:1557:1557) (1829:1829:1829))
        (PORT d[7] (1264:1264:1264) (1450:1450:1450))
        (PORT d[8] (1272:1272:1272) (1461:1461:1461))
        (PORT d[9] (2217:2217:2217) (2513:2513:2513))
        (PORT d[10] (2005:2005:2005) (2328:2328:2328))
        (PORT d[11] (2550:2550:2550) (2958:2958:2958))
        (PORT d[12] (1631:1631:1631) (1869:1869:1869))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (975:975:975))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1112:1112:1112) (1184:1184:1184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (471:471:471))
        (PORT datab (1023:1023:1023) (1174:1174:1174))
        (PORT datac (589:589:589) (691:691:691))
        (PORT datad (744:744:744) (846:846:846))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (783:783:783))
        (PORT clk (1323:1323:1323) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (794:794:794) (926:926:926))
        (PORT d[1] (1328:1328:1328) (1517:1517:1517))
        (PORT d[2] (2073:2073:2073) (2415:2415:2415))
        (PORT d[3] (1087:1087:1087) (1266:1266:1266))
        (PORT d[4] (1354:1354:1354) (1593:1593:1593))
        (PORT d[5] (759:759:759) (894:894:894))
        (PORT d[6] (760:760:760) (890:890:890))
        (PORT d[7] (1567:1567:1567) (1802:1802:1802))
        (PORT d[8] (1587:1587:1587) (1817:1817:1817))
        (PORT d[9] (1779:1779:1779) (2074:2074:2074))
        (PORT d[10] (2050:2050:2050) (2402:2402:2402))
        (PORT d[11] (1553:1553:1553) (1829:1829:1829))
        (PORT d[12] (2453:2453:2453) (2791:2791:2791))
        (PORT clk (1321:1321:1321) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1342:1342:1342))
        (PORT d[0] (943:943:943) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1136:1136:1136))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2191:2191:2191))
        (PORT d[1] (1805:1805:1805) (2067:2067:2067))
        (PORT d[2] (2117:2117:2117) (2428:2428:2428))
        (PORT d[3] (2417:2417:2417) (2788:2788:2788))
        (PORT d[4] (1899:1899:1899) (2156:2156:2156))
        (PORT d[5] (2014:2014:2014) (2281:2281:2281))
        (PORT d[6] (1736:1736:1736) (2012:2012:2012))
        (PORT d[7] (1810:1810:1810) (2071:2071:2071))
        (PORT d[8] (1844:1844:1844) (2117:2117:2117))
        (PORT d[9] (1859:1859:1859) (2115:2115:2115))
        (PORT d[10] (2061:2061:2061) (2361:2361:2361))
        (PORT d[11] (1645:1645:1645) (1920:1920:1920))
        (PORT d[12] (1978:1978:1978) (2285:2285:2285))
        (PORT clk (1301:1301:1301) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1332:1332:1332))
        (PORT clk (1301:1301:1301) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (PORT d[0] (1530:1530:1530) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (789:789:789))
        (PORT clk (1356:1356:1356) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1053:1053:1053))
        (PORT d[1] (818:818:818) (942:942:942))
        (PORT d[2] (962:962:962) (1117:1117:1117))
        (PORT d[3] (1396:1396:1396) (1617:1617:1617))
        (PORT d[4] (1100:1100:1100) (1282:1282:1282))
        (PORT d[5] (762:762:762) (898:898:898))
        (PORT d[6] (1031:1031:1031) (1193:1193:1193))
        (PORT d[7] (2343:2343:2343) (2751:2751:2751))
        (PORT d[8] (1146:1146:1146) (1360:1360:1360))
        (PORT d[9] (1452:1452:1452) (1681:1681:1681))
        (PORT d[10] (845:845:845) (975:975:975))
        (PORT d[11] (2049:2049:2049) (2431:2431:2431))
        (PORT d[12] (1182:1182:1182) (1362:1362:1362))
        (PORT clk (1354:1354:1354) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d[0] (589:589:589) (642:642:642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1110:1110:1110))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (1078:1078:1078))
        (PORT d[1] (1095:1095:1095) (1257:1257:1257))
        (PORT d[2] (1086:1086:1086) (1221:1221:1221))
        (PORT d[3] (1588:1588:1588) (1880:1880:1880))
        (PORT d[4] (1087:1087:1087) (1228:1228:1228))
        (PORT d[5] (1136:1136:1136) (1301:1301:1301))
        (PORT d[6] (1556:1556:1556) (1828:1828:1828))
        (PORT d[7] (1105:1105:1105) (1270:1270:1270))
        (PORT d[8] (1110:1110:1110) (1276:1276:1276))
        (PORT d[9] (1442:1442:1442) (1652:1652:1652))
        (PORT d[10] (2005:2005:2005) (2327:2327:2327))
        (PORT d[11] (2560:2560:2560) (2971:2971:2971))
        (PORT d[12] (1085:1085:1085) (1236:1236:1236))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2029:2029:2029))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (2085:2085:2085) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (947:947:947) (1118:1118:1118))
        (PORT datac (370:370:370) (449:449:449))
        (PORT datad (633:633:633) (721:721:721))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (162:162:162) (221:221:221))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1226:1226:1226))
        (PORT datab (882:882:882) (988:988:988))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (498:498:498) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (513:513:513) (614:614:614))
        (PORT datac (633:633:633) (725:725:725))
        (PORT datad (634:634:634) (726:726:726))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (430:430:430))
        (PORT datad (191:191:191) (236:236:236))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (454:454:454))
        (PORT datab (364:364:364) (424:424:424))
        (PORT datac (205:205:205) (249:249:249))
        (PORT datad (393:393:393) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (316:316:316))
        (PORT datab (554:554:554) (645:645:645))
        (PORT datac (351:351:351) (427:427:427))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (720:720:720))
        (PORT datab (530:530:530) (614:614:614))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (271:271:271))
        (PORT datab (363:363:363) (424:424:424))
        (PORT datac (667:667:667) (788:788:788))
        (PORT datad (526:526:526) (609:609:609))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (543:543:543) (634:634:634))
        (PORT datac (614:614:614) (703:703:703))
        (PORT datad (898:898:898) (1040:1040:1040))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (420:420:420))
        (PORT datab (281:281:281) (326:326:326))
        (PORT datac (426:426:426) (491:491:491))
        (PORT datad (630:630:630) (731:731:731))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (528:528:528))
        (PORT datab (513:513:513) (613:613:613))
        (PORT datac (743:743:743) (848:848:848))
        (PORT datad (473:473:473) (544:544:544))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (528:528:528))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (813:813:813) (927:927:927))
        (PORT datad (456:456:456) (520:520:520))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux20\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (340:340:340) (406:406:406))
        (PORT datac (441:441:441) (506:506:506))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|IR\|data_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (473:473:473))
        (PORT datab (731:731:731) (863:863:863))
        (PORT datac (711:711:711) (804:804:804))
        (PORT datad (364:364:364) (428:428:428))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|IR\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1162:1162:1162) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (769:769:769) (842:842:842))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|PC\|Add0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (789:789:789))
        (PORT datac (352:352:352) (429:429:429))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|PC\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (575:575:575) (675:675:675))
        (PORT ena (417:417:417) (434:434:434))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (455:455:455))
        (PORT datab (491:491:491) (585:585:585))
        (PORT datac (322:322:322) (370:370:370))
        (PORT datad (365:365:365) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (632:632:632))
        (PORT datab (382:382:382) (452:452:452))
        (PORT datac (357:357:357) (420:420:420))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (432:432:432))
        (PORT datad (198:198:198) (250:250:250))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (344:344:344))
        (PORT datab (373:373:373) (435:435:435))
        (PORT datac (216:216:216) (261:261:261))
        (PORT datad (451:451:451) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (220:220:220) (280:280:280))
        (PORT datac (475:475:475) (549:549:549))
        (PORT datad (359:359:359) (431:431:431))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (633:633:633))
        (PORT datac (476:476:476) (550:550:550))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (337:337:337))
        (PORT datab (619:619:619) (724:724:724))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (420:420:420) (479:479:479))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (462:462:462))
        (PORT datab (647:647:647) (748:748:748))
        (PORT datad (484:484:484) (557:557:557))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (407:407:407) (462:462:462))
        (PORT clk (1341:1341:1341) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (598:598:598) (691:691:691))
        (PORT d[1] (527:527:527) (621:621:621))
        (PORT d[2] (579:579:579) (671:671:671))
        (PORT d[3] (578:578:578) (684:684:684))
        (PORT d[4] (1527:1527:1527) (1794:1794:1794))
        (PORT d[5] (583:583:583) (698:698:698))
        (PORT d[6] (589:589:589) (695:695:695))
        (PORT d[7] (1751:1751:1751) (2012:2012:2012))
        (PORT d[8] (1295:1295:1295) (1517:1517:1517))
        (PORT d[9] (1758:1758:1758) (2051:2051:2051))
        (PORT d[10] (2228:2228:2228) (2601:2601:2601))
        (PORT d[11] (1738:1738:1738) (2037:2037:2037))
        (PORT d[12] (2636:2636:2636) (2997:2997:2997))
        (PORT clk (1339:1339:1339) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1360:1360:1360))
        (PORT d[0] (1199:1199:1199) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1249:1249:1249))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1821:1821:1821))
        (PORT d[1] (1623:1623:1623) (1862:1862:1862))
        (PORT d[2] (2348:2348:2348) (2708:2708:2708))
        (PORT d[3] (2578:2578:2578) (2965:2965:2965))
        (PORT d[4] (1713:1713:1713) (1946:1946:1946))
        (PORT d[5] (2198:2198:2198) (2495:2495:2495))
        (PORT d[6] (1938:1938:1938) (2249:2249:2249))
        (PORT d[7] (1629:1629:1629) (1866:1866:1866))
        (PORT d[8] (1628:1628:1628) (1867:1867:1867))
        (PORT d[9] (1865:1865:1865) (2117:2117:2117))
        (PORT d[10] (2072:2072:2072) (2377:2377:2377))
        (PORT d[11] (1654:1654:1654) (1932:1932:1932))
        (PORT d[12] (1451:1451:1451) (1666:1666:1666))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1419:1419:1419))
        (PORT clk (1319:1319:1319) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1499:1499:1499) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1501:1501:1501))
        (PORT clk (1364:1364:1364) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1229:1229:1229))
        (PORT d[1] (1157:1157:1157) (1339:1339:1339))
        (PORT d[2] (1238:1238:1238) (1428:1428:1428))
        (PORT d[3] (1084:1084:1084) (1258:1258:1258))
        (PORT d[4] (1241:1241:1241) (1433:1433:1433))
        (PORT d[5] (939:939:939) (1097:1097:1097))
        (PORT d[6] (1056:1056:1056) (1231:1231:1231))
        (PORT d[7] (2142:2142:2142) (2518:2518:2518))
        (PORT d[8] (1325:1325:1325) (1560:1560:1560))
        (PORT d[9] (1575:1575:1575) (1837:1837:1837))
        (PORT d[10] (1516:1516:1516) (1739:1739:1739))
        (PORT d[11] (1822:1822:1822) (2162:2162:2162))
        (PORT d[12] (1703:1703:1703) (1951:1951:1951))
        (PORT clk (1362:1362:1362) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1382:1382:1382))
        (PORT d[0] (609:609:609) (683:683:683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1460:1460:1460))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2491:2491:2491))
        (PORT d[1] (1303:1303:1303) (1507:1507:1507))
        (PORT d[2] (1184:1184:1184) (1393:1393:1393))
        (PORT d[3] (1365:1365:1365) (1615:1615:1615))
        (PORT d[4] (1700:1700:1700) (1931:1931:1931))
        (PORT d[5] (1345:1345:1345) (1552:1552:1552))
        (PORT d[6] (1375:1375:1375) (1626:1626:1626))
        (PORT d[7] (1443:1443:1443) (1652:1652:1652))
        (PORT d[8] (1318:1318:1318) (1515:1515:1515))
        (PORT d[9] (1957:1957:1957) (2229:2229:2229))
        (PORT d[10] (1795:1795:1795) (2084:2084:2084))
        (PORT d[11] (2369:2369:2369) (2754:2754:2754))
        (PORT d[12] (1304:1304:1304) (1495:1495:1495))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1190:1190:1190))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1295:1295:1295) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (472:472:472))
        (PORT datab (842:842:842) (973:973:973))
        (PORT datac (587:587:587) (689:689:689))
        (PORT datad (804:804:804) (916:916:916))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1477:1477:1477))
        (PORT clk (1362:1362:1362) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1438:1438:1438))
        (PORT d[1] (1141:1141:1141) (1310:1310:1310))
        (PORT d[2] (1401:1401:1401) (1612:1612:1612))
        (PORT d[3] (1420:1420:1420) (1633:1633:1633))
        (PORT d[4] (1108:1108:1108) (1285:1285:1285))
        (PORT d[5] (1174:1174:1174) (1360:1360:1360))
        (PORT d[6] (1208:1208:1208) (1399:1399:1399))
        (PORT d[7] (1955:1955:1955) (2296:2296:2296))
        (PORT d[8] (1330:1330:1330) (1568:1568:1568))
        (PORT d[9] (1574:1574:1574) (1832:1832:1832))
        (PORT d[10] (1300:1300:1300) (1483:1483:1483))
        (PORT d[11] (1693:1693:1693) (2020:2020:2020))
        (PORT d[12] (1683:1683:1683) (1925:1925:1925))
        (PORT clk (1360:1360:1360) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1381:1381:1381))
        (PORT d[0] (744:744:744) (817:817:817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1131:1131:1131))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2302:2302:2302))
        (PORT d[1] (1437:1437:1437) (1653:1653:1653))
        (PORT d[2] (1469:1469:1469) (1712:1712:1712))
        (PORT d[3] (1341:1341:1341) (1585:1585:1585))
        (PORT d[4] (1708:1708:1708) (1939:1939:1939))
        (PORT d[5] (1657:1657:1657) (1909:1909:1909))
        (PORT d[6] (1214:1214:1214) (1443:1443:1443))
        (PORT d[7] (1620:1620:1620) (1857:1857:1857))
        (PORT d[8] (1470:1470:1470) (1688:1688:1688))
        (PORT d[9] (1938:1938:1938) (2205:2205:2205))
        (PORT d[10] (1776:1776:1776) (2059:2059:2059))
        (PORT d[11] (2352:2352:2352) (2732:2732:2732))
        (PORT d[12] (1497:1497:1497) (1722:1722:1722))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1752:1752:1752))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (1769:1769:1769) (1914:1914:1914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (465:465:465))
        (PORT clk (1337:1337:1337) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (601:601:601) (702:702:702))
        (PORT d[1] (544:544:544) (640:640:640))
        (PORT d[2] (570:570:570) (665:665:665))
        (PORT d[3] (583:583:583) (694:694:694))
        (PORT d[4] (1538:1538:1538) (1809:1809:1809))
        (PORT d[5] (877:877:877) (1022:1022:1022))
        (PORT d[6] (585:585:585) (690:690:690))
        (PORT d[7] (1729:1729:1729) (1983:1983:1983))
        (PORT d[8] (1295:1295:1295) (1517:1517:1517))
        (PORT d[9] (1769:1769:1769) (2063:2063:2063))
        (PORT d[10] (2220:2220:2220) (2593:2593:2593))
        (PORT d[11] (1737:1737:1737) (2036:2036:2036))
        (PORT d[12] (2639:2639:2639) (3003:3003:3003))
        (PORT clk (1335:1335:1335) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1356:1356:1356))
        (PORT d[0] (941:941:941) (1074:1074:1074))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1101:1101:1101))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2208:2208:2208))
        (PORT d[1] (1625:1625:1625) (1862:1862:1862))
        (PORT d[2] (2311:2311:2311) (2654:2654:2654))
        (PORT d[3] (2588:2588:2588) (2981:2981:2981))
        (PORT d[4] (1715:1715:1715) (1946:1946:1946))
        (PORT d[5] (2330:2330:2330) (2635:2635:2635))
        (PORT d[6] (1927:1927:1927) (2235:2235:2235))
        (PORT d[7] (1654:1654:1654) (1898:1898:1898))
        (PORT d[8] (1674:1674:1674) (1927:1927:1927))
        (PORT d[9] (1858:1858:1858) (2108:2108:2108))
        (PORT d[10] (2185:2185:2185) (2499:2499:2499))
        (PORT d[11] (1803:1803:1803) (2102:2102:2102))
        (PORT d[12] (2146:2146:2146) (2475:2475:2475))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1147:1147:1147))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (1681:1681:1681) (1838:1838:1838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (828:828:828) (957:957:957))
        (PORT datac (368:368:368) (447:447:447))
        (PORT datad (796:796:796) (926:926:926))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (896:896:896) (1036:1036:1036))
        (PORT clk (1350:1350:1350) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1148:1148:1148))
        (PORT d[1] (990:990:990) (1129:1129:1129))
        (PORT d[2] (996:996:996) (1157:1157:1157))
        (PORT d[3] (990:990:990) (1156:1156:1156))
        (PORT d[4] (986:986:986) (1147:1147:1147))
        (PORT d[5] (1702:1702:1702) (1974:1974:1974))
        (PORT d[6] (1276:1276:1276) (1479:1479:1479))
        (PORT d[7] (1529:1529:1529) (1787:1787:1787))
        (PORT d[8] (1066:1066:1066) (1247:1247:1247))
        (PORT d[9] (935:935:935) (1106:1106:1106))
        (PORT d[10] (1698:1698:1698) (1972:1972:1972))
        (PORT d[11] (954:954:954) (1121:1121:1121))
        (PORT d[12] (992:992:992) (1157:1157:1157))
        (PORT clk (1348:1348:1348) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d[0] (926:926:926) (1030:1030:1030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (699:699:699) (816:816:816))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (586:586:586) (690:690:690))
        (PORT d[1] (604:604:604) (722:722:722))
        (PORT d[2] (841:841:841) (967:967:967))
        (PORT d[3] (631:631:631) (751:751:751))
        (PORT d[4] (746:746:746) (868:868:868))
        (PORT d[5] (592:592:592) (699:699:699))
        (PORT d[6] (1320:1320:1320) (1530:1530:1530))
        (PORT d[7] (932:932:932) (1079:1079:1079))
        (PORT d[8] (593:593:593) (701:701:701))
        (PORT d[9] (890:890:890) (1020:1020:1020))
        (PORT d[10] (622:622:622) (735:735:735))
        (PORT d[11] (747:747:747) (875:875:875))
        (PORT d[12] (598:598:598) (694:694:694))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (676:676:676) (727:727:727))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (934:934:934) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (398:398:398) (460:460:460))
        (PORT clk (1353:1353:1353) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (669:669:669))
        (PORT d[1] (1124:1124:1124) (1291:1291:1291))
        (PORT d[2] (561:561:561) (653:653:653))
        (PORT d[3] (1431:1431:1431) (1646:1646:1646))
        (PORT d[4] (1322:1322:1322) (1535:1535:1535))
        (PORT d[5] (596:596:596) (709:709:709))
        (PORT d[6] (1055:1055:1055) (1220:1220:1220))
        (PORT d[7] (2512:2512:2512) (2946:2946:2946))
        (PORT d[8] (1126:1126:1126) (1328:1328:1328))
        (PORT d[9] (1437:1437:1437) (1680:1680:1680))
        (PORT d[10] (1529:1529:1529) (1756:1756:1756))
        (PORT d[11] (1484:1484:1484) (1772:1772:1772))
        (PORT d[12] (991:991:991) (1142:1142:1142))
        (PORT clk (1351:1351:1351) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1374:1374:1374))
        (PORT d[0] (684:684:684) (740:740:740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (651:651:651) (744:744:744))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2219:2219:2219))
        (PORT d[1] (1269:1269:1269) (1458:1458:1458))
        (PORT d[2] (2505:2505:2505) (2881:2881:2881))
        (PORT d[3] (1775:1775:1775) (2091:2091:2091))
        (PORT d[4] (1395:1395:1395) (1581:1581:1581))
        (PORT d[5] (1321:1321:1321) (1514:1514:1514))
        (PORT d[6] (2290:2290:2290) (2649:2649:2649))
        (PORT d[7] (1297:1297:1297) (1492:1492:1492))
        (PORT d[8] (1468:1468:1468) (1689:1689:1689))
        (PORT d[9] (2045:2045:2045) (2321:2321:2321))
        (PORT d[10] (2268:2268:2268) (2598:2598:2598))
        (PORT d[11] (1997:1997:1997) (2325:2325:2325))
        (PORT d[12] (1629:1629:1629) (1861:1861:1861))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (944:944:944))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
        (PORT d[0] (1275:1275:1275) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (1022:1022:1022))
        (PORT clk (1356:1356:1356) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1616:1616:1616))
        (PORT d[1] (1341:1341:1341) (1542:1542:1542))
        (PORT d[2] (1830:1830:1830) (2108:2108:2108))
        (PORT d[3] (1358:1358:1358) (1580:1580:1580))
        (PORT d[4] (1821:1821:1821) (2087:2087:2087))
        (PORT d[5] (1509:1509:1509) (1754:1754:1754))
        (PORT d[6] (1461:1461:1461) (1697:1697:1697))
        (PORT d[7] (1505:1505:1505) (1760:1760:1760))
        (PORT d[8] (1285:1285:1285) (1510:1510:1510))
        (PORT d[9] (1590:1590:1590) (1848:1848:1848))
        (PORT d[10] (1497:1497:1497) (1745:1745:1745))
        (PORT d[11] (1134:1134:1134) (1325:1325:1325))
        (PORT d[12] (1700:1700:1700) (1962:1962:1962))
        (PORT clk (1354:1354:1354) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d[0] (950:950:950) (1069:1069:1069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (965:965:965))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (764:764:764) (892:892:892))
        (PORT d[1] (761:761:761) (894:894:894))
        (PORT d[2] (774:774:774) (905:905:905))
        (PORT d[3] (796:796:796) (936:936:936))
        (PORT d[4] (1091:1091:1091) (1257:1257:1257))
        (PORT d[5] (1111:1111:1111) (1297:1297:1297))
        (PORT d[6] (1144:1144:1144) (1335:1335:1335))
        (PORT d[7] (924:924:924) (1076:1076:1076))
        (PORT d[8] (792:792:792) (931:931:931))
        (PORT d[9] (947:947:947) (1105:1105:1105))
        (PORT d[10] (1681:1681:1681) (1966:1966:1966))
        (PORT d[11] (1112:1112:1112) (1292:1292:1292))
        (PORT d[12] (1275:1275:1275) (1468:1468:1468))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (927:927:927))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1271:1271:1271) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1474:1474:1474))
        (PORT clk (1365:1365:1365) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1231:1231:1231))
        (PORT d[1] (998:998:998) (1154:1154:1154))
        (PORT d[2] (1254:1254:1254) (1450:1450:1450))
        (PORT d[3] (1223:1223:1223) (1414:1414:1414))
        (PORT d[4] (937:937:937) (1088:1088:1088))
        (PORT d[5] (919:919:919) (1069:1069:1069))
        (PORT d[6] (1042:1042:1042) (1209:1209:1209))
        (PORT d[7] (2164:2164:2164) (2548:2548:2548))
        (PORT d[8] (1319:1319:1319) (1556:1556:1556))
        (PORT d[9] (1524:1524:1524) (1768:1768:1768))
        (PORT d[10] (1527:1527:1527) (1750:1750:1750))
        (PORT d[11] (1859:1859:1859) (2212:2212:2212))
        (PORT d[12] (1690:1690:1690) (1932:1932:1932))
        (PORT clk (1363:1363:1363) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1383:1383:1383))
        (PORT d[0] (703:703:703) (774:774:774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1430:1430:1430))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2492:2492:2492))
        (PORT d[1] (1291:1291:1291) (1490:1490:1490))
        (PORT d[2] (1382:1382:1382) (1626:1626:1626))
        (PORT d[3] (1384:1384:1384) (1640:1640:1640))
        (PORT d[4] (1693:1693:1693) (1916:1916:1916))
        (PORT d[5] (1344:1344:1344) (1551:1551:1551))
        (PORT d[6] (1381:1381:1381) (1633:1633:1633))
        (PORT d[7] (1269:1269:1269) (1449:1449:1449))
        (PORT d[8] (1331:1331:1331) (1535:1535:1535))
        (PORT d[9] (1276:1276:1276) (1467:1467:1467))
        (PORT d[10] (1790:1790:1790) (2073:2073:2073))
        (PORT d[11] (2357:2357:2357) (2735:2735:2735))
        (PORT d[12] (1303:1303:1303) (1494:1494:1494))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1191:1191:1191))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1369:1369:1369))
        (PORT d[0] (1460:1460:1460) (1573:1573:1573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (482:482:482))
        (PORT datab (598:598:598) (701:701:701))
        (PORT datac (757:757:757) (865:865:865))
        (PORT datad (799:799:799) (910:910:910))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (569:569:569))
        (PORT datab (596:596:596) (699:699:699))
        (PORT datac (655:655:655) (755:755:755))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (219:219:219))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datad (149:149:149) (199:199:199))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (306:306:306) (345:345:345))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1225:1225:1225))
        (PORT datab (763:763:763) (863:863:863))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (495:495:495) (585:585:585))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (772:772:772))
        (PORT datab (512:512:512) (613:613:613))
        (PORT datac (253:253:253) (286:286:286))
        (PORT datad (297:297:297) (337:337:337))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (527:527:527))
        (PORT datab (512:512:512) (613:613:613))
        (PORT datac (629:629:629) (722:722:722))
        (PORT datad (762:762:762) (876:876:876))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (638:638:638) (727:727:727))
        (PORT datac (654:654:654) (747:747:747))
        (PORT datad (416:416:416) (498:498:498))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux21\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (404:404:404))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (442:442:442) (507:507:507))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (524:524:524))
        (PORT datab (490:490:490) (571:571:571))
        (PORT datac (159:159:159) (188:188:188))
        (PORT datad (493:493:493) (571:571:571))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (892:892:892) (1037:1037:1037))
        (PORT clk (1338:1338:1338) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1556:1556:1556))
        (PORT d[1] (1490:1490:1490) (1750:1750:1750))
        (PORT d[2] (1536:1536:1536) (1766:1766:1766))
        (PORT d[3] (1649:1649:1649) (1900:1900:1900))
        (PORT d[4] (1311:1311:1311) (1535:1535:1535))
        (PORT d[5] (1375:1375:1375) (1635:1635:1635))
        (PORT d[6] (1385:1385:1385) (1619:1619:1619))
        (PORT d[7] (851:851:851) (999:999:999))
        (PORT d[8] (671:671:671) (792:792:792))
        (PORT d[9] (1234:1234:1234) (1440:1440:1440))
        (PORT d[10] (2047:2047:2047) (2397:2397:2397))
        (PORT d[11] (731:731:731) (861:861:861))
        (PORT d[12] (1831:1831:1831) (2096:2096:2096))
        (PORT clk (1336:1336:1336) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1358:1358:1358))
        (PORT d[0] (1311:1311:1311) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (1004:1004:1004))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (895:895:895))
        (PORT d[1] (942:942:942) (1105:1105:1105))
        (PORT d[2] (778:778:778) (906:906:906))
        (PORT d[3] (1636:1636:1636) (1927:1927:1927))
        (PORT d[4] (934:934:934) (1081:1081:1081))
        (PORT d[5] (1975:1975:1975) (2253:2253:2253))
        (PORT d[6] (739:739:739) (866:866:866))
        (PORT d[7] (767:767:767) (897:897:897))
        (PORT d[8] (748:748:748) (875:875:875))
        (PORT d[9] (954:954:954) (1113:1113:1113))
        (PORT d[10] (1126:1126:1126) (1294:1294:1294))
        (PORT d[11] (1967:1967:1967) (2270:2270:2270))
        (PORT d[12] (2195:2195:2195) (2536:2536:2536))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (916:916:916))
        (PORT clk (1316:1316:1316) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (PORT d[0] (1080:1080:1080) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1028:1028:1028) (1194:1194:1194))
        (PORT clk (1326:1326:1326) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1310:1310:1310))
        (PORT d[1] (1303:1303:1303) (1530:1530:1530))
        (PORT d[2] (2207:2207:2207) (2566:2566:2566))
        (PORT d[3] (1601:1601:1601) (1832:1832:1832))
        (PORT d[4] (1125:1125:1125) (1328:1328:1328))
        (PORT d[5] (1176:1176:1176) (1401:1401:1401))
        (PORT d[6] (1558:1558:1558) (1812:1812:1812))
        (PORT d[7] (1291:1291:1291) (1500:1500:1500))
        (PORT d[8] (839:839:839) (982:982:982))
        (PORT d[9] (678:678:678) (800:800:800))
        (PORT d[10] (1860:1860:1860) (2182:2182:2182))
        (PORT d[11] (766:766:766) (904:904:904))
        (PORT d[12] (2210:2210:2210) (2530:2530:2530))
        (PORT clk (1324:1324:1324) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1346:1346:1346))
        (PORT d[0] (961:961:961) (1069:1069:1069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1195:1195:1195))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1432:1432:1432))
        (PORT d[1] (1116:1116:1116) (1301:1301:1301))
        (PORT d[2] (954:954:954) (1104:1104:1104))
        (PORT d[3] (1618:1618:1618) (1907:1907:1907))
        (PORT d[4] (1121:1121:1121) (1297:1297:1297))
        (PORT d[5] (1802:1802:1802) (2055:2055:2055))
        (PORT d[6] (906:906:906) (1054:1054:1054))
        (PORT d[7] (1314:1314:1314) (1537:1537:1537))
        (PORT d[8] (899:899:899) (1038:1038:1038))
        (PORT d[9] (1153:1153:1153) (1346:1346:1346))
        (PORT d[10] (1150:1150:1150) (1326:1326:1326))
        (PORT d[11] (1595:1595:1595) (1846:1846:1846))
        (PORT d[12] (2193:2193:2193) (2532:2532:2532))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1325:1325:1325))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (PORT d[0] (1261:1261:1261) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1239:1239:1239))
        (PORT clk (1359:1359:1359) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1381:1381:1381))
        (PORT d[1] (1189:1189:1189) (1375:1375:1375))
        (PORT d[2] (1323:1323:1323) (1534:1534:1534))
        (PORT d[3] (1201:1201:1201) (1404:1404:1404))
        (PORT d[4] (1628:1628:1628) (1873:1873:1873))
        (PORT d[5] (1646:1646:1646) (1909:1909:1909))
        (PORT d[6] (1163:1163:1163) (1352:1352:1352))
        (PORT d[7] (1054:1054:1054) (1235:1235:1235))
        (PORT d[8] (1120:1120:1120) (1323:1323:1323))
        (PORT d[9] (1107:1107:1107) (1296:1296:1296))
        (PORT d[10] (1503:1503:1503) (1748:1748:1748))
        (PORT d[11] (1425:1425:1425) (1656:1656:1656))
        (PORT d[12] (1720:1720:1720) (1986:1986:1986))
        (PORT clk (1357:1357:1357) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1377:1377:1377))
        (PORT d[0] (845:845:845) (961:961:961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1345:1345:1345))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (758:758:758) (889:889:889))
        (PORT d[1] (771:771:771) (913:913:913))
        (PORT d[2] (767:767:767) (899:899:899))
        (PORT d[3] (776:776:776) (916:916:916))
        (PORT d[4] (746:746:746) (870:870:870))
        (PORT d[5] (1306:1306:1306) (1526:1526:1526))
        (PORT d[6] (779:779:779) (925:925:925))
        (PORT d[7] (752:752:752) (879:879:879))
        (PORT d[8] (785:785:785) (923:923:923))
        (PORT d[9] (772:772:772) (906:906:906))
        (PORT d[10] (1714:1714:1714) (2001:2001:2001))
        (PORT d[11] (887:887:887) (1021:1021:1021))
        (PORT d[12] (1448:1448:1448) (1665:1665:1665))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (903:903:903))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (PORT d[0] (1086:1086:1086) (1155:1155:1155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1206:1206:1206))
        (PORT clk (1330:1330:1330) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1915:1915:1915))
        (PORT d[1] (1674:1674:1674) (1908:1908:1908))
        (PORT d[2] (1516:1516:1516) (1765:1765:1765))
        (PORT d[3] (1691:1691:1691) (1939:1939:1939))
        (PORT d[4] (1721:1721:1721) (1975:1975:1975))
        (PORT d[5] (1562:1562:1562) (1838:1838:1838))
        (PORT d[6] (1508:1508:1508) (1735:1735:1735))
        (PORT d[7] (1491:1491:1491) (1757:1757:1757))
        (PORT d[8] (1429:1429:1429) (1684:1684:1684))
        (PORT d[9] (1446:1446:1446) (1675:1675:1675))
        (PORT d[10] (1366:1366:1366) (1607:1607:1607))
        (PORT d[11] (1039:1039:1039) (1239:1239:1239))
        (PORT d[12] (1664:1664:1664) (1908:1908:1908))
        (PORT clk (1328:1328:1328) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1349:1349:1349))
        (PORT d[0] (1131:1131:1131) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1229:1229:1229))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1746:1746:1746))
        (PORT d[1] (986:986:986) (1138:1138:1138))
        (PORT d[2] (2657:2657:2657) (3043:3043:3043))
        (PORT d[3] (821:821:821) (952:952:952))
        (PORT d[4] (981:981:981) (1131:1131:1131))
        (PORT d[5] (1338:1338:1338) (1549:1549:1549))
        (PORT d[6] (1296:1296:1296) (1492:1492:1492))
        (PORT d[7] (1289:1289:1289) (1487:1487:1487))
        (PORT d[8] (1327:1327:1327) (1531:1531:1531))
        (PORT d[9] (1247:1247:1247) (1435:1435:1435))
        (PORT d[10] (912:912:912) (1053:1053:1053))
        (PORT d[11] (1324:1324:1324) (1527:1527:1527))
        (PORT d[12] (1999:1999:1999) (2299:2299:2299))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1649:1649:1649))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1798:1798:1798) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (253:253:253))
        (PORT datab (657:657:657) (751:751:751))
        (PORT datac (175:175:175) (238:238:238))
        (PORT datad (836:836:836) (926:926:926))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (727:727:727))
        (PORT datab (693:693:693) (793:793:793))
        (PORT datac (183:183:183) (247:247:247))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (725:725:725) (825:825:825))
        (PORT clk (1304:1304:1304) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1135:1135:1135))
        (PORT d[1] (1027:1027:1027) (1181:1181:1181))
        (PORT d[2] (1840:1840:1840) (2145:2145:2145))
        (PORT d[3] (978:978:978) (1128:1128:1128))
        (PORT d[4] (1322:1322:1322) (1560:1560:1560))
        (PORT d[5] (952:952:952) (1125:1125:1125))
        (PORT d[6] (888:888:888) (1028:1028:1028))
        (PORT d[7] (1370:1370:1370) (1573:1573:1573))
        (PORT d[8] (1328:1328:1328) (1529:1529:1529))
        (PORT d[9] (1779:1779:1779) (2073:2073:2073))
        (PORT d[10] (1699:1699:1699) (2001:2001:2001))
        (PORT d[11] (1355:1355:1355) (1598:1598:1598))
        (PORT d[12] (2252:2252:2252) (2561:2561:2561))
        (PORT clk (1302:1302:1302) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1324:1324:1324))
        (PORT d[0] (872:872:872) (950:950:950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1333:1333:1333))
        (PORT clk (1285:1285:1285) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (2140:2140:2140))
        (PORT d[1] (1804:1804:1804) (2060:2060:2060))
        (PORT d[2] (1959:1959:1959) (2259:2259:2259))
        (PORT d[3] (2229:2229:2229) (2574:2574:2574))
        (PORT d[4] (1908:1908:1908) (2164:2164:2164))
        (PORT d[5] (1862:1862:1862) (2115:2115:2115))
        (PORT d[6] (1540:1540:1540) (1786:1786:1786))
        (PORT d[7] (1843:1843:1843) (2111:2111:2111))
        (PORT d[8] (1827:1827:1827) (2092:2092:2092))
        (PORT d[9] (1858:1858:1858) (2110:2110:2110))
        (PORT d[10] (2093:2093:2093) (2401:2401:2401))
        (PORT d[11] (1624:1624:1624) (1889:1889:1889))
        (PORT d[12] (1972:1972:1972) (2276:2276:2276))
        (PORT clk (1282:1282:1282) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1630:1630:1630))
        (PORT clk (1282:1282:1282) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1310:1310:1310))
        (PORT d[0] (1680:1680:1680) (1822:1822:1822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1057:1057:1057) (1238:1238:1238))
        (PORT clk (1350:1350:1350) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1807:1807:1807))
        (PORT d[1] (1531:1531:1531) (1755:1755:1755))
        (PORT d[2] (1651:1651:1651) (1907:1907:1907))
        (PORT d[3] (1363:1363:1363) (1584:1584:1584))
        (PORT d[4] (1676:1676:1676) (1926:1926:1926))
        (PORT d[5] (1314:1314:1314) (1523:1523:1523))
        (PORT d[6] (1631:1631:1631) (1888:1888:1888))
        (PORT d[7] (1553:1553:1553) (1816:1816:1816))
        (PORT d[8] (1306:1306:1306) (1535:1535:1535))
        (PORT d[9] (1596:1596:1596) (1846:1846:1846))
        (PORT d[10] (1307:1307:1307) (1527:1527:1527))
        (PORT d[11] (1319:1319:1319) (1538:1538:1538))
        (PORT d[12] (1668:1668:1668) (1916:1916:1916))
        (PORT clk (1348:1348:1348) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d[0] (1387:1387:1387) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1493:1493:1493))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (1079:1079:1079))
        (PORT d[1] (961:961:961) (1128:1128:1128))
        (PORT d[2] (949:949:949) (1113:1113:1113))
        (PORT d[3] (966:966:966) (1131:1131:1131))
        (PORT d[4] (1060:1060:1060) (1220:1220:1220))
        (PORT d[5] (1233:1233:1233) (1435:1435:1435))
        (PORT d[6] (974:974:974) (1147:1147:1147))
        (PORT d[7] (1093:1093:1093) (1263:1263:1263))
        (PORT d[8] (949:949:949) (1102:1102:1102))
        (PORT d[9] (1139:1139:1139) (1330:1330:1330))
        (PORT d[10] (1725:1725:1725) (2014:2014:2014))
        (PORT d[11] (1297:1297:1297) (1504:1504:1504))
        (PORT d[12] (1393:1393:1393) (1600:1600:1600))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1118:1118:1118))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1266:1266:1266) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1264:1264:1264))
        (PORT datab (201:201:201) (271:271:271))
        (PORT datac (155:155:155) (213:213:213))
        (PORT datad (962:962:962) (1109:1109:1109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1371:1371:1371))
        (PORT clk (1305:1305:1305) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1118:1118:1118))
        (PORT d[1] (1157:1157:1157) (1376:1376:1376))
        (PORT d[2] (2040:2040:2040) (2381:2381:2381))
        (PORT d[3] (1421:1421:1421) (1632:1632:1632))
        (PORT d[4] (946:946:946) (1114:1114:1114))
        (PORT d[5] (1157:1157:1157) (1379:1379:1379))
        (PORT d[6] (1740:1740:1740) (2017:2017:2017))
        (PORT d[7] (1117:1117:1117) (1304:1304:1304))
        (PORT d[8] (1030:1030:1030) (1193:1193:1193))
        (PORT d[9] (1030:1030:1030) (1200:1200:1200))
        (PORT d[10] (2016:2016:2016) (2348:2348:2348))
        (PORT d[11] (946:946:946) (1107:1107:1107))
        (PORT d[12] (2027:2027:2027) (2323:2323:2323))
        (PORT clk (1303:1303:1303) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1324:1324:1324))
        (PORT d[0] (738:738:738) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1378:1378:1378))
        (PORT clk (1286:1286:1286) (1310:1310:1310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1268:1268:1268))
        (PORT d[1] (1295:1295:1295) (1502:1502:1502))
        (PORT d[2] (2112:2112:2112) (2420:2420:2420))
        (PORT d[3] (1433:1433:1433) (1699:1699:1699))
        (PORT d[4] (1289:1289:1289) (1489:1489:1489))
        (PORT d[5] (1613:1613:1613) (1838:1838:1838))
        (PORT d[6] (1065:1065:1065) (1228:1228:1228))
        (PORT d[7] (1124:1124:1124) (1316:1316:1316))
        (PORT d[8] (1081:1081:1081) (1245:1245:1245))
        (PORT d[9] (1335:1335:1335) (1552:1552:1552))
        (PORT d[10] (1333:1333:1333) (1535:1535:1535))
        (PORT d[11] (1466:1466:1466) (1706:1706:1706))
        (PORT d[12] (2009:2009:2009) (2324:2324:2324))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1198:1198:1198))
        (PORT clk (1283:1283:1283) (1309:1309:1309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1310:1310:1310))
        (PORT d[0] (1673:1673:1673) (1854:1854:1854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1311:1311:1311))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1482:1482:1482))
        (PORT clk (1356:1356:1356) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1448:1448:1448))
        (PORT d[1] (1324:1324:1324) (1524:1524:1524))
        (PORT d[2] (1405:1405:1405) (1615:1615:1615))
        (PORT d[3] (1253:1253:1253) (1446:1446:1446))
        (PORT d[4] (1277:1277:1277) (1475:1475:1475))
        (PORT d[5] (1133:1133:1133) (1321:1321:1321))
        (PORT d[6] (1242:1242:1242) (1444:1444:1444))
        (PORT d[7] (1760:1760:1760) (2070:2070:2070))
        (PORT d[8] (1511:1511:1511) (1776:1776:1776))
        (PORT d[9] (1763:1763:1763) (2046:2046:2046))
        (PORT d[10] (1341:1341:1341) (1543:1543:1543))
        (PORT d[11] (1835:1835:1835) (2177:2177:2177))
        (PORT d[12] (1501:1501:1501) (1717:1717:1717))
        (PORT clk (1354:1354:1354) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1375:1375:1375))
        (PORT d[0] (921:921:921) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1300:1300:1300))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2271:2271:2271))
        (PORT d[1] (1493:1493:1493) (1723:1723:1723))
        (PORT d[2] (1169:1169:1169) (1376:1376:1376))
        (PORT d[3] (1187:1187:1187) (1410:1410:1410))
        (PORT d[4] (1877:1877:1877) (2130:2130:2130))
        (PORT d[5] (1657:1657:1657) (1898:1898:1898))
        (PORT d[6] (2085:2085:2085) (2408:2408:2408))
        (PORT d[7] (1788:1788:1788) (2044:2044:2044))
        (PORT d[8] (1503:1503:1503) (1728:1728:1728))
        (PORT d[9] (1775:1775:1775) (2025:2025:2025))
        (PORT d[10] (1608:1608:1608) (1868:1868:1868))
        (PORT d[11] (2158:2158:2158) (2507:2507:2507))
        (PORT d[12] (1474:1474:1474) (1687:1687:1687))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1648:1648:1648))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1735:1735:1735) (1875:1875:1875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (959:959:959) (1089:1089:1089))
        (PORT datac (161:161:161) (220:220:220))
        (PORT datad (1086:1086:1086) (1236:1236:1236))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (325:325:325))
        (PORT datab (598:598:598) (684:684:684))
        (PORT datad (149:149:149) (199:199:199))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (308:308:308) (348:348:348))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (840:840:840))
        (PORT datab (435:435:435) (531:531:531))
        (PORT datac (866:866:866) (1009:1009:1009))
        (PORT datad (496:496:496) (586:586:586))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (1142:1142:1142))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1017:1017:1017) (1175:1175:1175))
        (PORT datad (496:496:496) (586:586:586))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (430:430:430))
        (PORT datad (191:191:191) (239:239:239))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (280:280:280))
        (PORT datab (369:369:369) (430:430:430))
        (PORT datac (158:158:158) (187:187:187))
        (PORT datad (462:462:462) (535:535:535))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (947:947:947))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (474:474:474) (548:548:548))
        (PORT datad (202:202:202) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (633:633:633))
        (PORT datac (476:476:476) (550:550:550))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (396:396:396))
        (PORT datab (386:386:386) (457:457:457))
        (PORT datac (1250:1250:1250) (1435:1435:1435))
        (PORT datad (355:355:355) (430:430:430))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (386:386:386) (457:457:457))
        (PORT datac (351:351:351) (407:407:407))
        (PORT datad (534:534:534) (631:631:631))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (550:550:550))
        (PORT datab (437:437:437) (509:509:509))
        (PORT datac (354:354:354) (415:415:415))
        (PORT datad (414:414:414) (469:469:469))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (528:528:528))
        (PORT datab (513:513:513) (614:614:614))
        (PORT datac (795:795:795) (902:902:902))
        (PORT datad (793:793:793) (920:920:920))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1302:1302:1302))
        (PORT datab (435:435:435) (531:531:531))
        (PORT datac (1093:1093:1093) (1236:1236:1236))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux22\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (778:778:778))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (227:227:227))
        (PORT datab (490:490:490) (572:572:572))
        (PORT datac (351:351:351) (410:410:410))
        (PORT datad (493:493:493) (571:571:571))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1617:1617:1617))
        (PORT clk (1331:1331:1331) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1890:1890:1890))
        (PORT d[1] (1654:1654:1654) (1888:1888:1888))
        (PORT d[2] (1504:1504:1504) (1753:1753:1753))
        (PORT d[3] (1636:1636:1636) (1875:1875:1875))
        (PORT d[4] (1557:1557:1557) (1791:1791:1791))
        (PORT d[5] (1386:1386:1386) (1637:1637:1637))
        (PORT d[6] (1504:1504:1504) (1733:1733:1733))
        (PORT d[7] (1610:1610:1610) (1889:1889:1889))
        (PORT d[8] (1410:1410:1410) (1663:1663:1663))
        (PORT d[9] (1424:1424:1424) (1650:1650:1650))
        (PORT d[10] (1361:1361:1361) (1604:1604:1604))
        (PORT d[11] (1029:1029:1029) (1228:1228:1228))
        (PORT d[12] (1675:1675:1675) (1925:1925:1925))
        (PORT clk (1329:1329:1329) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1351:1351:1351))
        (PORT d[0] (1554:1554:1554) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1806:1806:1806))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1725:1725:1725))
        (PORT d[1] (984:984:984) (1134:1134:1134))
        (PORT d[2] (2521:2521:2521) (2887:2887:2887))
        (PORT d[3] (917:917:917) (1054:1054:1054))
        (PORT d[4] (926:926:926) (1070:1070:1070))
        (PORT d[5] (1490:1490:1490) (1719:1719:1719))
        (PORT d[6] (1554:1554:1554) (1779:1779:1779))
        (PORT d[7] (1453:1453:1453) (1670:1670:1670))
        (PORT d[8] (1310:1310:1310) (1506:1506:1506))
        (PORT d[9] (1437:1437:1437) (1657:1657:1657))
        (PORT d[10] (931:931:931) (1073:1073:1073))
        (PORT d[11] (1318:1318:1318) (1516:1516:1516))
        (PORT d[12] (2175:2175:2175) (2496:2496:2496))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1263:1263:1263))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (1475:1475:1475) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (632:632:632))
        (PORT clk (1317:1317:1317) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (911:911:911))
        (PORT d[1] (853:853:853) (985:985:985))
        (PORT d[2] (2080:2080:2080) (2425:2425:2425))
        (PORT d[3] (1073:1073:1073) (1250:1250:1250))
        (PORT d[4] (1335:1335:1335) (1578:1578:1578))
        (PORT d[5] (755:755:755) (888:888:888))
        (PORT d[6] (1035:1035:1035) (1193:1193:1193))
        (PORT d[7] (1545:1545:1545) (1773:1773:1773))
        (PORT d[8] (1323:1323:1323) (1523:1523:1523))
        (PORT d[9] (1774:1774:1774) (2070:2070:2070))
        (PORT d[10] (2040:2040:2040) (2393:2393:2393))
        (PORT d[11] (1533:1533:1533) (1801:1801:1801))
        (PORT d[12] (2455:2455:2455) (2796:2796:2796))
        (PORT clk (1315:1315:1315) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1336:1336:1336))
        (PORT d[0] (933:933:933) (1057:1057:1057))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1277:1277:1277))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2024:2024:2024))
        (PORT d[1] (1806:1806:1806) (2066:2066:2066))
        (PORT d[2] (2129:2129:2129) (2449:2449:2449))
        (PORT d[3] (2398:2398:2398) (2764:2764:2764))
        (PORT d[4] (1900:1900:1900) (2156:2156:2156))
        (PORT d[5] (2157:2157:2157) (2444:2444:2444))
        (PORT d[6] (1726:1726:1726) (2002:2002:2002))
        (PORT d[7] (1835:1835:1835) (2103:2103:2103))
        (PORT d[8] (1845:1845:1845) (2118:2118:2118))
        (PORT d[9] (1850:1850:1850) (2101:2101:2101))
        (PORT d[10] (2086:2086:2086) (2393:2393:2393))
        (PORT d[11] (1644:1644:1644) (1914:1914:1914))
        (PORT d[12] (1449:1449:1449) (1668:1668:1668))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1339:1339:1339))
        (PORT clk (1295:1295:1295) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (PORT d[0] (1521:1521:1521) (1657:1657:1657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1556:1556:1556))
        (PORT clk (1311:1311:1311) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1147:1147:1147))
        (PORT d[1] (1149:1149:1149) (1359:1359:1359))
        (PORT d[2] (2050:2050:2050) (2394:2394:2394))
        (PORT d[3] (1420:1420:1420) (1629:1629:1629))
        (PORT d[4] (1121:1121:1121) (1323:1323:1323))
        (PORT d[5] (1153:1153:1153) (1374:1374:1374))
        (PORT d[6] (1746:1746:1746) (2029:2029:2029))
        (PORT d[7] (1098:1098:1098) (1281:1281:1281))
        (PORT d[8] (1029:1029:1029) (1193:1193:1193))
        (PORT d[9] (1011:1011:1011) (1174:1174:1174))
        (PORT d[10] (1694:1694:1694) (1989:1989:1989))
        (PORT d[11] (1081:1081:1081) (1256:1256:1256))
        (PORT d[12] (2028:2028:2028) (2318:2318:2318))
        (PORT clk (1309:1309:1309) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1330:1330:1330))
        (PORT d[0] (1060:1060:1060) (1169:1169:1169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1346:1346:1346))
        (PORT clk (1292:1292:1292) (1316:1316:1316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1253:1253:1253))
        (PORT d[1] (1310:1310:1310) (1524:1524:1524))
        (PORT d[2] (2135:2135:2135) (2448:2448:2448))
        (PORT d[3] (1446:1446:1446) (1712:1712:1712))
        (PORT d[4] (1451:1451:1451) (1668:1668:1668))
        (PORT d[5] (1627:1627:1627) (1854:1854:1854))
        (PORT d[6] (1227:1227:1227) (1411:1411:1411))
        (PORT d[7] (1137:1137:1137) (1332:1332:1332))
        (PORT d[8] (1099:1099:1099) (1272:1272:1272))
        (PORT d[9] (1450:1450:1450) (1680:1680:1680))
        (PORT d[10] (1321:1321:1321) (1521:1521:1521))
        (PORT d[11] (1579:1579:1579) (1830:1830:1830))
        (PORT d[12] (2026:2026:2026) (2347:2347:2347))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1449:1449:1449))
        (PORT clk (1289:1289:1289) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1316:1316:1316))
        (PORT d[0] (1129:1129:1129) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (215:215:215) (253:253:253))
        (PORT clk (1350:1350:1350) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (877:877:877))
        (PORT d[1] (1292:1292:1292) (1482:1482:1482))
        (PORT d[2] (567:567:567) (668:668:668))
        (PORT d[3] (1288:1288:1288) (1496:1496:1496))
        (PORT d[4] (580:580:580) (674:674:674))
        (PORT d[5] (570:570:570) (680:680:680))
        (PORT d[6] (1230:1230:1230) (1418:1418:1418))
        (PORT d[7] (1892:1892:1892) (2165:2165:2165))
        (PORT d[8] (1124:1124:1124) (1324:1324:1324))
        (PORT d[9] (1611:1611:1611) (1879:1879:1879))
        (PORT d[10] (1527:1527:1527) (1751:1751:1751))
        (PORT d[11] (1901:1901:1901) (2220:2220:2220))
        (PORT d[12] (1172:1172:1172) (1347:1347:1347))
        (PORT clk (1348:1348:1348) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1369:1369:1369))
        (PORT d[0] (248:248:248) (250:250:250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (810:810:810) (929:929:929))
        (PORT clk (1331:1331:1331) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2226:2226:2226))
        (PORT d[1] (1440:1440:1440) (1653:1653:1653))
        (PORT d[2] (2478:2478:2478) (2841:2841:2841))
        (PORT d[3] (1154:1154:1154) (1373:1373:1373))
        (PORT d[4] (1529:1529:1529) (1733:1733:1733))
        (PORT d[5] (2503:2503:2503) (2830:2830:2830))
        (PORT d[6] (2106:2106:2106) (2440:2440:2440))
        (PORT d[7] (1473:1473:1473) (1692:1692:1692))
        (PORT d[8] (1494:1494:1494) (1719:1719:1719))
        (PORT d[9] (2037:2037:2037) (2313:2313:2313))
        (PORT d[10] (2284:2284:2284) (2623:2623:2623))
        (PORT d[11] (1837:1837:1837) (2140:2140:2140))
        (PORT d[12] (1622:1622:1622) (1854:1854:1854))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2242:2242:2242))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1354:1354:1354))
        (PORT d[0] (1139:1139:1139) (1204:1204:1204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (308:308:308))
        (PORT datab (858:858:858) (993:993:993))
        (PORT datac (414:414:414) (466:466:466))
        (PORT datad (330:330:330) (406:406:406))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (309:309:309))
        (PORT datab (1185:1185:1185) (1361:1361:1361))
        (PORT datac (631:631:631) (719:719:719))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2125:2125:2125))
        (PORT clk (1316:1316:1316) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2336:2336:2336))
        (PORT d[1] (1181:1181:1181) (1406:1406:1406))
        (PORT d[2] (1859:1859:1859) (2151:2151:2151))
        (PORT d[3] (2191:2191:2191) (2507:2507:2507))
        (PORT d[4] (1918:1918:1918) (2197:2197:2197))
        (PORT d[5] (1728:1728:1728) (2021:2021:2021))
        (PORT d[6] (1854:1854:1854) (2131:2131:2131))
        (PORT d[7] (1852:1852:1852) (2172:2172:2172))
        (PORT d[8] (1761:1761:1761) (2054:2054:2054))
        (PORT d[9] (1811:1811:1811) (2093:2093:2093))
        (PORT d[10] (1560:1560:1560) (1840:1840:1840))
        (PORT d[11] (812:812:812) (967:967:967))
        (PORT d[12] (1958:1958:1958) (2235:2235:2235))
        (PORT clk (1314:1314:1314) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1336:1336:1336))
        (PORT d[0] (1486:1486:1486) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1416:1416:1416))
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1316:1316:1316))
        (PORT d[1] (951:951:951) (1098:1098:1098))
        (PORT d[2] (2191:2191:2191) (2525:2525:2525))
        (PORT d[3] (999:999:999) (1149:1149:1149))
        (PORT d[4] (998:998:998) (1144:1144:1144))
        (PORT d[5] (964:964:964) (1114:1114:1114))
        (PORT d[6] (1095:1095:1095) (1268:1268:1268))
        (PORT d[7] (945:945:945) (1098:1098:1098))
        (PORT d[8] (996:996:996) (1152:1152:1152))
        (PORT d[9] (1059:1059:1059) (1229:1229:1229))
        (PORT d[10] (948:948:948) (1100:1100:1100))
        (PORT d[11] (982:982:982) (1136:1136:1136))
        (PORT d[12] (1979:1979:1979) (2271:2271:2271))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1388:1388:1388))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (PORT d[0] (1443:1443:1443) (1559:1559:1559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1957:1957:1957))
        (PORT clk (1344:1344:1344) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1563:1563:1563))
        (PORT d[1] (1449:1449:1449) (1656:1656:1656))
        (PORT d[2] (1367:1367:1367) (1579:1579:1579))
        (PORT d[3] (1484:1484:1484) (1710:1710:1710))
        (PORT d[4] (1314:1314:1314) (1542:1542:1542))
        (PORT d[5] (1553:1553:1553) (1839:1839:1839))
        (PORT d[6] (1377:1377:1377) (1610:1610:1610))
        (PORT d[7] (821:821:821) (964:964:964))
        (PORT d[8] (868:868:868) (1015:1015:1015))
        (PORT d[9] (1052:1052:1052) (1230:1230:1230))
        (PORT d[10] (2022:2022:2022) (2340:2340:2340))
        (PORT d[11] (731:731:731) (861:861:861))
        (PORT d[12] (1838:1838:1838) (2104:2104:2104))
        (PORT clk (1342:1342:1342) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1363:1363:1363))
        (PORT d[0] (1126:1126:1126) (1262:1262:1262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1181:1181:1181))
        (PORT clk (1325:1325:1325) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (755:755:755) (887:887:887))
        (PORT d[1] (935:935:935) (1098:1098:1098))
        (PORT d[2] (606:606:606) (713:713:713))
        (PORT d[3] (951:951:951) (1109:1109:1109))
        (PORT d[4] (940:940:940) (1086:1086:1086))
        (PORT d[5] (2003:2003:2003) (2286:2286:2286))
        (PORT d[6] (892:892:892) (1036:1036:1036))
        (PORT d[7] (737:737:737) (857:857:857))
        (PORT d[8] (1043:1043:1043) (1208:1208:1208))
        (PORT d[9] (944:944:944) (1103:1103:1103))
        (PORT d[10] (1129:1129:1129) (1294:1294:1294))
        (PORT d[11] (1954:1954:1954) (2256:2256:2256))
        (PORT d[12] (2385:2385:2385) (2751:2751:2751))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (670:670:670) (720:720:720))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1348:1348:1348))
        (PORT d[0] (1271:1271:1271) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (432:432:432))
        (PORT datab (1110:1110:1110) (1233:1233:1233))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (469:469:469) (525:525:525))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1775:1775:1775))
        (PORT clk (1331:1331:1331) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1158:1158:1158))
        (PORT d[1] (1321:1321:1321) (1563:1563:1563))
        (PORT d[2] (2232:2232:2232) (2597:2597:2597))
        (PORT d[3] (1601:1601:1601) (1833:1833:1833))
        (PORT d[4] (1133:1133:1133) (1337:1337:1337))
        (PORT d[5] (1367:1367:1367) (1625:1625:1625))
        (PORT d[6] (1564:1564:1564) (1823:1823:1823))
        (PORT d[7] (763:763:763) (892:892:892))
        (PORT d[8] (702:702:702) (828:828:828))
        (PORT d[9] (1228:1228:1228) (1429:1429:1429))
        (PORT d[10] (1871:1871:1871) (2196:2196:2196))
        (PORT d[11] (752:752:752) (883:883:883))
        (PORT d[12] (1674:1674:1674) (1923:1923:1923))
        (PORT clk (1329:1329:1329) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1350:1350:1350))
        (PORT d[0] (949:949:949) (1053:1053:1053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1330:1330:1330))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1269:1269:1269))
        (PORT d[1] (1120:1120:1120) (1308:1308:1308))
        (PORT d[2] (947:947:947) (1097:1097:1097))
        (PORT d[3] (1629:1629:1629) (1919:1919:1919))
        (PORT d[4] (1120:1120:1120) (1294:1294:1294))
        (PORT d[5] (1805:1805:1805) (2057:2057:2057))
        (PORT d[6] (740:740:740) (865:865:865))
        (PORT d[7] (902:902:902) (1039:1039:1039))
        (PORT d[8] (889:889:889) (1025:1025:1025))
        (PORT d[9] (1131:1131:1131) (1317:1317:1317))
        (PORT d[10] (1265:1265:1265) (1456:1456:1456))
        (PORT d[11] (1781:1781:1781) (2066:2066:2066))
        (PORT d[12] (2212:2212:2212) (2558:2558:2558))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1373:1373:1373))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (PORT d[0] (1253:1253:1253) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (404:404:404) (472:472:472))
        (PORT clk (1355:1355:1355) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (742:742:742) (870:870:870))
        (PORT d[1] (1116:1116:1116) (1282:1282:1282))
        (PORT d[2] (1065:1065:1065) (1230:1230:1230))
        (PORT d[3] (1108:1108:1108) (1293:1293:1293))
        (PORT d[4] (1120:1120:1120) (1306:1306:1306))
        (PORT d[5] (1023:1023:1023) (1183:1183:1183))
        (PORT d[6] (721:721:721) (839:839:839))
        (PORT d[7] (2334:2334:2334) (2739:2739:2739))
        (PORT d[8] (1097:1097:1097) (1291:1291:1291))
        (PORT d[9] (1430:1430:1430) (1677:1677:1677))
        (PORT d[10] (1342:1342:1342) (1538:1538:1538))
        (PORT d[11] (2055:2055:2055) (2434:2434:2434))
        (PORT d[12] (1187:1187:1187) (1365:1365:1365))
        (PORT clk (1353:1353:1353) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1375:1375:1375))
        (PORT d[0] (972:972:972) (1095:1095:1095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (647:647:647) (743:743:743))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1454:1454:1454))
        (PORT d[1] (1261:1261:1261) (1449:1449:1449))
        (PORT d[2] (1571:1571:1571) (1840:1840:1840))
        (PORT d[3] (1754:1754:1754) (2067:2067:2067))
        (PORT d[4] (1386:1386:1386) (1571:1571:1571))
        (PORT d[5] (1327:1327:1327) (1525:1525:1525))
        (PORT d[6] (2308:2308:2308) (2670:2670:2670))
        (PORT d[7] (1285:1285:1285) (1474:1474:1474))
        (PORT d[8] (1285:1285:1285) (1475:1475:1475))
        (PORT d[9] (1613:1613:1613) (1846:1846:1846))
        (PORT d[10] (2196:2196:2196) (2551:2551:2551))
        (PORT d[11] (2142:2142:2142) (2485:2485:2485))
        (PORT d[12] (1460:1460:1460) (1675:1675:1675))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1135:1135:1135))
        (PORT clk (1333:1333:1333) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1775:1775:1775) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (434:434:434))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (854:854:854) (957:957:957))
        (PORT datad (597:597:597) (679:679:679))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (430:430:430))
        (PORT datad (197:197:197) (248:248:248))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (460:460:460))
        (PORT datab (304:304:304) (354:354:354))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (226:226:226))
        (PORT datab (355:355:355) (433:433:433))
        (PORT datac (366:366:366) (422:422:422))
        (PORT datad (131:131:131) (170:170:170))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (528:528:528) (612:612:612))
        (PORT datac (263:263:263) (299:299:299))
        (PORT datad (535:535:535) (618:618:618))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (433:433:433))
        (PORT datab (656:656:656) (781:781:781))
        (PORT datac (514:514:514) (596:596:596))
        (PORT datad (373:373:373) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (411:411:411))
        (PORT datab (394:394:394) (468:468:468))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (525:525:525) (617:617:617))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (755:755:755))
        (PORT datab (278:278:278) (327:327:327))
        (PORT datac (426:426:426) (488:488:488))
        (PORT datad (479:479:479) (548:548:548))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux23\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (174:174:174) (214:214:214))
        (PORT datac (452:452:452) (525:525:525))
        (PORT datad (323:323:323) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (406:406:406) (490:490:490))
        (PORT datad (405:405:405) (492:492:492))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr34\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (501:501:501))
        (PORT datab (584:584:584) (691:691:691))
        (PORT datac (401:401:401) (484:484:484))
        (PORT datad (400:400:400) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr34\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (500:500:500))
        (PORT datab (584:584:584) (691:691:691))
        (PORT datac (638:638:638) (745:745:745))
        (PORT datad (373:373:373) (454:454:454))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr34\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (329:329:329) (383:383:383))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|alu\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (1048:1048:1048) (1079:1079:1079))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|alu\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (388:388:388))
        (PORT datac (1064:1064:1064) (1103:1103:1103))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (609:609:609))
        (PORT datab (644:644:644) (743:743:743))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|alu\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (319:319:319))
        (PORT datab (244:244:244) (312:312:312))
        (PORT datac (362:362:362) (437:437:437))
        (PORT datad (100:100:100) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|alu\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (649:649:649))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (171:171:171) (197:197:197))
        (PORT datad (525:525:525) (624:624:624))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|alu\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (387:387:387))
        (PORT datac (1064:1064:1064) (1103:1103:1103))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (414:414:414))
        (PORT datab (653:653:653) (751:751:751))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (984:984:984))
        (PORT datab (202:202:202) (240:240:240))
        (PORT datac (468:468:468) (541:541:541))
        (PORT datad (607:607:607) (698:698:698))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[9\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (307:307:307))
        (PORT datab (385:385:385) (469:469:469))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (362:362:362) (441:441:441))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (658:658:658))
        (PORT datac (324:324:324) (376:376:376))
        (PORT datad (338:338:338) (408:408:408))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datac (1067:1067:1067) (1105:1105:1105))
        (PORT datad (109:109:109) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1630:1630:1630))
        (PORT datab (694:694:694) (816:816:816))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (413:413:413))
        (PORT datab (1389:1389:1389) (1614:1614:1614))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (963:963:963))
        (PORT datab (347:347:347) (414:414:414))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (391:391:391))
        (PORT datab (1066:1066:1066) (1201:1201:1201))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (406:406:406))
        (PORT datab (945:945:945) (1102:1102:1102))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (398:398:398))
        (PORT datab (840:840:840) (951:951:951))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (729:729:729))
        (PORT datab (362:362:362) (435:435:435))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (657:657:657) (772:772:772))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (646:646:646) (762:762:762))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[16\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[17\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (485:485:485) (566:566:566))
        (PORT datad (630:630:630) (725:725:725))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (416:416:416))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (564:564:564))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (407:407:407))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (515:515:515))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (759:759:759))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (389:389:389))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (672:672:672) (782:782:782))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (393:393:393))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (506:506:506) (578:578:578))
        (PORT dataa[1] (671:671:671) (766:766:766))
        (PORT dataa[2] (594:594:594) (680:680:680))
        (PORT dataa[3] (463:463:463) (535:535:535))
        (PORT dataa[4] (475:475:475) (540:540:540))
        (PORT dataa[5] (724:724:724) (823:823:823))
        (PORT dataa[6] (816:816:816) (929:929:929))
        (PORT dataa[7] (773:773:773) (872:872:872))
        (PORT dataa[8] (493:493:493) (563:563:563))
        (PORT dataa[9] (484:484:484) (561:561:561))
        (PORT dataa[10] (611:611:611) (687:687:687))
        (PORT dataa[11] (507:507:507) (587:587:587))
        (PORT dataa[12] (481:481:481) (552:552:552))
        (PORT dataa[13] (603:603:603) (676:676:676))
        (PORT dataa[14] (577:577:577) (657:657:657))
        (PORT dataa[15] (480:480:480) (555:555:555))
        (PORT dataa[16] (511:511:511) (590:590:590))
        (PORT dataa[17] (480:480:480) (546:546:546))
        (PORT datab[10] (625:625:625) (706:706:706))
        (PORT datab[11] (1661:1661:1661) (1915:1915:1915))
        (PORT datab[12] (1284:1284:1284) (1489:1489:1489))
        (PORT datab[13] (636:636:636) (715:715:715))
        (PORT datab[14] (804:804:804) (898:898:898))
        (PORT datab[15] (952:952:952) (1098:1098:1098))
        (PORT datab[16] (614:614:614) (694:694:694))
        (PORT datab[17] (874:874:874) (974:974:974))
        (IOPATH dataa dataout (1719:1719:1719) (1719:1719:1719))
        (IOPATH datab dataout (1676:1676:1676) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (61:61:61) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux24\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (479:479:479) (559:559:559))
        (PORT datac (690:690:690) (781:781:781))
        (PORT datad (626:626:626) (721:721:721))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (789:789:789))
        (PORT datab (1649:1649:1649) (1915:1915:1915))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (670:670:670))
        (PORT datab (1415:1415:1415) (1648:1648:1648))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (733:733:733))
        (PORT datab (478:478:478) (560:560:560))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (563:563:563))
        (PORT datab (718:718:718) (818:818:818))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1222:1222:1222))
        (PORT datab (726:726:726) (843:843:843))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (731:731:731))
        (PORT datab (807:807:807) (939:939:939))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (596:596:596))
        (PORT datab (775:775:775) (880:880:880))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (596:596:596))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (572:572:572))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (585:585:585))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (591:591:591))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (352:352:352) (415:415:415))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (699:699:699) (804:804:804))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (751:751:751))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (752:752:752))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (781:781:781))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (480:480:480) (570:570:570))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux24\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (565:565:565))
        (PORT datac (690:690:690) (780:780:780))
        (PORT datad (630:630:630) (725:725:725))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (146:146:146))
        (PORT datab (759:759:759) (882:882:882))
        (PORT datac (335:335:335) (393:393:393))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (407:407:407))
        (PORT datab (282:282:282) (321:321:321))
        (PORT datac (521:521:521) (599:599:599))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (739:739:739))
        (PORT datac (838:838:838) (949:949:949))
        (PORT datad (453:453:453) (516:516:516))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE processor1\|alu\|Mux25\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1086:1086:1086) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (326:326:326))
        (PORT datac (1095:1095:1095) (1137:1137:1137))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~78)
    (DELAY
      (ABSOLUTE
        (PORT datac (364:364:364) (430:430:430))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1543:1543:1543) (1734:1734:1734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (506:506:506))
        (PORT datab (427:427:427) (516:516:516))
        (PORT datac (550:550:550) (661:661:661))
        (PORT datad (339:339:339) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (673:673:673))
        (PORT datab (549:549:549) (657:657:657))
        (PORT datac (94:94:94) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|increment\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (1067:1067:1067) (1110:1110:1110))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (508:508:508))
        (PORT datab (544:544:544) (651:651:651))
        (PORT datac (549:549:549) (649:649:649))
        (PORT datad (404:404:404) (487:487:487))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (474:474:474))
        (PORT datab (544:544:544) (652:652:652))
        (PORT datac (558:558:558) (670:670:670))
        (PORT datad (336:336:336) (406:406:406))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (371:371:371))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (97:97:97) (122:122:122))
        (PORT datad (159:159:159) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|write_enable\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (209:209:209))
        (PORT datac (1067:1067:1067) (1105:1105:1105))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (140:140:140))
        (PORT datab (124:124:124) (155:155:155))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (454:454:454) (494:494:494))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (986:986:986))
        (PORT datab (445:445:445) (508:508:508))
        (PORT datac (471:471:471) (544:544:544))
        (PORT datad (364:364:364) (417:417:417))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (493:493:493) (586:586:586))
        (PORT datac (477:477:477) (550:550:550))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (556:556:556))
        (PORT datac (646:646:646) (755:755:755))
        (PORT datad (274:274:274) (315:315:315))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1090:1090:1090) (1132:1132:1132))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (270:270:270))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (495:495:495) (542:542:542))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[10\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (157:157:157) (207:207:207))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[18\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (571:571:571))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (588:588:588))
        (PORT datab (358:358:358) (420:420:420))
        (PORT datac (214:214:214) (259:259:259))
        (PORT datad (206:206:206) (249:249:249))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (410:410:410))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[19\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[20\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (559:559:559))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (552:552:552))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (280:280:280))
        (PORT datab (555:555:555) (627:627:627))
        (PORT datac (211:211:211) (257:257:257))
        (PORT datad (339:339:339) (398:398:398))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[21\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[22\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (399:399:399))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (427:427:427))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (386:386:386))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (403:403:403))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[23\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (200:200:200))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (581:581:581))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (556:556:556))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (562:562:562))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux24\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (279:279:279))
        (PORT datab (864:864:864) (992:992:992))
        (PORT datac (218:218:218) (263:263:263))
        (PORT datad (345:345:345) (400:400:400))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[1] (643:643:643) (727:727:727))
        (PORT dataa[2] (1388:1388:1388) (1601:1601:1601))
        (PORT dataa[3] (1289:1289:1289) (1496:1496:1496))
        (PORT dataa[4] (637:637:637) (716:716:716))
        (PORT dataa[5] (1088:1088:1088) (1222:1222:1222))
        (PORT dataa[6] (951:951:951) (1097:1097:1097))
        (PORT dataa[7] (856:856:856) (960:960:960))
        (PORT dataa[8] (718:718:718) (793:793:793))
        (PORT datab[3] (588:588:588) (662:662:662))
        (PORT datab[4] (463:463:463) (534:534:534))
        (PORT datab[5] (464:464:464) (534:534:534))
        (PORT datab[6] (575:575:575) (651:651:651))
        (PORT datab[7] (482:482:482) (547:547:547))
        (PORT datab[8] (594:594:594) (665:665:665))
        (IOPATH dataa dataout (1549:1549:1549) (1549:1549:1549))
        (IOPATH datab dataout (1342:1342:1342) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (61:61:61) (64:64:64))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (338:338:338))
        (PORT datab (427:427:427) (499:499:499))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (477:477:477))
        (PORT datab (275:275:275) (320:320:320))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (312:312:312))
        (PORT datab (547:547:547) (629:629:629))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (496:496:496))
        (PORT datab (268:268:268) (313:313:313))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (343:343:343))
        (PORT datab (395:395:395) (459:459:459))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mult0\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (381:381:381))
        (PORT datad (266:266:266) (310:310:310))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (409:409:409))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (437:437:437) (495:495:495))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1136:1136:1136))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (100:100:100) (120:120:120))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (570:570:570))
        (PORT datac (185:185:185) (218:218:218))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (351:351:351) (384:384:384))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (279:279:279))
        (PORT datab (442:442:442) (511:511:511))
        (PORT datac (217:217:217) (262:262:262))
        (PORT datad (306:306:306) (361:361:361))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (222:222:222))
        (PORT datab (295:295:295) (348:348:348))
        (PORT datac (448:448:448) (511:511:511))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (1093:1093:1093) (1134:1134:1134))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (570:570:570))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (337:337:337) (367:367:367))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (991:991:991))
        (PORT datab (609:609:609) (699:699:699))
        (PORT datac (210:210:210) (255:255:255))
        (PORT datad (207:207:207) (250:250:250))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (404:404:404))
        (PORT datab (459:459:459) (531:531:531))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (185:185:185) (214:214:214))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (236:236:236))
        (PORT datac (1092:1092:1092) (1134:1134:1134))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (570:570:570))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (339:339:339) (370:370:370))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (478:478:478) (556:556:556))
        (PORT datac (284:284:284) (320:320:320))
        (PORT datad (313:313:313) (373:373:373))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (1091:1091:1091) (1132:1132:1132))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (570:570:570))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (353:353:353) (387:387:387))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (279:279:279))
        (PORT datab (326:326:326) (391:391:391))
        (PORT datac (215:215:215) (261:261:261))
        (PORT datad (341:341:341) (397:397:397))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (PORT datab (461:461:461) (537:537:537))
        (PORT datac (185:185:185) (219:219:219))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datac (100:100:100) (120:120:120))
        (PORT datad (1076:1076:1076) (1108:1108:1108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (570:570:570))
        (PORT datac (417:417:417) (470:470:470))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (350:350:350) (384:384:384))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (408:408:408))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (186:186:186) (221:221:221))
        (PORT datad (453:453:453) (514:514:514))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT datab (188:188:188) (226:226:226))
        (PORT datac (1091:1091:1091) (1132:1132:1132))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (569:569:569))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (437:437:437) (472:472:472))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (708:708:708))
        (PORT datab (298:298:298) (343:343:343))
        (PORT datac (568:568:568) (643:643:643))
        (PORT datad (551:551:551) (620:620:620))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (692:692:692))
        (PORT datab (170:170:170) (207:207:207))
        (PORT datac (568:568:568) (643:643:643))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (521:521:521))
        (PORT datab (465:465:465) (538:538:538))
        (PORT datad (309:309:309) (372:372:372))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (323:323:323))
        (PORT datac (92:92:92) (116:116:116))
        (PORT datad (1092:1092:1092) (1125:1125:1125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~57)
    (DELAY
      (ABSOLUTE
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (343:343:343) (401:401:401))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (462:462:462) (504:504:504))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (675:675:675))
        (PORT datab (352:352:352) (413:413:413))
        (PORT datac (249:249:249) (290:290:290))
        (PORT datad (485:485:485) (561:561:561))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (462:462:462))
        (PORT datab (291:291:291) (341:341:341))
        (PORT datac (274:274:274) (309:309:309))
        (PORT datad (433:433:433) (495:495:495))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (454:454:454))
        (PORT datab (477:477:477) (558:558:558))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1091:1091:1091) (1133:1133:1133))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (277:277:277))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (355:355:355) (387:387:387))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (205:205:205))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (674:674:674))
        (PORT datab (507:507:507) (596:596:596))
        (PORT datac (258:258:258) (300:300:300))
        (PORT datad (483:483:483) (559:559:559))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (674:674:674))
        (PORT datab (341:341:341) (399:399:399))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (272:272:272) (310:310:310))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (420:420:420))
        (PORT datab (428:428:428) (496:496:496))
        (PORT datac (487:487:487) (571:571:571))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (375:375:375))
        (PORT datac (1094:1094:1094) (1135:1135:1135))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (365:365:365) (430:430:430))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (338:338:338) (365:365:365))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[13\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (586:586:586))
        (PORT datab (457:457:457) (528:528:528))
        (PORT datac (259:259:259) (300:300:300))
        (PORT datad (572:572:572) (646:646:646))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (594:594:594))
        (PORT datab (482:482:482) (573:573:573))
        (PORT datac (306:306:306) (352:352:352))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (558:558:558))
        (PORT datac (600:600:600) (689:689:689))
        (PORT datad (275:275:275) (315:315:315))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1087:1087:1087) (1129:1129:1129))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (272:272:272))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (489:489:489) (533:533:533))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[14\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (672:672:672))
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (578:578:578) (659:659:659))
        (PORT datad (317:317:317) (366:366:366))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (677:677:677))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (501:501:501) (589:589:589))
        (PORT datad (255:255:255) (293:293:293))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (849:849:849))
        (PORT datac (337:337:337) (396:396:396))
        (PORT datad (282:282:282) (323:323:323))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (396:396:396))
        (PORT datac (1095:1095:1095) (1137:1137:1137))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datac (365:365:365) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (348:348:348) (380:380:380))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[15\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (677:677:677))
        (PORT datab (348:348:348) (412:412:412))
        (PORT datac (577:577:577) (658:658:658))
        (PORT datad (265:265:265) (309:309:309))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (591:591:591))
        (PORT datab (741:741:741) (856:856:856))
        (PORT datac (306:306:306) (354:354:354))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (632:632:632))
        (PORT datac (461:461:461) (534:534:534))
        (PORT datad (273:273:273) (314:314:314))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1102:1102:1102) (1149:1149:1149))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (275:275:275))
        (PORT datad (173:173:173) (200:200:200))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (505:505:505) (557:557:557))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (282:282:282))
        (PORT datab (658:658:658) (778:778:778))
        (PORT datac (343:343:343) (402:402:402))
        (PORT datad (206:206:206) (250:250:250))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (407:407:407))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (186:186:186) (221:221:221))
        (PORT datad (410:410:410) (478:478:478))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (321:321:321))
        (PORT datac (1094:1094:1094) (1135:1135:1135))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (364:364:364) (429:429:429))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (333:333:333) (360:360:360))
        (PORT clrn (1161:1161:1161) (1146:1146:1146))
        (PORT sload (711:711:711) (673:673:673))
        (PORT ena (638:638:638) (686:686:686))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (422:422:422))
        (PORT datab (289:289:289) (335:335:335))
        (PORT datac (368:368:368) (436:436:436))
        (PORT datad (420:420:420) (474:474:474))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (566:566:566))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (367:367:367) (434:434:434))
        (PORT datad (509:509:509) (580:580:580))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (415:415:415))
        (PORT datac (227:227:227) (280:280:280))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1101:1101:1101) (1141:1141:1141))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (139:139:139))
        (PORT datad (345:345:345) (402:402:402))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (337:337:337) (362:362:362))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (989:989:989))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (272:272:272) (322:322:322))
        (PORT datad (364:364:364) (436:436:436))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (475:475:475) (556:556:556))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (233:233:233))
        (PORT datac (1077:1077:1077) (1113:1113:1113))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (723:723:723))
        (PORT datab (514:514:514) (593:593:593))
        (PORT datac (577:577:577) (653:653:653))
        (PORT datad (653:653:653) (744:744:744))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (348:348:348) (380:380:380))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (198:198:198))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (676:676:676))
        (PORT datab (262:262:262) (309:309:309))
        (PORT datac (336:336:336) (393:393:393))
        (PORT datad (487:487:487) (563:563:563))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (535:535:535))
        (PORT datab (640:640:640) (744:744:744))
        (PORT datac (747:747:747) (859:859:859))
        (PORT datad (528:528:528) (600:600:600))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (568:568:568))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (339:339:339) (397:397:397))
        (PORT datac (100:100:100) (121:121:121))
        (PORT datad (1089:1089:1089) (1127:1127:1127))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (575:575:575))
        (PORT datab (776:776:776) (888:888:888))
        (PORT datac (185:185:185) (217:217:217))
        (PORT datad (576:576:576) (652:652:652))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (340:340:340) (372:372:372))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (399:399:399))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (961:961:961))
        (PORT datab (628:628:628) (724:724:724))
        (PORT datac (189:189:189) (224:224:224))
        (PORT datad (418:418:418) (485:485:485))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (394:394:394))
        (PORT datab (234:234:234) (286:286:286))
        (PORT datac (616:616:616) (716:716:716))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (542:542:542))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datac (1081:1081:1081) (1119:1119:1119))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (572:572:572))
        (PORT datab (774:774:774) (884:884:884))
        (PORT datac (571:571:571) (645:645:645))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (340:340:340) (371:371:371))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (426:426:426))
        (PORT datab (460:460:460) (529:529:529))
        (PORT datac (373:373:373) (441:441:441))
        (PORT datad (279:279:279) (310:310:310))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (304:304:304))
        (PORT datab (387:387:387) (456:456:456))
        (PORT datac (567:567:567) (658:658:658))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (356:356:356) (418:418:418))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (1102:1102:1102) (1142:1142:1142))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (691:691:691))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (575:575:575) (651:651:651))
        (PORT datad (652:652:652) (743:743:743))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (347:347:347) (378:378:378))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (740:740:740))
        (PORT datab (855:855:855) (968:968:968))
        (PORT datac (397:397:397) (456:456:456))
        (PORT datad (283:283:283) (321:321:321))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (744:744:744))
        (PORT datab (380:380:380) (461:461:461))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (540:540:540))
        (PORT datac (89:89:89) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1079:1079:1079) (1117:1117:1117))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (570:570:570))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (569:569:569) (640:640:640))
        (PORT datad (758:758:758) (859:859:859))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (352:352:352) (385:385:385))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (705:705:705))
        (PORT datab (582:582:582) (662:662:662))
        (PORT datac (423:423:423) (485:485:485))
        (PORT datad (305:305:305) (345:345:345))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (831:831:831))
        (PORT datab (158:158:158) (196:196:196))
        (PORT datac (565:565:565) (640:640:640))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (527:527:527) (606:606:606))
        (PORT datad (340:340:340) (392:392:392))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datac (1099:1099:1099) (1139:1139:1139))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (681:681:681))
        (PORT datab (430:430:430) (485:485:485))
        (PORT datac (172:172:172) (203:203:203))
        (PORT datad (654:654:654) (746:746:746))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (334:334:334) (362:362:362))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\[6\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (673:673:673))
        (PORT datab (166:166:166) (209:209:209))
        (PORT datac (331:331:331) (383:383:383))
        (PORT datad (481:481:481) (557:557:557))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (813:813:813))
        (PORT datab (492:492:492) (569:569:569))
        (PORT datac (175:175:175) (205:205:205))
        (PORT datad (280:280:280) (322:322:322))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (558:558:558))
        (PORT datad (268:268:268) (308:308:308))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (1089:1089:1089) (1131:1131:1131))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (544:544:544))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (552:552:552) (628:628:628))
        (PORT datad (846:846:846) (952:952:952))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (481:481:481) (526:526:526))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (991:991:991))
        (PORT datab (492:492:492) (570:570:570))
        (PORT datac (426:426:426) (481:481:481))
        (PORT datad (185:185:185) (216:216:216))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (455:455:455))
        (PORT datab (380:380:380) (441:441:441))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (855:855:855) (966:966:966))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (460:460:460) (534:534:534))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|C_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1100:1100:1100) (1147:1147:1147))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AC\|data_out\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (712:712:712))
        (PORT datab (329:329:329) (379:379:379))
        (PORT datac (473:473:473) (554:554:554))
        (PORT datad (765:765:765) (867:867:867))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AC\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (355:355:355) (390:390:390))
        (PORT clrn (1161:1161:1161) (1145:1145:1145))
        (PORT sload (808:808:808) (755:755:755))
        (PORT ena (624:624:624) (669:669:669))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (202:202:202))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (148:148:148) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (684:684:684))
        (PORT datab (323:323:323) (399:399:399))
        (PORT datac (144:144:144) (186:186:186))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (391:391:391))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (161:161:161) (212:212:212))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (511:511:511))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (403:403:403))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (132:132:132) (175:175:175))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (134:134:134) (177:177:177))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (323:323:323) (372:372:372))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (216:216:216))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (392:392:392))
        (PORT datab (455:455:455) (525:525:525))
        (PORT datac (687:687:687) (788:788:788))
        (PORT datad (320:320:320) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (223:223:223))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (389:389:389))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (328:328:328) (388:388:388))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (206:206:206))
        (PORT datab (153:153:153) (190:190:190))
        (PORT datac (268:268:268) (308:308:308))
        (PORT datad (143:143:143) (170:170:170))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (321:321:321))
        (PORT datab (284:284:284) (336:336:336))
        (PORT datac (257:257:257) (303:303:303))
        (PORT datad (264:264:264) (308:308:308))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (318:318:318))
        (PORT datab (275:275:275) (323:323:323))
        (PORT datac (255:255:255) (296:296:296))
        (PORT datad (153:153:153) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (253:253:253) (298:298:298))
        (PORT datad (248:248:248) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (324:324:324))
        (PORT datab (166:166:166) (203:203:203))
        (PORT datac (149:149:149) (183:183:183))
        (PORT datad (152:152:152) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (296:296:296) (342:342:342))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (102:102:102) (124:124:124))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (117:117:117) (147:147:147))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (706:706:706))
        (PORT datab (445:445:445) (508:508:508))
        (PORT datac (566:566:566) (641:641:641))
        (PORT datad (158:158:158) (186:186:186))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (221:221:221))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (382:382:382))
        (PORT datab (322:322:322) (375:375:375))
        (PORT datac (306:306:306) (353:353:353))
        (PORT datad (274:274:274) (311:311:311))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (217:217:217))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (104:104:104) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Equal2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datad (303:303:303) (349:349:349))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (588:588:588))
        (PORT datab (488:488:488) (566:566:566))
        (PORT datac (362:362:362) (409:409:409))
        (PORT datad (420:420:420) (478:478:478))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (631:631:631))
        (PORT datab (338:338:338) (398:398:398))
        (PORT datac (460:460:460) (534:534:534))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|alu\|Z)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (1103:1103:1103) (1150:1150:1150))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (470:470:470))
        (PORT datac (477:477:477) (547:547:547))
        (PORT datad (383:383:383) (469:469:469))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (308:308:308))
        (PORT datab (392:392:392) (484:484:484))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (362:362:362) (441:441:441))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (445:445:445))
        (PORT datab (400:400:400) (493:493:493))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (355:355:355) (433:433:433))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (651:651:651))
        (PORT datab (401:401:401) (494:494:494))
        (PORT datac (473:473:473) (542:542:542))
        (PORT datad (355:355:355) (432:432:432))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datac (364:364:364) (448:448:448))
        (PORT datad (384:384:384) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (224:224:224) (286:286:286))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|NEXT_COMMAND\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datac (1069:1069:1069) (1105:1105:1105))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|ControlUnit\|CONTROL_COMMAND\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Decoder2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (308:308:308))
        (PORT datac (363:363:363) (447:447:447))
        (PORT datad (383:383:383) (469:469:469))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (485:485:485))
        (PORT datac (526:526:526) (627:627:627))
        (PORT datad (361:361:361) (439:439:439))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (317:317:317))
        (PORT datac (228:228:228) (291:291:291))
        (PORT datad (233:233:233) (293:293:293))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (228:228:228))
        (PORT datab (401:401:401) (494:494:494))
        (PORT datac (364:364:364) (447:447:447))
        (PORT datad (354:354:354) (431:431:431))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (230:230:230))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (192:192:192) (241:241:241))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (156:156:156))
        (PORT datab (109:109:109) (139:139:139))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (384:384:384) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|NEXT_COMMAND\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1071:1071:1071) (1108:1108:1108))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|ControlUnit\|CONTROL_COMMAND\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (519:519:519))
        (PORT datab (267:267:267) (342:342:342))
        (PORT datac (224:224:224) (291:291:291))
        (PORT datad (232:232:232) (292:292:292))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (529:529:529))
        (PORT datab (259:259:259) (332:332:332))
        (PORT datac (226:226:226) (293:293:293))
        (PORT datad (233:233:233) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (399:399:399) (486:486:486))
        (PORT datac (228:228:228) (291:291:291))
        (PORT datad (159:159:159) (187:187:187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (224:224:224) (268:268:268))
        (PORT datac (227:227:227) (290:290:290))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|NEXT_COMMAND\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1058:1058:1058) (1094:1094:1094))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|ControlUnit\|CONTROL_COMMAND\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1181:1181:1181) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (486:486:486))
        (PORT datab (250:250:250) (320:320:320))
        (PORT datac (518:518:518) (620:620:620))
        (PORT datad (513:513:513) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (481:481:481))
        (PORT datab (259:259:259) (330:330:330))
        (PORT datac (523:523:523) (627:627:627))
        (PORT datad (517:517:517) (608:608:608))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (253:253:253) (324:324:324))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (448:448:448) (540:540:540))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (417:417:417))
        (PORT datab (525:525:525) (626:626:626))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|NEXT_COMMAND\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1063:1063:1063) (1100:1100:1100))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|ControlUnit\|CONTROL_COMMAND\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1180:1180:1180) (1163:1163:1163))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|WideOr22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (522:522:522))
        (PORT datab (224:224:224) (268:268:268))
        (PORT datac (231:231:231) (294:294:294))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|ControlUnit\|increment\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (1051:1051:1051) (1086:1086:1086))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (294:294:294))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (212:212:212) (261:261:261))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (723:723:723))
        (PORT datac (608:608:608) (732:732:732))
        (PORT datad (279:279:279) (322:322:322))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (851:851:851) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode1022w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (479:479:479))
        (PORT datab (375:375:375) (453:453:453))
        (PORT datac (469:469:469) (550:550:550))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (527:527:527))
        (PORT datab (628:628:628) (737:737:737))
        (PORT datac (492:492:492) (591:591:591))
        (PORT datad (736:736:736) (858:858:858))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (232:232:232))
        (PORT datab (1105:1105:1105) (1260:1260:1260))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (1201:1201:1201) (1368:1368:1368))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (1041:1041:1041))
        (PORT datab (924:924:924) (1046:1046:1046))
        (PORT datac (415:415:415) (510:510:510))
        (PORT datad (498:498:498) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux6\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (837:837:837))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1060:1060:1060) (1197:1197:1197))
        (PORT datad (499:499:499) (590:590:590))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (432:432:432))
        (PORT datad (200:200:200) (252:252:252))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (737:737:737))
        (PORT datab (370:370:370) (431:431:431))
        (PORT datac (213:213:213) (257:257:257))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (776:776:776))
        (PORT datab (487:487:487) (565:565:565))
        (PORT datac (346:346:346) (421:421:421))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (546:546:546) (637:637:637))
        (PORT datac (471:471:471) (544:544:544))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (431:431:431))
        (PORT datab (1032:1032:1032) (1203:1203:1203))
        (PORT datac (514:514:514) (596:596:596))
        (PORT datad (375:375:375) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (438:438:438))
        (PORT datab (392:392:392) (465:465:465))
        (PORT datac (617:617:617) (709:709:709))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (551:551:551))
        (PORT datab (451:451:451) (520:520:520))
        (PORT datac (355:355:355) (416:416:416))
        (PORT datad (589:589:589) (668:668:668))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|bus1\|Mux18\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (654:654:654) (754:754:754))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (333:333:333) (410:410:410))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (821:821:821))
        (PORT datab (488:488:488) (569:569:569))
        (PORT datac (377:377:377) (423:423:423))
        (PORT datad (492:492:492) (570:570:570))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (495:495:495) (577:577:577))
        (PORT datac (538:538:538) (609:609:609))
        (PORT datad (496:496:496) (574:574:574))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (270:270:270))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (510:510:510) (600:600:600))
        (PORT datac (579:579:579) (664:664:664))
        (PORT datad (415:415:415) (474:474:474))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1163:1163:1163) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (791:791:791) (936:936:936))
        (PORT ena (739:739:739) (795:795:795))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (435:435:435))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (750:750:750))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (594:594:594) (693:693:693))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (851:851:851) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (458:458:458))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (749:749:749))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (594:594:594) (692:692:692))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (851:851:851) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (457:457:457))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (336:336:336) (399:399:399))
        (PORT datac (547:547:547) (620:620:620))
        (PORT datad (498:498:498) (591:591:591))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (606:606:606) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (751:751:751))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (595:595:595) (694:694:694))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (851:851:851) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (385:385:385) (472:472:472))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (394:394:394))
        (PORT datac (549:549:549) (622:622:622))
        (PORT datad (500:500:500) (593:593:593))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1168:1168:1168) (1177:1177:1177))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (606:606:606) (656:656:656))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (275:275:275))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (752:752:752))
        (PORT datab (194:194:194) (233:233:233))
        (PORT datac (596:596:596) (695:695:695))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (851:851:851) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE processor1\|AR\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (754:754:754))
        (PORT datab (178:178:178) (219:219:219))
        (PORT datac (598:598:598) (697:697:697))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE processor1\|AR\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (851:851:851) (932:932:932))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|rden_decode_a\|w_anode989w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (161:161:161) (217:217:217))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (473:473:473))
        (PORT datab (606:606:606) (710:710:710))
        (PORT datac (1083:1083:1083) (1232:1232:1232))
        (PORT datad (589:589:589) (673:673:673))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (622:622:622))
        (PORT datab (478:478:478) (543:543:543))
        (PORT datac (176:176:176) (238:238:238))
        (PORT datad (264:264:264) (299:299:299))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (480:480:480))
        (PORT datab (931:931:931) (1048:1048:1048))
        (PORT datac (580:580:580) (682:682:682))
        (PORT datad (956:956:956) (1063:1063:1063))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|altsyncram1\|mux7\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (472:472:472))
        (PORT datab (757:757:757) (868:868:868))
        (PORT datac (1051:1051:1051) (1180:1180:1180))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (322:322:322))
        (PORT datab (163:163:163) (222:222:222))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1187:1187:1187) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (305:305:305) (344:344:344))
        (PORT sload (744:744:744) (823:823:823))
        (PORT ena (732:732:732) (780:780:780))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (189:189:189) (236:236:236))
        (PORT datad (1219:1219:1219) (1404:1404:1404))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE datamemory\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (389:389:389))
        (PORT datac (292:292:292) (344:344:344))
        (PORT datad (276:276:276) (317:317:317))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (809:809:809))
        (PORT datab (398:398:398) (486:486:486))
        (PORT datac (178:178:178) (212:212:212))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1189:1189:1189) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (598:598:598) (635:635:635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1178:1178:1178) (1190:1190:1190))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (649:649:649) (717:717:717))
        (PORT ena (598:598:598) (635:635:635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (264:264:264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (263:263:263))
      )
    )
  )
)
