//Verilog HDL for "akhil", "counter" "functional"


module counter ( );

endmodule
