read_verilog ../top.v
splice
proc
splice
synth
splice
dump
