Begin System Initialization
========================Create Caches and Directory=======================
======================Simulation Begin======================

=====================Simulation Loop #1=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
RAM Read at Address: 100, Data: 0
Address: 100 State: E
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: Not in Cache
Address: 100 State: Not in Cache
Address: 100 State: Not in Cache
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
RAM Read at Address: 100, Data: 0
Address: 100 State: S
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: Not in Cache
Address: 100 State: Not in Cache
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
RAM Read at Address: 100, Data: 0
Address: 100 State: S
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: Not in Cache
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
RAM Read at Address: 100, Data: 0
Address: 100 State: S
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #2=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #3=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #4=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #5=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #6=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #7=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #8=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #9=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #10=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #11=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #12=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #13=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #14=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #15=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #16=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #17=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #18=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #19=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #20=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #21=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #22=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #23=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #24=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #25=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #26=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #27=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #28=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #29=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #30=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #31=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #32=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #33=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #34=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #35=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #36=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #37=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #38=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #39=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #40=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #41=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #42=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #43=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #44=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #45=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #46=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #47=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #48=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #49=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #50=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #51=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #52=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #53=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #54=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #55=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #56=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #57=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #58=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #59=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #60=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #61=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #62=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #63=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #64=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #65=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #66=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #67=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #68=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #69=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #70=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #71=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #72=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #73=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #74=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #75=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #76=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #77=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #78=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #79=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #80=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #81=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #82=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #83=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #84=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #85=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #86=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #87=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #88=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #89=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #90=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #91=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #92=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #93=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #94=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #95=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #96=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #97=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #98=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #99=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #100=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #101=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #102=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #103=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #104=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #105=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #106=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #107=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #108=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #109=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #110=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #111=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #112=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #113=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #114=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #115=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #116=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #117=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #118=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #119=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #120=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #121=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #122=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #123=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #124=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #125=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #126=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #127=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #128=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #129=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #130=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #131=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #132=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #133=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #134=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #135=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #136=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #137=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #138=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #139=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #140=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #141=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #142=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #143=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #144=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #145=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #146=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #147=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #148=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #149=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #150=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #151=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #152=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #153=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #154=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #155=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #156=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #157=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #158=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #159=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #160=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #161=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #162=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #163=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #164=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #165=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #166=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #167=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #168=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #169=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #170=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #171=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #172=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #173=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #174=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #175=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #176=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #177=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #178=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #179=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #180=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #181=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #182=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #183=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #184=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #185=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #186=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #187=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #188=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #189=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #190=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #191=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #192=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #193=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #194=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #195=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #196=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #197=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #198=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #199=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #200=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #201=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #202=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #203=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #204=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #205=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #206=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #207=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #208=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #209=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #210=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #211=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #212=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #213=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #214=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #215=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #216=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #217=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #218=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #219=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #220=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #221=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #222=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #223=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #224=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #225=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #226=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #227=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #228=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #229=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #230=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #231=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #232=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #233=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #234=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #235=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #236=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #237=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #238=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #239=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #240=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #241=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #242=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #243=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #244=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #245=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #246=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #247=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #248=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #249=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #250=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #251=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #252=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #253=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #254=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #255=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #256=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #257=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #258=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #259=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #260=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #261=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #262=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #263=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #264=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #265=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #266=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #267=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #268=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #269=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #270=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #271=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #272=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #273=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #274=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #275=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #276=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #277=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #278=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #279=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #280=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #281=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #282=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #283=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #284=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #285=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #286=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #287=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #288=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #289=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #290=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #291=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #292=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #293=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #294=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #295=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #296=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #297=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #298=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #299=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #300=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #301=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #302=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #303=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #304=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #305=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #306=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #307=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #308=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #309=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #310=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #311=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #312=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #313=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #314=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #315=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #316=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #317=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #318=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #319=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #320=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #321=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #322=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #323=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #324=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #325=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #326=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #327=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #328=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #329=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #330=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #331=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #332=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #333=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #334=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #335=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #336=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #337=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #338=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #339=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #340=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #341=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #342=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #343=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #344=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #345=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #346=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #347=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #348=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #349=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #350=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #351=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #352=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #353=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #354=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #355=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #356=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #357=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #358=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #359=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #360=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #361=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #362=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #363=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #364=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #365=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #366=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #367=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #368=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #369=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #370=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #371=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #372=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #373=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #374=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #375=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #376=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #377=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #378=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #379=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #380=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #381=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #382=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #383=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #384=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #385=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #386=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #387=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #388=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #389=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #390=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #391=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #392=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #393=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #394=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #395=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #396=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #397=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #398=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #399=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #400=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #401=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #402=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #403=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #404=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #405=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #406=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #407=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #408=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #409=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #410=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #411=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #412=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #413=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #414=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #415=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #416=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #417=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #418=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #419=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #420=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #421=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #422=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #423=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #424=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #425=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #426=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #427=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #428=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #429=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #430=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #431=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #432=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #433=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #434=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #435=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #436=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #437=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #438=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #439=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #440=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #441=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #442=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #443=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #444=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #445=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #446=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #447=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #448=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #449=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #450=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #451=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #452=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #453=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #454=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #455=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #456=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #457=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #458=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #459=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #460=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #461=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #462=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #463=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #464=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #465=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #466=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #467=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #468=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #469=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #470=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #471=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #472=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #473=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #474=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #475=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #476=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #477=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #478=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #479=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #480=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #481=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #482=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #483=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #484=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #485=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #486=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #487=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #488=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #489=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #490=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #491=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #492=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #493=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #494=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #495=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #496=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #497=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #498=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #499=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #500=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #501=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #502=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #503=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #504=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #505=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #506=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #507=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #508=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #509=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #510=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #511=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #512=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #513=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #514=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #515=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #516=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #517=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #518=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #519=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #520=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #521=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #522=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #523=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #524=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #525=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #526=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #527=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #528=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #529=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #530=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #531=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #532=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #533=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #534=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #535=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #536=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #537=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #538=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #539=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #540=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #541=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #542=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #543=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #544=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #545=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #546=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #547=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #548=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #549=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #550=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #551=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #552=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #553=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #554=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #555=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #556=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #557=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #558=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #559=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #560=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #561=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #562=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #563=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #564=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #565=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #566=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #567=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #568=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #569=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #570=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #571=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #572=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #573=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #574=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #575=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #576=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #577=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #578=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #579=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #580=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #581=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #582=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #583=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #584=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #585=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #586=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #587=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #588=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #589=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #590=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #591=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #592=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #593=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #594=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #595=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #596=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #597=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #598=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #599=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #600=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #601=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #602=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #603=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #604=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #605=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #606=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #607=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #608=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #609=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #610=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #611=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #612=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #613=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #614=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #615=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #616=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #617=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #618=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #619=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #620=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #621=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #622=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #623=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #624=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #625=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #626=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #627=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #628=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #629=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #630=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #631=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #632=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #633=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #634=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #635=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #636=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #637=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #638=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #639=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #640=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #641=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #642=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #643=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #644=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #645=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #646=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #647=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #648=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #649=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #650=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #651=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #652=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #653=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #654=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #655=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #656=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #657=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #658=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #659=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #660=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #661=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #662=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #663=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #664=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #665=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #666=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #667=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #668=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #669=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #670=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #671=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #672=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #673=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #674=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #675=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #676=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #677=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #678=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #679=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #680=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #681=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #682=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #683=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #684=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #685=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #686=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #687=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #688=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #689=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #690=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #691=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #692=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #693=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #694=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #695=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #696=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #697=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #698=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #699=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #700=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #701=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #702=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #703=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #704=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #705=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #706=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #707=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #708=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #709=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #710=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #711=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #712=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #713=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #714=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #715=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #716=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #717=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #718=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #719=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #720=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #721=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #722=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #723=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #724=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #725=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #726=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #727=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #728=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #729=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #730=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #731=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #732=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #733=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #734=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #735=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #736=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #737=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #738=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #739=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #740=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #741=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #742=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #743=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #744=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #745=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #746=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #747=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #748=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #749=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #750=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #751=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #752=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #753=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #754=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #755=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #756=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #757=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #758=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #759=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #760=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #761=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #762=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #763=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #764=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #765=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #766=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #767=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #768=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #769=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #770=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #771=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #772=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #773=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #774=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #775=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #776=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #777=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #778=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #779=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #780=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #781=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #782=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #783=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #784=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #785=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #786=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #787=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #788=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #789=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #790=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #791=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #792=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #793=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #794=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #795=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #796=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #797=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #798=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #799=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #800=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #801=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #802=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #803=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #804=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #805=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #806=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #807=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #808=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #809=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #810=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #811=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #812=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #813=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #814=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #815=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #816=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #817=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #818=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #819=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #820=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #821=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #822=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #823=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #824=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #825=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #826=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #827=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #828=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #829=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #830=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #831=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #832=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #833=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #834=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #835=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #836=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #837=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #838=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #839=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #840=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #841=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #842=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #843=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #844=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #845=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #846=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #847=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #848=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #849=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #850=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #851=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #852=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #853=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #854=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #855=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #856=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #857=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #858=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #859=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #860=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #861=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #862=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #863=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #864=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #865=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #866=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #867=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #868=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #869=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #870=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #871=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #872=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #873=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #874=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #875=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #876=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #877=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #878=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #879=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #880=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #881=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #882=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #883=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #884=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #885=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #886=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #887=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #888=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #889=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #890=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #891=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #892=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #893=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #894=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #895=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #896=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #897=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #898=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #899=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #900=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #901=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #902=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #903=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #904=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #905=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #906=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #907=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #908=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #909=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #910=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #911=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #912=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #913=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #914=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #915=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #916=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #917=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #918=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #919=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #920=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #921=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #922=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #923=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #924=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #925=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #926=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #927=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #928=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #929=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #930=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #931=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #932=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #933=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #934=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #935=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #936=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #937=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #938=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #939=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #940=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #941=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #942=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #943=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #944=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #945=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #946=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #947=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #948=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #949=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #950=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #951=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #952=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #953=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #954=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #955=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #956=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #957=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #958=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #959=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #960=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #961=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #962=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #963=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #964=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #965=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #966=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #967=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #968=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #969=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #970=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #971=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #972=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #973=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #974=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #975=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #976=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #977=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #978=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #979=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #980=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #981=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #982=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #983=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #984=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #985=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #986=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #987=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #988=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #989=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #990=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #991=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #992=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #993=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #994=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #995=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #996=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #997=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #998=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #999=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1000=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1001=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1002=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1003=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1004=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1005=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1006=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1007=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1008=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1009=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1010=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1011=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1012=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1013=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1014=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1015=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1016=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1017=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1018=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1019=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1020=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1021=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1022=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1023=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1024=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1025=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1026=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1027=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1028=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1029=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1030=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1031=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1032=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1033=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1034=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1035=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1036=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1037=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1038=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1039=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1040=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1041=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1042=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1043=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1044=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1045=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1046=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1047=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1048=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1049=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1050=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1051=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1052=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1053=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1054=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1055=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1056=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1057=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1058=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1059=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1060=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1061=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1062=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1063=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1064=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1065=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1066=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1067=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1068=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1069=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1070=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1071=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1072=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1073=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1074=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1075=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1076=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1077=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1078=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1079=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1080=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1081=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1082=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1083=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1084=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1085=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1086=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1087=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1088=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1089=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1090=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1091=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1092=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1093=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1094=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1095=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1096=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1097=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1098=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1099=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1100=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1101=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1102=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1103=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1104=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1105=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1106=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1107=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1108=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1109=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1110=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1111=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1112=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1113=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1114=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1115=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1116=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1117=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1118=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1119=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1120=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1121=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1122=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1123=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1124=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1125=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1126=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1127=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1128=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1129=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1130=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1131=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1132=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1133=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1134=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1135=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1136=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1137=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1138=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1139=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1140=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1141=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1142=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1143=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1144=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1145=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1146=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1147=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1148=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1149=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1150=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1151=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1152=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1153=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1154=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1155=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1156=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1157=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1158=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1159=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1160=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1161=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1162=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1163=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1164=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1165=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1166=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1167=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1168=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1169=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1170=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1171=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1172=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1173=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1174=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1175=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1176=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1177=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1178=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1179=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1180=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1181=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1182=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1183=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1184=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1185=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1186=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1187=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1188=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1189=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1190=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1191=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1192=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1193=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1194=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1195=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1196=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1197=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1198=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1199=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1200=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1201=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1202=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1203=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1204=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1205=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1206=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1207=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1208=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1209=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1210=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1211=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1212=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1213=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1214=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1215=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1216=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1217=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1218=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1219=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1220=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1221=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1222=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1223=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1224=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1225=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1226=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1227=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1228=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1229=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1230=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1231=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1232=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1233=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1234=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1235=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1236=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1237=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1238=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1239=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1240=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1241=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1242=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1243=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1244=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1245=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1246=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1247=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1248=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1249=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1250=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1251=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1252=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1253=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1254=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1255=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1256=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1257=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1258=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1259=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1260=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1261=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1262=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1263=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1264=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1265=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1266=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1267=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1268=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1269=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1270=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1271=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1272=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1273=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1274=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1275=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1276=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1277=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1278=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1279=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1280=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1281=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1282=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1283=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1284=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1285=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1286=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1287=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1288=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1289=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1290=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1291=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1292=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1293=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1294=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1295=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1296=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1297=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1298=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1299=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1300=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1301=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1302=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1303=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1304=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1305=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1306=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1307=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1308=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1309=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1310=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1311=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1312=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1313=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1314=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1315=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1316=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1317=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1318=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1319=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1320=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1321=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1322=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1323=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1324=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1325=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1326=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1327=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1328=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1329=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1330=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1331=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1332=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1333=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1334=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1335=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1336=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1337=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1338=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1339=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1340=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1341=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1342=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1343=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1344=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1345=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1346=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1347=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1348=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1349=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1350=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1351=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1352=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1353=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1354=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1355=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1356=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1357=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1358=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1359=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1360=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1361=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1362=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1363=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1364=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1365=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1366=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1367=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1368=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1369=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1370=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1371=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1372=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1373=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1374=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1375=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1376=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1377=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1378=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1379=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1380=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1381=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1382=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1383=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1384=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1385=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1386=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1387=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1388=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1389=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1390=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1391=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1392=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1393=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1394=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1395=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1396=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1397=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1398=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1399=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1400=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1401=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1402=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1403=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1404=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1405=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1406=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1407=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1408=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1409=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1410=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1411=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1412=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1413=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1414=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1415=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1416=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1417=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1418=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1419=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1420=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1421=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1422=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1423=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1424=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1425=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1426=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1427=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1428=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1429=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1430=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1431=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1432=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1433=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1434=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1435=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1436=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1437=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1438=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1439=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1440=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1441=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1442=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1443=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1444=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1445=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1446=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1447=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1448=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1449=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1450=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1451=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1452=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1453=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1454=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1455=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1456=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1457=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1458=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1459=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1460=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1461=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1462=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1463=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1464=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1465=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1466=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1467=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1468=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1469=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1470=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1471=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1472=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1473=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1474=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1475=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1476=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1477=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1478=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1479=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1480=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1481=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1482=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1483=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1484=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1485=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1486=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1487=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1488=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1489=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1490=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1491=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1492=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1493=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1494=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1495=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1496=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1497=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1498=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1499=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=====================Simulation Loop #1500=====================

====== CPU 0 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 0 

====== CPU 1 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 1 

====== CPU 2 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 2 

====== CPU 3 ======
Transition: INVALID -> SHARED (Read Miss) at Address 100
Transition: SHARED -> MODIFIED (Write Miss) at Address 100
Transition: MODIFIED -> INVALID (Data Write-Back) at Address 100
Transition: INVALID -> MODIFIED (Write Miss) at Address 100
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Address: 100 State: M
Directory Entry for Address 100:
State: MODIFIED
Cached by CPUs: 3 

=======================Simulation Ended=======================
