#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("chunk1_address0", 10, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("chunk1_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("chunk1_q0", 2, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("chunk2_address0", 10, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("chunk2_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("chunk2_q0", 2, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("chunk3_address0", 10, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("chunk3_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("chunk3_q0", 2, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("chunk4_address0", 10, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("chunk4_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("chunk4_q0", 2, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("chunk5_address0", 10, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("chunk5_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("chunk5_q0", 2, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("chunk6_address0", 10, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("chunk6_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("chunk6_q0", 2, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("chunk7_address0", 10, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("chunk7_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("chunk7_q0", 2, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("chunk8_address0", 10, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("chunk8_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("chunk8_q0", 2, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("ref1_address0", 10, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("ref1_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("ref1_q0", 2, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("ref2_address0", 10, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("ref2_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("ref2_q0", 2, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("ref3_address0", 10, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("ref3_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("ref3_q0", 2, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("ref4_address0", 10, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("ref4_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("ref4_q0", 2, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("ref5_address0", 10, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("ref5_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("ref5_q0", 2, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("ref6_address0", 10, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("ref6_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("ref6_q0", 2, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("ref7_address0", 10, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("ref7_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("ref7_q0", 2, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("ref8_address0", 10, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("ref8_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("ref8_q0", 2, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("dummy1_out", 10, hls_out, 16, "ap_vld", "out_data", 1),
	Port_Property("dummy1_out_ap_vld", 1, hls_out, 16, "ap_vld", "out_vld", 1),
	Port_Property("dummy2_out", 10, hls_out, 17, "ap_vld", "out_data", 1),
	Port_Property("dummy2_out_ap_vld", 1, hls_out, 17, "ap_vld", "out_vld", 1),
	Port_Property("dummy3_out", 10, hls_out, 18, "ap_vld", "out_data", 1),
	Port_Property("dummy3_out_ap_vld", 1, hls_out, 18, "ap_vld", "out_vld", 1),
	Port_Property("dummy4_out", 10, hls_out, 19, "ap_vld", "out_data", 1),
	Port_Property("dummy4_out_ap_vld", 1, hls_out, 19, "ap_vld", "out_vld", 1),
	Port_Property("dummy5_out", 10, hls_out, 20, "ap_vld", "out_data", 1),
	Port_Property("dummy5_out_ap_vld", 1, hls_out, 20, "ap_vld", "out_vld", 1),
	Port_Property("dummy6_out", 10, hls_out, 21, "ap_vld", "out_data", 1),
	Port_Property("dummy6_out_ap_vld", 1, hls_out, 21, "ap_vld", "out_vld", 1),
	Port_Property("dummy7_out", 10, hls_out, 22, "ap_vld", "out_data", 1),
	Port_Property("dummy7_out_ap_vld", 1, hls_out, 22, "ap_vld", "out_vld", 1),
	Port_Property("dummy8_out", 10, hls_out, 23, "ap_vld", "out_data", 1),
	Port_Property("dummy8_out_ap_vld", 1, hls_out, 23, "ap_vld", "out_vld", 1),
};
const char* HLS_Design_Meta::dut_name = "seq_align_multiple";
