EESchema Schematic File Version 2
LIBS:analog-azonenberg
LIBS:cmos
LIBS:cypress-azonenberg
LIBS:hirose-azonenberg
LIBS:memory-azonenberg
LIBS:microchip-azonenberg
LIBS:osc-azonenberg
LIBS:passive-azonenberg
LIBS:power-azonenberg
LIBS:special-azonenberg
LIBS:xilinx-azonenberg
LIBS:conn
LIBS:device
LIBS:gp4-hil-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 7
Title "GreenPak Hardware-In-Loop Test Platform"
Date "2016-05-11"
Rev "0.1"
Comp "Andrew Zonenberg"
Comment1 "Top level"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1500 1200 1050 1250
U 57316A38
F0 "Power supply" 60
F1 "psu.sch" 60
F2 "DUT_VPP" O R 2550 1350 60 
F3 "2V5" O R 2550 1750 60 
F4 "1V8" O R 2550 1850 60 
F5 "1V2" O R 2550 1950 60 
F6 "1V0" O R 2550 2050 60 
F7 "GND" O R 2550 2250 60 
F8 "DUT_VDD1" O R 2550 1450 60 
F9 "DUT_VDD2" O R 2550 1550 60 
$EndSheet
$Sheet
S 1500 2950 1050 1250
U 57316A40
F0 "Ethernet" 60
F1 "ethernet.sch" 60
F2 "2V5" I R 2550 3500 60 
F3 "1V8" I R 2550 3600 60 
F4 "1V2" I R 2550 3700 60 
F5 "GND" I R 2550 4000 60 
$EndSheet
$Sheet
S 4600 1200 1100 1250
U 57316A4B
F0 "JTAG masters" 60
F1 "jtag-masters.sch" 60
$EndSheet
$Sheet
S 6600 1200 1500 2000
U 57316A58
F0 "DUT" 60
F1 "dut.sch" 60
F2 "DUT_VDD1" I L 6600 1450 60 
F3 "DUT_VPP" I L 6600 1350 60 
F4 "DUT_VDD2" I L 6600 1550 60 
F5 "GND" I L 6600 2250 60 
F6 "DUT_GPIO2" B R 8100 1350 60 
F7 "DUT_GPIO3" B R 8100 1450 60 
F8 "DUT_GPIO4" B R 8100 1550 60 
F9 "DUT_GPIO5" B R 8100 1650 60 
F10 "DUT_GPIO6" B R 8100 1750 60 
F11 "DUT_GPIO7" B R 8100 1850 60 
F12 "DUT_GPIO8" B R 8100 1950 60 
F13 "DUT_GPIO9" B R 8100 2050 60 
F14 "DUT_GPIO10" B R 8100 2150 60 
F15 "DUT_GPIO12" B R 8100 2350 60 
F16 "DUT_GPIO13" B R 8100 2450 60 
F17 "DUT_GPIO14" B R 8100 2550 60 
F18 "DUT_GPIO15" B R 8100 2650 60 
F19 "DUT_GPIO16" B R 8100 2750 60 
F20 "DUT_GPIO17" B R 8100 2850 60 
F21 "DUT_GPIO18" B R 8100 2950 60 
F22 "DUT_GPIO19" B R 8100 3050 60 
F23 "DUT_GPIO20" B R 8100 3150 60 
$EndSheet
$Sheet
S 9000 1200 900  2850
U 57316A68
F0 "Analog IO" 60
F1 "analog-io.sch" 60
F2 "DUT_VDD1" I L 9000 3350 60 
F3 "DUT_VDD2" I L 9000 3450 60 
F4 "GND" I L 9000 3950 60 
F5 "DUT_VPP" I L 9000 3650 60 
F6 "DUT_GPIO2" B L 9000 1350 60 
F7 "DUT_GPIO3" B L 9000 1450 60 
F8 "DUT_GPIO4" B L 9000 1550 60 
F9 "DUT_GPIO5" B L 9000 1650 60 
F10 "DUT_GPIO6" B L 9000 1750 60 
F11 "DUT_GPIO7" B L 9000 1850 60 
F12 "DUT_GPIO8" B L 9000 1950 60 
F13 "DUT_GPIO9" B L 9000 2050 60 
F14 "DUT_GPIO10" B L 9000 2150 60 
F15 "DUT_GPIO12" B L 9000 2350 60 
F16 "DUT_GPIO13" B L 9000 2450 60 
F17 "DUT_GPIO14" B L 9000 2550 60 
F18 "DUT_GPIO15" B L 9000 2650 60 
F19 "DUT_GPIO16" B L 9000 2750 60 
F20 "DUT_GPIO17" B L 9000 2850 60 
F21 "DUT_GPIO18" B L 9000 2950 60 
F22 "DUT_GPIO19" B L 9000 3050 60 
F23 "DUT_GPIO20" B L 9000 3150 60 
F24 "2V5" I L 9000 3850 60 
$EndSheet
$Sheet
S 5400 4100 900  1350
U 57316B0C
F0 "FPGA support" 60
F1 "fpga-support.sch" 60
$EndSheet
Text Notes 1500 5850 0    60   ~ 0
Bank plan\n* 14 (1V8): Boot flash, clock, Ethernet\n* 15 (2V5): Analog stuff\n* 34 (variable): DUT bank 1\n* 35 (variable): DUT bank 2
Wire Wire Line
	8100 1350 9000 1350
Wire Wire Line
	9000 1450 8100 1450
Wire Wire Line
	8100 1550 9000 1550
Wire Wire Line
	9000 1650 8100 1650
Wire Wire Line
	8100 1750 9000 1750
Wire Wire Line
	9000 1850 8100 1850
Wire Wire Line
	8100 1950 9000 1950
Wire Wire Line
	9000 2050 8100 2050
Wire Wire Line
	8100 2150 9000 2150
Wire Wire Line
	9000 2350 8100 2350
Wire Wire Line
	8100 2450 9000 2450
Wire Wire Line
	9000 2550 8100 2550
Wire Wire Line
	8100 2650 9000 2650
Wire Wire Line
	9000 2750 8100 2750
Wire Wire Line
	8100 2850 9000 2850
Wire Wire Line
	9000 2950 8100 2950
Wire Wire Line
	8100 3050 9000 3050
Wire Wire Line
	9000 3150 8100 3150
$EndSCHEMATC
