--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -a -s 3 -n 3
-fastpaths -xml firwrapper.twx firwrapper.ncd -o firwrapper.twr firwrapper.pcf

Design file:              firwrapper.ncd
Physical constraint file: firwrapper.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 127299 paths analyzed, 6033 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.741ns.
--------------------------------------------------------------------------------

Paths for end point firfilter/filtereven/last_calc_28 (SLICE_X7Y35.A1), 1054 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.741ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_2_17 (FF)
  Destination:          firfilter/filtereven/last_calc_28 (FF)
  Data Path Delay:      9.661ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.478 - 0.523)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_2_17 to firfilter/filtereven/last_calc_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.391   firfilter/filteradded/count_2_20
                                                       firfilter/filteradded/count_2_17
    SLICE_X13Y52.A1      net (fanout=11)       2.591   firfilter/filteradded/count_2_17
    SLICE_X13Y52.A       Tilo                  0.259   firfilter/filteradded/count_2_12
                                                       firfilter/filtereven/Sh25086
    SLICE_X12Y42.C5      net (fanout=1)        0.962   firfilter/filtereven/Sh25086
    SLICE_X12Y42.CMUX    Tilo                  0.343   firfilter/filtereven/Sh25088
                                                       firfilter/filtereven/Sh250811_G
                                                       firfilter/filtereven/Sh250811
    DSP48_X0Y9.A4        net (fanout=1)        0.982   firfilter/filtereven/Sh2508
    DSP48_X0Y9.M3        Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X7Y35.A1       net (fanout=1)        0.976   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<3>
    SLICE_X7Y35.CLK      Tas                   0.322   firfilter/filtereven/last_calc<19>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT261
                                                       firfilter/filtereven/last_calc_28
    -------------------------------------------------  ---------------------------
    Total                                      9.661ns (4.150ns logic, 5.511ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.450ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_1_26 (FF)
  Destination:          firfilter/filtereven/last_calc_28 (FF)
  Data Path Delay:      9.372ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.478 - 0.521)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_1_26 to firfilter/filtereven/last_calc_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.408   firfilter/filteradded/count_1_26
                                                       firfilter/filteradded/count_1_26
    SLICE_X3Y57.D3       net (fanout=9)        1.510   firfilter/filteradded/count_1_26
    SLICE_X3Y57.D        Tilo                  0.259   firfilter/filteradded/count_2_20
                                                       firfilter/filtereven/Sh25186
    SLICE_X4Y50.C1       net (fanout=1)        1.387   firfilter/filtereven/Sh25186
    SLICE_X4Y50.CMUX     Tilo                  0.343   h_in_176
                                                       firfilter/filtereven/Sh251811_G
                                                       firfilter/filtereven/Sh251811
    DSP48_X0Y9.A14       net (fanout=1)        1.332   firfilter/filtereven/Sh2518
    DSP48_X0Y9.M3        Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X7Y35.A1       net (fanout=1)        0.976   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<3>
    SLICE_X7Y35.CLK      Tas                   0.322   firfilter/filtereven/last_calc<19>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT261
                                                       firfilter/filtereven/last_calc_28
    -------------------------------------------------  ---------------------------
    Total                                      9.372ns (4.167ns logic, 5.205ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.309ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_2_17 (FF)
  Destination:          firfilter/filtereven/last_calc_28 (FF)
  Data Path Delay:      9.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.478 - 0.523)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_2_17 to firfilter/filtereven/last_calc_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.391   firfilter/filteradded/count_2_20
                                                       firfilter/filteradded/count_2_17
    SLICE_X13Y50.D1      net (fanout=11)       2.201   firfilter/filteradded/count_2_17
    SLICE_X13Y50.D       Tilo                  0.259   firfilter/filtereven/Sh25076
                                                       firfilter/filtereven/Sh25076
    SLICE_X12Y43.C3      net (fanout=1)        0.884   firfilter/filtereven/Sh25076
    SLICE_X12Y43.CMUX    Tilo                  0.343   firfilter/filtereven/Sh25078
                                                       firfilter/filtereven/Sh250711_G
                                                       firfilter/filtereven/Sh250711
    DSP48_X0Y9.A3        net (fanout=1)        1.018   firfilter/filtereven/Sh2507
    DSP48_X0Y9.M3        Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X7Y35.A1       net (fanout=1)        0.976   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<3>
    SLICE_X7Y35.CLK      Tas                   0.322   firfilter/filtereven/last_calc<19>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT261
                                                       firfilter/filtereven/last_calc_28
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (4.150ns logic, 5.079ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/filtereven/last_calc_18 (SLICE_X5Y36.B4), 1054 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.721ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_2_17 (FF)
  Destination:          firfilter/filtereven/last_calc_18 (FF)
  Data Path Delay:      9.639ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.476 - 0.523)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_2_17 to firfilter/filtereven/last_calc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.391   firfilter/filteradded/count_2_20
                                                       firfilter/filteradded/count_2_17
    SLICE_X13Y52.A1      net (fanout=11)       2.591   firfilter/filteradded/count_2_17
    SLICE_X13Y52.A       Tilo                  0.259   firfilter/filteradded/count_2_12
                                                       firfilter/filtereven/Sh25086
    SLICE_X12Y42.C5      net (fanout=1)        0.962   firfilter/filtereven/Sh25086
    SLICE_X12Y42.CMUX    Tilo                  0.343   firfilter/filtereven/Sh25088
                                                       firfilter/filtereven/Sh250811_G
                                                       firfilter/filtereven/Sh250811
    DSP48_X0Y9.A4        net (fanout=1)        0.982   firfilter/filtereven/Sh2508
    DSP48_X0Y9.M13       Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X5Y36.B4       net (fanout=1)        0.954   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<13>
    SLICE_X5Y36.CLK      Tas                   0.322   firfilter/filtereven/last_calc<25>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT51
                                                       firfilter/filtereven/last_calc_18
    -------------------------------------------------  ---------------------------
    Total                                      9.639ns (4.150ns logic, 5.489ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.430ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_1_26 (FF)
  Destination:          firfilter/filtereven/last_calc_18 (FF)
  Data Path Delay:      9.350ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.476 - 0.521)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_1_26 to firfilter/filtereven/last_calc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.408   firfilter/filteradded/count_1_26
                                                       firfilter/filteradded/count_1_26
    SLICE_X3Y57.D3       net (fanout=9)        1.510   firfilter/filteradded/count_1_26
    SLICE_X3Y57.D        Tilo                  0.259   firfilter/filteradded/count_2_20
                                                       firfilter/filtereven/Sh25186
    SLICE_X4Y50.C1       net (fanout=1)        1.387   firfilter/filtereven/Sh25186
    SLICE_X4Y50.CMUX     Tilo                  0.343   h_in_176
                                                       firfilter/filtereven/Sh251811_G
                                                       firfilter/filtereven/Sh251811
    DSP48_X0Y9.A14       net (fanout=1)        1.332   firfilter/filtereven/Sh2518
    DSP48_X0Y9.M13       Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X5Y36.B4       net (fanout=1)        0.954   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<13>
    SLICE_X5Y36.CLK      Tas                   0.322   firfilter/filtereven/last_calc<25>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT51
                                                       firfilter/filtereven/last_calc_18
    -------------------------------------------------  ---------------------------
    Total                                      9.350ns (4.167ns logic, 5.183ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.289ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_2_17 (FF)
  Destination:          firfilter/filtereven/last_calc_18 (FF)
  Data Path Delay:      9.207ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.476 - 0.523)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_2_17 to firfilter/filtereven/last_calc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.391   firfilter/filteradded/count_2_20
                                                       firfilter/filteradded/count_2_17
    SLICE_X13Y50.D1      net (fanout=11)       2.201   firfilter/filteradded/count_2_17
    SLICE_X13Y50.D       Tilo                  0.259   firfilter/filtereven/Sh25076
                                                       firfilter/filtereven/Sh25076
    SLICE_X12Y43.C3      net (fanout=1)        0.884   firfilter/filtereven/Sh25076
    SLICE_X12Y43.CMUX    Tilo                  0.343   firfilter/filtereven/Sh25078
                                                       firfilter/filtereven/Sh250711_G
                                                       firfilter/filtereven/Sh250711
    DSP48_X0Y9.A3        net (fanout=1)        1.018   firfilter/filtereven/Sh2507
    DSP48_X0Y9.M13       Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X5Y36.B4       net (fanout=1)        0.954   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<13>
    SLICE_X5Y36.CLK      Tas                   0.322   firfilter/filtereven/last_calc<25>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT51
                                                       firfilter/filtereven/last_calc_18
    -------------------------------------------------  ---------------------------
    Total                                      9.207ns (4.150ns logic, 5.057ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/filtereven/last_calc_17 (SLICE_X7Y36.C5), 1054 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.706ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_2_17 (FF)
  Destination:          firfilter/filtereven/last_calc_17 (FF)
  Data Path Delay:      9.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.476 - 0.523)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_2_17 to firfilter/filtereven/last_calc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.391   firfilter/filteradded/count_2_20
                                                       firfilter/filteradded/count_2_17
    SLICE_X13Y52.A1      net (fanout=11)       2.591   firfilter/filteradded/count_2_17
    SLICE_X13Y52.A       Tilo                  0.259   firfilter/filteradded/count_2_12
                                                       firfilter/filtereven/Sh25086
    SLICE_X12Y42.C5      net (fanout=1)        0.962   firfilter/filtereven/Sh25086
    SLICE_X12Y42.CMUX    Tilo                  0.343   firfilter/filtereven/Sh25088
                                                       firfilter/filtereven/Sh250811_G
                                                       firfilter/filtereven/Sh250811
    DSP48_X0Y9.A4        net (fanout=1)        0.982   firfilter/filtereven/Sh2508
    DSP48_X0Y9.M14       Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X7Y36.C5       net (fanout=1)        0.939   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<14>
    SLICE_X7Y36.CLK      Tas                   0.322   firfilter/filtereven/last_calc<16>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT61
                                                       firfilter/filtereven/last_calc_17
    -------------------------------------------------  ---------------------------
    Total                                      9.624ns (4.150ns logic, 5.474ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.415ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_1_26 (FF)
  Destination:          firfilter/filtereven/last_calc_17 (FF)
  Data Path Delay:      9.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.476 - 0.521)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_1_26 to firfilter/filtereven/last_calc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y57.DQ       Tcko                  0.408   firfilter/filteradded/count_1_26
                                                       firfilter/filteradded/count_1_26
    SLICE_X3Y57.D3       net (fanout=9)        1.510   firfilter/filteradded/count_1_26
    SLICE_X3Y57.D        Tilo                  0.259   firfilter/filteradded/count_2_20
                                                       firfilter/filtereven/Sh25186
    SLICE_X4Y50.C1       net (fanout=1)        1.387   firfilter/filtereven/Sh25186
    SLICE_X4Y50.CMUX     Tilo                  0.343   h_in_176
                                                       firfilter/filtereven/Sh251811_G
                                                       firfilter/filtereven/Sh251811
    DSP48_X0Y9.A14       net (fanout=1)        1.332   firfilter/filtereven/Sh2518
    DSP48_X0Y9.M14       Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X7Y36.C5       net (fanout=1)        0.939   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<14>
    SLICE_X7Y36.CLK      Tas                   0.322   firfilter/filtereven/last_calc<16>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT61
                                                       firfilter/filtereven/last_calc_17
    -------------------------------------------------  ---------------------------
    Total                                      9.335ns (4.167ns logic, 5.168ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.274ns (data path - clock path skew + uncertainty)
  Source:               firfilter/filteradded/count_2_17 (FF)
  Destination:          firfilter/filtereven/last_calc_17 (FF)
  Data Path Delay:      9.192ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.476 - 0.523)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: firfilter/filteradded/count_2_17 to firfilter/filtereven/last_calc_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y57.AQ       Tcko                  0.391   firfilter/filteradded/count_2_20
                                                       firfilter/filteradded/count_2_17
    SLICE_X13Y50.D1      net (fanout=11)       2.201   firfilter/filteradded/count_2_17
    SLICE_X13Y50.D       Tilo                  0.259   firfilter/filtereven/Sh25076
                                                       firfilter/filtereven/Sh25076
    SLICE_X12Y43.C3      net (fanout=1)        0.884   firfilter/filtereven/Sh25076
    SLICE_X12Y43.CMUX    Tilo                  0.343   firfilter/filtereven/Sh25078
                                                       firfilter/filtereven/Sh250711_G
                                                       firfilter/filtereven/Sh250711
    DSP48_X0Y9.A3        net (fanout=1)        1.018   firfilter/filtereven/Sh2507
    DSP48_X0Y9.M14       Tdspdo_A_M            2.835   firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
                                                       firfilter/filtereven/Mmult_count[1]_h_in[0]_MuLt_11_OUT
    SLICE_X7Y36.C5       net (fanout=1)        0.939   firfilter/filtereven/count[1]_h_in[0]_MuLt_11_OUT<14>
    SLICE_X7Y36.CLK      Tas                   0.322   firfilter/filtereven/last_calc<16>
                                                       firfilter/filtereven/Mmux_last_calc[0]_count[1]_mux_22_OUT61
                                                       firfilter/filtereven/last_calc_17
    -------------------------------------------------  ---------------------------
    Total                                      9.192ns (4.150ns logic, 5.042ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point h_in_319 (SLICE_X20Y44.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_in_318 (FF)
  Destination:          h_in_319 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: h_in_318 to h_in_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CQ      Tcko                  0.200   h_in_319
                                                       h_in_318
    SLICE_X20Y44.DX      net (fanout=4)        0.137   h_in_318
    SLICE_X20Y44.CLK     Tckdi       (-Th)    -0.048   h_in_319
                                                       h_in_319
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point h_in_791 (SLICE_X4Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_in_790 (FF)
  Destination:          h_in_791 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: h_in_790 to h_in_791
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.200   h_in_791
                                                       h_in_790
    SLICE_X4Y38.DX       net (fanout=4)        0.140   h_in_790
    SLICE_X4Y38.CLK      Tckdi       (-Th)    -0.048   h_in_791
                                                       h_in_791
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point h_in_467 (SLICE_X12Y60.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               h_in_466 (FF)
  Destination:          h_in_467 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: h_in_466 to h_in_467
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y60.CQ      Tcko                  0.200   h_in_467
                                                       h_in_466
    SLICE_X12Y60.DX      net (fanout=4)        0.140   h_in_466
    SLICE_X12Y60.CLK     Tckdi       (-Th)    -0.048   h_in_467
                                                       h_in_467
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.248ns logic, 0.140ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 2725 paths analyzed, 2329 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.597ns.
--------------------------------------------------------------------------------

Paths for end point firfilter/in_datas_buf_2_64 (SLICE_X28Y13.CE), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.597ns (data path - clock path + uncertainty)
  Source:               ack_in (PAD)
  Destination:          firfilter/in_datas_buf_2_64 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.459ns (Levels of Logic = 2)
  Clock Path Delay:     2.887ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_in to firfilter/in_datas_buf_2_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U1.I                 Tiopi                 0.790   ack_in
                                                       ack_in
                                                       ack_in_IBUF
                                                       ProtoComp17.IMUX.37
    SLICE_X1Y34.A1       net (fanout=4)        2.151   ack_in_IBUF
    SLICE_X1Y34.A        Tilo                  0.259   firfilter/_n24061
                                                       firfilter/_n240611
    SLICE_X28Y13.CE      net (fanout=16)       3.924   firfilter/_n24061
    SLICE_X28Y13.CLK     Tceck                 0.335   firfilter/in_datas_buf_2<67>
                                                       firfilter/in_datas_buf_2_64
    -------------------------------------------------  ---------------------------
    Total                                      7.459ns (1.384ns logic, 6.075ns route)
                                                       (18.6% logic, 81.4% route)

  Minimum Clock Path at Slow Process Corner: clk to firfilter/in_datas_buf_2_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X28Y13.CLK     net (fanout=522)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.881ns logic, 2.006ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/in_datas_buf_2_67 (SLICE_X28Y13.CE), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.577ns (data path - clock path + uncertainty)
  Source:               ack_in (PAD)
  Destination:          firfilter/in_datas_buf_2_67 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.439ns (Levels of Logic = 2)
  Clock Path Delay:     2.887ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_in to firfilter/in_datas_buf_2_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U1.I                 Tiopi                 0.790   ack_in
                                                       ack_in
                                                       ack_in_IBUF
                                                       ProtoComp17.IMUX.37
    SLICE_X1Y34.A1       net (fanout=4)        2.151   ack_in_IBUF
    SLICE_X1Y34.A        Tilo                  0.259   firfilter/_n24061
                                                       firfilter/_n240611
    SLICE_X28Y13.CE      net (fanout=16)       3.924   firfilter/_n24061
    SLICE_X28Y13.CLK     Tceck                 0.315   firfilter/in_datas_buf_2<67>
                                                       firfilter/in_datas_buf_2_67
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (1.364ns logic, 6.075ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: clk to firfilter/in_datas_buf_2_67
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X28Y13.CLK     net (fanout=522)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.881ns logic, 2.006ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/in_datas_buf_2_66 (SLICE_X28Y13.CE), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.576ns (data path - clock path + uncertainty)
  Source:               ack_in (PAD)
  Destination:          firfilter/in_datas_buf_2_66 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.438ns (Levels of Logic = 2)
  Clock Path Delay:     2.887ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ack_in to firfilter/in_datas_buf_2_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U1.I                 Tiopi                 0.790   ack_in
                                                       ack_in
                                                       ack_in_IBUF
                                                       ProtoComp17.IMUX.37
    SLICE_X1Y34.A1       net (fanout=4)        2.151   ack_in_IBUF
    SLICE_X1Y34.A        Tilo                  0.259   firfilter/_n24061
                                                       firfilter/_n240611
    SLICE_X28Y13.CE      net (fanout=16)       3.924   firfilter/_n24061
    SLICE_X28Y13.CLK     Tceck                 0.314   firfilter/in_datas_buf_2<67>
                                                       firfilter/in_datas_buf_2_66
    -------------------------------------------------  ---------------------------
    Total                                      7.438ns (1.363ns logic, 6.075ns route)
                                                       (18.3% logic, 81.7% route)

  Minimum Clock Path at Slow Process Corner: clk to firfilter/in_datas_buf_2_66
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.684   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.786   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X28Y13.CLK     net (fanout=522)      1.220   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.881ns logic, 2.006ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point firfilter/h_in_added_buf_13 (SLICE_X0Y40.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.059ns (data path - clock path + uncertainty)
  Source:               rst (PAD)
  Destination:          firfilter/h_in_added_buf_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.034ns (Levels of Logic = 1)
  Clock Path Delay:     3.069ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rst to firfilter/h_in_added_buf_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.684   rst
                                                       rst
                                                       rst_IBUF
                                                       ProtoComp17.IMUX.2
    SLICE_X0Y40.CE       net (fanout=209)      1.539   rst_IBUF
    SLICE_X0Y40.CLK      Tckce       (-Th)     0.189   firfilter/h_in_added_buf_15
                                                       firfilter/h_in_added_buf_13
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (0.495ns logic, 1.539ns route)
                                                       (24.3% logic, 75.7% route)

  Maximum Clock Path at Slow Process Corner: clk to firfilter/h_in_added_buf_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X0Y40.CLK      net (fanout=522)      1.235   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.999ns logic, 2.070ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/h_in_added_buf_14 (SLICE_X0Y40.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.042ns (data path - clock path + uncertainty)
  Source:               rst (PAD)
  Destination:          firfilter/h_in_added_buf_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.051ns (Levels of Logic = 1)
  Clock Path Delay:     3.069ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rst to firfilter/h_in_added_buf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.684   rst
                                                       rst
                                                       rst_IBUF
                                                       ProtoComp17.IMUX.2
    SLICE_X0Y40.CE       net (fanout=209)      1.539   rst_IBUF
    SLICE_X0Y40.CLK      Tckce       (-Th)     0.172   firfilter/h_in_added_buf_15
                                                       firfilter/h_in_added_buf_14
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.512ns logic, 1.539ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path at Slow Process Corner: clk to firfilter/h_in_added_buf_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X0Y40.CLK      net (fanout=522)      1.235   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.999ns logic, 2.070ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point firfilter/h_in_added_buf_15 (SLICE_X0Y40.CE), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.041ns (data path - clock path + uncertainty)
  Source:               rst (PAD)
  Destination:          firfilter/h_in_added_buf_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Clock Path Delay:     3.069ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rst to firfilter/h_in_added_buf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T1.I                 Tiopi                 0.684   rst
                                                       rst
                                                       rst_IBUF
                                                       ProtoComp17.IMUX.2
    SLICE_X0Y40.CE       net (fanout=209)      1.539   rst_IBUF
    SLICE_X0Y40.CLK      Tckce       (-Th)     0.171   firfilter/h_in_added_buf_15
                                                       firfilter/h_in_added_buf_15
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.513ns logic, 1.539ns route)
                                                       (25.0% logic, 75.0% route)

  Maximum Clock Path at Slow Process Corner: clk to firfilter/h_in_added_buf_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X0Y40.CLK      net (fanout=522)      1.235   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.999ns logic, 2.070ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 34 paths analyzed, 34 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is   8.653ns.
--------------------------------------------------------------------------------

Paths for end point data_out<2> (M8.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.653ns (clock path + data path + uncertainty)
  Source:               firfilter/b0_2 (FF)
  Destination:          data_out<2> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.518ns (Levels of Logic = 1)
  Clock Path Delay:     3.110ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to firfilter/b0_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y15.CLK     net (fanout=522)      1.276   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.999ns logic, 2.111ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Data Path at Slow Process Corner: firfilter/b0_2 to data_out<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.BQ      Tcko                  0.447   firfilter/b0_0
                                                       firfilter/b0_2
    M8.O                 net (fanout=1)        3.070   firfilter/b0_2
    M8.PAD               Tioop                 2.001   data_out<2>
                                                       data_out_2_OBUF
                                                       data_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (2.448ns logic, 3.070ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point data_out<5> (V8.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.537ns (clock path + data path + uncertainty)
  Source:               firfilter/b0_5 (FF)
  Destination:          data_out<5> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Delay:     3.110ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to firfilter/b0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y14.CLK     net (fanout=522)      1.276   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.999ns logic, 2.111ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Data Path at Slow Process Corner: firfilter/b0_5 to data_out<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.CQ      Tcko                  0.447   firfilter/b0_4
                                                       firfilter/b0_5
    V8.O                 net (fanout=1)        2.954   firfilter/b0_5
    V8.PAD               Tioop                 2.001   data_out<5>
                                                       data_out_5_OBUF
                                                       data_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (2.448ns logic, 2.954ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point data_out<3> (N8.PAD), 1 path
--------------------------------------------------------------------------------
Offset (slowest paths): 8.510ns (clock path + data path + uncertainty)
  Source:               firfilter/b0_3 (FF)
  Destination:          data_out<3> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      5.375ns (Levels of Logic = 1)
  Clock Path Delay:     3.110ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to firfilter/b0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.790   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.835   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y15.CLK     net (fanout=522)      1.276   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (0.999ns logic, 2.111ns route)
                                                       (32.1% logic, 67.9% route)

  Maximum Data Path at Slow Process Corner: firfilter/b0_3 to data_out<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y15.AQ      Tcko                  0.447   firfilter/b0_0
                                                       firfilter/b0_3
    N8.O                 net (fanout=1)        2.927   firfilter/b0_3
    N8.PAD               Tioop                 2.001   data_out<3>
                                                       data_out_3_OBUF
                                                       data_out<3>
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (2.448ns logic, 2.927ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point req_out (M5.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.753ns (clock path + data path - uncertainty)
  Source:               firfilter/req_out_buf (FF)
  Destination:          req_out (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.344ns (Levels of Logic = 1)
  Clock Path Delay:     1.434ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to firfilter/req_out_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y34.CLK      net (fanout=522)      0.698   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.380ns logic, 1.054ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Data Path at Fast Process Corner: firfilter/req_out_buf to req_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y34.AQ       Tcko                  0.234   firfilter/req_out_buf
                                                       firfilter/req_out_buf
    M5.O                 net (fanout=4)        1.072   firfilter/req_out_buf
    M5.PAD               Tioop                 1.038   req_out
                                                       req_out_OBUF
                                                       req_out
    -------------------------------------------------  ---------------------------
    Total                                      2.344ns (1.272ns logic, 1.072ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point req_in (L6.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.836ns (clock path + data path - uncertainty)
  Source:               firfilter/req_in_buf (FF)
  Destination:          req_in (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Clock Path Delay:     1.434ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to firfilter/req_in_buf
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X1Y34.CLK      net (fanout=522)      0.698   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.380ns logic, 1.054ns route)
                                                       (26.5% logic, 73.5% route)

  Minimum Data Path at Fast Process Corner: firfilter/req_in_buf to req_in
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y34.AMUX     Tshcko                0.244   firfilter/_n24061
                                                       firfilter/req_in_buf
    L6.O                 net (fanout=5)        1.145   firfilter/req_in_buf
    L6.PAD               Tioop                 1.038   req_in
                                                       req_in_OBUF
                                                       req_in
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (1.282ns logic, 1.145ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point data_out<30> (P4.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 4.075ns (clock path + data path - uncertainty)
  Source:               firfilter/b1_14 (FF)
  Destination:          data_out<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.640ns (Levels of Logic = 1)
  Clock Path Delay:     1.460ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to firfilter/b1_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K3.I                 Tiopi                 0.321   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp17.IMUX.1
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.356   clk_BUFGP/IBUFG
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X6Y11.CLK      net (fanout=522)      0.724   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (0.380ns logic, 1.080ns route)
                                                       (26.0% logic, 74.0% route)

  Minimum Data Path at Fast Process Corner: firfilter/b1_14 to data_out<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y11.BQ       Tcko                  0.234   firfilter/b1_12
                                                       firfilter/b1_14
    P4.O                 net (fanout=1)        1.368   firfilter/b1_14
    P4.PAD               Tioop                 1.038   data_out<30>
                                                       data_out_30_OBUF
                                                       data_out<30>
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (1.272ns logic, 1.368ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
ack_in      |    4.597(R)|      SLOW  |    0.184(R)|      SLOW  |clk_BUFGP         |   0.000|
ack_out     |    3.333(R)|      SLOW  |    0.254(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<0>  |    2.744(R)|      SLOW  |   -1.546(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<1>  |    2.941(R)|      SLOW  |   -1.764(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<2>  |    3.198(R)|      SLOW  |   -1.653(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<3>  |    2.849(R)|      SLOW  |   -1.593(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<4>  |    2.727(R)|      SLOW  |   -1.608(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<5>  |    2.918(R)|      SLOW  |   -1.516(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<6>  |    2.683(R)|      SLOW  |   -1.341(R)|      FAST  |clk_BUFGP         |   0.000|
data_in<7>  |    2.806(R)|      SLOW  |   -1.210(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<8>  |    2.366(R)|      SLOW  |   -1.083(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<9>  |    2.053(R)|      SLOW  |   -1.176(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<10> |    2.688(R)|      SLOW  |   -1.119(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<11> |    2.582(R)|      SLOW  |   -1.165(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<12> |    2.447(R)|      SLOW  |   -0.757(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<13> |    2.557(R)|      SLOW  |   -0.988(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<14> |    2.895(R)|      SLOW  |   -0.839(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<15> |    2.733(R)|      SLOW  |   -1.012(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<16> |    1.571(R)|      SLOW  |   -0.482(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<17> |    1.404(R)|      SLOW  |   -0.626(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<18> |    1.601(R)|      SLOW  |   -0.594(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<19> |    1.512(R)|      SLOW  |   -0.401(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<20> |    1.243(R)|      SLOW  |   -0.406(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<21> |    1.562(R)|      SLOW  |   -0.427(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<22> |    1.922(R)|      SLOW  |   -0.652(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<23> |    1.625(R)|      SLOW  |   -0.530(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<24> |    1.281(R)|      SLOW  |   -0.370(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<25> |    1.371(R)|      SLOW  |   -0.215(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<26> |    1.743(R)|      SLOW  |   -0.157(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<27> |    1.490(R)|      SLOW  |   -0.133(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<28> |    1.123(R)|      SLOW  |   -0.143(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<29> |    1.123(R)|      SLOW  |   -0.176(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<30> |    1.304(R)|      SLOW  |   -0.012(R)|      SLOW  |clk_BUFGP         |   0.000|
data_in<31> |    1.958(R)|      SLOW  |   -0.557(R)|      SLOW  |clk_BUFGP         |   0.000|
h           |    0.158(R)|      FAST  |    0.767(R)|      SLOW  |clk_BUFGP         |   0.000|
h_enabled   |    3.172(R)|      SLOW  |    0.945(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |    3.528(R)|      SLOW  |    1.060(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         8.350(R)|      SLOW  |         4.524(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<1> |         8.494(R)|      SLOW  |         4.609(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<2> |         8.653(R)|      SLOW  |         4.684(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<3> |         8.510(R)|      SLOW  |         4.608(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<4> |         8.370(R)|      SLOW  |         4.544(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<5> |         8.537(R)|      SLOW  |         4.673(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<6> |         8.469(R)|      SLOW  |         4.597(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<7> |         8.325(R)|      SLOW  |         4.512(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<8> |         8.033(R)|      SLOW  |         4.301(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<9> |         8.200(R)|      SLOW  |         4.430(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<10>|         8.236(R)|      SLOW  |         4.474(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<11>|         8.069(R)|      SLOW  |         4.345(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<12>|         8.087(R)|      SLOW  |         4.363(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<13>|         8.231(R)|      SLOW  |         4.448(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<14>|         8.018(R)|      SLOW  |         4.255(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<15>|         7.928(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<16>|         8.229(R)|      SLOW  |         4.428(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<17>|         8.373(R)|      SLOW  |         4.513(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<18>|         8.331(R)|      SLOW  |         4.466(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<19>|         8.389(R)|      SLOW  |         4.512(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<20>|         8.021(R)|      SLOW  |         4.307(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<21>|         8.165(R)|      SLOW  |         4.392(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<22>|         8.222(R)|      SLOW  |         4.475(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<23>|         8.055(R)|      SLOW  |         4.346(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<24>|         8.014(R)|      SLOW  |         4.300(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<25>|         8.158(R)|      SLOW  |         4.385(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<26>|         8.215(R)|      SLOW  |         4.424(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<27>|         8.021(R)|      SLOW  |         4.314(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<28>|         7.894(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<29>|         8.025(R)|      SLOW  |         4.284(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<30>|         7.713(R)|      SLOW  |         4.075(R)|      FAST  |clk_BUFGP         |   0.000|
data_out<31>|         7.857(R)|      SLOW  |         4.183(R)|      FAST  |clk_BUFGP         |   0.000|
req_in      |         7.370(R)|      SLOW  |         3.836(R)|      FAST  |clk_BUFGP         |   0.000|
req_out     |         7.229(R)|      SLOW  |         3.753(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.741|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 130058 paths, 0 nets, and 8153 connections

Design statistics:
   Minimum period:   9.741ns{1}   (Maximum frequency: 102.659MHz)
   Minimum input required time before clock:   4.597ns
   Maximum output delay after clock:   8.653ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 09 13:50:03 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 331 MB



