#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 30 22:47:41 2023
# Process ID: 23104
# Current directory: C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.runs/synth_1/top_module.vds
# Journal file: C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 698.734 ; gain = 177.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/top_module.v:23]
INFO: [Synth 8-6157] synthesizing module 'add_6bit' [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/add_6bit.v:23]
WARNING: [Synth 8-6104] Input port 'overflow' has an internal driver [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/add_6bit.v:35]
INFO: [Synth 8-6155] done synthesizing module 'add_6bit' (1#1) [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/add_6bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtract_6bit' [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/subtract_6bit.v:23]
WARNING: [Synth 8-3848] Net overflow in module/entity subtract_6bit does not have driver. [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/subtract_6bit.v:27]
INFO: [Synth 8-6155] done synthesizing module 'subtract_6bit' (2#1) [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/subtract_6bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (3#1) [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/sources_1/new/top_module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 762.871 ; gain = 241.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 762.871 ; gain = 241.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 762.871 ; gain = 241.879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/constrs_1/imports/Digital/basys3.xdc]
WARNING: [Vivado 12-507] No nets matched 'button_IBUF'. [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/constrs_1/imports/Digital/basys3.xdc:241]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/constrs_1/imports/Digital/basys3.xdc:241]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/constrs_1/imports/Digital/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.srcs/constrs_1/imports/Digital/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 863.020 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 863.020 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module add_6bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'seg_reg[0]' (FDE) to 'seg_reg[1]'
INFO: [Synth 8-3886] merging instance 'seg_reg[1]' (FDE) to 'seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'seg_reg[2]' (FDE) to 'seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'seg_reg[3]' (FDE) to 'seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg_reg[4]' (FDE) to 'seg_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_reg[5] )
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[7]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[11]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[14]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 863.020 ; gain = 342.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 868.758 ; gain = 347.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |     7|
|4     |LUT3   |     4|
|5     |LUT4   |     5|
|6     |LUT5   |     2|
|7     |LUT6   |    10|
|8     |FDRE   |     8|
|9     |IBUF   |    18|
|10    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    83|
|2     |  i0     |add_6bit      |     7|
|3     |  i1     |subtract_6bit |     8|
|4     |    sub1 |add_6bit_0    |     8|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 884.559 ; gain = 263.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 884.559 ; gain = 363.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 899.023 ; gain = 607.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 899.023 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/10jos/OneDrive - Northwest Nazarene University/Classes/Fall 2023/Digital/Design Project - Processor/verilog-processor/verilog-processor.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 22:48:11 2023...
