# SPI_Design_System_Verilog

![image](https://user-images.githubusercontent.com/88953654/179536322-83b275cb-6a09-4ca9-87a1-72154a62280e.png)

